Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpini set to ocpihdp_v6.ini


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpgaTop-ml605.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "fpgaTop"
Output Format                      : NGC
Target Device                      : xc6vlx240t-ff1156-1

---- Source Options
Top Module Name                    : fpgaTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : NO

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Library Search Order               : fpgaTop.lso
Keep Hierarchy                     : soft
Netlist Hierarchy                  : rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : optimize
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
change_error_to_warning            : "HDLCompiler:532 HDLCompiler:597"

=========================================================================

INFO:Xst - Changing 'HDLCompiler:532' to warning
INFO:Xst - Changing 'HDLCompiler:597' to warning

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
The vhdl library search path for library \"bsv\" is now \"/home/shep/projects/ocpi/lib/hdl/bsv/bsv_v6\"
The veri library search path for library \"bsv\" is now \"/home/shep/projects/ocpi/lib/hdl/bsv/bsv_v6\"
Analyzing Verilog file "/home/shep/projects/ocpi/libsrc/hdl/ocpi/ClockInvToBool.v" into library work
Parsing module <ClockInvToBool>.
Analyzing Verilog file "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFO.v" into library work
Parsing module <arSRLFIFO>.
Analyzing Verilog file "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v" into library work
Parsing module <arSRLFIFOD>.
Analyzing Verilog file "/home/shep/projects/ocpi/libsrc/hdl/ocpi/Ethernet_v6_v1_5.v" into library work
Parsing module <v6_emac_v1_5_block>.
Parsing module <v6_emac_v1_5>.
Parsing module <gmii_if>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_upconfig_fix_3451_v6.v" into library work
Parsing module <pcie_upconfig_fix_3451_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_upconfig_fix_3451_v6.v" Line 85. parameter declaration becomes local in pcie_upconfig_fix_3451_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_reset_delay_v6.v" into library work
Parsing module <pcie_reset_delay_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_reset_delay_v6.v" Line 76. parameter declaration becomes local in pcie_reset_delay_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_brams_v6.v" into library work
Parsing module <pcie_brams_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_brams_v6.v" Line 120. parameter declaration becomes local in pcie_brams_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_clocking_v6.v" into library work
Parsing module <pcie_clocking_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_clocking_v6.v" Line 86. parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_gtx_v6.v" into library work
Parsing module <pcie_gtx_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_gtx_v6.v" Line 216. parameter declaration becomes local in pcie_gtx_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" into library work
Parsing module <pcie_pipe_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 325. parameter declaration becomes local in pcie_pipe_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_lane_v6.v" into library work
Parsing module <pcie_pipe_lane_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_lane_v6.v" Line 103. parameter declaration becomes local in pcie_pipe_lane_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_misc_v6.v" into library work
Parsing module <pcie_pipe_misc_v6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_misc_v6.v" Line 90. parameter declaration becomes local in pcie_pipe_misc_v6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" into library work
Parsing module <pcie_2_0_v6>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_bram_v6.v" into library work
Parsing module <pcie_bram_v6>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_bram_top_v6.v" into library work
Parsing module <pcie_bram_top_v6>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" into library work
Parsing module <GTX_RX_VALID_FILTER_V6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 85. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 87. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 88. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 89. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 90. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 91. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 93. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 94. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 95. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 96. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 107. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 108. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 109. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v" Line 110. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" into library work
Parsing module <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 90. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 91. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 92. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 93. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 94. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 95. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 96. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 97. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 98. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 99. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 100. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_tx_sync_rate_v6.v" into library work
Parsing module <GTX_TX_SYNC_RATE_V6>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" into library work
Parsing module <v6_pcie_v1_7>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" into library work
Parsing module <gtx_wrapper_v6>.
Analyzing Verilog file "/home/shep/projects/ocpi/libsrc/hdl/ocpi/xilinx_v6_pcie_wrapper.v" into library work
Parsing module <xilinx_v6_pcie_wrapper>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkSMAdapter4B.v" into library work
Parsing module <mkSMAdapter4B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" into library work
Parsing module <mkSMAdapter16B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" into library work
Parsing module <mkMemiTestWorker>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkBiasWorker4B.v" into library work
Parsing module <mkBiasWorker4B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" into library work
Parsing module <mkBiasWorker16B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" into library work
Parsing module <mkWSICaptureWorker4B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkTimeClient.v" into library work
Parsing module <mkTimeClient>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkCRC32.v" into library work
Parsing module <mkCRC32>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkGMAC.v" into library work
Parsing module <mkGMAC>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" into library work
Parsing module <mkGbeWorker>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkICAPWorker.v" into library work
Parsing module <mkICAPWorker>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" into library work
Parsing module <mkFlashWorker>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" into library work
Parsing module <mkDramServer_v6>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_mux.v" into library work
Parsing module <arb_mux>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_row_col.v" into library work
Parsing module <arb_row_col>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_select.v" into library work
Parsing module <arb_select>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_cntrl.v" into library work
Parsing module <bank_cntrl>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_common.v" into library work
Parsing module <bank_common>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_compare.v" into library work
Parsing module <bank_compare>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_mach.v" into library work
Parsing module <bank_mach>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v" into library work
Parsing module <bank_queue>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" into library work
Parsing module <bank_state>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/col_mach.v" into library work
Parsing module <col_mach>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/mc.v" into library work
Parsing module <mc>.
INFO:HDLCompiler:693 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/mc.v" Line 200. parameter declaration becomes local in mc with formal parameter declaration list
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_cntrl.v" into library work
Parsing module <rank_cntrl>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_common.v" into library work
Parsing module <rank_common>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_mach.v" into library work
Parsing module <rank_mach>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/round_robin_arb.v" into library work
Parsing module <round_robin_arb>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ecc/ecc_buf.v" into library work
Parsing module <ecc_buf>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ecc/ecc_dec_fix.v" into library work
Parsing module <ecc_dec_fix>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ecc/ecc_gen.v" into library work
Parsing module <ecc_gen>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ecc/ecc_merge_enc.v" into library work
Parsing module <ecc_merge_enc>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/clk_ibuf.v" into library work
Parsing module <clk_ibuf>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/ddr2_ddr3_chipscope.v" into library work
Parsing module <icon5>.
Parsing module <ila384_8>.
Parsing module <vio_async_in256>.
Parsing module <vio_sync_out32>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" into library work
Parsing module <memc_ui_top>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/mem_intfc.v" into library work
Parsing module <mem_intfc>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/circ_buffer.v" into library work
Parsing module <circ_buffer>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_ck_iob.v" into library work
Parsing module <phy_ck_iob>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_clock_io.v" into library work
Parsing module <phy_clock_io>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_control_io.v" into library work
Parsing module <phy_control_io>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" into library work
Parsing module <phy_data_io>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dly_ctrl.v" into library work
Parsing module <phy_dly_ctrl>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dm_iob.v" into library work
Parsing module <phy_dm_iob>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dq_iob.v" into library work
Parsing module <phy_dq_iob>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dqs_iob.v" into library work
Parsing module <phy_dqs_iob>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" into library work
Parsing module <phy_init>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd_top.v" into library work
Parsing module <phy_pd_top>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd.v" into library work
Parsing module <phy_pd>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" into library work
Parsing module <phy_rdclk_gen>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdctrl_sync.v" into library work
Parsing module <phy_rdctrl_sync>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rddata_sync.v" into library work
Parsing module <phy_rddata_sync>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" into library work
Parsing module <phy_rdlvl>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_read.v" into library work
Parsing module <phy_read>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" into library work
Parsing module <phy_top>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" into library work
Parsing module <phy_write>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_wrlvl.v" into library work
Parsing module <phy_wrlvl>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/rd_bitslip.v" into library work
Parsing module <rd_bitslip>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_cmd.v" into library work
Parsing module <ui_cmd>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_rd_data.v" into library work
Parsing module <ui_rd_data>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_top.v" into library work
Parsing module <ui_top>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_wr_data.v" into library work
Parsing module <ui_wr_data>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/iodelay_ctrl_eco20100428.v" into library work
Parsing module <iodelay_ctrl>.
Analyzing Verilog file "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" into library work
Parsing module <v6_mig37>.
WARNING:HDLCompiler:751 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 271: Redeclaration of ansi port app_addr is not allowed
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkTLPSM.v" into library work
Parsing module <mkTLPSM>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkTLPCM.v" into library work
Parsing module <mkTLPCM>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkPktFork.v" into library work
Parsing module <mkPktFork>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkPktMerge.v" into library work
Parsing module <mkPktMerge>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkUUID.v" into library work
Parsing module <mkUUID>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkOCCP.v" into library work
Parsing module <mkOCCP>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkOCDP4B.v" into library work
Parsing module <mkOCDP4B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" into library work
Parsing module <mkOCDP16B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkOCInf4B.v" into library work
Parsing module <mkOCInf4B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkOCInf16B.v" into library work
Parsing module <mkOCInf16B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkOCApp4B.v" into library work
Parsing module <mkOCApp4B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" into library work
Parsing module <mkOCApp16B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkCTop4B.v" into library work
Parsing module <mkCTop4B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkCTop16B.v" into library work
Parsing module <mkCTop16B>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkTLPSerializer.v" into library work
Parsing module <mkTLPSerializer>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkWciMonitor.v" into library work
Parsing module <mkWciMonitor>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkFMC150.v" into library work
Parsing module <mkFMC150>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkBLUART.v" into library work
Parsing module <mkBLUART>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" into library work
Parsing module <mkAXBLUART>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" into library work
Parsing module <mkWmemiTap>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkLCDController.v" into library work
Parsing module <mkLCDController>.
Analyzing Verilog file "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" into library work
Parsing module <mkFTop_ml605>.
Analyzing Verilog file "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" into library work
Parsing module <fpgaTop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" Line 108: Port flash_wp_n is not connected to this instance

Elaborating module <fpgaTop>.

Elaborating module <mkFTop_ml605>.

Elaborating module <mkAXBLUART>.

Elaborating module <FIFO2(width=32'b0100011,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b0100100,guarded=32'b01)>.

Elaborating module <mkBLUART>.

Elaborating module <SizedFIFO(p1width=32'b01000,p2depth=32'b0100,p3cntr_width=32'b010,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b01000,guarded=32'b01)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBLUART.v" Line 343: Assignment to rxCtsReg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 541: Assignment to a4l_a4wrResp_fifof_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 542: Assignment to a4l_a4wrResp_fifof_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 543: Assignment to a4l_a4rdResp_fifof_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 545: Assignment to a4l_a4rdResp_fifof_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 546: Assignment to a4ls_wrAddrVal_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 547: Assignment to a4ls_wrAddrVal_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 548: Assignment to a4ls_wrDataVal_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 549: Assignment to a4ls_wrDataVal_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 550: Assignment to a4ls_wrRespRdy_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 551: Assignment to a4ls_wrRespRdy_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 552: Assignment to a4ls_rdAddrVal_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 553: Assignment to a4ls_rdAddrVal_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 554: Assignment to a4ls_rdRespRdy_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 555: Assignment to a4ls_rdRespRdy_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 556: Assignment to a4ls_wrAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 557: Assignment to a4ls_wrAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 558: Assignment to a4ls_wrProt_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 559: Assignment to a4ls_wrProt_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 560: Assignment to a4ls_wrData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 561: Assignment to a4ls_wrData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 562: Assignment to a4ls_wrStrb_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 563: Assignment to a4ls_wrStrb_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 564: Assignment to a4ls_rdAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 565: Assignment to a4ls_rdAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 566: Assignment to a4ls_rdProt_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 567: Assignment to a4ls_rdProt_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 568: Assignment to a4l_a4wrAddr_enq_valid_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 569: Assignment to a4l_a4wrAddr_enq_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 570: Assignment to a4l_a4wrData_enq_valid_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 571: Assignment to a4l_a4wrData_enq_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 572: Assignment to a4l_a4wrResp_fifof_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 575: Assignment to a4l_a4wrResp_deq_ready_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 576: Assignment to a4l_a4wrResp_deq_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 577: Assignment to a4l_a4rdAddr_enq_valid_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 578: Assignment to a4l_a4rdAddr_enq_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 579: Assignment to a4l_a4rdResp_fifof_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 582: Assignment to a4l_a4rdResp_deq_ready_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 583: Assignment to a4l_a4rdResp_deq_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 604: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 630: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" Line 664: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <mkWSICaptureWorker4B(hasDebugLogic=1'b1)>.

Elaborating module <BRAM2(PIPELINED=1'b0,ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,MEMSIZE=11'b10000000000)>.

Elaborating module <SizedFIFO(p1width=32'b0100000,p2depth=32'b011,p3cntr_width=32'b01,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b011,guarded=32'b01)>.

Elaborating module <SizedFIFO(p1width=32'b01001000,p2depth=32'b011,p3cntr_width=32'b01,guarded=32'b01)>.

Elaborating module <SizedFIFO(p1width=32'b0111101,p2depth=32'b011,p3cntr_width=32'b01,guarded=32'b01)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1434: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1466: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1467: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1474: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1475: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1476: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1477: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1478: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1482: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1483: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1484: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1485: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1486: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1487: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1488: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1489: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1490: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1491: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1500: Assignment to wsiS_wsiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1501: Assignment to wsiS_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1502: Assignment to wsiS_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1503: Assignment to wsiS_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1504: Assignment to wsiS_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1508: Assignment to wtiS_wtiReq_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1509: Assignment to wtiS_wtiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1510: Assignment to wtiS_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1511: Assignment to wtiS_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1513: Assignment to nowW_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1514: Assignment to statusReg_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1515: Assignment to statusReg_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1516: Assignment to dataBram_0_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1523: Assignment to dataBram_0_serverAdapterA_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1527: Assignment to dataBram_0_serverAdapterA_outData_outData_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1531: Assignment to dataBram_0_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1532: Assignment to dataBram_0_serverAdapterA_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1533: Assignment to dataBram_0_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1534: Assignment to dataBram_0_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1535: Assignment to dataBram_0_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1536: Assignment to dataBram_0_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1537: Assignment to dataBram_0_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1538: Assignment to dataBram_0_serverAdapterA_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1540: Assignment to dataBram_0_serverAdapterA_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1541: Assignment to dataBram_0_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1542: Assignment to dataBram_0_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1549: Assignment to dataBram_0_serverAdapterB_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1554: Assignment to dataBram_0_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1555: Assignment to dataBram_0_serverAdapterB_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1557: Assignment to dataBram_0_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1558: Assignment to dataBram_0_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1560: Assignment to dataBram_0_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1561: Assignment to dataBram_0_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1562: Assignment to dataBram_0_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1563: Assignment to dataBram_0_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1565: Assignment to dataBram_0_serverAdapterB_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1566: Assignment to dataBram_0_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1568: Assignment to metaBram_0_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1575: Assignment to metaBram_0_serverAdapterA_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1579: Assignment to metaBram_0_serverAdapterA_outData_outData_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1583: Assignment to metaBram_0_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1584: Assignment to metaBram_0_serverAdapterA_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1585: Assignment to metaBram_0_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1586: Assignment to metaBram_0_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1587: Assignment to metaBram_0_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1588: Assignment to metaBram_0_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1589: Assignment to metaBram_0_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1590: Assignment to metaBram_0_serverAdapterA_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1592: Assignment to metaBram_0_serverAdapterA_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1593: Assignment to metaBram_0_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1594: Assignment to metaBram_0_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1601: Assignment to metaBram_0_serverAdapterB_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1606: Assignment to metaBram_0_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1607: Assignment to metaBram_0_serverAdapterB_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1609: Assignment to metaBram_0_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1610: Assignment to metaBram_0_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1612: Assignment to metaBram_0_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1613: Assignment to metaBram_0_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1614: Assignment to metaBram_0_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1615: Assignment to metaBram_0_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1617: Assignment to metaBram_0_serverAdapterB_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1618: Assignment to metaBram_0_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1620: Assignment to metaBram_1_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1627: Assignment to metaBram_1_serverAdapterA_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1631: Assignment to metaBram_1_serverAdapterA_outData_outData_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1635: Assignment to metaBram_1_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1636: Assignment to metaBram_1_serverAdapterA_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1637: Assignment to metaBram_1_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1638: Assignment to metaBram_1_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1639: Assignment to metaBram_1_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1640: Assignment to metaBram_1_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1641: Assignment to metaBram_1_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1642: Assignment to metaBram_1_serverAdapterA_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1644: Assignment to metaBram_1_serverAdapterA_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1645: Assignment to metaBram_1_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1646: Assignment to metaBram_1_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1653: Assignment to metaBram_1_serverAdapterB_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1658: Assignment to metaBram_1_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1659: Assignment to metaBram_1_serverAdapterB_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1661: Assignment to metaBram_1_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1662: Assignment to metaBram_1_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1664: Assignment to metaBram_1_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1665: Assignment to metaBram_1_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1666: Assignment to metaBram_1_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1667: Assignment to metaBram_1_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1669: Assignment to metaBram_1_serverAdapterB_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1670: Assignment to metaBram_1_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1672: Assignment to metaBram_2_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1679: Assignment to metaBram_2_serverAdapterA_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1683: Assignment to metaBram_2_serverAdapterA_outData_outData_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1687: Assignment to metaBram_2_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1688: Assignment to metaBram_2_serverAdapterA_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1689: Assignment to metaBram_2_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1690: Assignment to metaBram_2_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1691: Assignment to metaBram_2_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1692: Assignment to metaBram_2_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1693: Assignment to metaBram_2_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1694: Assignment to metaBram_2_serverAdapterA_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1696: Assignment to metaBram_2_serverAdapterA_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1697: Assignment to metaBram_2_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1698: Assignment to metaBram_2_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1705: Assignment to metaBram_2_serverAdapterB_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1710: Assignment to metaBram_2_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1711: Assignment to metaBram_2_serverAdapterB_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1713: Assignment to metaBram_2_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1714: Assignment to metaBram_2_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1716: Assignment to metaBram_2_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1717: Assignment to metaBram_2_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1718: Assignment to metaBram_2_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1719: Assignment to metaBram_2_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1721: Assignment to metaBram_2_serverAdapterB_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1722: Assignment to metaBram_2_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1724: Assignment to metaBram_3_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1731: Assignment to metaBram_3_serverAdapterA_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1735: Assignment to metaBram_3_serverAdapterA_outData_outData_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1739: Assignment to metaBram_3_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1740: Assignment to metaBram_3_serverAdapterA_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1741: Assignment to metaBram_3_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1742: Assignment to metaBram_3_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1743: Assignment to metaBram_3_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1744: Assignment to metaBram_3_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1745: Assignment to metaBram_3_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1746: Assignment to metaBram_3_serverAdapterA_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1748: Assignment to metaBram_3_serverAdapterA_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1749: Assignment to metaBram_3_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1750: Assignment to metaBram_3_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1757: Assignment to metaBram_3_serverAdapterB_outData_outData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1762: Assignment to metaBram_3_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1763: Assignment to metaBram_3_serverAdapterB_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1765: Assignment to metaBram_3_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1766: Assignment to metaBram_3_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1768: Assignment to metaBram_3_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1769: Assignment to metaBram_3_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1770: Assignment to metaBram_3_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1771: Assignment to metaBram_3_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1773: Assignment to metaBram_3_serverAdapterB_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1774: Assignment to metaBram_3_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1776: Assignment to wsi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1777: Assignment to wsi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1778: Assignment to wsi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1779: Assignment to wsi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1780: Assignment to wsi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1781: Assignment to wsi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1782: Assignment to wsi_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1783: Assignment to wsi_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1784: Assignment to wsi_Es_mReqInfo_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1785: Assignment to wsi_Es_mReqInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1786: Assignment to wti_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1787: Assignment to wti_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1788: Assignment to wti_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1789: Assignment to wti_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1790: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1794: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1801: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1802: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1812: Assignment to wsiS_reqFifo_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1813: Assignment to wsiS_reqFifo_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1815: Assignment to wsiS_reqFifo_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1816: Assignment to wsiS_reqFifo_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1817: Assignment to wsiS_reqFifo_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1819: Assignment to wsiS_reqFifo_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1820: Assignment to dataBram_0_serverAdapterA_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1824: Assignment to metaBram_0_serverAdapterA_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1829: Assignment to metaBram_1_serverAdapterA_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1834: Assignment to metaBram_2_serverAdapterA_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1839: Assignment to metaBram_3_serverAdapterA_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1844: Assignment to wsi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1845: Assignment to wsi_Es_mBurstPrecise_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 1846: Assignment to wsi_Es_mDataInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 2103: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 2127: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" Line 2689: Assignment to isFirst ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1483: Port EN_uuid is not connected to this instance

Elaborating module <mkCTop16B>.

Elaborating module <mkOCApp16B(hasDebugLogic=1'b1)>.

Elaborating module <mkMemiTestWorker(hasDebugLogic=1'b1)>.

Elaborating module <FIFO2(width=32'b010000000,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b010000011,guarded=32'b01)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 834: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 888: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 889: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 893: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 894: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 895: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 896: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 897: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 901: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 902: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 903: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 904: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 905: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 906: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 907: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 908: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 909: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 910: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 911: Assignment to wmemi_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 914: Assignment to wmemi_dhF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 915: Assignment to wmemi_dhF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 918: Assignment to wmemi_wmemiResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 919: Assignment to wmemi_sCmdAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 920: Assignment to wmemi_sCmdAccept_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 921: Assignment to wmemi_sDataAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 922: Assignment to wmemi_sDataAccept_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 923: Assignment to wmemi_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 924: Assignment to wmemi_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 925: Assignment to wmemi_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 926: Assignment to wmemi_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 927: Assignment to wmemi_Em_sResp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 928: Assignment to wmemi_Em_sResp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 929: Assignment to wmemi_Em_sData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 930: Assignment to wmemi_Em_sData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 931: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 935: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 939: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 940: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 954: Assignment to wmemi_dhF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 957: Assignment to wmemi_Em_sRespLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 1125: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 1149: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 1213: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 1234: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 1282: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 1303: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" Line 1422: Assignment to respCnt ignored, since the identifier is never used

Elaborating module <mkSMAdapter16B(smaCtrlInit=32'b01,hasDebugLogic=1'b1)>.

Elaborating module <FIFO10(guarded=32'b01)>.

Elaborating module <BRAM2(PIPELINED=1'b0,ADDR_WIDTH=32'b01011,DATA_WIDTH=32'b010101001,MEMSIZE=12'b100000000000)>.

Elaborating module <FIFO2(width=32'b010000010,guarded=32'b01)>.

Elaborating module <SizedFIFO(p1width=32'b010101001,p2depth=32'b011,p3cntr_width=32'b01,guarded=32'b01)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1568: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1650: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1651: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1655: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1656: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1657: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1658: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1659: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1663: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1664: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1665: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1666: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1667: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1668: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1669: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1670: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1671: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1672: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1673: Assignment to wmi_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1677: Assignment to wmi_mFlagF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1678: Assignment to wmi_mFlagF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1679: Assignment to wmi_dhF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1680: Assignment to wmi_dhF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1682: Assignment to wmi_wmiResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1683: Assignment to wmi_sThreadBusy_d_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1684: Assignment to wmi_sThreadBusy_d_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1685: Assignment to wmi_sDataThreadBusy_d_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1686: Assignment to wmi_sDataThreadBusy_d_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1687: Assignment to wmi_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1688: Assignment to wmi_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1689: Assignment to wmi_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1690: Assignment to wmi_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1691: Assignment to wsiM_reqFifo_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1692: Assignment to wsiM_reqFifo_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1693: Assignment to wsiM_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1694: Assignment to wsiM_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1695: Assignment to wsiM_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1696: Assignment to wsiM_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1705: Assignment to wsiS_wsiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1706: Assignment to wsiS_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1707: Assignment to wsiS_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1708: Assignment to wsiS_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1709: Assignment to wsiS_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1713: Assignment to fabRespCredit_acc_v1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1714: Assignment to fabRespCredit_acc_v1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1715: Assignment to fabRespCredit_acc_v2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1716: Assignment to fabRespCredit_acc_v2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1717: Assignment to mesgPreRequest_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1718: Assignment to mesgPreRequest_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1727: Assignment to respF_wDataIn_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1728: Assignment to respF_wDataOut_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1729: Assignment to respF_wDataOut_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1730: Assignment to wsi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1731: Assignment to wsi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1732: Assignment to wsi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1733: Assignment to wsi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1734: Assignment to wsi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1735: Assignment to wsi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1736: Assignment to wsi_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1737: Assignment to wsi_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1738: Assignment to wsi_Es_mReqInfo_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1739: Assignment to wsi_Es_mReqInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1740: Assignment to wmi_Em_sResp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1741: Assignment to wmi_Em_sResp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1742: Assignment to wmi_Em_sData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1743: Assignment to wmi_Em_sData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1744: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1748: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1752: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1753: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1775: Assignment to wmi_dhF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1785: Assignment to wsiM_reqFifo_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1786: Assignment to wsiM_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1787: Assignment to wsiS_reqFifo_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1791: Assignment to wsiS_reqFifo_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1792: Assignment to wsiS_reqFifo_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1793: Assignment to wsiS_reqFifo_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1794: Assignment to wsiS_reqFifo_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1795: Assignment to respF_pwDequeue_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1797: Assignment to respF_pwClear_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1798: Assignment to wsi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1799: Assignment to wsi_Es_mBurstPrecise_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1800: Assignment to wsi_Es_mDataInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1871: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1968: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2074: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2098: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2142: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2163: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2201: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2220: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2256: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2276: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2382: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2406: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2861: Assignment to firstMsgReq ignored, since the identifier is never used

Elaborating module <mkBiasWorker16B(hasDebugLogic=1'b1)>.
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 787: Found parallel_case directive in module mkBiasWorker16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 830: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 831: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 835: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 836: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 837: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 838: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 839: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 843: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 844: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 845: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 846: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 847: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 848: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 849: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 850: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 851: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 852: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 861: Assignment to wsiS_wsiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 862: Assignment to wsiS_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 863: Assignment to wsiS_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 864: Assignment to wsiS_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 865: Assignment to wsiS_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 869: Assignment to wsiM_reqFifo_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 870: Assignment to wsiM_reqFifo_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 872: Assignment to wsiM_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 873: Assignment to wsiM_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 874: Assignment to wsiM_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 875: Assignment to wsiM_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 876: Assignment to wsi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 877: Assignment to wsi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 878: Assignment to wsi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 879: Assignment to wsi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 880: Assignment to wsi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 881: Assignment to wsi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 882: Assignment to wsi_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 883: Assignment to wsi_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 884: Assignment to wsi_Es_mReqInfo_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 885: Assignment to wsi_Es_mReqInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 886: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 890: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 894: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 895: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 905: Assignment to wsiS_reqFifo_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 906: Assignment to wsiS_reqFifo_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 908: Assignment to wsiS_reqFifo_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 909: Assignment to wsiS_reqFifo_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 910: Assignment to wsiS_reqFifo_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 912: Assignment to wsiS_reqFifo_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 913: Assignment to wsiM_reqFifo_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 915: Assignment to wsiM_reqFifo_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 916: Assignment to wsiM_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 917: Assignment to wsi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 918: Assignment to wsi_Es_mBurstPrecise_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 919: Assignment to wsi_Es_mDataInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 1019: Found parallel_case directive in module mkBiasWorker16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 1043: Found parallel_case directive in module mkBiasWorker16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 1128: Found parallel_case directive in module mkBiasWorker16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 1152: Found parallel_case directive in module mkBiasWorker16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" Line 1349: Assignment to wci_wslv_cEdge ignored, since the identifier is never used

Elaborating module <mkSMAdapter16B(smaCtrlInit=32'b010,hasDebugLogic=1'b1)>.
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1568: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1650: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1651: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1655: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1656: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1657: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1658: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1659: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1663: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1664: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1665: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1666: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1667: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1668: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1669: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1670: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1671: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1672: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1673: Assignment to wmi_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1677: Assignment to wmi_mFlagF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1678: Assignment to wmi_mFlagF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1679: Assignment to wmi_dhF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1680: Assignment to wmi_dhF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1682: Assignment to wmi_wmiResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1683: Assignment to wmi_sThreadBusy_d_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1684: Assignment to wmi_sThreadBusy_d_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1685: Assignment to wmi_sDataThreadBusy_d_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1686: Assignment to wmi_sDataThreadBusy_d_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1687: Assignment to wmi_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1688: Assignment to wmi_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1689: Assignment to wmi_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1690: Assignment to wmi_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1691: Assignment to wsiM_reqFifo_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1692: Assignment to wsiM_reqFifo_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1693: Assignment to wsiM_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1694: Assignment to wsiM_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1695: Assignment to wsiM_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1696: Assignment to wsiM_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1705: Assignment to wsiS_wsiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1706: Assignment to wsiS_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1707: Assignment to wsiS_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1708: Assignment to wsiS_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1709: Assignment to wsiS_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1713: Assignment to fabRespCredit_acc_v1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1714: Assignment to fabRespCredit_acc_v1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1715: Assignment to fabRespCredit_acc_v2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1716: Assignment to fabRespCredit_acc_v2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1717: Assignment to mesgPreRequest_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1718: Assignment to mesgPreRequest_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1727: Assignment to respF_wDataIn_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1728: Assignment to respF_wDataOut_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1729: Assignment to respF_wDataOut_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1730: Assignment to wsi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1731: Assignment to wsi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1732: Assignment to wsi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1733: Assignment to wsi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1734: Assignment to wsi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1735: Assignment to wsi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1736: Assignment to wsi_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1737: Assignment to wsi_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1738: Assignment to wsi_Es_mReqInfo_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1739: Assignment to wsi_Es_mReqInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1740: Assignment to wmi_Em_sResp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1741: Assignment to wmi_Em_sResp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1742: Assignment to wmi_Em_sData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1743: Assignment to wmi_Em_sData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1744: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1748: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1752: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1753: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1775: Assignment to wmi_dhF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1785: Assignment to wsiM_reqFifo_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1786: Assignment to wsiM_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1787: Assignment to wsiS_reqFifo_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1791: Assignment to wsiS_reqFifo_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1792: Assignment to wsiS_reqFifo_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1793: Assignment to wsiS_reqFifo_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1794: Assignment to wsiS_reqFifo_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1795: Assignment to respF_pwDequeue_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1797: Assignment to respF_pwClear_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1798: Assignment to wsi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1799: Assignment to wsi_Es_mBurstPrecise_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1800: Assignment to wsi_Es_mDataInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1871: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 1968: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2074: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2098: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2142: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2163: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2201: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2220: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2256: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2276: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2382: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2406: Found parallel_case directive in module mkSMAdapter16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" Line 2861: Assignment to firstMsgReq ignored, since the identifier is never used

Elaborating module <mkUUID>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1743: Assignment to tieOff0_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1744: Assignment to tieOff0_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1745: Assignment to tieOff0_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1746: Assignment to tieOff0_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1747: Assignment to tieOff0_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1748: Assignment to tieOff0_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1749: Assignment to tieOff0_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1750: Assignment to tieOff0_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1751: Assignment to tieOff0_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1752: Assignment to tieOff0_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1753: Assignment to tieOff5_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1754: Assignment to tieOff5_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1755: Assignment to tieOff5_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1756: Assignment to tieOff5_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1757: Assignment to tieOff5_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1758: Assignment to tieOff5_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1759: Assignment to tieOff5_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1760: Assignment to tieOff5_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1761: Assignment to tieOff5_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1762: Assignment to tieOff5_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1763: Assignment to tieOff6_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1764: Assignment to tieOff6_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1765: Assignment to tieOff6_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1766: Assignment to tieOff6_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1767: Assignment to tieOff6_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1768: Assignment to tieOff6_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1769: Assignment to tieOff6_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1770: Assignment to tieOff6_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1771: Assignment to tieOff6_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1772: Assignment to tieOff6_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1773: Assignment to tieOff7_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1774: Assignment to tieOff7_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1775: Assignment to tieOff7_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1776: Assignment to tieOff7_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1777: Assignment to tieOff7_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1778: Assignment to tieOff7_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1779: Assignment to tieOff7_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1780: Assignment to tieOff7_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1781: Assignment to tieOff7_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCApp16B.v" Line 1782: Assignment to tieOff7_wci_Es_mData_w_whas ignored, since the identifier is never used

Elaborating module <SyncRegister(width=32'b01000000,init=64'b0)>.

Elaborating module <SyncHandshake>.

Elaborating module <mkOCInf16B>.

Elaborating module <mkOCCP>.

Elaborating module <FIFO1(width=32'b0100001,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b0111011,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b0101000,guarded=32'b01)>.

Elaborating module <DNA_PORT>.

Elaborating module <BRAM1Load(FILENAME="ramprom.data",PIPELINED=1'b0,ADDR_WIDTH=32'b01010,DATA_WIDTH=32'b0100000,MEMSIZE=11'b10000000000,BINARY=1'b0)>.

Elaborating module <SyncRegister(width=32'b01,init=1'b0)>.

Elaborating module <SyncRegister(width=32'b010,init=2'b0)>.

Elaborating module <SyncRegister(width=32'b011100,init=28'b0)>.

Elaborating module <SyncRegister(width=32'b01000,init=8'b0)>.

Elaborating module <SyncFIFO(dataWidth=32'b01000000,depth=32'b010,indxWidth=32'b01)>.

Elaborating module <MakeResetA(RSTDELAY=32'b010000,init=1'b0)>.

Elaborating module <SyncResetA(RSTDELAY=32'b010000)>.

Elaborating module <FIFO1(width=32'b0100010,guarded=32'b01)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9392: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9471: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9548: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9625: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9702: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9779: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9855: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 9931: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10007: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10083: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10159: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10235: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10311: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10387: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10463: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10511: Assignment to warmResetP_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10512: Assignment to warmResetP_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10513: Assignment to timeServ_jamFrac_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10516: Assignment to timeServ_jamFracVal_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10517: Assignment to timeServ_jamFracVal_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10518: Assignment to deviceDNA_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10519: Assignment to deviceDNA_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10522: Assignment to devDNAV_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10523: Assignment to rom_serverAdapter_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10537: Assignment to rom_serverAdapter_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10538: Assignment to rom_serverAdapter_cnt_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10540: Assignment to rom_serverAdapter_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10541: Assignment to rom_serverAdapter_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10543: Assignment to rom_serverAdapter_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10544: Assignment to rom_serverAdapter_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10545: Assignment to rom_serverAdapter_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10546: Assignment to rom_serverAdapter_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10548: Assignment to rom_serverAdapter_s1_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10549: Assignment to rom_serverAdapter_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10551: Assignment to dna_rdReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10553: Assignment to dna_shftReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10555: Assignment to uuidV_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10556: Assignment to uuidV_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10557: Assignment to wci_0_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10563: Assignment to wci_0_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10564: Assignment to wci_0_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10565: Assignment to wci_0_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10566: Assignment to wci_0_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10570: Assignment to wci_1_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10576: Assignment to wci_1_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10577: Assignment to wci_1_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10578: Assignment to wci_1_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10579: Assignment to wci_1_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10583: Assignment to wci_2_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10589: Assignment to wci_2_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10590: Assignment to wci_2_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10591: Assignment to wci_2_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10592: Assignment to wci_2_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10596: Assignment to wci_3_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10602: Assignment to wci_3_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10603: Assignment to wci_3_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10604: Assignment to wci_3_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10605: Assignment to wci_3_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10609: Assignment to wci_4_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10615: Assignment to wci_4_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10616: Assignment to wci_4_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10617: Assignment to wci_4_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10618: Assignment to wci_4_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10622: Assignment to wci_5_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10628: Assignment to wci_5_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10629: Assignment to wci_5_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10630: Assignment to wci_5_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10631: Assignment to wci_5_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10635: Assignment to wci_6_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10641: Assignment to wci_6_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10642: Assignment to wci_6_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10643: Assignment to wci_6_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10644: Assignment to wci_6_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10648: Assignment to wci_7_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10654: Assignment to wci_7_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10655: Assignment to wci_7_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10656: Assignment to wci_7_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10657: Assignment to wci_7_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10661: Assignment to wci_8_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10667: Assignment to wci_8_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10668: Assignment to wci_8_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10669: Assignment to wci_8_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10670: Assignment to wci_8_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10674: Assignment to wci_9_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10680: Assignment to wci_9_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10681: Assignment to wci_9_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10682: Assignment to wci_9_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10683: Assignment to wci_9_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10687: Assignment to wci_10_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10693: Assignment to wci_10_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10694: Assignment to wci_10_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10695: Assignment to wci_10_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10696: Assignment to wci_10_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10700: Assignment to wci_11_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10706: Assignment to wci_11_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10707: Assignment to wci_11_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10708: Assignment to wci_11_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10709: Assignment to wci_11_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10713: Assignment to wci_12_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10719: Assignment to wci_12_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10720: Assignment to wci_12_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10721: Assignment to wci_12_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10722: Assignment to wci_12_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10726: Assignment to wci_13_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10732: Assignment to wci_13_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10733: Assignment to wci_13_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10734: Assignment to wci_13_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10735: Assignment to wci_13_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10739: Assignment to wci_14_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10745: Assignment to wci_14_wciResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10746: Assignment to wci_14_sfCapSet_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10747: Assignment to wci_14_sfCapSet_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10748: Assignment to wci_14_sfCapClear_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10752: Assignment to wci_Emv_0_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10753: Assignment to wci_Emv_0_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10754: Assignment to wci_Emv_0_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10755: Assignment to wci_Emv_0_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10756: Assignment to wci_Emv_1_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10757: Assignment to wci_Emv_1_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10758: Assignment to wci_Emv_1_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10759: Assignment to wci_Emv_1_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10760: Assignment to wci_Emv_2_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10761: Assignment to wci_Emv_2_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10762: Assignment to wci_Emv_2_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10763: Assignment to wci_Emv_2_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10764: Assignment to wci_Emv_3_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10765: Assignment to wci_Emv_3_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10766: Assignment to wci_Emv_3_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10767: Assignment to wci_Emv_3_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10768: Assignment to wci_Emv_4_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10769: Assignment to wci_Emv_4_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10770: Assignment to wci_Emv_4_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10771: Assignment to wci_Emv_4_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10772: Assignment to wci_Emv_5_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10773: Assignment to wci_Emv_5_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10774: Assignment to wci_Emv_5_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10775: Assignment to wci_Emv_5_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10776: Assignment to wci_Emv_6_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10777: Assignment to wci_Emv_6_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10778: Assignment to wci_Emv_6_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10779: Assignment to wci_Emv_6_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10780: Assignment to wci_Emv_7_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10781: Assignment to wci_Emv_7_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10782: Assignment to wci_Emv_7_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10783: Assignment to wci_Emv_7_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10784: Assignment to wci_Emv_8_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10785: Assignment to wci_Emv_8_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10786: Assignment to wci_Emv_8_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10787: Assignment to wci_Emv_8_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10788: Assignment to wci_Emv_9_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10789: Assignment to wci_Emv_9_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10790: Assignment to wci_Emv_9_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10791: Assignment to wci_Emv_9_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10792: Assignment to wci_Emv_10_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10793: Assignment to wci_Emv_10_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10794: Assignment to wci_Emv_10_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10795: Assignment to wci_Emv_10_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10796: Assignment to wci_Emv_11_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10797: Assignment to wci_Emv_11_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10798: Assignment to wci_Emv_11_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10799: Assignment to wci_Emv_11_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10800: Assignment to wci_Emv_12_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10801: Assignment to wci_Emv_12_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10802: Assignment to wci_Emv_12_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10803: Assignment to wci_Emv_12_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10804: Assignment to wci_Emv_13_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10805: Assignment to wci_Emv_13_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10806: Assignment to wci_Emv_13_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10807: Assignment to wci_Emv_13_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10808: Assignment to wci_Emv_14_resp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10809: Assignment to wci_Emv_14_resp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10810: Assignment to wci_Emv_14_respData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10811: Assignment to wci_Emv_14_respData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10817: Assignment to wci_0_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10821: Assignment to wci_0_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10822: Assignment to wci_1_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10826: Assignment to wci_1_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10827: Assignment to wci_2_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10831: Assignment to wci_2_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10832: Assignment to wci_3_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10836: Assignment to wci_3_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10837: Assignment to wci_4_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10841: Assignment to wci_4_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10842: Assignment to wci_5_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10846: Assignment to wci_5_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10847: Assignment to wci_6_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10851: Assignment to wci_6_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10852: Assignment to wci_7_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10856: Assignment to wci_7_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10857: Assignment to wci_8_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10861: Assignment to wci_8_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10862: Assignment to wci_9_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10866: Assignment to wci_9_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10867: Assignment to wci_10_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10872: Assignment to wci_10_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10873: Assignment to wci_11_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10878: Assignment to wci_11_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10879: Assignment to wci_12_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10884: Assignment to wci_12_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10885: Assignment to wci_13_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10890: Assignment to wci_13_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10891: Assignment to wci_14_reqF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 10896: Assignment to wci_14_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12161: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12183: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12348: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12370: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12536: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12558: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12724: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12746: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12912: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 12934: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13100: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13122: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13287: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13309: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13473: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13495: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13659: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13681: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13845: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 13867: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14031: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14053: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14217: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14239: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14403: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14425: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14589: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14611: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14775: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14797: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 14885: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15195: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15363: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15420: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15478: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15536: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15594: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15652: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15710: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15767: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15824: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15881: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15938: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 15995: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 16052: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 16109: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 16166: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 24475: Assignment to warmResetP ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" Line 25618: Assignment to timeServ_ppsExtCapture ignored, since the identifier is never used

Elaborating module <FIFO2(width=32'b01,guarded=32'b01)>.

Elaborating module <mkTLPSerializer>.

Elaborating module <FIFO2(width=32'b0111000,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b010011001,guarded=32'b01)>.

Elaborating module <mkOCDP16B(hasPush=1'b0,hasPull=1'b1,hasDebugLogic=1'b1)>.

Elaborating module <BRAM2(PIPELINED=1'b0,ADDR_WIDTH=32'b01011,DATA_WIDTH=32'b0100000,MEMSIZE=12'b100000000000)>.

Elaborating module <arSRLFIFOD(width=32'b010011001,l2depth=32'b0100)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v" Line 62: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v" Line 63: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FIFO2(width=32'b010001011,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b0111101,guarded=32'b01)>.

Elaborating module <SizedFIFO(p1width=32'b010010010,p2depth=32'b011,p3cntr_width=32'b01,guarded=32'b01)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3483: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3529: Assignment to bram_0_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3543: Assignment to bram_0_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3550: Assignment to bram_0_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3551: Assignment to bram_0_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3553: Assignment to bram_0_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3554: Assignment to bram_0_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3555: Assignment to bram_0_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3563: Assignment to bram_0_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3565: Assignment to bram_0_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3579: Assignment to bram_0_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3585: Assignment to bram_0_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3586: Assignment to bram_0_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3588: Assignment to bram_0_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3589: Assignment to bram_0_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3590: Assignment to bram_0_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3597: Assignment to bram_0_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3599: Assignment to bram_1_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3613: Assignment to bram_1_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3620: Assignment to bram_1_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3621: Assignment to bram_1_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3623: Assignment to bram_1_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3624: Assignment to bram_1_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3625: Assignment to bram_1_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3633: Assignment to bram_1_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3635: Assignment to bram_1_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3649: Assignment to bram_1_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3655: Assignment to bram_1_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3656: Assignment to bram_1_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3658: Assignment to bram_1_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3659: Assignment to bram_1_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3660: Assignment to bram_1_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3661: Assignment to bram_1_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3665: Assignment to bram_1_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3667: Assignment to bram_2_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3680: Assignment to bram_2_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3687: Assignment to bram_2_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3688: Assignment to bram_2_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3690: Assignment to bram_2_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3691: Assignment to bram_2_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3692: Assignment to bram_2_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3700: Assignment to bram_2_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3702: Assignment to bram_2_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3716: Assignment to bram_2_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3722: Assignment to bram_2_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3723: Assignment to bram_2_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3725: Assignment to bram_2_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3726: Assignment to bram_2_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3727: Assignment to bram_2_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3728: Assignment to bram_2_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3732: Assignment to bram_2_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3734: Assignment to bram_3_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3748: Assignment to bram_3_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3755: Assignment to bram_3_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3756: Assignment to bram_3_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3758: Assignment to bram_3_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3759: Assignment to bram_3_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3760: Assignment to bram_3_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3768: Assignment to bram_3_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3770: Assignment to bram_3_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3784: Assignment to bram_3_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3790: Assignment to bram_3_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3791: Assignment to bram_3_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3793: Assignment to bram_3_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3794: Assignment to bram_3_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3795: Assignment to bram_3_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3796: Assignment to bram_3_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3800: Assignment to bram_3_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3808: Assignment to wci_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3809: Assignment to wci_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3810: Assignment to wci_respF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3811: Assignment to wci_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3812: Assignment to wci_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3813: Assignment to wci_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3814: Assignment to wci_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3815: Assignment to wci_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3824: Assignment to wti_wtiReq_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3825: Assignment to wti_wtiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3826: Assignment to wti_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3827: Assignment to wti_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3828: Assignment to tlp_remStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3833: Assignment to tlp_remDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3837: Assignment to tlp_nearBufReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3840: Assignment to tlp_farBufReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3843: Assignment to tlp_creditReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3846: Assignment to tlp_dpControl_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3847: Assignment to tlp_dpControl_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3855: Assignment to tlp_nowW_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3856: Assignment to tlp_nowW_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3857: Assignment to tlp_dmaStartMark_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3861: Assignment to tlp_dmaDoneMark_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3862: Assignment to tlp_dmaDoneMark_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3870: Assignment to wmi_wmi_wmiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3871: Assignment to wmi_wmi_wmiMFlag_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3872: Assignment to wmi_wmi_wmiMFlag_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3878: Assignment to wmi_wmi_wmiDh_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3879: Assignment to wmi_wmi_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3880: Assignment to wmi_wmi_respF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3881: Assignment to wmi_wmi_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3882: Assignment to wmi_wmi_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3883: Assignment to wmi_wmi_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3884: Assignment to wmi_wmi_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3894: Assignment to wmi_mesgStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3896: Assignment to wmi_mesgDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3901: Assignment to wmi_mesgBufReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3904: Assignment to wmi_dpControl_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3905: Assignment to wmi_dpControl_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3907: Assignment to wmi_nowW_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3908: Assignment to bml_lclBufStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3909: Assignment to bml_lclBufStart_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3910: Assignment to bml_lclBufDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3911: Assignment to bml_lclBufDone_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3912: Assignment to bml_remStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3913: Assignment to bml_remStart_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3914: Assignment to bml_remDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3915: Assignment to bml_remDone_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3916: Assignment to bml_fabDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3920: Assignment to bml_fabAvail_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3924: Assignment to bml_datumAReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3925: Assignment to bml_datumAReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3926: Assignment to bml_dpControl_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3927: Assignment to bml_dpControl_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3928: Assignment to wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3929: Assignment to wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3930: Assignment to wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3931: Assignment to wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3932: Assignment to wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3933: Assignment to wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3934: Assignment to wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3935: Assignment to wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3936: Assignment to wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3937: Assignment to wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3938: Assignment to wmi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3939: Assignment to wmi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3940: Assignment to wmi_Es_mReqInfo_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3941: Assignment to wmi_Es_mReqInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3942: Assignment to wmi_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3943: Assignment to wmi_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3944: Assignment to wmi_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3945: Assignment to wmi_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3946: Assignment to wmi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3947: Assignment to wmi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3948: Assignment to wmi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3949: Assignment to wmi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3950: Assignment to wmi_Es_mDataByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3951: Assignment to wmi_Es_mDataByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3964: Assignment to bram_1_serverAdapterB_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3971: Assignment to bram_2_serverAdapterB_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3978: Assignment to bram_3_serverAdapterB_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3980: Assignment to wci_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3984: Assignment to wci_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3988: Assignment to wci_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3989: Assignment to wci_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4002: Assignment to wmi_wmi_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4004: Assignment to wmi_wmi_reqF_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4005: Assignment to wmi_wmi_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4006: Assignment to wmi_wmi_reqF_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4008: Assignment to wmi_wmi_reqF_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4009: Assignment to wmi_wmi_reqF_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4010: Assignment to wmi_wmi_mFlagF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4012: Assignment to wmi_wmi_mFlagF_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4013: Assignment to wmi_wmi_mFlagF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4014: Assignment to wmi_wmi_mFlagF_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4016: Assignment to wmi_wmi_mFlagF_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4017: Assignment to wmi_wmi_mFlagF_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4018: Assignment to wmi_wmi_dhF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4019: Assignment to wmi_wmi_dhF_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4020: Assignment to wmi_wmi_dhF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4021: Assignment to wmi_wmi_dhF_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4023: Assignment to wmi_wmi_dhF_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4024: Assignment to wmi_wmi_dhF_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4025: Assignment to wmi_wmi_respF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4026: Assignment to wmi_wmi_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4027: Assignment to bml_lclBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4028: Assignment to bml_lclBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4029: Assignment to bml_remBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4030: Assignment to bml_remBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4031: Assignment to bml_fabBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4032: Assignment to bml_fabBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4033: Assignment to bml_crdBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4034: Assignment to bml_crdBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4035: Assignment to wmi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4036: Assignment to wmi_Es_mDataValid_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4037: Assignment to wmi_Es_mDataLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4038: Assignment to wmi_Es_mDataInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4039: Assignment to bml_lclBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4040: Assignment to bml_remBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4041: Assignment to bml_fabBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4042: Assignment to bml_crdBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4100: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4512: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4581: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4649: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4754: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4779: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4835: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4878: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4914: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5067: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5091: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5220: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5240: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5487: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5511: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5581: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5599: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5616: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5633: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5699: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5717: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5734: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5751: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5817: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5835: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5852: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5869: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5935: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5953: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5970: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5987: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 6072: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 6129: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 7301: Assignment to bml_datumAReg ignored, since the identifier is never used

Elaborating module <mkOCDP16B(hasPush=1'b1,hasPull=1'b0,hasDebugLogic=1'b1)>.
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3483: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3529: Assignment to bram_0_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3543: Assignment to bram_0_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3550: Assignment to bram_0_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3551: Assignment to bram_0_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3553: Assignment to bram_0_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3554: Assignment to bram_0_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3555: Assignment to bram_0_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3563: Assignment to bram_0_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3565: Assignment to bram_0_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3579: Assignment to bram_0_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3585: Assignment to bram_0_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3586: Assignment to bram_0_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3588: Assignment to bram_0_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3589: Assignment to bram_0_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3590: Assignment to bram_0_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3597: Assignment to bram_0_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3599: Assignment to bram_1_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3613: Assignment to bram_1_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3620: Assignment to bram_1_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3621: Assignment to bram_1_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3623: Assignment to bram_1_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3624: Assignment to bram_1_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3625: Assignment to bram_1_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3633: Assignment to bram_1_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3635: Assignment to bram_1_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3649: Assignment to bram_1_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3655: Assignment to bram_1_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3656: Assignment to bram_1_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3658: Assignment to bram_1_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3659: Assignment to bram_1_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3660: Assignment to bram_1_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3661: Assignment to bram_1_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3665: Assignment to bram_1_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3667: Assignment to bram_2_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3680: Assignment to bram_2_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3687: Assignment to bram_2_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3688: Assignment to bram_2_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3690: Assignment to bram_2_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3691: Assignment to bram_2_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3692: Assignment to bram_2_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3700: Assignment to bram_2_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3702: Assignment to bram_2_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3716: Assignment to bram_2_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3722: Assignment to bram_2_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3723: Assignment to bram_2_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3725: Assignment to bram_2_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3726: Assignment to bram_2_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3727: Assignment to bram_2_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3728: Assignment to bram_2_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3732: Assignment to bram_2_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3734: Assignment to bram_3_serverAdapterA_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3748: Assignment to bram_3_serverAdapterA_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3755: Assignment to bram_3_serverAdapterA_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3756: Assignment to bram_3_serverAdapterA_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3758: Assignment to bram_3_serverAdapterA_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3759: Assignment to bram_3_serverAdapterA_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3760: Assignment to bram_3_serverAdapterA_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3768: Assignment to bram_3_serverAdapterA_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3770: Assignment to bram_3_serverAdapterB_outData_enqData_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3784: Assignment to bram_3_serverAdapterB_cnt_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3790: Assignment to bram_3_serverAdapterB_cnt_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3791: Assignment to bram_3_serverAdapterB_cnt_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3793: Assignment to bram_3_serverAdapterB_cnt_3_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3794: Assignment to bram_3_serverAdapterB_cnt_3_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3795: Assignment to bram_3_serverAdapterB_writeWithResp_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3796: Assignment to bram_3_serverAdapterB_writeWithResp_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3800: Assignment to bram_3_serverAdapterB_s1_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3808: Assignment to wci_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3809: Assignment to wci_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3810: Assignment to wci_respF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3811: Assignment to wci_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3812: Assignment to wci_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3813: Assignment to wci_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3814: Assignment to wci_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3815: Assignment to wci_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3824: Assignment to wti_wtiReq_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3825: Assignment to wti_wtiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3826: Assignment to wti_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3827: Assignment to wti_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3828: Assignment to tlp_remStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3833: Assignment to tlp_remDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3837: Assignment to tlp_nearBufReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3840: Assignment to tlp_farBufReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3843: Assignment to tlp_creditReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3846: Assignment to tlp_dpControl_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3847: Assignment to tlp_dpControl_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3855: Assignment to tlp_nowW_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3856: Assignment to tlp_nowW_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3857: Assignment to tlp_dmaStartMark_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3861: Assignment to tlp_dmaDoneMark_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3862: Assignment to tlp_dmaDoneMark_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3870: Assignment to wmi_wmi_wmiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3871: Assignment to wmi_wmi_wmiMFlag_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3872: Assignment to wmi_wmi_wmiMFlag_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3878: Assignment to wmi_wmi_wmiDh_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3879: Assignment to wmi_wmi_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3880: Assignment to wmi_wmi_respF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3881: Assignment to wmi_wmi_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3882: Assignment to wmi_wmi_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3883: Assignment to wmi_wmi_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3884: Assignment to wmi_wmi_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3894: Assignment to wmi_mesgStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3896: Assignment to wmi_mesgDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3901: Assignment to wmi_mesgBufReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3904: Assignment to wmi_dpControl_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3905: Assignment to wmi_dpControl_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3907: Assignment to wmi_nowW_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3908: Assignment to bml_lclBufStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3909: Assignment to bml_lclBufStart_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3910: Assignment to bml_lclBufDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3911: Assignment to bml_lclBufDone_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3912: Assignment to bml_remStart_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3913: Assignment to bml_remStart_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3914: Assignment to bml_remDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3915: Assignment to bml_remDone_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3916: Assignment to bml_fabDone_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3920: Assignment to bml_fabAvail_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3924: Assignment to bml_datumAReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3925: Assignment to bml_datumAReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3926: Assignment to bml_dpControl_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3927: Assignment to bml_dpControl_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3928: Assignment to wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3929: Assignment to wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3930: Assignment to wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3931: Assignment to wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3932: Assignment to wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3933: Assignment to wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3934: Assignment to wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3935: Assignment to wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3936: Assignment to wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3937: Assignment to wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3938: Assignment to wmi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3939: Assignment to wmi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3940: Assignment to wmi_Es_mReqInfo_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3941: Assignment to wmi_Es_mReqInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3942: Assignment to wmi_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3943: Assignment to wmi_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3944: Assignment to wmi_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3945: Assignment to wmi_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3946: Assignment to wmi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3947: Assignment to wmi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3948: Assignment to wmi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3949: Assignment to wmi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3950: Assignment to wmi_Es_mDataByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3951: Assignment to wmi_Es_mDataByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3964: Assignment to bram_1_serverAdapterB_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3971: Assignment to bram_2_serverAdapterB_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3978: Assignment to bram_3_serverAdapterB_outData_deqCalled_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3980: Assignment to wci_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3984: Assignment to wci_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3988: Assignment to wci_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 3989: Assignment to wci_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4002: Assignment to wmi_wmi_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4004: Assignment to wmi_wmi_reqF_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4005: Assignment to wmi_wmi_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4006: Assignment to wmi_wmi_reqF_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4008: Assignment to wmi_wmi_reqF_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4009: Assignment to wmi_wmi_reqF_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4010: Assignment to wmi_wmi_mFlagF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4012: Assignment to wmi_wmi_mFlagF_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4013: Assignment to wmi_wmi_mFlagF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4014: Assignment to wmi_wmi_mFlagF_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4016: Assignment to wmi_wmi_mFlagF_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4017: Assignment to wmi_wmi_mFlagF_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4018: Assignment to wmi_wmi_dhF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4019: Assignment to wmi_wmi_dhF_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4020: Assignment to wmi_wmi_dhF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4021: Assignment to wmi_wmi_dhF_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4023: Assignment to wmi_wmi_dhF_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4024: Assignment to wmi_wmi_dhF_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4025: Assignment to wmi_wmi_respF_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4026: Assignment to wmi_wmi_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4027: Assignment to bml_lclBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4028: Assignment to bml_lclBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4029: Assignment to bml_remBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4030: Assignment to bml_remBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4031: Assignment to bml_fabBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4032: Assignment to bml_fabBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4033: Assignment to bml_crdBuf_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4034: Assignment to bml_crdBuf_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4035: Assignment to wmi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4036: Assignment to wmi_Es_mDataValid_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4037: Assignment to wmi_Es_mDataLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4038: Assignment to wmi_Es_mDataInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4039: Assignment to bml_lclBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4040: Assignment to bml_remBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4041: Assignment to bml_fabBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4042: Assignment to bml_crdBuf_modulus_bw_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4100: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4512: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4581: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4649: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4754: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4779: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4835: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4878: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 4914: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5067: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5091: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5220: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5240: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5487: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5511: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5581: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5599: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5616: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5633: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5699: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5717: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5734: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5751: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5817: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5835: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5852: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5869: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5935: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5953: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5970: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 5987: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 6072: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 6129: Found parallel_case directive in module mkOCDP16B. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" Line 7301: Assignment to bml_datumAReg ignored, since the identifier is never used

Elaborating module <mkTimeClient>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkTimeClient.v" Line 118: Assignment to wti_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkTimeClient.v" Line 119: Assignment to wti_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkTimeClient.v" Line 120: Assignment to wti_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkTimeClient.v" Line 140: Assignment to wti_peerIsReady ignored, since the identifier is never used

Elaborating module <mkTLPSM>.

Elaborating module <mkPktFork>.

Elaborating module <mkPktMerge>.
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkPktMerge.v" Line 198: Found parallel_case directive in module mkPktMerge. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkPktMerge.v" Line 240: Found parallel_case directive in module mkPktMerge. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1691: Assignment to wtiM_0_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1692: Assignment to wtiM_0_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1693: Assignment to wtiM_1_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1694: Assignment to wtiM_1_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1695: Assignment to wtiM_2_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1696: Assignment to wtiM_2_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1697: Assignment to wtiM_0_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1698: Assignment to wtiM_1_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1699: Assignment to wtiM_2_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1918: Assignment to wtiM_0_peerIsReady ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" Line 1483: Input port EN_uuid is not connected on this instance
WARNING:HDLCompiler:1016 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1243: Port sda is not connected to this instance

Elaborating module <mkDramServer_v6(hasDebugLogic=1'b1)>.

Elaborating module <SyncBit(init=1'b0)>.

Elaborating module <SyncRegister(width=32'b0101000,init=40'b0)>.

Elaborating module <SyncRegister(width=32'b0101,init=5'b0)>.

Elaborating module <SyncRegister(width=32'b011000,init=24'b0)>.

Elaborating module <SyncRegister(width=32'b010000,init=16'b0)>.

Elaborating module <SyncRegister(width=32'b0100000,init=32'b0)>.

Elaborating module <SyncFIFO(dataWidth=32'b010110001,depth=32'b010,indxWidth=32'b01)>.

Elaborating module <SyncFIFO(dataWidth=32'b010000000,depth=32'b010,indxWidth=32'b01)>.
WARNING:HDLCompiler:1016 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 353: Port pd_PSEN is not connected to this instance

Elaborating module <v6_mig37>.

Elaborating module <MUXCY>.

Elaborating module <iodelay_ctrl(TCQ=100,IODELAY_GRP="IODELAY_MIG",RST_ACT_LOW=0)>.

Elaborating module <IDELAYCTRL>.

Elaborating module <infrastructure(TCQ=100,CLK_PERIOD=5000,nCK_PER_CLK=2,CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=1,CLKOUT_DIVIDE=3,RST_ACT_LOW=0)>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLOCK_HOLD="FALSE",COMPENSATION="INTERNAL",REF_JITTER1=0.005,REF_JITTER2=0.005,STARTUP_WAIT="FALSE",CLKIN1_PERIOD=5.0,CLKIN2_PERIOD=10.0,CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=3,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=6,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=3,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT2_USE_FINE_PS="TRUE",CLKOUT3_DIVIDE=1,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_CASCADE="FALSE",CLKOUT4_DIVIDE=1,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT4_USE_FINE_PS="FALSE",CLKOUT5_DIVIDE=1,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLKOUT5_USE_FINE_PS="FALSE",CLKOUT6_DIVIDE=1,CLKOUT6_DUTY_CYCLE=0.5,CLKOUT6_PHASE=0.0,CLKOUT6_USE_FINE_PS="FALSE")>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 347: Assignment to ocb_mon_PSDONE ignored, since the identifier is never used
WARNING:HDLCompiler:597 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 369: Module memc_ui_top does not have a parameter named OCB_MONITOR
WARNING:HDLCompiler:597 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 379: Module memc_ui_top does not have a parameter named SIM_CAL_OPTION
WARNING:HDLCompiler:597 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 380: Module memc_ui_top does not have a parameter named SIM_INIT_OPTION

Elaborating module <memc_ui_top(ADDR_CMD_MODE="UNBUF",BANK_WIDTH=3,CK_WIDTH=1,CKE_WIDTH=1,nCK_PER_CLK=2,COL_WIDTH=10,CS_WIDTH=1,DM_WIDTH=8,nCS_PER_RANK=1,DEBUG_PORT="ON",IODELAY_GRP="IODELAY_MIG",DQ_WIDTH=64,DQS_WIDTH=8,DQS_CNT_WIDTH=3,ORDERING="STRICT",OUTPUT_DRV="HIGH",PHASE_DETECT="ON",RANK_WIDTH=1,REFCLK_FREQ=200,REG_CTRL="OFF",ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,BURST_MODE="8",BM_CNT_WIDTH=2,tCK=2500,ADDR_WIDTH=27,TCQ=100,ECC_TEST="OFF",PAYLOAD_WIDTH=64,DATA_WIDTH=64)>.

Elaborating module
<mem_intfc(TCQ=100,ADDR_CMD_MODE="UNBUF",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CK_WIDTH=1,CKE_WIDTH=1,CL=6,COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DM_WIDTH=8,USE_DM_PORT=1,DQ_CNT_WIDTH=6,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",PAYLOAD_WIDTH=64,ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=27,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,ORDERING="STRICT",PHASE_DETECT="ON",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=2500,tFAW=45000,tPRDI=1000000,tRAS=37500,tRCD=13130,tREFI=7800000,tRFC=110000,tRP=13130,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL="ON",DEBUG_PORT="ON",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=13,SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200,nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL
1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/mem_intfc.v" Line 386: Assignment to dfi_odt_nom0_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/mem_intfc.v" Line 432: Signal <slot_1_present> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <mc(TCQ=100,PAYLOAD_WIDTH=64,MC_ERR_ADDR_WIDTH=27,ADDR_CMD_MODE="UNBUF",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DRAM_TYPE="DDR3",DQS_WIDTH=8,DQ_WIDTH=64,ECC="OFF",ECC_WIDTH=0,nBANK_MACHS=4,nCK_PER_CLK=2,nSLOTS=1,CL=6,nCS_PER_RANK=1,CWL=5,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tCK=2500,tFAW=45000,tPRDI=1000000,tRAS=37500,tRCD=13130,tREFI=7800000,tRFC=110000,tRP=13130,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64)>.

Elaborating module <rank_mach(BURST_MODE="8",CS_WIDTH=1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010010,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <rank_cntrl(BURST_MODE="8",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010010,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_cntrl.v" Line 146: Net <add_rrd_inhbt> does not have a driver.

Elaborating module <rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <round_robin_arb(WIDTH=2)>.

Elaborating module <round_robin_arb(WIDTH=1)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/round_robin_arb.v" Line 153: Net <channel[0].inh_group[0]> does not have a driver.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/mc.v" Line 443: Result of 64-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/mc.v" Line 444: Result of 64-bit expression is truncated to fit in 8-bit target.

Elaborating module <bank_mach(TCQ=100,ADDR_CMD_MODE="UNBUF",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=32'sb01111,nRCD=32'sb0110,nRFC=32'sb0101100,nRTP=4,nRP=32'sb0110,nSLOTS=1,nWR=32'sb0110,ORDERING="STRICT",RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tZQCS=64)>.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="UNBUF",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=8,ECC="OFF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=13)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_compare.v" Line 168: Net <req_rank_r_lcl[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_compare.v" Line 169: Net <req_rank_ns[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_compare.v" Line 201: Net <req_col_r[10]> does not have a driver.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="UNBUF",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=0)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="UNBUF",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="UNBUF",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=1)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="UNBUF",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="UNBUF",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=2)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="UNBUF",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=13,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="UNBUF",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=3)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nOP_WAIT=0,nRFC=32'sb0101100,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_common.v" Line 426: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <arb_mux(TCQ=100,ADDR_CMD_MODE="UNBUF",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=31,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nCNFG2WR=2,nSLOTS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=51,ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.

Elaborating module <arb_row_col(TCQ=100,ADDR_CMD_MODE="UNBUF",EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2WR=2)>.

Elaborating module <round_robin_arb(WIDTH=4)>.

Elaborating module <arb_select(TCQ=100,ADDR_CMD_MODE="UNBUF",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=31,DATA_BUF_ADDR_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nSLOTS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=51,ROW_WIDTH=13,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_select.v" Line 140: Net <row_mux.row_cmd_r[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_select.v" Line 198: Net <col_mux.col_cmd_r[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_select.v" Line 204: Net <col_mux.col_row_r[12]> does not have a driver.

Elaborating module <col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=8,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=0,DQS_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=27,nCK_PER_CLK=2,nPHY_WRLAT=0,nRD_EN2CNFG_WR=7,nWR_EN2CNFG_RD=4,nWR_EN2CNFG_WR=4,RANK_WIDTH=1,ROW_WIDTH=13)>.
WARNING:HDLCompiler:532 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/col_mach.v" Line 323: Index <13> is out of range [12:0] for signal <col_a>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/col_mach.v" Line 151: Net <offset_r[1]> does not have a driver.

Elaborating module <phy_top(TCQ=100,REFCLK_FREQ=200,nCS_PER_RANK=1,CAL_WIDTH="HALF",CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,CS_WIDTH=1,nCK_PER_CLK=2,CKE_WIDTH=1,DRAM_TYPE="DDR3",SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CLK_PERIOD=5000,BANK_WIDTH=3,CK_WIDTH=1,COL_WIDTH=10,DM_WIDTH=8,DQ_CNT_WIDTH=6,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,ROW_WIDTH=13,RANK_WIDTH=1,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1,DEBUG_PORT="ON")>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" Line 506: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <phy_init(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",BANK_WIDTH=3,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=64,ROW_WIDTH=13,CS_WIDTH=1,CKE_WIDTH=1,CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE")>.

Elaborating module <FDRSE>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 764: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 854: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 879: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 888: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 935: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 950: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 966: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 987: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1038: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1051: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1179: Signal <mem_init_done_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1208: Signal <auto_cnt_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1083: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1561: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1573: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1657: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1735: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v" Line 1745: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <phy_control_io(TCQ=100,BANK_WIDTH=3,RANK_WIDTH=1,nCS_PER_RANK=1,CS_WIDTH=1,CKE_WIDTH=1,ROW_WIDTH=13,WRLVL="ON",nCWL=5,DRAM_TYPE="DDR3",REG_CTRL="OFF",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",DDR2_EARLY_CS=1'b0)>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <phy_clock_io(TCQ=100,CK_WIDTH=1,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <phy_ck_iob(TCQ=100,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="BUF",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=1)>.

Elaborating module <phy_data_io(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DM_WIDTH=8,DQ_WIDTH=64,DQS_WIDTH=8,nCWL=5,WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" Line 232: Assignment to rst_r ignored, since the identifier is never used

Elaborating module <phy_dqs_iob(DRAM_TYPE="DDR3",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUFDS_DIFF_OUT(IBUF_LOW_PWR="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dqs_iob.v" Line 152: Assignment to dqs_ibuf_n ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",ODELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_VALUE=0,REFCLK_FREQUENCY=200)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dqs_iob.v" Line 288: Assignment to dqs_n_tfb ignored, since the identifier is never used

Elaborating module <ISERDESE1(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="TRUE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <rd_bitslip(TCQ=100)>.

Elaborating module <phy_dm_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dm_iob.v" Line 147: Assignment to mask_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.

Elaborating module <OBUF>.

Elaborating module <phy_dq_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUF(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dq_iob.v" Line 239: Assignment to wr_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <phy_dly_ctrl(TCQ=100,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF",WRLVL="ON",PHASE_DETECT="ON",DRAM_TYPE="DDR3",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,DEBUG_PORT="ON")>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dly_ctrl.v" Line 199: Assignment to dqs_oe_r ignored, since the identifier is never used

Elaborating module <phy_write(TCQ=100,WRLVL="ON",DQ_WIDTH=64,DQS_WIDTH=8,DRAM_TYPE="DDR3",RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF")>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" Line 269: Assignment to wrdata_en_r7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" Line 1549: Assignment to wrlvl_done_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" Line 1634: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" Line 1758: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" Line 1761: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" Line 1764: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v" Line 1767: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=3,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,CS_WIDTH=1,CAL_WIDTH="HALF",DQS_TAP_CNT_INDEX=39,SHIFT_TBY4_TAP=32'sb01000,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_wrlvl.v" Line 284: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_wrlvl.v" Line 298: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_wrlvl.v" Line 523: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_wrlvl.v" Line 540: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_wrlvl.v" Line 453: Assignment to wl_state_r1 ignored, since the identifier is never used

Elaborating module <phy_read(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQS_WIDTH=8,DQ_WIDTH=64,DRAM_WIDTH=8,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <phy_rdclk_gen(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DQS_WIDTH=8,REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" Line 310: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" Line 324: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" Line 331: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" Line 339: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" Line 301: Found full_case directive in module phy_rdclk_gen. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="MEMORY_DDR3",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFIO>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=16,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFR(BUFR_DIVIDE="2",SIM_DEVICE="VIRTEX6")>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" Line 173: Net <ocbextend_rsync[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v" Line 180: Net <rsync_bufr[3]> does not have a driver.

Elaborating module <phy_rdctrl_sync(TCQ=100)>.

Elaborating module <SRLC32E>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdctrl_sync.v" Line 163: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <phy_rddata_sync(TCQ=100,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=108,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <RAM64X1D(INIT=64'b0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=180,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <phy_rdlvl(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,DRAM_TYPE="DDR3",nCL=6,PD_TAP_REQ=0,SIM_CAL_OPTION="NONE",DEBUG_PORT="ON")>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 566: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 647: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 707: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 878: Assignment to prev_found_edge_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 918: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 946: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1025: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1046: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1048: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1167: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1179: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1283: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1292: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1296: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1317: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1343: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1356: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1357: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1372: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1395: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1405: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1413: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1479: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1481: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1483: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1497: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1525: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1073: Assignment to found_two_edge_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1541: Result of 31-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1650: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1784: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1809: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1880: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1974: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1984: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 1995: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 2037: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v" Line 2091: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <phy_pd_top(TCQ=100,DQS_CNT_WIDTH=3,DQS_WIDTH=8,PD_LHC_WIDTH=16,PD_CALIB_MODE="PARALLEL",PD_MSB_SEL=8,PD_DQS0_ONLY="ON",SIM_CAL_OPTION="NONE",DEBUG_PORT="ON")>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd_top.v" Line 275: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <phy_pd(TCQ=100,SIM_CAL_OPTION="NONE",PD_LHC_WIDTH=16)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd.v" Line 199: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd.v" Line 229: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd.v" Line 416: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd.v" Line 417: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd.v" Line 593: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" Line 977: Net <out_oserdes_wc> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" Line 568: Assignment to ecc_single ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" Line 570: Assignment to ecc_err_addr ignored, since the identifier is never used

Elaborating module <ui_top(TCQ=100,APP_DATA_WIDTH=256,APP_MASK_WIDTH=32'sb0100000,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,ECC="OFF",ECC_TEST="OFF",ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,ROW_WIDTH=13,MEM_ADDR_ORDER="ROW_BANK_COLUMN")>.

Elaborating module <ui_cmd(TCQ=100,ADDR_WIDTH=27,BANK_WIDTH=3,COL_WIDTH=10,RANK_WIDTH=1,ROW_WIDTH=13,RANKS=1,MEM_ADDR_ORDER="ROW_BANK_COLUMN")>.

Elaborating module <ui_wr_data(TCQ=100,APP_DATA_WIDTH=256,APP_MASK_WIDTH=32'sb0100000,ECC="OFF",ECC_TEST="OFF",CWL=5)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_wr_data.v" Line 232: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ui_rd_data(TCQ=100,APP_DATA_WIDTH=256,ECC="OFF",ORDERING="STRICT")>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_rd_data.v" Line 199: Net <app_ecc_multiple_err_r[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" Line 620: Assignment to hi_priority ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" Line 377: Net <app_raw_not_ecc[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" Line 378: Net <app_correct_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" Line 396: Net <data_buf_addr[7]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 412: Assignment to ddr3_parity ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 419: Assignment to bank_mach_next ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 423: Assignment to app_ecc_multiple_err_i ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 267: Net <ocb_mon_PSEN> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 268: Net <ocb_mon_PSINCDEC> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 298: Net <scl_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 306: Net <sda_i> does not have a driver.
WARNING:HDLCompiler:552 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" Line 399: Input port pd_PSDONE is not connected on this instance
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1246: Size mismatch in connection of port <app_addr>. Formal port size is 27-bit while actual signal size is 33-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1295: Size mismatch in connection of port <dbg_rddata>. Formal port size is 256-bit while actual signal size is 32-bit.

Elaborating module <arSRLFIFOD(width=32'b010,l2depth=32'b0100)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v" Line 62: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v" Line 63: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FIFO2(width=32'b010110001,guarded=32'b01)>.

Elaborating module <arSRLFIFOD(width=32'b010000000,l2depth=32'b0100)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v" Line 62: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v" Line 63: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <SyncResetA(RSTDELAY=32'b01111)>.

Elaborating module <ResetInverter>.

Elaborating module <FIFO2(width=32'b010010010,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b0110100,guarded=32'b01)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1651: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1697: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1698: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1704: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1705: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1706: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1707: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1708: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1712: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1713: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1714: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1715: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1716: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1717: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1718: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1719: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1720: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1721: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1722: Assignment to memc_wdfWren_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1726: Assignment to memc_wdfEnd_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1727: Assignment to memc_wdfEnd_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1733: Assignment to wmemi_wmemiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1739: Assignment to wmemi_wmemiDh_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1740: Assignment to wmemi_cmdAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1744: Assignment to wmemi_dhAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1749: Assignment to wmemi_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1750: Assignment to wmemi_respF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1751: Assignment to wmemi_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1752: Assignment to wmemi_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1753: Assignment to wmemi_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1754: Assignment to wmemi_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1755: Assignment to memInReset_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1756: Assignment to memInReset_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1757: Assignment to wmemiReadInFlight_acc_v1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1761: Assignment to wmemiReadInFlight_acc_v2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1762: Assignment to wmemiReadInFlight_acc_v2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1763: Assignment to wmemi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1764: Assignment to wmemi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1765: Assignment to wmemi_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1766: Assignment to wmemi_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1767: Assignment to wmemi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1768: Assignment to wmemi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1769: Assignment to wmemi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1770: Assignment to wmemi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1771: Assignment to wmemi_Es_mDataByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1772: Assignment to wmemi_Es_mDataByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1773: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1777: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1783: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1784: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1798: Assignment to wmemi_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1799: Assignment to wmemi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1800: Assignment to wmemi_Es_mDataValid_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1801: Assignment to wmemi_Es_mDataLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 1991: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 2015: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 2121: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 2143: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 2291: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 2753: Assignment to pioReadInFlight ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" Line 2876: Assignment to dbgCtrl ignored, since the identifier is never used

Elaborating module <mkFlashWorker(hasDebugLogic=1'b1)>.

Elaborating module <FIFO2(width=32'b0101001,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b010000,guarded=32'b01)>.

Elaborating module <TriState(width=32'b010000)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 918: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 951: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 952: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 958: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 959: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 960: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 961: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 962: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 966: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 967: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 968: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 969: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 970: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 971: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 972: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 973: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 974: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 975: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 976: Assignment to flashC_rseqFsm_start_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 980: Assignment to flashC_rseqFsm_start_reg_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 981: Assignment to flashC_rseqFsm_start_reg_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 982: Assignment to flashC_rseqFsm_abort_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 983: Assignment to flashC_rseqFsm_abort_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 984: Assignment to flashC_rseqFsm_state_fired_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 985: Assignment to flashC_rseqFsm_state_fired_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 987: Assignment to flashC_wseqFsm_start_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 991: Assignment to flashC_wseqFsm_start_reg_2_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 992: Assignment to flashC_wseqFsm_start_reg_2_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 993: Assignment to flashC_wseqFsm_abort_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 994: Assignment to flashC_wseqFsm_abort_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 995: Assignment to flashC_wseqFsm_state_fired_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 996: Assignment to flashC_wseqFsm_state_fired_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 998: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1002: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1008: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1009: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1028: Assignment to flashC_rseqFsm_state_overlap_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1055: Assignment to flashC_wseqFsm_state_overlap_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1130: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1271: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1449: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1473: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" Line 1589: Assignment to flashC_wdReg ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <SyncResetA(RSTDELAY=32'b0)>.

Elaborating module <mkFMC150(hasDebugLogic=1'b1)>.

Elaborating module <SyncResetA(RSTDELAY=32'b01)>.

Elaborating module <ClockDiv(width=32'b011,lower=32'b0,upper=32'b0111,offset=32'b0)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/bsv/ClockDiv.v" Line 106: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <ClockInverter>.

Elaborating module <ResetEither>.

Elaborating module <SyncReset0>.

Elaborating module <ResetToBool>.

Elaborating module <ClockDiv(width=32'b0100,lower=32'b0,upper=32'b01111,offset=32'b0)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/libsrc/hdl/bsv/ClockDiv.v" Line 106: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1227: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1264: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1265: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1273: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1274: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1275: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1276: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1277: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1281: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1282: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1283: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1284: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1285: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1286: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1287: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1288: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1289: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1290: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1297: Assignment to spiCDC_csbR_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1298: Assignment to spiCDC_doResp_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1302: Assignment to spiDAC_cGate_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1305: Assignment to spiDAC_csbR_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1306: Assignment to spiDAC_csbR_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1314: Assignment to fcCdc_pulseAction_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1315: Assignment to fcCdc_pulseAction_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1316: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1320: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1328: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1329: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1342: Assignment to spiCDC_reqF_deq_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1343: Assignment to spiCDC_reqF_sClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1344: Assignment to spiCDC_reqF_dClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1345: Assignment to spiCDC_reqF_deq_happened_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1346: Assignment to spiCDC_respF_enq_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1347: Assignment to spiCDC_respF_deq_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1348: Assignment to spiCDC_respF_sClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1349: Assignment to spiCDC_respF_dClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1350: Assignment to spiCDC_respF_deq_happened_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1354: Assignment to spiDAC_reqF_deq_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1355: Assignment to spiDAC_reqF_sClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1356: Assignment to spiDAC_reqF_dClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1357: Assignment to spiDAC_reqF_deq_happened_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1358: Assignment to spiDAC_respF_enq_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1359: Assignment to spiDAC_respF_deq_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1360: Assignment to spiDAC_respF_sClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1361: Assignment to spiDAC_respF_dClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1362: Assignment to spiDAC_respF_deq_happened_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1363: Assignment to fcCdc_grayCounter_pwIncrement_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1364: Assignment to fcCdc_grayCounter_pwDecrement_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1365: Assignment to oneKHz_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1366: Assignment to oneKHz_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1367: Assignment to spiCDC_sdiWs_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1368: Assignment to spiDAC_sdiWs_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1369: Assignment to fcCdc_grayCounter_wdCounterCrossing_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1719: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 1743: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" Line 2023: Assignment to splitReadInFlight ignored, since the identifier is never used

Elaborating module <mkGbeWorker(hasDebugLogic=1'b1)>.

Elaborating module <FIFO2(width=32'b0101101,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b01001111,guarded=32'b01)>.

Elaborating module <mkGMAC>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 614: Assignment to gmii_rx_clk_O ignored, since the identifier is never used

Elaborating module <IODELAY(IDELAY_TYPE="FIXED",IDELAY_VALUE=32'b0,DELAY_SRC="I",SIGNAL_PATTERN="CLOCK",HIGH_PERFORMANCE_MODE="TRUE")>.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 622: Size mismatch in connection of port <ODATAIN>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 623: Size mismatch in connection of port <DATAIN>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 624: Size mismatch in connection of port <C>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 625: Size mismatch in connection of port <T>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 626: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 627: Size mismatch in connection of port <INC>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 628: Size mismatch in connection of port <RST>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <SyncResetA(RSTDELAY=32'b0111)>.

Elaborating module <BUFR(BUFR_DIVIDE="BYPASS")>.

Elaborating module <mkCRC32>.

Elaborating module <SyncFIFO(dataWidth=32'b01010,depth=32'b01000,indxWidth=32'b011)>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <SyncFIFO(dataWidth=32'b01010,depth=32'b010000,indxWidth=32'b0100)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1023: Assignment to rxRS_rxOperateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1024: Assignment to rxRS_rxOperateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1025: Assignment to txRS_txOperateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1026: Assignment to txRS_txOperateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1035: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1051: Assignment to txRS_txDV_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1056: Assignment to txRS_txER_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1057: Assignment to txRS_txER_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1058: Assignment to txRS_underflow_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1059: Assignment to txRS_underflow_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1062: Assignment to rxRS_preambleCnt_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1065: Assignment to rxRS_crcDbgCnt_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1066: Assignment to txRS_preambleCnt_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1067: Assignment to txRS_preambleCnt_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1068: Assignment to txRS_ifgCnt_incAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1078: Assignment to txRS_lenCnt_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1085: Assignment to txRS_crcDbgCnt_decAction_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1437: Assignment to txRS_underflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" Line 1485: Assignment to rxRS_isSOF ignored, since the identifier is never used

Elaborating module <FIFO2(width=32'b011011,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b010001,guarded=32'b01)>.

Elaborating module <Counter(width=32'b01000,init=8'b0)>.

Elaborating module <Counter(width=32'b0100,init=4'b0110)>.

Elaborating module <TriState(width=32'b01)>.

Elaborating module <MakeResetA(RSTDELAY=32'b01,init=1'b0)>.

Elaborating module <FIFO2(width=32'b01110000,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b0100000,guarded=32'b01)>.
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1768: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1802: Assignment to wci_wslv_wciReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1803: Assignment to wci_wslv_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1809: Assignment to wci_wslv_wEdge_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1810: Assignment to wci_wslv_wEdge_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1811: Assignment to wci_wslv_sFlagReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1812: Assignment to wci_wslv_sFlagReg_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1813: Assignment to wci_wslv_ctlAckReg_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1817: Assignment to wci_wci_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1818: Assignment to wci_wci_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1819: Assignment to wci_wci_Es_mAddrSpace_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1820: Assignment to wci_wci_Es_mAddrSpace_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1821: Assignment to wci_wci_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1822: Assignment to wci_wci_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1823: Assignment to wci_wci_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1824: Assignment to wci_wci_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1825: Assignment to wci_wci_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1826: Assignment to wci_wci_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1827: Assignment to wti_wtiReq_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1828: Assignment to wti_wtiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1829: Assignment to wti_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1830: Assignment to wti_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1831: Assignment to wsiM_reqFifo_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1832: Assignment to wsiM_reqFifo_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1833: Assignment to wsiM_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1836: Assignment to wsiM_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1837: Assignment to wsiM_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1846: Assignment to wsiS_wsiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1847: Assignment to wsiS_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1848: Assignment to wsiS_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1849: Assignment to wsiS_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1850: Assignment to wsiS_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1854: Assignment to wsi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1855: Assignment to wsi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1856: Assignment to wsi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1857: Assignment to wsi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1858: Assignment to wsi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1859: Assignment to wsi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1860: Assignment to wsi_Es_mByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1861: Assignment to wsi_Es_mByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1862: Assignment to wsi_Es_mReqInfo_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1863: Assignment to wsi_Es_mReqInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1864: Assignment to wci_wslv_reqF_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1868: Assignment to wci_wslv_reqF_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1874: Assignment to wci_wslv_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1875: Assignment to wci_wslv_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1885: Assignment to wsiM_reqFifo_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1886: Assignment to wsiM_reqFifo_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1887: Assignment to wsiM_sThreadBusy_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1888: Assignment to wsiS_reqFifo_r_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1889: Assignment to wsiS_reqFifo_r_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1891: Assignment to wsiS_reqFifo_r_clr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1892: Assignment to wsiS_reqFifo_doResetEnq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1893: Assignment to wsiS_reqFifo_doResetDeq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1895: Assignment to wsiS_reqFifo_doResetClr_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1896: Assignment to mdi_pwTick_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1897: Assignment to wsi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1898: Assignment to wsi_Es_mBurstPrecise_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 1899: Assignment to wsi_Es_mDataInfo_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 2341: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 2365: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 3497: Assignment to txDBGPos ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" Line 3755: Assignment to wti_nowReq ignored, since the identifier is never used

Elaborating module <mkLCDController>.
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkLCDController.v" Line 1806: Found parallel_case directive in module mkLCDController. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkLCDController.v" Line 1877: Found parallel_case directive in module mkLCDController. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkLCDController.v" Line 1923: Found parallel_case directive in module mkLCDController. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkLCDController.v" Line 2064: Found parallel_case directive in module mkLCDController. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkLCDController.v" Line 2278: Found parallel_case directive in module mkLCDController. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkLCDController.v" Line 2746: Found parallel_case directive in module mkLCDController. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/home/shep/projects/ocpi/rtl/mkLCDController.v" Line 2822: Found parallel_case directive in module mkLCDController. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <SizedFIFO(p1width=32'b01010001,p2depth=32'b0100,p3cntr_width=32'b010,guarded=32'b01)>.

Elaborating module <IBUFDS_GTXE1>.

Elaborating module <xilinx_v6_pcie_wrapper(PL_FAST_TRAIN="FALSE")>.

Elaborating module <v6_pcie_v1_7(PL_FAST_TRAIN="FALSE")>.

Elaborating module <FDCP(INIT=1'b1)>.

Elaborating module <FDCP(INIT=1'b0)>.

Elaborating module <pcie_reset_delay_v6(PL_FAST_TRAIN="FALSE",REF_CLK_FREQ=2)>.

Elaborating module <pcie_clocking_v6(CAP_LINK_WIDTH=6'b0100,CAP_LINK_SPEED=4'b010,REF_CLK_FREQ=2,USER_CLK_FREQ=3)>.

Elaborating module <SRL16E(INIT=0)>.

Elaborating module <BUFGMUX>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=8,DIVCLK_DIVIDE=2,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=4,CLKIN2_PERIOD=4,CLKOUT0_DIVIDE_F=4,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=2,CLKOUT3_PHASE=0)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" Line 719: Assignment to block_clk ignored, since the identifier is never used

Elaborating module
<pcie_2_0_v6(REF_CLK_FREQ=2,PIPE_PIPELINE_STAGES=0,AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111000000000000000000000000,BAR1=32'b11111111111111110000000000000000,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01010000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR=
"TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0100001001000011,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1
_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b010,LINK_CAP_MAX_LINK_WIDTH=6'b0100,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b010,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b0100,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_
TABLE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DAT
A3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b010,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRI
TE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=3,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.

Elaborating module
<PCIE_2_0(AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111000000000000000000000000,BAR1=32'b11111111111111110000000000000000,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01010000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_
17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0100001001000011,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_E
XIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b010,LINK_CAP_MAX_LINK_WIDTH=6'b0100,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b010,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b0100,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255,N_
FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DA
TA6=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b010,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_TX
_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=3,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1166: Assignment to LL2BADDLLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1167: Assignment to LL2BADTLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1168: Assignment to LL2PROTOCOLERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1169: Assignment to LL2REPLAYROERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1170: Assignment to LL2REPLAYTOERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1171: Assignment to LL2SUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1172: Assignment to LL2TFCINIT1SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1173: Assignment to LL2TFCINIT2SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1252: Assignment to PL2LINKUPN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1253: Assignment to PL2RECEIVERERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1254: Assignment to PL2RECOVERYN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1255: Assignment to PL2RXELECIDLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1256: Assignment to PL2SUSPENDOK ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1259: Assignment to TL2ASPMSUSPENDCREDITCHECKOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1260: Assignment to TL2ASPMSUSPENDREQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1261: Assignment to TL2PPMSUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1273: Assignment to TRNRDLLPSRCRDYN ignored, since the identifier is never used

Elaborating module <pcie_pipe_v6(NO_OF_LANES=6'b0100,LINK_CAP_MAX_LINK_SPEED=4'b010,PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_misc_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_lane_v6(PIPE_PIPELINE_STAGES=0)>.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 336: Net <pipe_rx4_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 337: Net <pipe_rx4_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 338: Net <pipe_rx5_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 339: Net <pipe_rx5_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 340: Net <pipe_rx6_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 341: Net <pipe_rx6_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 342: Net <pipe_rx7_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v" Line 343: Net <pipe_rx7_data_q[15]> does not have a driver.

Elaborating module <pcie_gtx_v6(NO_OF_LANES=6'b0100,LINK_CAP_MAX_LINK_SPEED=4'b010,REF_CLK_FREQ=2,PL_FAST_TRAIN="FALSE")>.

Elaborating module <gtx_wrapper_v6(NO_OF_LANES=6'b0100,REF_CLK_FREQ=2,PL_FAST_TRAIN="FALSE")>.

Elaborating module <GTX_DRP_CHANALIGN_FIX_3752_V6(C_SIMULATION=0)>.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 180: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v" Line 229: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <GTX_RX_VALID_FILTER_V6(CLK_COR_MIN_LAT=28)>.

Elaborating module <GTX_TX_SYNC_RATE_V6(C_SIMULATION=0)>.

Elaborating module
<GTXE1(TX_DRIVE_MODE="PIPE",TX_DEEMPH_1=5'b10010,TX_MARGIN_FULL_0=7'b1001101,TX_CLK_SOURCE="RXPLL",POWER_SAVE=10'b0110100,CM_TRIM=2'b01,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,RCV_TERM_GND="TRUE",RCV_TERM_VTTRX="FALSE",RX_DLYALIGN_EDGESET=5'b010,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_OVRDSETTING=8'b10000000,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_OVRDSETTING=8'b10000000,TXPLL_CP_CFG=8'b0101,OOBDETECT_THRESHOLD=3'b011,RXPLL_CP_CFG=8'b0101,TX_TDCC_CFG=2'b11,BIAS_CFG=17'b0,AC_CAP_DIS="FALSE",DFE_CFG=8'b011011,SIM_TX_ELEC_IDLE_LEVEL="1",SIM_RECEIVER_DETECT_PASS="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,CHAN_BOND_SEQ_2_CFG=5'b11111,CHAN_BOND_KEEP_ALIGN="TRUE",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_EN_IDLE_RESET_BUF="TRUE",TX_DATA_WIDTH=20,RX_DATA_WIDTH=20,ALIGN_COMMA_WORD=1,CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN
_BOND_SEQ_1_1=10'b01000101,CHAN_BOND_SEQ_1_2=10'b01000101,CHAN_BOND_SEQ_1_3=10'b01000101,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0100111100,CHAN_BOND_SEQ_2_2=10'b0100111100,CHAN_BOND_SEQ_2_3=10'b0110111100,CHAN_BOND_SEQ_2_4=10'b0100111100,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_LEN=4,RX_CLK25_DIVIDER=10,TX_CLK25_DIVIDER=10,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=30,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=
10'b1010000011,MCOMMA_DETECT="TRUE",PCI_EXPRESS_MODE="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RXPLL_DIVSEL_FB=2,TXPLL_DIVSEL_FB=2,RXPLL_DIVSEL_REF=1,TXPLL_DIVSEL_REF=1,RXPLL_DIVSEL_OUT=2,TXPLL_DIVSEL_OUT=2,RXPLL_DIVSEL45_FB=5,TXPLL_DIVSEL45_FB=5,RX_BUFFER_USE="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_LOS_INVALID_INCR=8,RX_LOSS_OF_SYNC_FSM="FALSE",RX_LOS_THRESHOLD=128,RX_SLIDE_MODE="OFF",RX_XCLK_SEL="RXREC",TX_BUFFER_USE="FALSE",TX_XCLK_SEL="TXUSR",TXPLL_LKDET_CFG=3'b101,RX_EYE_SCANMODE=2'b0,RX_EYE_OFFSET=8'b01001100,PMA_RX_CFG=25'b010111001110000000001000,TRANS_TIME_NON_P2=8'b010,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_TO_P2=10'b01100100,TRANS_TIME_RATE=8'b11010111,SHOW_REALIGN_COMMA="FALSE",TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1")>.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pcie_bram_top_v6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,VC0_TX_LASTPACKET=29,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,VC0_RX_LIMIT=13'b011111111111,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0)>.
"/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_bram_top_v6.v" Line 126. $display [ $time ] pcie_bram_top_v6 ROWS_TX 1 COLS_TX 4
"/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_bram_top_v6.v" Line 127. $display [ $time ] pcie_bram_top_v6 ROWS_RX 1 COLS_RX 4

Elaborating module <pcie_brams_v6(NUM_BRAMS=4,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)>.
WARNING:HDLCompiler:1016 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_bram_v6.v" Line 257: Port DOPB is not connected to this instance

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b010010)>.

Elaborating module <RAMB36(DOA_REG=0,DOB_REG=1,READ_WIDTH_A=0,READ_WIDTH_B=7'b010010,WRITE_WIDTH_A=7'b010010,WRITE_WIDTH_B=0,WRITE_MODE_A="NO_CHANGE")>.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1886: Size mismatch in connection of port <mim_tx_rdata>. Formal port size is 72-bit while actual signal size is 69-bit.
WARNING:HDLCompiler:189 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" Line 1894: Size mismatch in connection of port <mim_rx_rdata>. Formal port size is 72-bit while actual signal size is 68-bit.

Elaborating module <pcie_upconfig_fix_3451_v6(UPSTREAM_FACING="TRUE",PL_FAST_TRAIN="FALSE",LINK_CAP_MAX_LINK_WIDTH=6'b0100)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" Line 986: Assignment to rx_func_level_reset_n ignored, since the identifier is never used

Elaborating module <SyncFIFO(dataWidth=32'b01000,depth=32'b01000,indxWidth=32'b011)>.

Elaborating module <ClockInvToBool>.

Elaborating module <FDRSE(INIT=1'b0)>.

Elaborating module <mkWmemiTap>.

Elaborating module <FIFO2(width=32'b0100010,guarded=32'b01)>.

Elaborating module <FIFO2(width=32'b010,guarded=32'b01)>.
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1065: Assignment to wmemiS_wmemiReq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1071: Assignment to wmemiS_wmemiDh_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1072: Assignment to wmemiS_cmdAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1077: Assignment to wmemiS_dhAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1082: Assignment to wmemiS_respF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1085: Assignment to wmemiS_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1086: Assignment to wmemiS_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1087: Assignment to wmemiS_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1088: Assignment to wmemiS_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1089: Assignment to wmemiM_reqF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1090: Assignment to wmemiM_reqF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1091: Assignment to wmemiM_dhF_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1092: Assignment to wmemiM_dhF_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1095: Assignment to wmemiM_wmemiResponse_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1096: Assignment to wmemiM_sCmdAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1097: Assignment to wmemiM_sCmdAccept_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1098: Assignment to wmemiM_sDataAccept_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1099: Assignment to wmemiM_sDataAccept_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1100: Assignment to wmemiM_operateD_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1101: Assignment to wmemiM_operateD_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1102: Assignment to wmemiM_peerIsReady_1_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1103: Assignment to wmemiM_peerIsReady_1_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1104: Assignment to a4l_a4wrAddr_fifof_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1106: Assignment to a4l_a4wrAddr_fifof_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1107: Assignment to a4l_a4wrData_fifof_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1109: Assignment to a4l_a4wrData_fifof_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1110: Assignment to a4l_a4rdAddr_fifof_x_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1112: Assignment to a4l_a4rdAddr_fifof_x_wire_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1113: Assignment to wmemi_Es_mCmd_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1114: Assignment to wmemi_Es_mCmd_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1115: Assignment to wmemi_Es_mAddr_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1116: Assignment to wmemi_Es_mAddr_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1117: Assignment to wmemi_Es_mBurstLength_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1118: Assignment to wmemi_Es_mBurstLength_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1119: Assignment to wmemi_Es_mData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1120: Assignment to wmemi_Es_mData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1121: Assignment to wmemi_Es_mDataByteEn_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1122: Assignment to wmemi_Es_mDataByteEn_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1123: Assignment to wmemi_Em_sResp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1124: Assignment to wmemi_Em_sResp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1125: Assignment to wmemi_Em_sData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1126: Assignment to wmemi_Em_sData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1129: Assignment to wmemiS_respF_dequeueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1144: Assignment to a4l_a4wrAddr_deq_ready_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1145: Assignment to a4l_a4wrAddr_deq_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1146: Assignment to a4l_a4wrData_fifof_enqueueing_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1150: Assignment to a4l_a4wrData_deq_ready_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1151: Assignment to a4l_a4wrData_deq_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1152: Assignment to a4l_a4wrResp_enq_valid_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1153: Assignment to a4l_a4wrResp_enq_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1159: Assignment to a4l_a4rdAddr_deq_ready_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1160: Assignment to a4l_a4rdAddr_deq_deq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1161: Assignment to a4l_a4rdResp_enq_valid_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1162: Assignment to a4l_a4rdResp_enq_enq_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1163: Assignment to wmemi_Es_mReqLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1164: Assignment to wmemi_Es_mDataValid_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1165: Assignment to wmemi_Es_mDataLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1166: Assignment to wmemi_Em_sRespLast_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1167: Assignment to a4l_a4wrResp_data_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1168: Assignment to a4l_a4rdResp_data_wire_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1186: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1212: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1247: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1273: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1308: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1334: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1380: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1401: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1449: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1471: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1533: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1557: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" Line 1688: Assignment to wmemiM_busyWithMessage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2062: Assignment to pciw_pci0_wTrnTxSof_n_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2063: Assignment to pciw_pci0_wTrnTxSof_n_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2064: Assignment to pciw_pci0_wTrnTxEof_n_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2065: Assignment to pciw_pci0_wTrnTxEof_n_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2066: Assignment to pciw_pci0_wTrnTxDsc_n_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2067: Assignment to pciw_pci0_wTrnTxDsc_n_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2068: Assignment to pciw_pci0_wTrnTxRem_n_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2069: Assignment to pciw_pci0_wTrnTxRem_n_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2070: Assignment to pciw_pci0_wTrnTxDat_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2071: Assignment to pciw_pci0_wTrnTxDat_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2072: Assignment to pciw_pci0_wTrnRxNpOk_n_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2073: Assignment to pciw_pci0_wTrnRxNpOk_n_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2074: Assignment to pciw_pci0_wTrnRxCplS_n_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2075: Assignment to pciw_pci0_wTrnRxCplS_n_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2076: Assignment to pciw_pcie_irq_wInterruptRdyN_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2078: Assignment to pciw_pcie_irq_wInterruptRdyN_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2079: Assignment to pciw_pcie_irq_wInterruptDo_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2081: Assignment to pciw_pcie_irq_wInterruptDo_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2082: Assignment to a4lm_wrAddrRdy_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2083: Assignment to a4lm_wrAddrRdy_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2084: Assignment to a4lm_wrDataRdy_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2085: Assignment to a4lm_wrDataRdy_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2086: Assignment to a4lm_wrRespVal_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2087: Assignment to a4lm_wrRespVal_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2088: Assignment to a4lm_rdAddrRdy_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2089: Assignment to a4lm_rdAddrRdy_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2090: Assignment to a4lm_rdRespVal_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2091: Assignment to a4lm_rdRespVal_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2092: Assignment to a4lm_wrResp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2093: Assignment to a4lm_wrResp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2094: Assignment to a4lm_rdData_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2095: Assignment to a4lm_rdData_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2096: Assignment to a4lm_rdResp_w_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2097: Assignment to a4lm_rdResp_w_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2110: Assignment to pciw_p2iAF_sClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2111: Assignment to pciw_p2iAF_dClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2112: Assignment to pciw_p2iAF_deq_happened_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2117: Assignment to pciw_i2pAF_deq_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2119: Assignment to pciw_i2pAF_sClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2120: Assignment to pciw_i2pAF_dClear_pw_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2121: Assignment to pciw_i2pAF_deq_happened_whas ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2122: Assignment to infLed_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2123: Assignment to blinkLed_wget ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" Line 2545: Assignment to pciw_pcie_irq_rMMEnabled ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" Line 108: Input port gmii_col_i is not connected on this instance
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 982. All outputs of instance <dataBram_0_serverAdapterA_outDataCore> of block <SizedFIFO> are unconnected in block <mkWSICaptureWorker4B>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1027. All outputs of instance <metaBram_0_serverAdapterA_outDataCore> of block <SizedFIFO> are unconnected in block <mkWSICaptureWorker4B>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1072. All outputs of instance <metaBram_1_serverAdapterA_outDataCore> of block <SizedFIFO> are unconnected in block <mkWSICaptureWorker4B>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1117. All outputs of instance <metaBram_2_serverAdapterA_outDataCore> of block <SizedFIFO> are unconnected in block <mkWSICaptureWorker4B>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1162. All outputs of instance <metaBram_3_serverAdapterA_outDataCore> of block <SizedFIFO> are unconnected in block <mkWSICaptureWorker4B>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1489. All outputs of instance <txDCPHdrF> of block <FIFO2> are unconnected in block <mkGbeWorker>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 598. All outputs of instance <col_cc> of block <SyncBit> are unconnected in block <mkGMAC>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 606. All outputs of instance <crs_cc> of block <SyncBit> are unconnected in block <mkGMAC>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpgaTop>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v".
WARNING:Xst:2898 - Port 'gmii_col_i', unconnected in block instance 'ftop', is tied to GND.
WARNING:Xst:2898 - Port 'gmii_crs_i', unconnected in block instance 'ftop', is tied to GND.
WARNING:Xst:2898 - Port 'gmii_intr_i', unconnected in block instance 'ftop', is tied to GND.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <flash_wp_n> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <flash_rst_n> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <flash_adv_n> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <gmii_led> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <p125clk> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <CLK_GATE_p125clk> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <rxclkBnd> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <CLK_GATE_rxclkBnd> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <CLK_GATE_gmii_tx_tx_clk> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <flpCDC_sclk> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <CLK_GATE_flpCDC_sclk> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <CLK_GATE_flpCDC_sclkn> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <flpDAC_sclk> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <CLK_GATE_flpDAC_sclk> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <CLK_GATE_flpDAC_sclkn> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <p125rst> of the instance <ftop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/libsrc/hdl/ocpi/fpgaTop_ml605.v" line 108: Output port <flpDAC_srst> of the instance <ftop> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fpgaTop> synthesized.

Synthesizing Unit <mkFTop_ml605>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1343: Output port <wtiS0_SThreadBusy> of the instance <cap0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1343: Output port <wtiS0_SReset_n> of the instance <cap0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MCmd> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MBurstLength> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MData> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MByteEn> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MReqInfo> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <RDY_cpNow> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_s_adc_SThreadBusy> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_s_adc_SReset_n> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MReqLast> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MBurstPrecise> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1371: Output port <wsi_m_dac_MReset_n> of the instance <ctop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1564: Output port <CLK_GATE_padsCDC_sclk> of the instance <fmc150> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1564: Output port <CLK_GATE_padsCDC_sclkn> of the instance <fmc150> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1564: Output port <CLK_GATE_padsDAC_sclk> of the instance <fmc150> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1564: Output port <CLK_GATE_padsDAC_sclkn> of the instance <fmc150> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1598: Output port <wsiS0_SThreadBusy> of the instance <gbe0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1598: Output port <wsiS0_SReset_n> of the instance <gbe0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1598: Output port <CLK_GATE_gmii_tx_tx_clk> of the instance <gbe0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1598: Output port <CLK_GATE_rxclkBnd> of the instance <gbe0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_tbuf_av> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_fc_ph> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_fc_pd> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_fc_nph> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_fc_npd> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_fc_cplh> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_fc_cpld> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_sel_link_width> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_ltssm_state> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_lane_reversal_mode> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_initial_link_width> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_status> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_pmcsr_powerstate> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_pcie_link_state_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_lstatus> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_lcommand> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_interrupt_mmenable> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_interrupt_do> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_dstatus> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_do> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_dcommand2> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_dcommand> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_command> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_terr_drop_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_tcfg_req_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_rsrc_dsc_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <trn_rerrfwd_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_sel_link_rate> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_received_hot_rst> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_link_upcfg_capable> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_link_partner_gen2_supported> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <pl_link_gen2_capable> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_to_turnoff_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_rd_wr_done_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_pmcsr_pme_status> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_pmcsr_pme_en> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_interrupt_msixfm> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_interrupt_msixenable> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1754: Output port <cfg_err_cpl_rdy_n> of the instance <pciw_pci0_pcie_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFTop_ml605.v" line 1875: Output port <sFULL_N> of the instance <pciw_pcie_irq_fifoAssert> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pciw_i2pAF_dInReset_isInReset>.
    Found 1-bit register for signal <pciw_i2pAF_sInReset_isInReset>.
    Found 1-bit register for signal <pciw_p2iAF_dInReset_isInReset>.
    Found 1-bit register for signal <pciw_p2iAF_sInReset_isInReset>.
    Found 82-bit register for signal <pciw_Prelude_inst_changeSpecialWires_2_rg>.
    Found 1-bit register for signal <pciw_i2pAF_head_wrapped>.
    Found 1-bit register for signal <pciw_p2iAF_tail_wrapped>.
    Found 8-bit register for signal <pciw_pcie_irq_rInterruptDi>.
    Found 1-bit register for signal <pciw_pcie_irq_rInterruptN>.
    Found 1-bit register for signal <pciw_pcie_irq_rInterrupting>.
    Found 153-bit register for signal <pciw_p2iS>.
    Found 1-bit register for signal <pciw_pcie_irq_rMSIEnabled>.
    Found 32-bit register for signal <freeCnt>.
    Found 1-bit register for signal <needs_init>.
    Found 16-bit register for signal <pciDevice>.
    Found 1-bit register for signal <pciw_i2pAF_tail_wrapped>.
    Found 1-bit register for signal <pciw_p2iAF_head_wrapped>.
    Found 153-bit register for signal <pciw_i2pS>.
    Found 82-bit register for signal <pciw_Prelude_inst_changeSpecialWires_1_rg>.
    Found 32-bit adder for signal <freeCnt_D_IN> created at line 2126.
    Found 1-bit comparator equal for signal <n0068> created at line 2012
    Found 1-bit comparator equal for signal <n0255> created at line 2306
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 538 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <mkFTop_ml605> synthesized.

Synthesizing Unit <mkAXBLUART>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkAXBLUART.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" line 428: Output port <RDY_setClkDiv_put> of the instance <bluart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" line 428: Output port <RDY_txLevel> of the instance <bluart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkAXBLUART.v" line 428: Output port <RDY_rxLevel> of the instance <bluart> is unconnected or connected to loadless signal.
    Found 34-bit register for signal <a4l_a4rdResp_fifof_q_0>.
    Found 34-bit register for signal <a4l_a4rdResp_fifof_q_1>.
    Found 2-bit register for signal <a4l_a4wrResp_fifof_cntr_r>.
    Found 2-bit register for signal <a4l_a4wrResp_fifof_q_0>.
    Found 2-bit register for signal <a4l_a4wrResp_fifof_q_1>.
    Found 32-bit register for signal <r0>.
    Found 32-bit register for signal <r4>.
    Found 32-bit register for signal <r8>.
    Found 32-bit register for signal <rC>.
    Found 1-bit register for signal <uartInited>.
    Found 6-bit register for signal <uartTxtP>.
    Found 2-bit register for signal <a4l_a4rdResp_fifof_cntr_r>.
    Found 2-bit subtractor for signal <a4l_a4rdResp_fifof_cntr_r_2_MINUS_1___d60> created at line 766.
    Found 2-bit subtractor for signal <a4l_a4wrResp_fifof_cntr_r_9_MINUS_1___d27> created at line 768.
    Found 6-bit subtractor for signal <x__h3633> created at line 772.
    Found 2-bit adder for signal <MUX_a4l_a4rdResp_fifof_cntr_r_write_1__VAL_2> created at line 515.
    Found 2-bit adder for signal <MUX_a4l_a4wrResp_fifof_cntr_r_write_1__VAL_2> created at line 526.
    Found 6-bit adder for signal <uartTxtP_D_IN> created at line 714.
    Found 64x8-bit Read Only RAM for signal <put__h3589>
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 211 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <mkAXBLUART> synthesized.

Synthesizing Unit <FIFO2_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 35-bit register for signal <data0_reg>.
    Found 35-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_1> synthesized.

Synthesizing Unit <FIFO2_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 36-bit register for signal <data0_reg>.
    Found 36-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_2> synthesized.

Synthesizing Unit <mkBLUART>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkBLUART.v".
WARNING:Xst:647 - Input <pads_cts_arg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <rxBaudCnt>.
    Found 4-bit register for signal <rxBitCnt>.
    Found 2-bit register for signal <rxD>.
    Found 1-bit register for signal <rxInReg>.
    Found 8-bit register for signal <rxV>.
    Found 16-bit register for signal <txBaudCnt>.
    Found 4-bit register for signal <txBitCnt>.
    Found 1-bit register for signal <txData>.
    Found 16-bit register for signal <clkDiv>.
    Found 4-bit adder for signal <rxBitCnt[3]_GND_6_o_add_12_OUT> created at line 264.
    Found 16-bit adder for signal <txBaudCnt[15]_GND_6_o_add_18_OUT> created at line 285.
    Found 4-bit adder for signal <txBitCnt[3]_GND_6_o_add_20_OUT> created at line 294.
    Found 16-bit adder for signal <rxBaudCnt[15]_GND_6_o_add_33_OUT> created at line 327.
    Found 1-bit 10-to-1 multiplexer for signal <txData_D_IN> created at line 302.
    Found 16-bit comparator equal for signal <txBaudCnt[15]_clkDiv[15]_equal_5_o> created at line 244
    Found 16-bit comparator greater for signal <txBaudCnt[15]_clkDiv[15]_LessThan_18_o> created at line 285
    Found 16-bit comparator equal for signal <rxBaudCnt_2_EQ_clkDiv_SRL_1_3___d34> created at line 328
    Found 16-bit comparator greater for signal <rxBaudCnt_2_ULT_clkDiv___d38> created at line 329
    Found 16-bit comparator equal for signal <rxBaudCnt[15]_clkDiv[15]_equal_46_o> created at line 338
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mkBLUART> synthesized.

Synthesizing Unit <SizedFIFO_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SizedFIFO.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <arr>, simulation mismatch.
    Found 3x8-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 2-bit register for signal <tail>.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit register for signal <hasodata>.
    Found 8-bit register for signal <D_OUT>.
    Found 2-bit register for signal <head>.
    Found 2-bit adder for signal <incr_tail> created at line 81.
    Found 2-bit adder for signal <incr_head> created at line 82.
    Found 2-bit comparator equal for signal <next_head[1]_tail[1]_equal_16_o> created at line 180
    Found 2-bit comparator not equal for signal <next_tail[1]_head[1]_equal_19_o> created at line 199
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <SizedFIFO_1> synthesized.

Synthesizing Unit <FIFO2_3>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 8-bit register for signal <data0_reg>.
    Found 8-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_3> synthesized.

Synthesizing Unit <mkWSICaptureWorker4B>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 982: Output port <D_OUT> of the instance <dataBram_0_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 982: Output port <EMPTY_N> of the instance <dataBram_0_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1027: Output port <D_OUT> of the instance <metaBram_0_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1027: Output port <EMPTY_N> of the instance <metaBram_0_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1072: Output port <D_OUT> of the instance <metaBram_1_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1072: Output port <EMPTY_N> of the instance <metaBram_1_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1117: Output port <D_OUT> of the instance <metaBram_2_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1117: Output port <EMPTY_N> of the instance <metaBram_2_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1162: Output port <D_OUT> of the instance <metaBram_3_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1162: Output port <EMPTY_N> of the instance <metaBram_3_serverAdapterA_outDataCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWSICaptureWorker4B.v" line 1201: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wtiS_isReset_isInReset>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 3-bit register for signal <dataBram_0_serverAdapterB_cnt>.
    Found 2-bit register for signal <dataBram_0_serverAdapterB_s1>.
    Found 14-bit register for signal <mesgLengthSoFar>.
    Found 3-bit register for signal <metaBram_0_serverAdapterA_cnt>.
    Found 3-bit register for signal <metaBram_0_serverAdapterB_cnt>.
    Found 2-bit register for signal <metaBram_0_serverAdapterB_s1>.
    Found 3-bit register for signal <metaBram_1_serverAdapterA_cnt>.
    Found 3-bit register for signal <metaBram_1_serverAdapterB_cnt>.
    Found 2-bit register for signal <metaBram_1_serverAdapterB_s1>.
    Found 3-bit register for signal <metaBram_2_serverAdapterA_cnt>.
    Found 3-bit register for signal <metaBram_2_serverAdapterB_cnt>.
    Found 2-bit register for signal <metaBram_2_serverAdapterB_s1>.
    Found 3-bit register for signal <metaBram_3_serverAdapterA_cnt>.
    Found 3-bit register for signal <metaBram_3_serverAdapterB_cnt>.
    Found 2-bit register for signal <metaBram_3_serverAdapterB_s1>.
    Found 1-bit register for signal <splitReadInFlight>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit register for signal <wsiS_burstKind>.
    Found 1-bit register for signal <wsiS_errorSticky>.
    Found 32-bit register for signal <rdat___1__h26986>.
    Found 1-bit register for signal <wsiS_operateD>.
    Found 32-bit register for signal <rdat___1__h26972>.
    Found 1-bit register for signal <wsiS_peerIsReady>.
    Found 2-bit register for signal <wsiS_reqFifo_countReg>.
    Found 32-bit register for signal <rdat___1__h26994>.
    Found 1-bit register for signal <wsiS_trafficSticky>.
    Found 32-bit register for signal <controlReg>.
    Found 32-bit register for signal <dataCount>.
    Found 32-bit register for signal <metaCount>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 3-bit register for signal <dataBram_0_serverAdapterA_cnt>.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_9_o_sub_234_OUT> created at line 2082.
    Found 2-bit subtractor for signal <wsiS_reqFifo_countReg[1]_GND_9_o_sub_264_OUT> created at line 2200.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 2534.
    Found 32-bit adder for signal <MUX_dataCount_write_1__VAL_2> created at line 1415.
    Found 32-bit adder for signal <MUX_metaCount_write_1__VAL_2> created at line 1416.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 1422.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_9_o_add_232_OUT> created at line 2081.
    Found 32-bit adder for signal <wsiS_iMesgCount_D_IN> created at line 2168.
    Found 32-bit adder for signal <wsiS_pMesgCount_D_IN> created at line 2187.
    Found 2-bit adder for signal <wsiS_reqFifo_countReg[1]_GND_9_o_add_262_OUT> created at line 2199.
    Found 32-bit adder for signal <wsiS_tBusyCount_D_IN> created at line 2225.
    Found 3-bit adder for signal <n1059> created at line 2469.
    Found 3-bit adder for signal <dataBram_0_serverAdapterB_cnt_19_PLUS_IF_dataB_ETC___d325> created at line 2469.
    Found 3-bit adder for signal <n1065> created at line 2480.
    Found 3-bit adder for signal <metaBram_0_serverAdapterB_cnt_37_PLUS_IF_metaB_ETC___d443> created at line 2480.
    Found 3-bit adder for signal <n1071> created at line 2488.
    Found 3-bit adder for signal <metaBram_1_serverAdapterB_cnt_55_PLUS_IF_metaB_ETC___d561> created at line 2488.
    Found 3-bit adder for signal <n1077> created at line 2496.
    Found 3-bit adder for signal <metaBram_2_serverAdapterB_cnt_73_PLUS_IF_metaB_ETC___d679> created at line 2496.
    Found 3-bit adder for signal <n1083> created at line 2504.
    Found 3-bit adder for signal <metaBram_3_serverAdapterB_cnt_91_PLUS_IF_metaB_ETC___d797> created at line 2504.
    Found 14-bit adder for signal <mlB__h23202> created at line 2512.
    Found 3-bit adder for signal <x__h23250[2]_y__h23251[2]_add_347_OUT> created at line 2515.
    Found 3-bit adder for signal <x__h23250> created at line 2535.
    Found 3-bit adder for signal <x__h23262> created at line 2536.
    Found 4x3-bit Read Only RAM for signal <_n1537>
    Found 1-bit 4-to-1 multiplexer for signal <CASE_wci_wslv_reqF_first__3_BITS_35_TO_34_70_0_ETC___d975> created at line 2566.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_metaBram_0_serverAdapterB_outData_outD_ETC___d940> created at line 2621.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_splaF_first__95_BITS_1_TO_0_97_0_metaBram_ETC___d909> created at line 2646.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_splaF_first__95_BITS_1_TO_0_97_0_metaBram_ETC___d914> created at line 2671.
    Found 34-bit 8-to-1 multiplexer for signal <_n1601> created at line 866.
    Found 2-bit comparator greater for signal <GND_9_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 943
    Found 2-bit comparator greater for signal <wsiS_sThreadBusy_dw_wget> created at line 1505
    Found 1-bit comparator not equal for signal <n0336> created at line 2084
    Found 1-bit comparator not equal for signal <n0374> created at line 2202
    Found 3-bit comparator greater for signal <dataBram_0_serverAdapterA_cnt[2]_PWR_11_o_LessThan_310_o> created at line 2452
    Found 3-bit comparator greater for signal <metaBram_0_serverAdapterA_cnt[2]_PWR_11_o_LessThan_312_o> created at line 2454
    Found 3-bit comparator greater for signal <metaBram_1_serverAdapterA_cnt[2]_PWR_11_o_LessThan_314_o> created at line 2455
    Found 3-bit comparator greater for signal <metaBram_2_serverAdapterA_cnt[2]_PWR_11_o_LessThan_316_o> created at line 2456
    Found 3-bit comparator greater for signal <metaBram_3_serverAdapterA_cnt[2]_PWR_11_o_LessThan_318_o> created at line 2457
    Found 32-bit comparator greater for signal <dataCount_35_ULT_1024___d836> created at line 2476
    Found 32-bit comparator greater for signal <metaCount_32_ULT_1024___d833> created at line 2511
    Found 3-bit comparator greater for signal <metaBram_0_serverAdapterB_cnt[2]_PWR_11_o_LessThan_368_o> created at line 2569
    Found 3-bit comparator greater for signal <metaBram_1_serverAdapterB_cnt[2]_PWR_11_o_LessThan_370_o> created at line 2572
    Found 3-bit comparator greater for signal <metaBram_2_serverAdapterB_cnt[2]_PWR_11_o_LessThan_372_o> created at line 2575
    Found 3-bit comparator greater for signal <metaBram_3_serverAdapterB_cnt[2]_PWR_11_o_LessThan_374_o> created at line 2578
    Found 3-bit comparator greater for signal <dataBram_0_serverAdapterB_cnt[2]_PWR_11_o_LessThan_387_o> created at line 2610
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkWSICaptureWorker4B>.
    WARNING:Xst:2404 -  FFs/Latches <wtiS_nowReq<66:0>> (without init value) have a constant value of 0 in block <mkWSICaptureWorker4B>.
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred 347 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <mkWSICaptureWorker4B> synthesized.

Synthesizing Unit <BRAM2_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/BRAM2.v".
    Set property "syn_ramstyle = no_rw_check" for signal <RAM>.
    Found 1024x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <DOB_R>.
    Found 32-bit register for signal <DOA_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <BRAM2_1> synthesized.

Synthesizing Unit <SizedFIFO_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x32-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 1-bit register for signal <tail>.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit register for signal <hasodata>.
    Found 32-bit register for signal <D_OUT>.
    Found 1-bit register for signal <head>.
    Found 1-bit adder for signal <incr_tail> created at line 81.
    Found 1-bit adder for signal <incr_head> created at line 82.
    Found 1-bit comparator equal for signal <next_head[0]_tail[0]_equal_11_o> created at line 180
    Found 1-bit comparator not equal for signal <next_tail[0]_head[0]_equal_13_o> created at line 199
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <SizedFIFO_2> synthesized.

Synthesizing Unit <FIFO2_4>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 3-bit register for signal <data0_reg>.
    Found 3-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_4> synthesized.

Synthesizing Unit <SizedFIFO_3>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x72-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 1-bit register for signal <tail>.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit register for signal <hasodata>.
    Found 72-bit register for signal <D_OUT>.
    Found 1-bit register for signal <head>.
    Found 1-bit adder for signal <incr_tail> created at line 81.
    Found 1-bit adder for signal <incr_head> created at line 82.
    Found 1-bit comparator equal for signal <next_head[0]_tail[0]_equal_11_o> created at line 180
    Found 1-bit comparator not equal for signal <next_tail[0]_head[0]_equal_13_o> created at line 199
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <SizedFIFO_3> synthesized.

Synthesizing Unit <SizedFIFO_4>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x61-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 1-bit register for signal <tail>.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit register for signal <hasodata>.
    Found 61-bit register for signal <D_OUT>.
    Found 1-bit register for signal <head>.
    Found 1-bit adder for signal <incr_tail> created at line 81.
    Found 1-bit adder for signal <incr_head> created at line 82.
    Found 1-bit comparator equal for signal <next_head[0]_tail[0]_equal_11_o> created at line 180
    Found 1-bit comparator not equal for signal <next_tail[0]_head[0]_equal_13_o> created at line 199
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <SizedFIFO_4> synthesized.

Synthesizing Unit <mkCTop16B>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkCTop16B.v".
WARNING:Xst:2898 - Port 'EN_uuid', unconnected in block instance 'inf', is tied to GND.
WARNING:Xst:647 - Input <wsi_s_adc_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_s_adc_MBurstLength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_s_adc_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_s_adc_MByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_s_adc_MReqInfo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_s_adc_MReqLast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_s_adc_MBurstPrecise> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_s_adc_MReset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_m_dac_SThreadBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wsi_m_dac_SReset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MCmd> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MBurstLength> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MData> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MByteEn> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MReqInfo> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wti_s_0_SReset_n> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wti_s_1_SReset_n> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wti_s_2_SReset_n> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_s_adc_SThreadBusy> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_s_adc_SReset_n> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MReqLast> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MBurstPrecise> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1297: Output port <wsi_m_dac_MReset_n> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1483: Output port <RDY_cpNow> of the instance <inf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkCTop16B.v" line 1483: Output port <RDY_uuid> of the instance <inf> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wtiM_0_sThreadBusy_d>.
    Found 1-bit register for signal <wtiM_1_sThreadBusy_d>.
    Found 1-bit register for signal <wtiM_2_sThreadBusy_d>.
    Found 67-bit register for signal <wtiM_0_nowReq>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mkCTop16B> synthesized.

Synthesizing Unit <mkOCApp16B>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkOCApp16B.v".
WARNING:Xst:647 - Input <wci_s_0_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_0_MByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_0_MAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_0_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_5_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_5_MByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_5_MAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_5_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_5_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_6_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_6_MByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_6_MAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_6_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_6_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_7_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_7_MByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_7_MAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_7_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_7_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wti_s_0_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wti_s_0_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wti_s_1_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wti_s_1_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wti_s_2_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wti_s_2_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N_rst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N_rst_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N_rst_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N_rst_7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_0_MAddrSpace> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_5_MAddrSpace> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_6_MAddrSpace> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_s_7_MAddrSpace> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mkOCApp16B> synthesized.

Synthesizing Unit <mkMemiTestWorker>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkMemiTestWorker.v" line 620: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wmemi_isReset_isInReset>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 32-bit register for signal <freeCnt>.
    Found 32-bit register for signal <hwordAddr>.
    Found 1-bit register for signal <isReader>.
    Found 1-bit register for signal <isTesting>.
    Found 1-bit register for signal <isWriter>.
    Found 32-bit register for signal <rdCycStart>.
    Found 32-bit register for signal <rdDuration>.
    Found 128-bit register for signal <rgen_patV>.
    Found 32-bit register for signal <seqLen>.
    Found 32-bit register for signal <testCycleCount>.
    Found 32-bit register for signal <tstCtrl>.
    Found 32-bit register for signal <unrollCnt>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 128-bit register for signal <wgen_patV>.
    Found 32-bit register for signal <wmemiRdReq>.
    Found 32-bit register for signal <wmemiRdResp>.
    Found 32-bit register for signal <wmemiWrReq>.
    Found 2-bit register for signal <wmemi_dhF_cntr_r>.
    Found 146-bit register for signal <wmemi_dhF_q_0>.
    Found 146-bit register for signal <wmemi_dhF_q_1>.
    Found 1-bit register for signal <wmemi_errorSticky>.
    Found 1-bit register for signal <wmemi_operateD>.
    Found 2-bit register for signal <wmemi_reqF_cntr_r>.
    Found 52-bit register for signal <wmemi_reqF_q_0>.
    Found 52-bit register for signal <wmemi_reqF_q_1>.
    Found 1-bit register for signal <wmemi_trafficSticky>.
    Found 32-bit register for signal <wtCycStart>.
    Found 32-bit register for signal <wtDuration>.
    Found 8-bit register for signal <wmemi_statusR>.
    Found 32-bit register for signal <errorCount>.
    Found 32-bit subtractor for signal <unrollCnt[31]_GND_18_o_sub_55_OUT> created at line 818.
    Found 32-bit subtractor for signal <rdDuration_D_IN> created at line 1002.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_18_o_sub_155_OUT> created at line 1104.
    Found 32-bit subtractor for signal <wtDuration_D_IN> created at line 1337.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 1391.
    Found 2-bit subtractor for signal <wmemi_dhF_cntr_r_84_MINUS_1___d193> created at line 1392.
    Found 2-bit subtractor for signal <wmemi_reqF_cntr_r_61_MINUS_1___d170> created at line 1393.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 824.
    Found 2-bit adder for signal <MUX_wmemi_dhF_cntr_r_write_1__VAL_2> created at line 854.
    Found 2-bit adder for signal <MUX_wmemi_reqF_cntr_r_write_1__VAL_2> created at line 865.
    Found 32-bit adder for signal <errorCount_D_IN> created at line 960.
    Found 32-bit adder for signal <freeCnt_D_IN> created at line 966.
    Found 32-bit adder for signal <hwordAddr[31]_GND_18_o_add_108_OUT> created at line 970.
    Found 32-bit adder for signal <rgen_patV_D_IN<127:96>> created at line 1011.
    Found 32-bit adder for signal <rgen_patV_D_IN<95:64>> created at line 1012.
    Found 32-bit adder for signal <rgen_patV_D_IN<63:32>> created at line 1013.
    Found 32-bit adder for signal <rgen_patV_D_IN<31:0>> created at line 1014.
    Found 32-bit adder for signal <testCycleCount_D_IN> created at line 1024.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_18_o_add_153_OUT> created at line 1103.
    Found 32-bit adder for signal <wgen_patV_D_IN<127:96>> created at line 1176.
    Found 32-bit adder for signal <wgen_patV_D_IN<95:64>> created at line 1177.
    Found 32-bit adder for signal <wgen_patV_D_IN<63:32>> created at line 1178.
    Found 32-bit adder for signal <wgen_patV_D_IN<31:0>> created at line 1179.
    Found 32-bit adder for signal <wmemiRdReq_D_IN> created at line 1183.
    Found 32-bit adder for signal <wmemiRdResp_D_IN> created at line 1187.
    Found 32-bit adder for signal <wmemiWrReq_D_IN> created at line 1191.
    Found 4x3-bit Read Only RAM for signal <_n1569>
    Found 34-bit 13-to-1 multiplexer for signal <_n1657> created at line 525.
    Found 2-bit comparator greater for signal <GND_18_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 573
    Found 1-bit comparator not equal for signal <n0266> created at line 1106
    Found 128-bit comparator not equal for signal <n0351> created at line 1368
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<6:6>> (without init value) have a constant value of 0 in block <mkMemiTestWorker>.
    Summary:
	inferred   1 RAM(s).
	inferred  25 Adder/Subtractor(s).
	inferred 1201 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <mkMemiTestWorker> synthesized.

Synthesizing Unit <FIFO2_5>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 128-bit register for signal <data0_reg>.
    Found 128-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 258 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_5> synthesized.

Synthesizing Unit <FIFO2_6>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 131-bit register for signal <data0_reg>.
    Found 131-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_6> synthesized.

Synthesizing Unit <mkSMAdapter16B_1>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wmiM0_SRespLast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" line 1194: Output port <DOA> of the instance <respF_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" line 1211: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wmi_isReset_isInReset>.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 1-bit register for signal <doAbort>.
    Found 1-bit register for signal <endOfMessage>.
    Found 12-bit register for signal <fabRespCredit_value>.
    Found 14-bit register for signal <fabWordsRemain>.
    Found 32-bit register for signal <lastMesg>.
    Found 32-bit register for signal <mesgCount>.
    Found 14-bit register for signal <mesgLengthSoFar>.
    Found 1-bit register for signal <mesgPreRequest>.
    Found 1-bit register for signal <mesgReqOK>.
    Found 9-bit register for signal <opcode>.
    Found 1-bit register for signal <readyToPush>.
    Found 182-bit register for signal <respF_rCache>.
    Found 12-bit register for signal <respF_rRdPtr>.
    Found 12-bit register for signal <respF_rWrPtr>.
    Found 32-bit register for signal <smaCtrl>.
    Found 32-bit register for signal <thisMesg>.
    Found 16-bit register for signal <unrollCnt>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit register for signal <wmi_dhF_cntr_r>.
    Found 146-bit register for signal <wmi_dhF_q_0>.
    Found 146-bit register for signal <wmi_dhF_q_1>.
    Found 2-bit register for signal <wmi_mFlagF_cntr_r>.
    Found 32-bit register for signal <wmi_mFlagF_q_0>.
    Found 32-bit register for signal <wmi_mFlagF_q_1>.
    Found 1-bit register for signal <wmi_operateD>.
    Found 1-bit register for signal <wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_reqF_cntr_r>.
    Found 32-bit register for signal <wmi_reqF_q_0>.
    Found 32-bit register for signal <wmi_reqF_q_1>.
    Found 1-bit register for signal <wmi_sDataThreadBusy_d>.
    Found 32-bit register for signal <wmi_sFlagReg>.
    Found 1-bit register for signal <wmi_sThreadBusy_d>.
    Found 32-bit register for signal <wmwtBeginCount>.
    Found 32-bit register for signal <wmwtFinalCount>.
    Found 32-bit register for signal <wmwtPushCount>.
    Found 2-bit register for signal <wsiM_burstKind>.
    Found 1-bit register for signal <wsiM_errorSticky>.
    Found 32-bit register for signal <rdat__h25170>.
    Found 32-bit register for signal <rdat__h25156>.
    Found 1-bit register for signal <wsiM_peerIsReady>.
    Found 2-bit register for signal <wsiM_reqFifo_cntr_r>.
    Found 169-bit register for signal <wsiM_reqFifo_q_0>.
    Found 169-bit register for signal <wsiM_reqFifo_q_1>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 32-bit register for signal <rdat__h25178>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 2-bit register for signal <wsiS_burstKind>.
    Found 1-bit register for signal <wsiS_errorSticky>.
    Found 32-bit register for signal <rdat__h25142>.
    Found 32-bit register for signal <rdat__h25128>.
    Found 1-bit register for signal <wsiS_peerIsReady>.
    Found 2-bit register for signal <wsiS_reqFifo_countReg>.
    Found 32-bit register for signal <rdat__h25150>.
    Found 1-bit register for signal <wsiS_trafficSticky>.
    Found 14-bit register for signal <fabWordsCurReq>.
    Found 14-bit register for signal <mesgReqAddr>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 32-bit register for signal <abortCount>.
    Found 14-bit subtractor for signal <MUX_fabWordsRemain_write_1__VAL_2> created at line 1541.
    Found 16-bit subtractor for signal <MUX_unrollCnt_write_1__VAL_2> created at line 1552.
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_cntr_r_write_1__VAL_1> created at line 1623.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_22_o_sub_251_OUT> created at line 2053.
    Found 2-bit subtractor for signal <wsiS_reqFifo_countReg[1]_GND_22_o_sub_356_OUT> created at line 2499.
    Found 12-bit subtractor for signal <b__h14802> created at line 2619.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 2664.
    Found 2-bit subtractor for signal <wmi_dhF_cntr_r_05_MINUS_1___d213> created at line 2665.
    Found 2-bit subtractor for signal <wmi_mFlagF_cntr_r_83_MINUS_1___d191> created at line 2666.
    Found 2-bit subtractor for signal <wmi_reqF_cntr_r_61_MINUS_1___d169> created at line 2667.
    Found 12-bit adder for signal <n1780> created at line 1536.
    Found 12-bit adder for signal <MUX_fabRespCredit_value_write_1__VAL_2> created at line 1536.
    Found 32-bit adder for signal <MUX_mesgCount_write_1__VAL_2> created at line 1542.
    Found 14-bit adder for signal <MUX_mesgReqAddr_write_1__VAL_2> created at line 1544.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 1558.
    Found 2-bit adder for signal <MUX_wmi_dhF_cntr_r_write_1__VAL_2> created at line 1588.
    Found 2-bit adder for signal <MUX_wmi_mFlagF_cntr_r_write_1__VAL_2> created at line 1599.
    Found 2-bit adder for signal <MUX_wmi_reqF_cntr_r_write_1__VAL_2> created at line 1606.
    Found 2-bit adder for signal <MUX_wsiM_reqFifo_cntr_r_write_1__VAL_2> created at line 1624.
    Found 32-bit adder for signal <abortCount_D_IN> created at line 1807.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_22_o_add_249_OUT> created at line 2052.
    Found 32-bit adder for signal <wmwtBeginCount_D_IN> created at line 2311.
    Found 32-bit adder for signal <wmwtFinalCount_D_IN> created at line 2315.
    Found 32-bit adder for signal <wmwtPushCount_D_IN> created at line 2319.
    Found 32-bit adder for signal <wsiM_iMesgCount_D_IN> created at line 2339.
    Found 32-bit adder for signal <wsiM_pMesgCount_D_IN> created at line 2355.
    Found 32-bit adder for signal <wsiM_tBusyCount_D_IN> created at line 2441.
    Found 32-bit adder for signal <wsiS_iMesgCount_D_IN> created at line 2467.
    Found 32-bit adder for signal <wsiS_pMesgCount_D_IN> created at line 2486.
    Found 2-bit adder for signal <wsiS_reqFifo_countReg[1]_GND_22_o_add_354_OUT> created at line 2498.
    Found 32-bit adder for signal <wsiS_tBusyCount_D_IN> created at line 2524.
    Found 24-bit adder for signal <b__h17784> created at line 2620.
    Found 14-bit adder for signal <mlB__h22903> created at line 2628.
    Found 5-bit adder for signal <x__h23108[4]_y__h23109[4]_add_402_OUT> created at line 2631.
    Found 12-bit adder for signal <respF_rRdPtr[11]_GND_22_o_add_435_OUT> created at line 2670.
    Found 12-bit adder for signal <x__h16103> created at line 2677.
    Found 12-bit adder for signal <x__h16253> created at line 2678.
    Found 5-bit adder for signal <x__h23108> created at line 2788.
    Found 5-bit adder for signal <x__h23120> created at line 2789.
    Found 5-bit adder for signal <x__h23132> created at line 2790.
    Found 5-bit adder for signal <x__h23144> created at line 2791.
    Found 5-bit adder for signal <x__h23156> created at line 2792.
    Found 5-bit adder for signal <x__h23168> created at line 2793.
    Found 5-bit adder for signal <x__h23180> created at line 2794.
    Found 5-bit adder for signal <x__h23192> created at line 2795.
    Found 5-bit adder for signal <x__h23204> created at line 2796.
    Found 5-bit adder for signal <x__h23216> created at line 2797.
    Found 5-bit adder for signal <x__h23228> created at line 2798.
    Found 5-bit adder for signal <x__h23240> created at line 2799.
    Found 5-bit adder for signal <x__h23252> created at line 2800.
    Found 5-bit adder for signal <x__h23264> created at line 2801.
    Found 4x3-bit Read Only RAM for signal <_n2038>
    Found 34-bit 24-to-1 multiplexer for signal <_n2111> created at line 950.
    Found 2-bit comparator greater for signal <GND_22_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 1107
    Found 12-bit comparator greater for signal <PWR_23_o_fabRespCredit_value[11]_LessThan_22_o> created at line 1252
    Found 12-bit comparator not equal for signal <n0118> created at line 1386
    Found 12-bit comparator equal for signal <respF_rCache[180]_respF_rRdPtr[11]_equal_158_o> created at line 1639
    Found 2-bit comparator greater for signal <wsiS_sThreadBusy_dw_wget> created at line 1710
    Found 14-bit comparator lessequal for signal <n0508> created at line 1838
    Found 1-bit comparator not equal for signal <n0590> created at line 2055
    Found 1-bit comparator not equal for signal <n0735> created at line 2501
    Found 12-bit comparator not equal for signal <n1019> created at line 2670
    Found 14-bit comparator equal for signal <x__h18328> created at line 2680
    Found 4-bit comparator lessequal for signal <n1040> created at line 2684
    Found 4-bit comparator lessequal for signal <n1042> created at line 2686
    Found 4-bit comparator lessequal for signal <n1044> created at line 2688
    Found 4-bit comparator lessequal for signal <n1046> created at line 2690
    Found 4-bit comparator lessequal for signal <n1048> created at line 2692
    Found 4-bit comparator lessequal for signal <n1050> created at line 2694
    Found 4-bit comparator lessequal for signal <n1052> created at line 2696
    Found 4-bit comparator lessequal for signal <n1054> created at line 2698
    Found 4-bit comparator lessequal for signal <n1056> created at line 2700
    Found 4-bit comparator lessequal for signal <n1058> created at line 2702
    Found 4-bit comparator lessequal for signal <n1060> created at line 2705
    Found 4-bit comparator lessequal for signal <n1062> created at line 2708
    Found 4-bit comparator lessequal for signal <n1064> created at line 2711
    Found 4-bit comparator lessequal for signal <n1066> created at line 2715
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkSMAdapter16B_1>.
    Summary:
	inferred   1 RAM(s).
	inferred  49 Adder/Subtractor(s).
	inferred 1668 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <mkSMAdapter16B_1> synthesized.

Synthesizing Unit <FIFO10>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO10.v".
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FIFO10> synthesized.

Synthesizing Unit <BRAM2_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/BRAM2.v".
    Set property "syn_ramstyle = no_rw_check" for signal <RAM>.
    Found 2048x169-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 169-bit register for signal <DOB_R>.
    Found 169-bit register for signal <DOA_R>.
    Summary:
	inferred   1 RAM(s).
	inferred 338 D-type flip-flop(s).
Unit <BRAM2_2> synthesized.

Synthesizing Unit <FIFO2_7>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 130-bit register for signal <data0_reg>.
    Found 130-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 262 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_7> synthesized.

Synthesizing Unit <SizedFIFO_5>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x169-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 1-bit register for signal <tail>.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit register for signal <hasodata>.
    Found 169-bit register for signal <D_OUT>.
    Found 1-bit register for signal <head>.
    Found 1-bit adder for signal <incr_tail> created at line 81.
    Found 1-bit adder for signal <incr_head> created at line 82.
    Found 1-bit comparator equal for signal <next_head[0]_tail[0]_equal_11_o> created at line 180
    Found 1-bit comparator not equal for signal <next_tail[0]_head[0]_equal_13_o> created at line 199
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 174 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <SizedFIFO_5> synthesized.

Synthesizing Unit <mkBiasWorker16B>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkBiasWorker16B.v" line 620: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit register for signal <wsiM_burstKind>.
    Found 1-bit register for signal <wsiM_errorSticky>.
    Found 32-bit register for signal <rdat__h11601>.
    Found 1-bit register for signal <wsiM_operateD>.
    Found 32-bit register for signal <rdat__h11587>.
    Found 1-bit register for signal <wsiM_peerIsReady>.
    Found 2-bit register for signal <wsiM_reqFifo_cntr_r>.
    Found 169-bit register for signal <wsiM_reqFifo_q_0>.
    Found 169-bit register for signal <wsiM_reqFifo_q_1>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 32-bit register for signal <rdat__h11609>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 2-bit register for signal <wsiS_burstKind>.
    Found 1-bit register for signal <wsiS_errorSticky>.
    Found 32-bit register for signal <rdat__h11573>.
    Found 32-bit register for signal <rdat__h11559>.
    Found 1-bit register for signal <wsiS_peerIsReady>.
    Found 2-bit register for signal <wsiS_reqFifo_countReg>.
    Found 32-bit register for signal <rdat__h11581>.
    Found 1-bit register for signal <wsiS_trafficSticky>.
    Found 32-bit register for signal <biasValue>.
    Found 32-bit register for signal <controlReg>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_cntr_r_write_1__VAL_1> created at line 808.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_29_o_sub_117_OUT> created at line 998.
    Found 2-bit subtractor for signal <wsiS_reqFifo_countReg[1]_GND_29_o_sub_177_OUT> created at line 1245.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 1318.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 777.
    Found 2-bit adder for signal <MUX_wsiM_reqFifo_cntr_r_write_1__VAL_2> created at line 809.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_29_o_add_115_OUT> created at line 997.
    Found 32-bit adder for signal <wsiM_iMesgCount_D_IN> created at line 1085.
    Found 32-bit adder for signal <wsiM_pMesgCount_D_IN> created at line 1101.
    Found 32-bit adder for signal <wsiM_tBusyCount_D_IN> created at line 1187.
    Found 32-bit adder for signal <wsiS_iMesgCount_D_IN> created at line 1213.
    Found 32-bit adder for signal <wsiS_pMesgCount_D_IN> created at line 1232.
    Found 2-bit adder for signal <wsiS_reqFifo_countReg[1]_GND_29_o_add_175_OUT> created at line 1244.
    Found 32-bit adder for signal <wsiS_tBusyCount_D_IN> created at line 1271.
    Found 32-bit adder for signal <x_data__h10099<127:96>> created at line 1321.
    Found 32-bit adder for signal <x_data__h10099<95:64>> created at line 1322.
    Found 32-bit adder for signal <x_data__h10099<63:32>> created at line 1323.
    Found 32-bit adder for signal <x_data__h10099<31:0>> created at line 1324.
    Found 4x3-bit Read Only RAM for signal <_n0683>
    Found 34-bit 15-to-1 multiplexer for signal <_n0763> created at line 537.
    Found 2-bit comparator greater for signal <GND_29_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 579
    Found 2-bit comparator greater for signal <wsiS_sThreadBusy_dw_wget> created at line 866
    Found 1-bit comparator not equal for signal <n0196> created at line 1000
    Found 1-bit comparator not equal for signal <n0281> created at line 1247
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkBiasWorker16B>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 Adder/Subtractor(s).
	inferred 710 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <mkBiasWorker16B> synthesized.

Synthesizing Unit <mkSMAdapter16B_2>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wmiM0_SRespLast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" line 1194: Output port <DOA> of the instance <respF_memory> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkSMAdapter16B.v" line 1211: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wmi_isReset_isInReset>.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 1-bit register for signal <doAbort>.
    Found 1-bit register for signal <endOfMessage>.
    Found 12-bit register for signal <fabRespCredit_value>.
    Found 14-bit register for signal <fabWordsRemain>.
    Found 32-bit register for signal <lastMesg>.
    Found 32-bit register for signal <mesgCount>.
    Found 14-bit register for signal <mesgLengthSoFar>.
    Found 1-bit register for signal <mesgPreRequest>.
    Found 1-bit register for signal <mesgReqOK>.
    Found 9-bit register for signal <opcode>.
    Found 1-bit register for signal <readyToPush>.
    Found 182-bit register for signal <respF_rCache>.
    Found 12-bit register for signal <respF_rRdPtr>.
    Found 12-bit register for signal <respF_rWrPtr>.
    Found 32-bit register for signal <smaCtrl>.
    Found 32-bit register for signal <thisMesg>.
    Found 16-bit register for signal <unrollCnt>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit register for signal <wmi_dhF_cntr_r>.
    Found 146-bit register for signal <wmi_dhF_q_0>.
    Found 146-bit register for signal <wmi_dhF_q_1>.
    Found 2-bit register for signal <wmi_mFlagF_cntr_r>.
    Found 32-bit register for signal <wmi_mFlagF_q_0>.
    Found 32-bit register for signal <wmi_mFlagF_q_1>.
    Found 1-bit register for signal <wmi_operateD>.
    Found 1-bit register for signal <wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_reqF_cntr_r>.
    Found 32-bit register for signal <wmi_reqF_q_0>.
    Found 32-bit register for signal <wmi_reqF_q_1>.
    Found 1-bit register for signal <wmi_sDataThreadBusy_d>.
    Found 32-bit register for signal <wmi_sFlagReg>.
    Found 1-bit register for signal <wmi_sThreadBusy_d>.
    Found 32-bit register for signal <wmwtBeginCount>.
    Found 32-bit register for signal <wmwtFinalCount>.
    Found 32-bit register for signal <wmwtPushCount>.
    Found 2-bit register for signal <wsiM_burstKind>.
    Found 1-bit register for signal <wsiM_errorSticky>.
    Found 32-bit register for signal <rdat__h25170>.
    Found 32-bit register for signal <rdat__h25156>.
    Found 1-bit register for signal <wsiM_peerIsReady>.
    Found 2-bit register for signal <wsiM_reqFifo_cntr_r>.
    Found 169-bit register for signal <wsiM_reqFifo_q_0>.
    Found 169-bit register for signal <wsiM_reqFifo_q_1>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 32-bit register for signal <rdat__h25178>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 2-bit register for signal <wsiS_burstKind>.
    Found 1-bit register for signal <wsiS_errorSticky>.
    Found 32-bit register for signal <rdat__h25142>.
    Found 32-bit register for signal <rdat__h25128>.
    Found 1-bit register for signal <wsiS_peerIsReady>.
    Found 2-bit register for signal <wsiS_reqFifo_countReg>.
    Found 32-bit register for signal <rdat__h25150>.
    Found 1-bit register for signal <wsiS_trafficSticky>.
    Found 14-bit register for signal <fabWordsCurReq>.
    Found 14-bit register for signal <mesgReqAddr>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 32-bit register for signal <abortCount>.
    Found 14-bit subtractor for signal <MUX_fabWordsRemain_write_1__VAL_2> created at line 1541.
    Found 16-bit subtractor for signal <MUX_unrollCnt_write_1__VAL_2> created at line 1552.
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_cntr_r_write_1__VAL_1> created at line 1623.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_31_o_sub_251_OUT> created at line 2053.
    Found 2-bit subtractor for signal <wsiS_reqFifo_countReg[1]_GND_31_o_sub_356_OUT> created at line 2499.
    Found 12-bit subtractor for signal <b__h14802> created at line 2619.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 2664.
    Found 2-bit subtractor for signal <wmi_dhF_cntr_r_05_MINUS_1___d213> created at line 2665.
    Found 2-bit subtractor for signal <wmi_mFlagF_cntr_r_83_MINUS_1___d191> created at line 2666.
    Found 2-bit subtractor for signal <wmi_reqF_cntr_r_61_MINUS_1___d169> created at line 2667.
    Found 12-bit adder for signal <n1780> created at line 1536.
    Found 12-bit adder for signal <MUX_fabRespCredit_value_write_1__VAL_2> created at line 1536.
    Found 32-bit adder for signal <MUX_mesgCount_write_1__VAL_2> created at line 1542.
    Found 14-bit adder for signal <MUX_mesgReqAddr_write_1__VAL_2> created at line 1544.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 1558.
    Found 2-bit adder for signal <MUX_wmi_dhF_cntr_r_write_1__VAL_2> created at line 1588.
    Found 2-bit adder for signal <MUX_wmi_mFlagF_cntr_r_write_1__VAL_2> created at line 1599.
    Found 2-bit adder for signal <MUX_wmi_reqF_cntr_r_write_1__VAL_2> created at line 1606.
    Found 2-bit adder for signal <MUX_wsiM_reqFifo_cntr_r_write_1__VAL_2> created at line 1624.
    Found 32-bit adder for signal <abortCount_D_IN> created at line 1807.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_31_o_add_249_OUT> created at line 2052.
    Found 32-bit adder for signal <wmwtBeginCount_D_IN> created at line 2311.
    Found 32-bit adder for signal <wmwtFinalCount_D_IN> created at line 2315.
    Found 32-bit adder for signal <wmwtPushCount_D_IN> created at line 2319.
    Found 32-bit adder for signal <wsiM_iMesgCount_D_IN> created at line 2339.
    Found 32-bit adder for signal <wsiM_pMesgCount_D_IN> created at line 2355.
    Found 32-bit adder for signal <wsiM_tBusyCount_D_IN> created at line 2441.
    Found 32-bit adder for signal <wsiS_iMesgCount_D_IN> created at line 2467.
    Found 32-bit adder for signal <wsiS_pMesgCount_D_IN> created at line 2486.
    Found 2-bit adder for signal <wsiS_reqFifo_countReg[1]_GND_31_o_add_354_OUT> created at line 2498.
    Found 32-bit adder for signal <wsiS_tBusyCount_D_IN> created at line 2524.
    Found 24-bit adder for signal <b__h17784> created at line 2620.
    Found 14-bit adder for signal <mlB__h22903> created at line 2628.
    Found 5-bit adder for signal <x__h23108[4]_y__h23109[4]_add_402_OUT> created at line 2631.
    Found 12-bit adder for signal <respF_rRdPtr[11]_GND_31_o_add_435_OUT> created at line 2670.
    Found 12-bit adder for signal <x__h16103> created at line 2677.
    Found 12-bit adder for signal <x__h16253> created at line 2678.
    Found 5-bit adder for signal <x__h23108> created at line 2788.
    Found 5-bit adder for signal <x__h23120> created at line 2789.
    Found 5-bit adder for signal <x__h23132> created at line 2790.
    Found 5-bit adder for signal <x__h23144> created at line 2791.
    Found 5-bit adder for signal <x__h23156> created at line 2792.
    Found 5-bit adder for signal <x__h23168> created at line 2793.
    Found 5-bit adder for signal <x__h23180> created at line 2794.
    Found 5-bit adder for signal <x__h23192> created at line 2795.
    Found 5-bit adder for signal <x__h23204> created at line 2796.
    Found 5-bit adder for signal <x__h23216> created at line 2797.
    Found 5-bit adder for signal <x__h23228> created at line 2798.
    Found 5-bit adder for signal <x__h23240> created at line 2799.
    Found 5-bit adder for signal <x__h23252> created at line 2800.
    Found 5-bit adder for signal <x__h23264> created at line 2801.
    Found 4x3-bit Read Only RAM for signal <_n2042>
    Found 34-bit 24-to-1 multiplexer for signal <_n2108> created at line 950.
    Found 2-bit comparator greater for signal <GND_31_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 1107
    Found 12-bit comparator greater for signal <PWR_32_o_fabRespCredit_value[11]_LessThan_22_o> created at line 1252
    Found 12-bit comparator not equal for signal <n0118> created at line 1386
    Found 12-bit comparator equal for signal <respF_rCache[180]_respF_rRdPtr[11]_equal_158_o> created at line 1639
    Found 2-bit comparator greater for signal <wsiS_sThreadBusy_dw_wget> created at line 1710
    Found 14-bit comparator lessequal for signal <n0508> created at line 1838
    Found 1-bit comparator not equal for signal <n0590> created at line 2055
    Found 1-bit comparator not equal for signal <n0735> created at line 2501
    Found 12-bit comparator not equal for signal <n1019> created at line 2670
    Found 14-bit comparator equal for signal <x__h18328> created at line 2680
    Found 4-bit comparator lessequal for signal <n1040> created at line 2684
    Found 4-bit comparator lessequal for signal <n1042> created at line 2686
    Found 4-bit comparator lessequal for signal <n1044> created at line 2688
    Found 4-bit comparator lessequal for signal <n1046> created at line 2690
    Found 4-bit comparator lessequal for signal <n1048> created at line 2692
    Found 4-bit comparator lessequal for signal <n1050> created at line 2694
    Found 4-bit comparator lessequal for signal <n1052> created at line 2696
    Found 4-bit comparator lessequal for signal <n1054> created at line 2698
    Found 4-bit comparator lessequal for signal <n1056> created at line 2700
    Found 4-bit comparator lessequal for signal <n1058> created at line 2702
    Found 4-bit comparator lessequal for signal <n1060> created at line 2705
    Found 4-bit comparator lessequal for signal <n1062> created at line 2708
    Found 4-bit comparator lessequal for signal <n1064> created at line 2711
    Found 4-bit comparator lessequal for signal <n1066> created at line 2715
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkSMAdapter16B_2>.
    Summary:
	inferred   1 RAM(s).
	inferred  49 Adder/Subtractor(s).
	inferred 1668 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <mkSMAdapter16B_2> synthesized.

Synthesizing Unit <mkUUID>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkUUID.v".
    Summary:
	no macro.
Unit <mkUUID> synthesized.

Synthesizing Unit <SyncRegister_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 64-bit register for signal <dD_OUT>.
    Found 64-bit register for signal <sDataSyncIn>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <SyncRegister_1> synthesized.

Synthesizing Unit <SyncHandshake>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncHandshake.v".
    Found 1-bit register for signal <sSyncReg2>.
    Found 1-bit register for signal <sSyncReg1>.
    Found 1-bit register for signal <sToggleReg>.
    Found 1-bit register for signal <dSyncReg1>.
    Found 1-bit register for signal <dSyncReg2>.
    Found 1-bit register for signal <dLastState>.
    Found 1-bit comparator not equal for signal <n0000> created at line 68
    Found 1-bit comparator equal for signal <sRDY> created at line 69
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <SyncHandshake> synthesized.

Synthesizing Unit <mkOCInf16B>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkOCInf16B.v".
WARNING:Xst:647 - Input <EN_uuid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCInf16B.v" line 2041: Output port <RDY_cpNow> of the instance <cp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCInf16B.v" line 2484: Output port <c1_request_get> of the instance <noc_sm2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCInf16B.v" line 2484: Output port <RDY_c1_response_put> of the instance <noc_sm2> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <mkOCInf16B> synthesized.

Synthesizing Unit <mkOCCP>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkOCCP.v".
WARNING:Xst:647 - Input <switch_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5398: Output port <ASSERT_OUT> of the instance <wci_0_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5417: Output port <ASSERT_OUT> of the instance <wci_10_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5436: Output port <ASSERT_OUT> of the instance <wci_11_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5455: Output port <ASSERT_OUT> of the instance <wci_12_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5474: Output port <ASSERT_OUT> of the instance <wci_13_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5493: Output port <ASSERT_OUT> of the instance <wci_14_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5512: Output port <ASSERT_OUT> of the instance <wci_1_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5531: Output port <ASSERT_OUT> of the instance <wci_2_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5550: Output port <ASSERT_OUT> of the instance <wci_3_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5569: Output port <ASSERT_OUT> of the instance <wci_4_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5588: Output port <ASSERT_OUT> of the instance <wci_5_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5607: Output port <ASSERT_OUT> of the instance <wci_6_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5626: Output port <ASSERT_OUT> of the instance <wci_7_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5645: Output port <ASSERT_OUT> of the instance <wci_8_mReset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCCP.v" line 5664: Output port <ASSERT_OUT> of the instance <wci_9_mReset> is unconnected or connected to loadless signal.
    Found 65-bit register for signal <cpReq>.
    Found 64-bit register for signal <deltaTime>.
    Found 1-bit register for signal <dispatched>.
    Found 7-bit register for signal <dna_cnt>.
    Found 1-bit register for signal <dna_rdReg>.
    Found 1-bit register for signal <dna_shftReg>.
    Found 57-bit register for signal <dna_sr>.
    Found 32-bit register for signal <readCntReg>.
    Found 4-bit register for signal <rogueTLP>.
    Found 3-bit register for signal <rom_serverAdapter_cnt>.
    Found 2-bit register for signal <rom_serverAdapter_s1>.
    Found 32-bit register for signal <scratch20>.
    Found 32-bit register for signal <scratch24>.
    Found 1-bit register for signal <timeServ_gpsInSticky>.
    Found 1-bit register for signal <timeServ_ppsInSticky>.
    Found 1-bit register for signal <timeServ_ppsLostSticky>.
    Found 5-bit register for signal <timeServ_rplTimeControl>.
    Found 1-bit register for signal <timeServ_timeSetSticky>.
    Found 1-bit register for signal <wci_0_busy>.
    Found 33-bit register for signal <wci_0_lastConfigAddr>.
    Found 5-bit register for signal <wci_0_lastConfigBE>.
    Found 4-bit register for signal <wci_0_lastControlOp>.
    Found 2-bit register for signal <wci_0_lastOpWrite>.
    Found 2-bit register for signal <wci_0_mFlagReg>.
    Found 12-bit register for signal <wci_0_pageWindow>.
    Found 3-bit register for signal <wci_0_reqERR>.
    Found 3-bit register for signal <wci_0_reqFAIL>.
    Found 1-bit register for signal <wci_0_reqF_cntr_r>.
    Found 72-bit register for signal <wci_0_reqF_q_0>.
    Found 2-bit register for signal <wci_0_reqPend>.
    Found 3-bit register for signal <wci_0_reqTO>.
    Found 32-bit register for signal <wci_0_respTimr>.
    Found 1-bit register for signal <wci_0_sThreadBusy_d>.
    Found 1-bit register for signal <wci_0_sfCap>.
    Found 1-bit register for signal <wci_0_sfCapClear>.
    Found 1-bit register for signal <wci_0_sfCapSet>.
    Found 1-bit register for signal <wci_0_slvPresent>.
    Found 1-bit register for signal <wci_0_wReset_n>.
    Found 5-bit register for signal <wci_0_wTimeout>.
    Found 1-bit register for signal <wci_10_busy>.
    Found 33-bit register for signal <wci_10_lastConfigAddr>.
    Found 5-bit register for signal <wci_10_lastConfigBE>.
    Found 4-bit register for signal <wci_10_lastControlOp>.
    Found 2-bit register for signal <wci_10_lastOpWrite>.
    Found 2-bit register for signal <wci_10_mFlagReg>.
    Found 12-bit register for signal <wci_10_pageWindow>.
    Found 3-bit register for signal <wci_10_reqERR>.
    Found 3-bit register for signal <wci_10_reqFAIL>.
    Found 1-bit register for signal <wci_10_reqF_cntr_r>.
    Found 72-bit register for signal <wci_10_reqF_q_0>.
    Found 2-bit register for signal <wci_10_reqPend>.
    Found 3-bit register for signal <wci_10_reqTO>.
    Found 32-bit register for signal <wci_10_respTimr>.
    Found 1-bit register for signal <wci_10_sThreadBusy_d>.
    Found 1-bit register for signal <wci_10_sfCap>.
    Found 1-bit register for signal <wci_10_sfCapClear>.
    Found 1-bit register for signal <wci_10_sfCapSet>.
    Found 1-bit register for signal <wci_10_slvPresent>.
    Found 1-bit register for signal <wci_10_wReset_n>.
    Found 5-bit register for signal <wci_10_wTimeout>.
    Found 1-bit register for signal <wci_11_busy>.
    Found 33-bit register for signal <wci_11_lastConfigAddr>.
    Found 5-bit register for signal <wci_11_lastConfigBE>.
    Found 4-bit register for signal <wci_11_lastControlOp>.
    Found 2-bit register for signal <wci_11_lastOpWrite>.
    Found 2-bit register for signal <wci_11_mFlagReg>.
    Found 12-bit register for signal <wci_11_pageWindow>.
    Found 3-bit register for signal <wci_11_reqERR>.
    Found 3-bit register for signal <wci_11_reqFAIL>.
    Found 1-bit register for signal <wci_11_reqF_cntr_r>.
    Found 72-bit register for signal <wci_11_reqF_q_0>.
    Found 2-bit register for signal <wci_11_reqPend>.
    Found 3-bit register for signal <wci_11_reqTO>.
    Found 32-bit register for signal <wci_11_respTimr>.
    Found 1-bit register for signal <wci_11_sThreadBusy_d>.
    Found 1-bit register for signal <wci_11_sfCap>.
    Found 1-bit register for signal <wci_11_sfCapClear>.
    Found 1-bit register for signal <wci_11_sfCapSet>.
    Found 1-bit register for signal <wci_11_slvPresent>.
    Found 1-bit register for signal <wci_11_wReset_n>.
    Found 5-bit register for signal <wci_11_wTimeout>.
    Found 1-bit register for signal <wci_12_busy>.
    Found 33-bit register for signal <wci_12_lastConfigAddr>.
    Found 5-bit register for signal <wci_12_lastConfigBE>.
    Found 4-bit register for signal <wci_12_lastControlOp>.
    Found 2-bit register for signal <wci_12_lastOpWrite>.
    Found 2-bit register for signal <wci_12_mFlagReg>.
    Found 12-bit register for signal <wci_12_pageWindow>.
    Found 3-bit register for signal <wci_12_reqERR>.
    Found 3-bit register for signal <wci_12_reqFAIL>.
    Found 1-bit register for signal <wci_12_reqF_cntr_r>.
    Found 72-bit register for signal <wci_12_reqF_q_0>.
    Found 2-bit register for signal <wci_12_reqPend>.
    Found 3-bit register for signal <wci_12_reqTO>.
    Found 32-bit register for signal <wci_12_respTimr>.
    Found 1-bit register for signal <wci_12_sThreadBusy_d>.
    Found 1-bit register for signal <wci_12_sfCap>.
    Found 1-bit register for signal <wci_12_sfCapClear>.
    Found 1-bit register for signal <wci_12_sfCapSet>.
    Found 1-bit register for signal <wci_12_slvPresent>.
    Found 1-bit register for signal <wci_12_wReset_n>.
    Found 5-bit register for signal <wci_12_wTimeout>.
    Found 1-bit register for signal <wci_13_busy>.
    Found 33-bit register for signal <wci_13_lastConfigAddr>.
    Found 5-bit register for signal <wci_13_lastConfigBE>.
    Found 4-bit register for signal <wci_13_lastControlOp>.
    Found 2-bit register for signal <wci_13_lastOpWrite>.
    Found 2-bit register for signal <wci_13_mFlagReg>.
    Found 12-bit register for signal <wci_13_pageWindow>.
    Found 3-bit register for signal <wci_13_reqERR>.
    Found 3-bit register for signal <wci_13_reqFAIL>.
    Found 1-bit register for signal <wci_13_reqF_cntr_r>.
    Found 72-bit register for signal <wci_13_reqF_q_0>.
    Found 2-bit register for signal <wci_13_reqPend>.
    Found 3-bit register for signal <wci_13_reqTO>.
    Found 32-bit register for signal <wci_13_respTimr>.
    Found 1-bit register for signal <wci_13_sThreadBusy_d>.
    Found 1-bit register for signal <wci_13_sfCap>.
    Found 1-bit register for signal <wci_13_sfCapClear>.
    Found 1-bit register for signal <wci_13_sfCapSet>.
    Found 1-bit register for signal <wci_13_slvPresent>.
    Found 1-bit register for signal <wci_13_wReset_n>.
    Found 5-bit register for signal <wci_13_wTimeout>.
    Found 1-bit register for signal <wci_14_busy>.
    Found 33-bit register for signal <wci_14_lastConfigAddr>.
    Found 5-bit register for signal <wci_14_lastConfigBE>.
    Found 4-bit register for signal <wci_14_lastControlOp>.
    Found 2-bit register for signal <wci_14_lastOpWrite>.
    Found 2-bit register for signal <wci_14_mFlagReg>.
    Found 12-bit register for signal <wci_14_pageWindow>.
    Found 3-bit register for signal <wci_14_reqERR>.
    Found 3-bit register for signal <wci_14_reqFAIL>.
    Found 1-bit register for signal <wci_14_reqF_cntr_r>.
    Found 72-bit register for signal <wci_14_reqF_q_0>.
    Found 2-bit register for signal <wci_14_reqPend>.
    Found 3-bit register for signal <wci_14_reqTO>.
    Found 32-bit register for signal <wci_14_respTimr>.
    Found 1-bit register for signal <wci_14_sThreadBusy_d>.
    Found 1-bit register for signal <wci_14_sfCap>.
    Found 1-bit register for signal <wci_14_sfCapClear>.
    Found 1-bit register for signal <wci_14_sfCapSet>.
    Found 1-bit register for signal <wci_14_slvPresent>.
    Found 1-bit register for signal <wci_14_wReset_n>.
    Found 5-bit register for signal <wci_14_wTimeout>.
    Found 1-bit register for signal <wci_1_busy>.
    Found 33-bit register for signal <wci_1_lastConfigAddr>.
    Found 5-bit register for signal <wci_1_lastConfigBE>.
    Found 4-bit register for signal <wci_1_lastControlOp>.
    Found 2-bit register for signal <wci_1_lastOpWrite>.
    Found 2-bit register for signal <wci_1_mFlagReg>.
    Found 12-bit register for signal <wci_1_pageWindow>.
    Found 3-bit register for signal <wci_1_reqERR>.
    Found 3-bit register for signal <wci_1_reqFAIL>.
    Found 1-bit register for signal <wci_1_reqF_cntr_r>.
    Found 72-bit register for signal <wci_1_reqF_q_0>.
    Found 2-bit register for signal <wci_1_reqPend>.
    Found 3-bit register for signal <wci_1_reqTO>.
    Found 32-bit register for signal <wci_1_respTimr>.
    Found 1-bit register for signal <wci_1_sThreadBusy_d>.
    Found 1-bit register for signal <wci_1_sfCap>.
    Found 1-bit register for signal <wci_1_sfCapClear>.
    Found 1-bit register for signal <wci_1_sfCapSet>.
    Found 1-bit register for signal <wci_1_slvPresent>.
    Found 1-bit register for signal <wci_1_wReset_n>.
    Found 5-bit register for signal <wci_1_wTimeout>.
    Found 1-bit register for signal <wci_2_busy>.
    Found 33-bit register for signal <wci_2_lastConfigAddr>.
    Found 5-bit register for signal <wci_2_lastConfigBE>.
    Found 4-bit register for signal <wci_2_lastControlOp>.
    Found 2-bit register for signal <wci_2_lastOpWrite>.
    Found 2-bit register for signal <wci_2_mFlagReg>.
    Found 12-bit register for signal <wci_2_pageWindow>.
    Found 3-bit register for signal <wci_2_reqERR>.
    Found 3-bit register for signal <wci_2_reqFAIL>.
    Found 1-bit register for signal <wci_2_reqF_cntr_r>.
    Found 72-bit register for signal <wci_2_reqF_q_0>.
    Found 2-bit register for signal <wci_2_reqPend>.
    Found 3-bit register for signal <wci_2_reqTO>.
    Found 32-bit register for signal <wci_2_respTimr>.
    Found 1-bit register for signal <wci_2_sThreadBusy_d>.
    Found 1-bit register for signal <wci_2_sfCap>.
    Found 1-bit register for signal <wci_2_sfCapClear>.
    Found 1-bit register for signal <wci_2_sfCapSet>.
    Found 1-bit register for signal <wci_2_slvPresent>.
    Found 1-bit register for signal <wci_2_wReset_n>.
    Found 5-bit register for signal <wci_2_wTimeout>.
    Found 1-bit register for signal <wci_3_busy>.
    Found 33-bit register for signal <wci_3_lastConfigAddr>.
    Found 5-bit register for signal <wci_3_lastConfigBE>.
    Found 4-bit register for signal <wci_3_lastControlOp>.
    Found 2-bit register for signal <wci_3_lastOpWrite>.
    Found 2-bit register for signal <wci_3_mFlagReg>.
    Found 12-bit register for signal <wci_3_pageWindow>.
    Found 3-bit register for signal <wci_3_reqERR>.
    Found 3-bit register for signal <wci_3_reqFAIL>.
    Found 1-bit register for signal <wci_3_reqF_cntr_r>.
    Found 72-bit register for signal <wci_3_reqF_q_0>.
    Found 2-bit register for signal <wci_3_reqPend>.
    Found 3-bit register for signal <wci_3_reqTO>.
    Found 32-bit register for signal <wci_3_respTimr>.
    Found 1-bit register for signal <wci_3_sThreadBusy_d>.
    Found 1-bit register for signal <wci_3_sfCap>.
    Found 1-bit register for signal <wci_3_sfCapClear>.
    Found 1-bit register for signal <wci_3_sfCapSet>.
    Found 1-bit register for signal <wci_3_slvPresent>.
    Found 1-bit register for signal <wci_3_wReset_n>.
    Found 5-bit register for signal <wci_3_wTimeout>.
    Found 1-bit register for signal <wci_4_busy>.
    Found 33-bit register for signal <wci_4_lastConfigAddr>.
    Found 5-bit register for signal <wci_4_lastConfigBE>.
    Found 4-bit register for signal <wci_4_lastControlOp>.
    Found 2-bit register for signal <wci_4_lastOpWrite>.
    Found 2-bit register for signal <wci_4_mFlagReg>.
    Found 12-bit register for signal <wci_4_pageWindow>.
    Found 3-bit register for signal <wci_4_reqERR>.
    Found 3-bit register for signal <wci_4_reqFAIL>.
    Found 1-bit register for signal <wci_4_reqF_cntr_r>.
    Found 72-bit register for signal <wci_4_reqF_q_0>.
    Found 2-bit register for signal <wci_4_reqPend>.
    Found 3-bit register for signal <wci_4_reqTO>.
    Found 32-bit register for signal <wci_4_respTimr>.
    Found 1-bit register for signal <wci_4_sThreadBusy_d>.
    Found 1-bit register for signal <wci_4_sfCap>.
    Found 1-bit register for signal <wci_4_sfCapClear>.
    Found 1-bit register for signal <wci_4_sfCapSet>.
    Found 1-bit register for signal <wci_4_slvPresent>.
    Found 1-bit register for signal <wci_4_wReset_n>.
    Found 5-bit register for signal <wci_4_wTimeout>.
    Found 1-bit register for signal <wci_5_busy>.
    Found 33-bit register for signal <wci_5_lastConfigAddr>.
    Found 5-bit register for signal <wci_5_lastConfigBE>.
    Found 4-bit register for signal <wci_5_lastControlOp>.
    Found 2-bit register for signal <wci_5_lastOpWrite>.
    Found 2-bit register for signal <wci_5_mFlagReg>.
    Found 12-bit register for signal <wci_5_pageWindow>.
    Found 3-bit register for signal <wci_5_reqERR>.
    Found 3-bit register for signal <wci_5_reqFAIL>.
    Found 1-bit register for signal <wci_5_reqF_cntr_r>.
    Found 72-bit register for signal <wci_5_reqF_q_0>.
    Found 2-bit register for signal <wci_5_reqPend>.
    Found 3-bit register for signal <wci_5_reqTO>.
    Found 32-bit register for signal <wci_5_respTimr>.
    Found 1-bit register for signal <wci_5_sThreadBusy_d>.
    Found 1-bit register for signal <wci_5_sfCap>.
    Found 1-bit register for signal <wci_5_sfCapClear>.
    Found 1-bit register for signal <wci_5_sfCapSet>.
    Found 1-bit register for signal <wci_5_slvPresent>.
    Found 1-bit register for signal <wci_5_wReset_n>.
    Found 5-bit register for signal <wci_5_wTimeout>.
    Found 1-bit register for signal <wci_6_busy>.
    Found 33-bit register for signal <wci_6_lastConfigAddr>.
    Found 5-bit register for signal <wci_6_lastConfigBE>.
    Found 4-bit register for signal <wci_6_lastControlOp>.
    Found 2-bit register for signal <wci_6_lastOpWrite>.
    Found 2-bit register for signal <wci_6_mFlagReg>.
    Found 12-bit register for signal <wci_6_pageWindow>.
    Found 3-bit register for signal <wci_6_reqERR>.
    Found 3-bit register for signal <wci_6_reqFAIL>.
    Found 1-bit register for signal <wci_6_reqF_cntr_r>.
    Found 72-bit register for signal <wci_6_reqF_q_0>.
    Found 2-bit register for signal <wci_6_reqPend>.
    Found 3-bit register for signal <wci_6_reqTO>.
    Found 32-bit register for signal <wci_6_respTimr>.
    Found 1-bit register for signal <wci_6_sThreadBusy_d>.
    Found 1-bit register for signal <wci_6_sfCap>.
    Found 1-bit register for signal <wci_6_sfCapClear>.
    Found 1-bit register for signal <wci_6_sfCapSet>.
    Found 1-bit register for signal <wci_6_slvPresent>.
    Found 1-bit register for signal <wci_6_wReset_n>.
    Found 5-bit register for signal <wci_6_wTimeout>.
    Found 1-bit register for signal <wci_7_busy>.
    Found 33-bit register for signal <wci_7_lastConfigAddr>.
    Found 5-bit register for signal <wci_7_lastConfigBE>.
    Found 4-bit register for signal <wci_7_lastControlOp>.
    Found 2-bit register for signal <wci_7_lastOpWrite>.
    Found 2-bit register for signal <wci_7_mFlagReg>.
    Found 12-bit register for signal <wci_7_pageWindow>.
    Found 3-bit register for signal <wci_7_reqERR>.
    Found 3-bit register for signal <wci_7_reqFAIL>.
    Found 1-bit register for signal <wci_7_reqF_cntr_r>.
    Found 72-bit register for signal <wci_7_reqF_q_0>.
    Found 2-bit register for signal <wci_7_reqPend>.
    Found 3-bit register for signal <wci_7_reqTO>.
    Found 32-bit register for signal <wci_7_respTimr>.
    Found 1-bit register for signal <wci_7_sThreadBusy_d>.
    Found 1-bit register for signal <wci_7_sfCap>.
    Found 1-bit register for signal <wci_7_sfCapClear>.
    Found 1-bit register for signal <wci_7_sfCapSet>.
    Found 1-bit register for signal <wci_7_slvPresent>.
    Found 1-bit register for signal <wci_7_wReset_n>.
    Found 5-bit register for signal <wci_7_wTimeout>.
    Found 1-bit register for signal <wci_8_busy>.
    Found 33-bit register for signal <wci_8_lastConfigAddr>.
    Found 5-bit register for signal <wci_8_lastConfigBE>.
    Found 4-bit register for signal <wci_8_lastControlOp>.
    Found 2-bit register for signal <wci_8_lastOpWrite>.
    Found 2-bit register for signal <wci_8_mFlagReg>.
    Found 12-bit register for signal <wci_8_pageWindow>.
    Found 3-bit register for signal <wci_8_reqERR>.
    Found 3-bit register for signal <wci_8_reqFAIL>.
    Found 1-bit register for signal <wci_8_reqF_cntr_r>.
    Found 72-bit register for signal <wci_8_reqF_q_0>.
    Found 2-bit register for signal <wci_8_reqPend>.
    Found 3-bit register for signal <wci_8_reqTO>.
    Found 32-bit register for signal <wci_8_respTimr>.
    Found 1-bit register for signal <wci_8_sThreadBusy_d>.
    Found 1-bit register for signal <wci_8_sfCap>.
    Found 1-bit register for signal <wci_8_sfCapClear>.
    Found 1-bit register for signal <wci_8_sfCapSet>.
    Found 1-bit register for signal <wci_8_slvPresent>.
    Found 1-bit register for signal <wci_8_wReset_n>.
    Found 5-bit register for signal <wci_8_wTimeout>.
    Found 1-bit register for signal <wci_9_busy>.
    Found 33-bit register for signal <wci_9_lastConfigAddr>.
    Found 5-bit register for signal <wci_9_lastConfigBE>.
    Found 4-bit register for signal <wci_9_lastControlOp>.
    Found 2-bit register for signal <wci_9_lastOpWrite>.
    Found 2-bit register for signal <wci_9_mFlagReg>.
    Found 12-bit register for signal <wci_9_pageWindow>.
    Found 3-bit register for signal <wci_9_reqERR>.
    Found 3-bit register for signal <wci_9_reqFAIL>.
    Found 1-bit register for signal <wci_9_reqF_cntr_r>.
    Found 72-bit register for signal <wci_9_reqF_q_0>.
    Found 2-bit register for signal <wci_9_reqPend>.
    Found 3-bit register for signal <wci_9_reqTO>.
    Found 32-bit register for signal <wci_9_respTimr>.
    Found 1-bit register for signal <wci_9_sThreadBusy_d>.
    Found 1-bit register for signal <wci_9_sfCap>.
    Found 1-bit register for signal <wci_9_sfCapClear>.
    Found 1-bit register for signal <wci_9_sfCapSet>.
    Found 1-bit register for signal <wci_9_slvPresent>.
    Found 1-bit register for signal <wci_9_wReset_n>.
    Found 5-bit register for signal <wci_9_wTimeout>.
    Found 4-bit register for signal <wrkAct>.
    Found 8-bit register for signal <seqTag>.
    Found 32-bit register for signal <td>.
    Found 2-bit register for signal <timeServ_delSec>.
    Found 50-bit register for signal <timeServ_delSecond>.
    Found 50-bit register for signal <timeServ_fracInc>.
    Found 50-bit register for signal <timeServ_fracSeconds>.
    Found 1-bit register for signal <timeServ_jamFrac>.
    Found 50-bit register for signal <timeServ_jamFracVal>.
    Found 50-bit register for signal <timeServ_lastSecond>.
    Found 64-bit register for signal <timeServ_now>.
    Found 1-bit register for signal <timeServ_ppsDrive>.
    Found 8-bit register for signal <timeServ_ppsEdgeCount>.
    Found 1-bit register for signal <timeServ_ppsExtSyncD>.
    Found 1-bit register for signal <timeServ_ppsExtSync_d1>.
    Found 1-bit register for signal <timeServ_ppsExtSync_d2>.
    Found 1-bit register for signal <timeServ_ppsLost>.
    Found 1-bit register for signal <timeServ_ppsOK>.
    Found 28-bit register for signal <timeServ_refFreeCount>.
    Found 28-bit register for signal <timeServ_refFreeSamp>.
    Found 28-bit register for signal <timeServ_refFreeSpan>.
    Found 28-bit register for signal <timeServ_refFromRise>.
    Found 28-bit register for signal <timeServ_refPerCount>.
    Found 32-bit register for signal <timeServ_refSecCount>.
    Found 1-bit register for signal <timeServ_xo2>.
    Found 32-bit register for signal <cpControl>.
    Found 28-bit register for signal <wci_13_wStatus>.
    Found 28-bit register for signal <wci_9_wStatus>.
    Found 28-bit register for signal <wci_7_wStatus>.
    Found 28-bit register for signal <wci_10_wStatus>.
    Found 28-bit register for signal <wci_14_wStatus>.
    Found 28-bit register for signal <wci_6_wStatus>.
    Found 28-bit register for signal <wci_11_wStatus>.
    Found 28-bit register for signal <wci_1_wStatus>.
    Found 28-bit register for signal <wci_0_wStatus>.
    Found 28-bit register for signal <wci_8_wStatus>.
    Found 28-bit register for signal <wci_12_wStatus>.
    Found 28-bit register for signal <wci_3_wStatus>.
    Found 28-bit register for signal <wci_5_wStatus>.
    Found 28-bit register for signal <wci_4_wStatus>.
    Found 28-bit register for signal <wci_2_wStatus>.
    Found 64-bit subtractor for signal <deltaTime_D_IN> created at line 10957.
    Found 50-bit subtractor for signal <timeServ_delSecond_D_IN> created at line 11922.
    Found 28-bit subtractor for signal <timeServ_refFreeSpan_D_IN> created at line 12027.
    Found 50-bit subtractor for signal <_281474976710656_MINUS_timeServ_delSecond__q1> created at line 17283.
    Found 4-bit subtractor for signal <wn___1__h76499> created at line 17480.
    Found 4-bit subtractor for signal <wn__h75723> created at line 17481.
    Found 32-bit adder for signal <MUX_readCntReg_write_1__VAL_2> created at line 9361.
    Found 1-bit adder for signal <MUX_wci_0_reqF_cntr_r_write_1__VAL_1> created at line 9383.
    Found 1-bit adder for signal <MUX_wci_10_reqF_cntr_r_write_1__VAL_1> created at line 9462.
    Found 1-bit adder for signal <MUX_wci_11_reqF_cntr_r_write_1__VAL_1> created at line 9539.
    Found 1-bit adder for signal <MUX_wci_12_reqF_cntr_r_write_1__VAL_1> created at line 9616.
    Found 1-bit adder for signal <MUX_wci_13_reqF_cntr_r_write_1__VAL_1> created at line 9693.
    Found 1-bit adder for signal <MUX_wci_14_reqF_cntr_r_write_1__VAL_1> created at line 9770.
    Found 1-bit adder for signal <MUX_wci_1_reqF_cntr_r_write_1__VAL_1> created at line 9846.
    Found 1-bit adder for signal <MUX_wci_2_reqF_cntr_r_write_1__VAL_1> created at line 9922.
    Found 1-bit adder for signal <MUX_wci_3_reqF_cntr_r_write_1__VAL_1> created at line 9998.
    Found 1-bit adder for signal <MUX_wci_4_reqF_cntr_r_write_1__VAL_1> created at line 10074.
    Found 1-bit adder for signal <MUX_wci_5_reqF_cntr_r_write_1__VAL_1> created at line 10150.
    Found 1-bit adder for signal <MUX_wci_6_reqF_cntr_r_write_1__VAL_1> created at line 10226.
    Found 1-bit adder for signal <MUX_wci_7_reqF_cntr_r_write_1__VAL_1> created at line 10302.
    Found 1-bit adder for signal <MUX_wci_8_reqF_cntr_r_write_1__VAL_1> created at line 10378.
    Found 1-bit adder for signal <MUX_wci_9_reqF_cntr_r_write_1__VAL_1> created at line 10454.
    Found 7-bit adder for signal <dna_cnt_D_IN> created at line 11846.
    Found 50-bit adder for signal <timeServ_fracInc_D_IN> created at line 11929.
    Found 8-bit adder for signal <timeServ_ppsEdgeCount_D_IN> created at line 11968.
    Found 28-bit adder for signal <timeServ_refFreeCount_D_IN> created at line 12015.
    Found 28-bit adder for signal <timeServ_refFromRise[27]_GND_38_o_add_2025_OUT> created at line 12037.
    Found 28-bit adder for signal <timeServ_refPerCount[27]_GND_38_o_add_2027_OUT> created at line 12044.
    Found 3-bit adder for signal <n9487> created at line 17325.
    Found 3-bit adder for signal <rom_serverAdapter_cnt_29_PLUS_IF_rom_serverAda_ETC___d135> created at line 17325.
    Found 32-bit adder for signal <x__h11852> created at line 17514.
    Found 32-bit adder for signal <x__h16224> created at line 17515.
    Found 32-bit adder for signal <x__h20593> created at line 17516.
    Found 32-bit adder for signal <x__h24962> created at line 17517.
    Found 32-bit adder for signal <x__h29331> created at line 17518.
    Found 32-bit adder for signal <x__h33700> created at line 17519.
    Found 32-bit adder for signal <x__h38069> created at line 17521.
    Found 32-bit adder for signal <x__h42438> created at line 17522.
    Found 50-bit adder for signal <x__h4636> created at line 17526.
    Found 32-bit adder for signal <x__h46807> created at line 17527.
    Found 32-bit adder for signal <x__h4702> created at line 17528.
    Found 32-bit adder for signal <x__h51176> created at line 17529.
    Found 32-bit adder for signal <x__h55545> created at line 17530.
    Found 32-bit adder for signal <x__h59914> created at line 17531.
    Found 32-bit adder for signal <x__h64283> created at line 17532.
    Found 32-bit adder for signal <x__h68652> created at line 17533.
    Found 32-bit adder for signal <x__h73021> created at line 17534.
    Found 32-bit shifter logical left for signal <toCount__h11692> created at line 4556
    Found 32-bit shifter logical left for signal <toCount__h16067> created at line 4557
    Found 32-bit shifter logical left for signal <toCount__h20436> created at line 4558
    Found 32-bit shifter logical left for signal <toCount__h24805> created at line 4559
    Found 32-bit shifter logical left for signal <toCount__h29174> created at line 4560
    Found 32-bit shifter logical left for signal <toCount__h33543> created at line 4561
    Found 32-bit shifter logical left for signal <toCount__h37912> created at line 4562
    Found 32-bit shifter logical left for signal <toCount__h42281> created at line 4563
    Found 32-bit shifter logical left for signal <toCount__h46650> created at line 4564
    Found 32-bit shifter logical left for signal <toCount__h51019> created at line 4565
    Found 32-bit shifter logical left for signal <toCount__h55388> created at line 4566
    Found 32-bit shifter logical left for signal <toCount__h59757> created at line 4567
    Found 32-bit shifter logical left for signal <toCount__h64126> created at line 4568
    Found 32-bit shifter logical left for signal <toCount__h68495> created at line 4569
    Found 32-bit shifter logical left for signal <toCount__h72864> created at line 4570
    Found 32-bit 16-to-1 multiplexer for signal <rtnData__h110501> created at line 17629.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d2943> created at line 17666.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d2961> created at line 17735.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d2986> created at line 17815.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3049> created at line 17883.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3060> created at line 17952.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3085> created at line 18020.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3096> created at line 18089.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3121> created at line 18157.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3132> created at line 18226.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3157> created at line 18294.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3168> created at line 18363.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3193> created at line 18431.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3204> created at line 18500.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3229> created at line 18568.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3240> created at line 18637.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3265> created at line 18705.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3312> created at line 18774.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3276> created at line 18843.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3301> created at line 18911.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3337> created at line 18979.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3348> created at line 19048.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3373> created at line 19116.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3384> created at line 19185.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3409> created at line 19253.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3420> created at line 19322.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3445> created at line 19390.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3456> created at line 19459.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3481> created at line 19527.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3492> created at line 19596.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3517> created at line 19663.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3528> created at line 19730.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_61_TO_60_848_EQ_2_849_T_ETC___d3639> created at line 19843.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3735> created at line 20093.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3750> created at line 20162.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793> created at line 20242.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3876> created at line 20447.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3886> created at line 20516.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3951> created at line 20721.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3961> created at line 20790.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4026> created at line 20995.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4036> created at line 21064.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4101> created at line 21269.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4111> created at line 21338.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4176> created at line 21543.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4186> created at line 21612.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4251> created at line 21817.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4261> created at line 21886.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4326> created at line 22091.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4336> created at line 22160.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4401> created at line 22365.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4411> created at line 22434.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4476> created at line 22639.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4486> created at line 22708.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4551> created at line 22913.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4561> created at line 22982.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4626> created at line 23187.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4636> created at line 23256.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4701> created at line 23461.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4711> created at line 23530.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4776> created at line 23735.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4786> created at line 23804.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4851> created at line 24005.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d4861> created at line 24072.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d5021> created at line 24169.
    Found 1-bit 16-to-1 multiplexer for signal <CASE_wrkAct_028_0_wci_0_respF_i_notEmpty__029__ETC___d5044> created at line 24265.
    Found 32-bit 16-to-1 multiplexer for signal <CASE_cpReq_BITS_9_TO_6_0_uuid_arg_BITS_511_TO__ETC__q3> created at line 24421.
    Found 3-bit comparator greater for signal <rom_serverAdapter_cnt[2]_PWR_37_o_LessThan_122_o> created at line 5814
    Found 7-bit comparator lessequal for signal <n2643> created at line 10554
    Found 7-bit comparator lessequal for signal <n2645> created at line 10554
    Found 28-bit comparator greater for signal <timeServ_ppsDrive_D_IN> created at line 11964
    Found 2-bit comparator not equal for signal <n5287> created at line 16408
    Found 8-bit comparator greater for signal <cpReq_363_BITS_11_TO_4_366_ULT_0x30___d2438> created at line 17299
    Found 8-bit comparator greater for signal <cpReq_363_BITS_11_TO_4_366_ULT_0xC0___d2594> created at line 17300
    Found 24-bit comparator greater for signal <cpReq_363_BITS_27_TO_4_436_ULT_0x1000___d2836> created at line 17302
    Found 24-bit comparator greater for signal <cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437> created at line 17304
    Found 28-bit comparator greater for signal <PWR_37_o_timeServ_refFromRise[27]_LessThan_3305_o> created at line 17334
    Found 28-bit comparator greater for signal <timeServ_refFromRise_3_ULE_199800000___d48_INV_1109_o> created at line 17342
    Found 28-bit comparator greater for signal <timeServ_refFromRise_3_ULT_200200000___d50> created at line 17344
    Found 32-bit comparator greater for signal <wci_0_respTimr_28_ULT_1_SL_wci_0_wTimeout_29_30___d231> created at line 17376
    Found 32-bit comparator greater for signal <wci_10_respTimr_628_ULT_1_SL_wci_10_wTimeout_6_ETC___d1631> created at line 17383
    Found 32-bit comparator greater for signal <wci_11_respTimr_768_ULT_1_SL_wci_11_wTimeout_7_ETC___d1771> created at line 17390
    Found 32-bit comparator greater for signal <wci_12_respTimr_908_ULT_1_SL_wci_12_wTimeout_9_ETC___d1911> created at line 17397
    Found 32-bit comparator greater for signal <wci_13_respTimr_048_ULT_1_SL_wci_13_wTimeout_0_ETC___d2051> created at line 17404
    Found 32-bit comparator greater for signal <wci_14_respTimr_188_ULT_1_SL_wci_14_wTimeout_1_ETC___d2191> created at line 17411
    Found 32-bit comparator greater for signal <wci_1_respTimr_68_ULT_1_SL_wci_1_wTimeout_69_70___d371> created at line 17418
    Found 32-bit comparator greater for signal <wci_2_respTimr_08_ULT_1_SL_wci_2_wTimeout_09_10___d511> created at line 17425
    Found 32-bit comparator greater for signal <wci_3_respTimr_48_ULT_1_SL_wci_3_wTimeout_49_50___d651> created at line 17432
    Found 32-bit comparator greater for signal <wci_4_respTimr_88_ULT_1_SL_wci_4_wTimeout_89_90___d791> created at line 17439
    Found 32-bit comparator greater for signal <wci_5_respTimr_28_ULT_1_SL_wci_5_wTimeout_29_30___d931> created at line 17446
    Found 32-bit comparator greater for signal <wci_6_respTimr_068_ULT_1_SL_wci_6_wTimeout_069_ETC___d1071> created at line 17453
    Found 32-bit comparator greater for signal <wci_7_respTimr_208_ULT_1_SL_wci_7_wTimeout_209_ETC___d1211> created at line 17460
    Found 32-bit comparator greater for signal <wci_8_respTimr_348_ULT_1_SL_wci_8_wTimeout_349_ETC___d1351> created at line 17467
    Found 32-bit comparator greater for signal <wci_9_respTimr_488_ULT_1_SL_wci_9_wTimeout_489_ETC___d1491> created at line 17474
    WARNING:Xst:2404 -  FFs/Latches <wci_13_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_9_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_7_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_10_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_14_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_6_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_11_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_1_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_0_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_8_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_12_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_3_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_5_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_4_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    WARNING:Xst:2404 -  FFs/Latches <wci_2_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
    Summary:
	inferred  47 Adder/Subtractor(s).
	inferred 4100 D-type flip-flop(s).
	inferred  27 Comparator(s).
	inferred 299 Multiplexer(s).
	inferred  15 Combinational logic shifter(s).
Unit <mkOCCP> synthesized.

Synthesizing Unit <FIFO1_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO1.v".
    Found 33-bit register for signal <D_OUT>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <FIFO1_1> synthesized.

Synthesizing Unit <FIFO2_8>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 59-bit register for signal <data0_reg>.
    Found 59-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_8> synthesized.

Synthesizing Unit <FIFO2_9>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 40-bit register for signal <data0_reg>.
    Found 40-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_9> synthesized.

Synthesizing Unit <BRAM1Load>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/BRAM1Load.v".
    Found 1024x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <DO_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <BRAM1Load> synthesized.

Synthesizing Unit <SyncRegister_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 1-bit register for signal <dD_OUT>.
    Found 1-bit register for signal <sDataSyncIn>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncRegister_2> synthesized.

Synthesizing Unit <SyncRegister_3>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 2-bit register for signal <dD_OUT>.
    Found 2-bit register for signal <sDataSyncIn>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <SyncRegister_3> synthesized.

Synthesizing Unit <SyncRegister_4>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 28-bit register for signal <dD_OUT>.
    Found 28-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <SyncRegister_4> synthesized.

Synthesizing Unit <SyncRegister_5>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 8-bit register for signal <dD_OUT>.
    Found 8-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <SyncRegister_5> synthesized.

Synthesizing Unit <SyncFIFO_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncFIFO.v".
    Found 2x64-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 2-bit register for signal <dSyncReg1>.
    Found 2-bit register for signal <dEnqPtr>.
    Found 3-bit register for signal <dGDeqPtr>.
    Found 3-bit register for signal <dGDeqPtr1>.
    Found 2-bit register for signal <sSyncReg1>.
    Found 2-bit register for signal <sDeqPtr>.
    Found 3-bit register for signal <sGEnqPtr>.
    Found 3-bit register for signal <sGEnqPtr1>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 64-bit register for signal <dDoutReg>.
    Found 2-bit comparator not equal for signal <n0012> created at line 126
    Found 2-bit comparator not equal for signal <n0015> created at line 127
    Found 2-bit comparator equal for signal <dNextNotEmpty_INV_514_o> created at line 172
    Summary:
	inferred   1 RAM(s).
	inferred  86 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <SyncFIFO_1> synthesized.

Synthesizing Unit <MakeResetA_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/MakeResetA.v".
    Found 1-bit register for signal <rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MakeResetA_1> synthesized.

Synthesizing Unit <SyncResetA_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncResetA.v".
    Found 17-bit register for signal <reset_hold>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <SyncResetA_1> synthesized.

Synthesizing Unit <FIFO1_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO1.v".
    Found 34-bit register for signal <D_OUT>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <FIFO1_2> synthesized.

Synthesizing Unit <FIFO2_10>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 1-bit register for signal <data0_reg>.
    Found 1-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_10> synthesized.

Synthesizing Unit <mkTLPSerializer>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkTLPSerializer.v".
    Found 2-bit register for signal <rdp>.
    Found 2-bit register for signal <rss>.
    Found 1-bit register for signal <tlpActive>.
    Found 10-bit register for signal <cmpDWRemain>.
    Found 128-bit register for signal <rdv>.
    Found 32-bit register for signal <tlpDW>.
    Found 30-bit register for signal <tlpDWAddr>.
    Found 2-bit register for signal <tlpDWp>.
    Found 1-bit register for signal <tlpFirst>.
    Found 64-bit register for signal <tlpReq>.
    Found 10-bit register for signal <tlpUnroll>.
    Found 1-bit register for signal <cmpActive>.
    Found 10-bit subtractor for signal <MUX_cmpDWRemain_write_1__VAL_1> created at line 313.
    Found 10-bit subtractor for signal <MUX_cmpDWRemain_write_1__VAL_2> created at line 314.
    Found 2-bit subtractor for signal <MUX_tlpDWp_write_1__VAL_1> created at line 322.
    Found 10-bit subtractor for signal <MUX_tlpUnroll_write_1__VAL_2> created at line 323.
    Found 12-bit subtractor for signal <byteCount__h2076> created at line 490.
    Found 12-bit subtractor for signal <x__h2295> created at line 522.
    Found 2-bit adder for signal <MUX_rdp_write_1__VAL_1> created at line 319.
    Found 30-bit adder for signal <MUX_tlpDWAddr_write_1__VAL_2> created at line 321.
    Found 2-bit subtractor for signal <x__h7701<1:0>> created at line 203.
    Found 4x16-bit Read Only RAM for signal <lastRema__h7245>
    Found 4x2-bit Read Only RAM for signal <_n0624>
    Found 4x2-bit Read Only RAM for signal <_n0642>
    Found 4x2-bit Read Only RAM for signal <_n0661>
    Found 32-bit 4-to-1 multiplexer for signal <v__h2549> created at line 548.
    Summary:
	inferred   4 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 283 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <mkTLPSerializer> synthesized.

Synthesizing Unit <FIFO2_11>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 56-bit register for signal <data0_reg>.
    Found 56-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 114 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_11> synthesized.

Synthesizing Unit <FIFO2_12>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 153-bit register for signal <data0_reg>.
    Found 153-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 308 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_12> synthesized.

Synthesizing Unit <mkOCDP16B_1>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkOCDP16B.v".
WARNING:Xst:647 - Input <wci_s_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" line 2332: Output port <FULL_N> of the instance <wci_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wmi_wmi_isReset_isInReset>.
    Found 1-bit register for signal <wti_isReset_isInReset>.
    Found 1-bit register for signal <wci_isReset_isInReset>.
    Found 16-bit register for signal <bml_crdBuf_value>.
    Found 1-bit register for signal <bml_fabAvail>.
    Found 16-bit register for signal <bml_fabBuf_modulus>.
    Found 16-bit register for signal <bml_fabBuf_value>.
    Found 1-bit register for signal <bml_fabDone>.
    Found 32-bit register for signal <bml_fabFlowBase>.
    Found 32-bit register for signal <bml_fabFlowBaseMS>.
    Found 32-bit register for signal <bml_fabFlowSize>.
    Found 32-bit register for signal <bml_fabMesgBase>.
    Found 32-bit register for signal <bml_fabMesgBaseMS>.
    Found 32-bit register for signal <bml_fabMesgSize>.
    Found 32-bit register for signal <bml_fabMetaBase>.
    Found 32-bit register for signal <bml_fabMetaBaseMS>.
    Found 32-bit register for signal <bml_fabMetaSize>.
    Found 16-bit register for signal <bml_fabNumBufs>.
    Found 1-bit register for signal <bml_lclBufDone>.
    Found 1-bit register for signal <bml_lclBufStart>.
    Found 16-bit register for signal <bml_lclBuf_modulus>.
    Found 16-bit register for signal <bml_lclBuf_value>.
    Found 16-bit register for signal <bml_lclDones>.
    Found 16-bit register for signal <bml_lclNumBufs>.
    Found 16-bit register for signal <bml_lclStarts>.
    Found 16-bit register for signal <bml_mesgBase>.
    Found 16-bit register for signal <bml_mesgSize>.
    Found 16-bit register for signal <bml_metaBase>.
    Found 16-bit register for signal <bml_metaSize>.
    Found 16-bit register for signal <bml_remBuf_modulus>.
    Found 16-bit register for signal <bml_remBuf_value>.
    Found 1-bit register for signal <bml_remDone>.
    Found 16-bit register for signal <bml_remDones>.
    Found 1-bit register for signal <bml_remStart>.
    Found 16-bit register for signal <bml_remStarts>.
    Found 3-bit register for signal <bram_0_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_0_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_0_serverAdapterB_cnt>.
    Found 2-bit register for signal <bram_0_serverAdapterB_s1>.
    Found 3-bit register for signal <bram_1_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_1_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_1_serverAdapterB_cnt>.
    Found 3-bit register for signal <bram_2_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_2_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_2_serverAdapterB_cnt>.
    Found 3-bit register for signal <bram_3_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_3_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_3_serverAdapterB_cnt>.
    Found 64-bit register for signal <dmaDoneTime>.
    Found 64-bit register for signal <dmaStartTime>.
    Found 8-bit register for signal <dpControl>.
    Found 12-bit register for signal <tlp_complTimerCount>.
    Found 1-bit register for signal <tlp_complTimerRunning>.
    Found 1-bit register for signal <tlp_creditReady>.
    Found 1-bit register for signal <tlp_dmaDoTailEvent>.
    Found 1-bit register for signal <tlp_dmaDoneMark>.
    Found 1-bit register for signal <tlp_dmaStartMark>.
    Found 5-bit register for signal <tlp_dmaTag>.
    Found 4-bit register for signal <tlp_doorSeqDwell>.
    Found 129-bit register for signal <tlp_fabMeta>.
    Found 1-bit register for signal <tlp_farBufReady>.
    Found 32-bit register for signal <tlp_flowDiagCount>.
    Found 1-bit register for signal <tlp_gotResponseHeader>.
    Found 32-bit register for signal <tlp_lastMetaV_0>.
    Found 32-bit register for signal <tlp_lastMetaV_1>.
    Found 32-bit register for signal <tlp_lastMetaV_2>.
    Found 32-bit register for signal <tlp_lastMetaV_3>.
    Found 4-bit register for signal <tlp_lastRuleFired>.
    Found 13-bit register for signal <tlp_maxPayloadSize>.
    Found 13-bit register for signal <tlp_maxReadReqSize>.
    Found 1-bit register for signal <tlp_nearBufReady>.
    Found 4-bit register for signal <tlp_postSeqDwell>.
    Found 1-bit register for signal <tlp_pullTagMatch>.
    Found 1-bit register for signal <tlp_remDone>.
    Found 1-bit register for signal <tlp_remStart>.
    Found 1-bit register for signal <tlp_reqMesgInFlight>.
    Found 1-bit register for signal <tlp_reqMetaBodyInFlight>.
    Found 1-bit register for signal <tlp_reqMetaInFlight>.
    Found 1-bit register for signal <tlp_sentTail4DWHeader>.
    Found 1-bit register for signal <tlp_tlpBRAM_readHeaderSent>.
    Found 1-bit register for signal <tlp_tlpBRAM_readStarted>.
    Found 1-bit register for signal <tlp_tlpRcvBusy>.
    Found 1-bit register for signal <tlp_tlpXmtBusy>.
    Found 3-bit register for signal <wci_cState>.
    Found 1-bit register for signal <wci_ctlAckReg>.
    Found 1-bit register for signal <wci_ctlOpActive>.
    Found 1-bit register for signal <wci_illegalEdge>.
    Found 3-bit register for signal <wci_nState>.
    Found 2-bit register for signal <wci_reqF_countReg>.
    Found 2-bit register for signal <wci_respF_cntr_r>.
    Found 34-bit register for signal <wci_respF_q_0>.
    Found 34-bit register for signal <wci_respF_q_1>.
    Found 2-bit register for signal <wmi_bufDwell>.
    Found 14-bit register for signal <wmi_bytesRemainResp>.
    Found 1-bit register for signal <wmi_doneWithMesg>.
    Found 32-bit register for signal <wmi_lastMesg>.
    Found 1-bit register for signal <wmi_mesgBufReady>.
    Found 1-bit register for signal <wmi_mesgBusy>.
    Found 32-bit register for signal <wmi_mesgCount>.
    Found 1-bit register for signal <wmi_mesgDone>.
    Found 129-bit register for signal <wmi_mesgMeta>.
    Found 1-bit register for signal <wmi_mesgStart>.
    Found 1-bit register for signal <wmi_metaBusy>.
    Found 1-bit register for signal <wmi_rdActive>.
    Found 16-bit register for signal <wmi_reqCount>.
    Found 32-bit register for signal <wmi_thisMesg>.
    Found 1-bit register for signal <wmi_wmi_blockReq>.
    Found 2-bit register for signal <wmi_wmi_dhF_countReg>.
    Found 1-bit register for signal <wmi_wmi_operateD>.
    Found 1-bit register for signal <wmi_wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_wmi_reqF_countReg>.
    Found 2-bit register for signal <wmi_wmi_respF_cntr_r>.
    Found 130-bit register for signal <wmi_wmi_respF_q_0>.
    Found 130-bit register for signal <wmi_wmi_respF_q_1>.
    Found 32-bit register for signal <wmi_wmi_sFlagReg>.
    Found 1-bit register for signal <wmi_wrActive>.
    Found 1-bit register for signal <wmi_wrFinalize>.
    Found 16-bit register for signal <wmi_wrtCount>.
    Found 67-bit register for signal <wti_nowReq>.
    Found 16-bit register for signal <bml_fabBufsAvail>.
    Found 32-bit register for signal <bml_fabFlowAddr>.
    Found 32-bit register for signal <bml_fabMesgAddr>.
    Found 32-bit register for signal <bml_fabMetaAddr>.
    Found 16-bit register for signal <bml_lclBufsAR>.
    Found 16-bit register for signal <bml_lclBufsCF>.
    Found 16-bit register for signal <bml_lclCredit>.
    Found 16-bit register for signal <bml_lclMesgAddr>.
    Found 16-bit register for signal <bml_lclMetaAddr>.
    Found 16-bit register for signal <bml_remMesgAddr>.
    Found 16-bit register for signal <bml_remMetaAddr>.
    Found 10-bit register for signal <tlp_dmaPullRemainDWLen>.
    Found 10-bit register for signal <tlp_dmaPullRemainDWSub>.
    Found 5-bit register for signal <tlp_dmaReqTag>.
    Found 32-bit register for signal <tlp_fabFlowAddr>.
    Found 32-bit register for signal <tlp_fabFlowAddrMS>.
    Found 32-bit register for signal <tlp_fabMesgAccu>.
    Found 32-bit register for signal <tlp_fabMesgAddr>.
    Found 32-bit register for signal <tlp_fabMesgAddrMS>.
    Found 32-bit register for signal <tlp_fabMetaAddr>.
    Found 32-bit register for signal <tlp_fabMetaAddrMS>.
    Found 1-bit register for signal <tlp_inIgnorePkt>.
    Found 17-bit register for signal <tlp_mesgComplReceived>.
    Found 17-bit register for signal <tlp_mesgLengthRemainPull>.
    Found 17-bit register for signal <tlp_mesgLengthRemainPush>.
    Found 10-bit register for signal <tlp_outDwRemain>.
    Found 16-bit register for signal <tlp_remMesgAccu>.
    Found 16-bit register for signal <tlp_remMesgAddr>.
    Found 16-bit register for signal <tlp_remMetaAddr>.
    Found 32-bit register for signal <tlp_srcMesgAccu>.
    Found 10-bit register for signal <tlp_tlpBRAM_rdRespDwRemain>.
    Found 13-bit register for signal <tlp_tlpBRAM_readNxtDWAddr>.
    Found 10-bit register for signal <tlp_tlpBRAM_readRemainDWLen>.
    Found 13-bit register for signal <tlp_tlpBRAM_writeDWAddr>.
    Found 10-bit register for signal <tlp_tlpBRAM_writeRemainDWLen>.
    Found 14-bit register for signal <wmi_addr>.
    Found 14-bit register for signal <wmi_bytesRemainReq>.
    Found 15-bit register for signal <wmi_lclMesgAddr>.
    Found 15-bit register for signal <wmi_lclMetaAddr>.
    Found 16-bit register for signal <bml_crdBuf_modulus>.
    Found 10-bit subtractor for signal <MUX_tlp_dmaPullRemainDWLen_write_1__VAL_2> created at line 3265.
    Found 10-bit subtractor for signal <tlp_dmaPullRemainDWLen[9]_tlp_dmaPullRemainDWSub[9]_sub_165_OUT> created at line 3268.
    Found 10-bit subtractor for signal <tlp_dmaPullRemainDWLen[9]_GND_57_o_sub_166_OUT> created at line 3269.
    Found 10-bit subtractor for signal <MUX_tlp_dmaPullRemainDWSub_write_1__VAL_1> created at line 3271.
    Found 10-bit subtractor for signal <tlp_dmaPullRemainDWSub[9]_GND_57_o_sub_169_OUT> created at line 3275.
    Found 4-bit subtractor for signal <MUX_tlp_doorSeqDwell_write_1__VAL_1> created at line 3276.
    Found 17-bit subtractor for signal <MUX_tlp_mesgLengthRemainPull_write_1__VAL_3> created at line 3306.
    Found 10-bit subtractor for signal <MUX_tlp_outDwRemain_write_1__VAL_1> created at line 3316.
    Found 10-bit subtractor for signal <MUX_tlp_outDwRemain_write_1__VAL_2> created at line 3317.
    Found 10-bit subtractor for signal <MUX_tlp_outDwRemain_write_1__VAL_3> created at line 3319.
    Found 4-bit subtractor for signal <MUX_tlp_postSeqDwell_write_1__VAL_2> created at line 3383.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_rdRespDwRemain_write_1__VAL_1> created at line 3448.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_rdRespDwRemain_write_1__VAL_2> created at line 3450.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_readRemainDWLen_write_1__VAL_1> created at line 3456.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_readRemainDWLen_write_1__VAL_2> created at line 3458.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_writeRemainDWLen_write_1__VAL_1> created at line 3464.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_writeRemainDWLen_write_1__VAL_2> created at line 3466.
    Found 2-bit subtractor for signal <MUX_wmi_bufDwell_write_1__VAL_3> created at line 3503.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainReq_write_1__VAL_1> created at line 3504.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainResp_write_1__VAL_2> created at line 3508.
    Found 16-bit subtractor for signal <bml_crdBuf_modulus_D_IN> created at line 4045.
    Found 16-bit subtractor for signal <bml_fabBuf_modulus_D_IN> created at line 4066.
    Found 2-bit subtractor for signal <wci_reqF_countReg[1]_GND_57_o_sub_598_OUT> created at line 5201.
    Found 2-bit subtractor for signal <wmi_wmi_dhF_countReg[1]_GND_57_o_sub_639_OUT> created at line 5406.
    Found 2-bit subtractor for signal <wmi_wmi_reqF_countReg[1]_GND_57_o_sub_649_OUT> created at line 5458.
    Found 2-bit subtractor for signal <idx__h23676> created at line 6550.
    Found 2-bit subtractor for signal <idx__h24781> created at line 6551.
    Found 2-bit subtractor for signal <idx__h25886> created at line 6552.
    Found 2-bit subtractor for signal <idx__h28282> created at line 6554.
    Found 2-bit subtractor for signal <idx__h28586> created at line 6555.
    Found 2-bit subtractor for signal <idx__h28890> created at line 6556.
    Found 13-bit subtractor for signal <spanToNextPage__h47503> created at line 6664.
    Found 13-bit subtractor for signal <spanToNextPage__h63892> created at line 6665.
    Found 2-bit subtractor for signal <wci_respF_cntr_r_90_MINUS_1___d499> created at line 6782.
    Found 2-bit subtractor for signal <wmi_wmi_respF_cntr_r_582_MINUS_1___d1590> created at line 6796.
    Found 12-bit subtractor for signal <x__h29771> created at line 6799.
    Found 16-bit subtractor for signal <x__h89808> created at line 6823.
    Found 16-bit subtractor for signal <x__h89952> created at line 6825.
    Found 16-bit subtractor for signal <x__h90039> created at line 6827.
    Found 16-bit subtractor for signal <x__h90078> created at line 6829.
    Found 16-bit adder for signal <bml_crdBuf_value[15]_GND_57_o_add_117_OUT> created at line 3013.
    Found 16-bit adder for signal <bml_fabBuf_value[15]_GND_57_o_add_119_OUT> created at line 3017.
    Found 32-bit adder for signal <bml_fabMesgAddr[31]_bml_fabMesgSize[31]_add_126_OUT> created at line 3033.
    Found 32-bit adder for signal <bml_fabMetaAddr[31]_bml_fabMetaSize[31]_add_128_OUT> created at line 3037.
    Found 16-bit adder for signal <bml_lclBuf_value[15]_GND_57_o_add_130_OUT> created at line 3041.
    Found 16-bit adder for signal <bml_lclMesgAddr[15]_bml_mesgSize[15]_add_139_OUT> created at line 3061.
    Found 16-bit adder for signal <bml_lclMetaAddr[15]_bml_metaSize[15]_add_141_OUT> created at line 3065.
    Found 16-bit adder for signal <bml_remBuf_value[15]_GND_57_o_add_143_OUT> created at line 3069.
    Found 16-bit adder for signal <bml_remMesgAddr[15]_bml_mesgSize[15]_add_145_OUT> created at line 3073.
    Found 16-bit adder for signal <bml_remMetaAddr[15]_bml_metaSize[15]_add_147_OUT> created at line 3077.
    Found 11-bit adder for signal <MUX_bram_0_memory_b_put_2__VAL_2> created at line 3128.
    Found 32-bit adder for signal <MUX_tlp_fabMesgAccu_write_1__VAL_2> created at line 3277.
    Found 32-bit adder for signal <MUX_tlp_fabMesgAccu_write_1__VAL_3> created at line 3278.
    Found 17-bit adder for signal <MUX_tlp_mesgComplReceived_write_1__VAL_1> created at line 3296.
    Found 17-bit adder for signal <MUX_tlp_mesgComplReceived_write_1__VAL_2> created at line 3298.
    Found 16-bit adder for signal <MUX_tlp_remMesgAccu_write_1__VAL_2> created at line 3384.
    Found 16-bit adder for signal <MUX_tlp_remMesgAccu_write_1__VAL_3> created at line 3385.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_readNxtDWAddr_write_1__VAL_1> created at line 3452.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_readNxtDWAddr_write_1__VAL_2> created at line 3454.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_writeDWAddr_write_1__VAL_1> created at line 3460.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_writeDWAddr_write_1__VAL_2> created at line 3462.
    Found 2-bit adder for signal <MUX_wci_respF_cntr_r_write_1__VAL_2> created at line 3473.
    Found 14-bit adder for signal <MUX_wmi_addr_write_1__VAL_1> created at line 3502.
    Found 32-bit adder for signal <MUX_wmi_mesgCount_write_1__VAL_1> created at line 3509.
    Found 2-bit adder for signal <MUX_wmi_wmi_respF_cntr_r_write_1__VAL_2> created at line 3517.
    Found 16-bit adder for signal <bml_lclDones_D_IN> created at line 4236.
    Found 16-bit adder for signal <bml_lclStarts_D_IN> created at line 4263.
    Found 16-bit adder for signal <bml_remDones_D_IN> created at line 4304.
    Found 16-bit adder for signal <bml_remStarts_D_IN> created at line 4330.
    Found 12-bit adder for signal <tlp_complTimerCount[11]_GND_57_o_add_448_OUT> created at line 4460.
    Found 5-bit adder for signal <tlp_dmaTag_D_IN> created at line 4548.
    Found 32-bit adder for signal <tlp_flowDiagCount_D_IN> created at line 4640.
    Found 2-bit adder for signal <wci_reqF_countReg[1]_GND_57_o_add_596_OUT> created at line 5200.
    Found 16-bit adder for signal <wmi_reqCount_D_IN> created at line 5381.
    Found 2-bit adder for signal <wmi_wmi_dhF_countReg[1]_GND_57_o_add_637_OUT> created at line 5405.
    Found 2-bit adder for signal <wmi_wmi_reqF_countReg[1]_GND_57_o_add_647_OUT> created at line 5457.
    Found 16-bit adder for signal <wmi_wrtCount_D_IN> created at line 5557.
    Found 32-bit adder for signal <bml_fabFlowAddr_937_PLUS_bml_fabFlowSize_938___d1939> created at line 6384.
    Found 3-bit adder for signal <n3764> created at line 6395.
    Found 3-bit adder for signal <bram_0_serverAdapterA_cnt_6_PLUS_IF_bram_0_ser_ETC___d32> created at line 6395.
    Found 3-bit adder for signal <n3770> created at line 6407.
    Found 3-bit adder for signal <bram_0_serverAdapterB_cnt_5_PLUS_IF_bram_0_ser_ETC___d91> created at line 6407.
    Found 3-bit adder for signal <n3776> created at line 6423.
    Found 3-bit adder for signal <bram_1_serverAdapterA_cnt_44_PLUS_IF_bram_1_se_ETC___d150> created at line 6423.
    Found 3-bit adder for signal <n3782> created at line 6429.
    Found 3-bit adder for signal <bram_1_serverAdapterB_cnt_03_PLUS_IF_bram_1_se_ETC___d209> created at line 6429.
    Found 3-bit adder for signal <n3788> created at line 6443.
    Found 3-bit adder for signal <bram_2_serverAdapterA_cnt_62_PLUS_IF_bram_2_se_ETC___d268> created at line 6443.
    Found 3-bit adder for signal <n3794> created at line 6459.
    Found 3-bit adder for signal <bram_2_serverAdapterB_cnt_21_PLUS_IF_bram_2_se_ETC___d327> created at line 6459.
    Found 3-bit adder for signal <n3800> created at line 6465.
    Found 3-bit adder for signal <bram_3_serverAdapterA_cnt_80_PLUS_IF_bram_3_se_ETC___d386> created at line 6465.
    Found 3-bit adder for signal <n3806> created at line 6471.
    Found 3-bit adder for signal <bram_3_serverAdapterB_cnt_39_PLUS_IF_bram_3_se_ETC___d445> created at line 6471.
    Found 17-bit adder for signal <tlp_mesgLengthRemainPull_PLUS_3__q14> created at line 6690.
    Found 13-bit adder for signal <tlp_tlpBRAM_readNxtDWAddr_PLUS_1__q11> created at line 6704.
    Found 13-bit adder for signal <tlp_tlpBRAM_readNxtDWAddr_PLUS_2__q12> created at line 6706.
    Found 13-bit adder for signal <tlp_tlpBRAM_readNxtDWAddr_PLUS_3__q13> created at line 6708.
    Found 2-bit adder for signal <tlp_tlpBRAM_readReq_first__98_BITS_30_TO_29_00_ETC___d922> created at line 6712.
    Found 13-bit adder for signal <tlp_tlpBRAM_writeDWAddr_PLUS_1__q8> created at line 6715.
    Found 13-bit adder for signal <tlp_tlpBRAM_writeDWAddr_PLUS_2__q9> created at line 6717.
    Found 13-bit adder for signal <tlp_tlpBRAM_writeDWAddr_PLUS_3__q10> created at line 6719.
    Found 16-bit adder for signal <x__h89803> created at line 6822.
    Found 16-bit adder for signal <x__h89915> created at line 6824.
    Found 16-bit adder for signal <x__h90034> created at line 6826.
    Found 16-bit adder for signal <x__h90073> created at line 6828.
    Found 12-bit subtractor for signal <byteCount__h29653[11:0]> created at line 6167.
    Found 2-bit subtractor for signal <idx__h21626> created at line 1969.
    Found 2-bit subtractor for signal <idx__h27879> created at line 1973.
    Found 4x16-bit Read Only RAM for signal <CASE_tlp_outDwRemain_BITS_1_TO_0_0b0_0xFFFF_0b_ETC__q3>
    Found 4x3-bit Read Only RAM for signal <_n4159>
    Found 4x2-bit Read Only RAM for signal <_n4179>
    Found 4x2-bit Read Only RAM for signal <_n4371>
    Found 4x2-bit Read Only RAM for signal <_n4390>
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_0_memory_a_put_2__VAL_1> created at line 3084.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_0_memory_a_put_2__VAL_4> created at line 3103.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_1_memory_a_put_2__VAL_1> created at line 3135.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_1_memory_a_put_2__VAL_4> created at line 3154.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_2_memory_a_put_2__VAL_1> created at line 3179.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_2_memory_a_put_2__VAL_4> created at line 3198.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_3_memory_a_put_2__VAL_1> created at line 3223.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_3_memory_a_put_2__VAL_4> created at line 3242.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_mReqF_first__16_BITS_51_TO_50_ETC___d623> created at line 6974.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d665> created at line 6995.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d669> created at line 7016.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d673> created at line 7037.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d677> created at line 7058.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d700> created at line 7075.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d708> created at line 7092.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d716> created at line 7109.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d724> created at line 7126.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_mReqF_first__16_BITS_30_TO_29_ETC___d736> created at line 7147.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_readReq_first__98_BITS_30_TO__ETC___d805> created at line 7237.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_bram_0_serverAdapterA_outData_outData__ETC___d863> created at line 7262.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_readReq_first__98_BITS_30_TO__ETC___d810> created at line 7283.
    Found 34-bit 44-to-1 multiplexer for signal <_n4473> created at line 1684.
    Found 2-bit comparator greater for signal <GND_57_o_wci_reqF_countReg[1]_LessThan_3_o> created at line 2040
    Found 2-bit comparator greater for signal <wmi_wmi_sThreadBusy_dw_wget> created at line 3885
    Found 2-bit comparator greater for signal <wmi_wmi_sDataThreadBusy_dw_wget> created at line 3890
    Found 1-bit comparator not equal for signal <n1533> created at line 5203
    Found 1-bit comparator not equal for signal <n1594> created at line 5408
    Found 1-bit comparator not equal for signal <n1602> created at line 5460
    Found 10-bit comparator greater for signal <NOT_tlp_tlpBRAM_writeRemainDWLen_52_ULE_1_55___d656> created at line 6319
    Found 10-bit comparator greater for signal <NOT_tlp_tlpBRAM_writeRemainDWLen_52_ULE_2_57___d658> created at line 6321
    Found 10-bit comparator greater for signal <NOT_tlp_tlpBRAM_writeRemainDWLen_52_ULE_3_59___d660> created at line 6323
    Found 16-bit comparator equal for signal <bml_crdBuf_value_880_EQ_bml_crdBuf_modulus_bw__ETC___d1882> created at line 6380
    Found 16-bit comparator equal for signal <bml_fabBuf_value_865_EQ_bml_fabBuf_modulus_bw__ETC___d1867> created at line 6382
    Found 16-bit comparator equal for signal <bml_lclBuf_value_835_EQ_bml_lclBuf_modulus_bw__ETC___d1837> created at line 6391
    Found 16-bit comparator equal for signal <bml_remBuf_value_850_EQ_bml_remBuf_modulus_bw__ETC___d1852> created at line 6393
    Found 3-bit comparator greater for signal <bram_0_serverAdapterA_cnt_6_SLT_3___d619> created at line 6399
    Found 3-bit comparator greater for signal <bram_0_serverAdapterB_cnt_5_SLT_3___d1666> created at line 6416
    Found 3-bit comparator greater for signal <bram_1_serverAdapterA_cnt_44_SLT_3___d620> created at line 6427
    Found 3-bit comparator greater for signal <bram_1_serverAdapterB_cnt_03_SLT_3___d1667> created at line 6433
    Found 3-bit comparator greater for signal <bram_2_serverAdapterA_cnt_62_SLT_3___d621> created at line 6447
    Found 3-bit comparator greater for signal <bram_2_serverAdapterB_cnt_21_SLT_3___d1668> created at line 6463
    Found 3-bit comparator greater for signal <bram_3_serverAdapterA_cnt_80_SLT_3___d622> created at line 6469
    Found 3-bit comparator greater for signal <bram_3_serverAdapterB_cnt_39_SLT_3___d1669> created at line 6475
    Found 8-bit comparator equal for signal <tagm__h64387[7]_tlp_inF_D_OUT[47]_equal_894_o> created at line 6489
    Found 17-bit comparator lessequal for signal <n2040> created at line 6519
    Found 13-bit comparator lessequal for signal <n2102> created at line 6673
    Found 10-bit comparator greater for signal <tlp_dmaPullRemainDWLen_373_ULE_tlp_dmaPullRema_ETC___d1395_INV_1956_o> created at line 6677
    Found 10-bit comparator greater for signal <tlp_dmaPullRemainDWSub_387_ULE_4___d1388_INV_2011_o> created at line 6679
    Found 8-bit comparator equal for signal <tlp_inF_D_OUT[63]_pciDevice[15]_equal_990_o> created at line 6681
    Found 5-bit comparator equal for signal <tlp_inF_D_OUT[55]_pciDevice[7]_equal_991_o> created at line 6682
    Found 3-bit comparator equal for signal <tlp_inF_D_OUT[50]_pciDevice[2]_equal_992_o> created at line 6683
    Found 10-bit comparator lessequal for signal <n2126> created at line 6693
    Found 10-bit comparator greater for signal <tlp_tlpBRAM_mRespF_first__000_BITS_71_TO_62_10_ETC___d1102_INV_1934_o> created at line 6695
    Found 10-bit comparator lessequal for signal <n2133> created at line 6702
    Found 10-bit comparator lessequal for signal <n2138> created at line 6710
    Found 17-bit comparator lessequal for signal <n2165> created at line 6818
    WARNING:Xst:2404 -  FFs/Latches <wti_operateD<152:152>> (without init value) have a constant value of 1 in block <mkOCDP16B_1>.
    WARNING:Xst:2404 -  FFs/Latches <wci_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkOCDP16B_1>.
    Summary:
	inferred   5 RAM(s).
	inferred  91 Adder/Subtractor(s).
	inferred 2516 D-type flip-flop(s).
	inferred  34 Comparator(s).
	inferred  93 Multiplexer(s).
Unit <mkOCDP16B_1> synthesized.

Synthesizing Unit <BRAM2_3>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/BRAM2.v".
    Set property "syn_ramstyle = no_rw_check" for signal <RAM>.
    Found 2048x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <DOB_R>.
    Found 32-bit register for signal <DOA_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <BRAM2_3> synthesized.

Synthesizing Unit <arSRLFIFOD_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v".
    Found 153-bit register for signal <dreg>.
    Found 4-bit register for signal <pos>.
    Found 1-bit register for signal <sempty>.
    Found 1-bit register for signal <sfull>.
    Found 1-bit register for signal <dempty>.
    Found 2448-bit register for signal <n0047[2447:0]>.
    Found 4-bit adder for signal <pos[3]_GND_59_o_add_11_OUT> created at line 63.
    Found 4-bit subtractor for signal <GND_59_o_GND_59_o_sub_5_OUT<3:0>> created at line 51.
    Found 153-bit 16-to-1 multiplexer for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 2608 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <arSRLFIFOD_1> synthesized.

Synthesizing Unit <FIFO2_13>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 139-bit register for signal <data0_reg>.
    Found 139-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 280 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_13> synthesized.

Synthesizing Unit <FIFO2_14>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 61-bit register for signal <data0_reg>.
    Found 61-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 124 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_14> synthesized.

Synthesizing Unit <SizedFIFO_6>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x146-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 1-bit register for signal <tail>.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit register for signal <hasodata>.
    Found 146-bit register for signal <D_OUT>.
    Found 1-bit register for signal <head>.
    Found 1-bit adder for signal <incr_tail> created at line 81.
    Found 1-bit adder for signal <incr_head> created at line 82.
    Found 1-bit comparator equal for signal <next_head[0]_tail[0]_equal_11_o> created at line 180
    Found 1-bit comparator not equal for signal <next_tail[0]_head[0]_equal_13_o> created at line 199
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 151 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <SizedFIFO_6> synthesized.

Synthesizing Unit <mkOCDP16B_2>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkOCDP16B.v".
WARNING:Xst:647 - Input <wci_s_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkOCDP16B.v" line 2332: Output port <FULL_N> of the instance <wci_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wmi_wmi_isReset_isInReset>.
    Found 1-bit register for signal <wti_isReset_isInReset>.
    Found 1-bit register for signal <wci_isReset_isInReset>.
    Found 16-bit register for signal <bml_crdBuf_value>.
    Found 1-bit register for signal <bml_fabAvail>.
    Found 16-bit register for signal <bml_fabBuf_modulus>.
    Found 16-bit register for signal <bml_fabBuf_value>.
    Found 1-bit register for signal <bml_fabDone>.
    Found 32-bit register for signal <bml_fabFlowBase>.
    Found 32-bit register for signal <bml_fabFlowBaseMS>.
    Found 32-bit register for signal <bml_fabFlowSize>.
    Found 32-bit register for signal <bml_fabMesgBase>.
    Found 32-bit register for signal <bml_fabMesgBaseMS>.
    Found 32-bit register for signal <bml_fabMesgSize>.
    Found 32-bit register for signal <bml_fabMetaBase>.
    Found 32-bit register for signal <bml_fabMetaBaseMS>.
    Found 32-bit register for signal <bml_fabMetaSize>.
    Found 16-bit register for signal <bml_fabNumBufs>.
    Found 1-bit register for signal <bml_lclBufDone>.
    Found 1-bit register for signal <bml_lclBufStart>.
    Found 16-bit register for signal <bml_lclBuf_modulus>.
    Found 16-bit register for signal <bml_lclBuf_value>.
    Found 16-bit register for signal <bml_lclDones>.
    Found 16-bit register for signal <bml_lclNumBufs>.
    Found 16-bit register for signal <bml_lclStarts>.
    Found 16-bit register for signal <bml_mesgBase>.
    Found 16-bit register for signal <bml_mesgSize>.
    Found 16-bit register for signal <bml_metaBase>.
    Found 16-bit register for signal <bml_metaSize>.
    Found 16-bit register for signal <bml_remBuf_modulus>.
    Found 16-bit register for signal <bml_remBuf_value>.
    Found 1-bit register for signal <bml_remDone>.
    Found 16-bit register for signal <bml_remDones>.
    Found 1-bit register for signal <bml_remStart>.
    Found 16-bit register for signal <bml_remStarts>.
    Found 3-bit register for signal <bram_0_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_0_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_0_serverAdapterB_cnt>.
    Found 2-bit register for signal <bram_0_serverAdapterB_s1>.
    Found 3-bit register for signal <bram_1_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_1_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_1_serverAdapterB_cnt>.
    Found 3-bit register for signal <bram_2_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_2_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_2_serverAdapterB_cnt>.
    Found 3-bit register for signal <bram_3_serverAdapterA_cnt>.
    Found 2-bit register for signal <bram_3_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_3_serverAdapterB_cnt>.
    Found 64-bit register for signal <dmaDoneTime>.
    Found 64-bit register for signal <dmaStartTime>.
    Found 8-bit register for signal <dpControl>.
    Found 12-bit register for signal <tlp_complTimerCount>.
    Found 1-bit register for signal <tlp_complTimerRunning>.
    Found 1-bit register for signal <tlp_creditReady>.
    Found 1-bit register for signal <tlp_dmaDoneMark>.
    Found 1-bit register for signal <tlp_dmaStartMark>.
    Found 5-bit register for signal <tlp_dmaTag>.
    Found 1-bit register for signal <tlp_doXmtMetaBody>.
    Found 4-bit register for signal <tlp_doorSeqDwell>.
    Found 129-bit register for signal <tlp_fabMeta>.
    Found 1-bit register for signal <tlp_farBufReady>.
    Found 32-bit register for signal <tlp_flowDiagCount>.
    Found 32-bit register for signal <tlp_lastMetaV_0>.
    Found 32-bit register for signal <tlp_lastMetaV_1>.
    Found 32-bit register for signal <tlp_lastMetaV_2>.
    Found 32-bit register for signal <tlp_lastMetaV_3>.
    Found 4-bit register for signal <tlp_lastRuleFired>.
    Found 13-bit register for signal <tlp_maxPayloadSize>.
    Found 13-bit register for signal <tlp_maxReadReqSize>.
    Found 1-bit register for signal <tlp_nearBufReady>.
    Found 4-bit register for signal <tlp_postSeqDwell>.
    Found 1-bit register for signal <tlp_remDone>.
    Found 1-bit register for signal <tlp_remStart>.
    Found 1-bit register for signal <tlp_reqMesgInFlight>.
    Found 1-bit register for signal <tlp_reqMetaBodyInFlight>.
    Found 1-bit register for signal <tlp_reqMetaInFlight>.
    Found 1-bit register for signal <tlp_sentTail4DWHeader>.
    Found 1-bit register for signal <tlp_tlpBRAM_readHeaderSent>.
    Found 1-bit register for signal <tlp_tlpBRAM_readStarted>.
    Found 1-bit register for signal <tlp_tlpMetaSent>.
    Found 1-bit register for signal <tlp_tlpRcvBusy>.
    Found 1-bit register for signal <tlp_tlpXmtBusy>.
    Found 1-bit register for signal <tlp_xmtMetaInFlight>.
    Found 1-bit register for signal <tlp_xmtMetaOK>.
    Found 3-bit register for signal <wci_cState>.
    Found 1-bit register for signal <wci_ctlAckReg>.
    Found 1-bit register for signal <wci_ctlOpActive>.
    Found 1-bit register for signal <wci_illegalEdge>.
    Found 3-bit register for signal <wci_nState>.
    Found 2-bit register for signal <wci_reqF_countReg>.
    Found 2-bit register for signal <wci_respF_cntr_r>.
    Found 34-bit register for signal <wci_respF_q_0>.
    Found 34-bit register for signal <wci_respF_q_1>.
    Found 2-bit register for signal <wmi_bufDwell>.
    Found 14-bit register for signal <wmi_bytesRemainResp>.
    Found 1-bit register for signal <wmi_doneWithMesg>.
    Found 32-bit register for signal <wmi_lastMesg>.
    Found 1-bit register for signal <wmi_mesgBufReady>.
    Found 1-bit register for signal <wmi_mesgBusy>.
    Found 32-bit register for signal <wmi_mesgCount>.
    Found 1-bit register for signal <wmi_mesgDone>.
    Found 129-bit register for signal <wmi_mesgMeta>.
    Found 1-bit register for signal <wmi_mesgStart>.
    Found 1-bit register for signal <wmi_metaBusy>.
    Found 1-bit register for signal <wmi_rdActive>.
    Found 16-bit register for signal <wmi_reqCount>.
    Found 32-bit register for signal <wmi_thisMesg>.
    Found 1-bit register for signal <wmi_wmi_blockReq>.
    Found 2-bit register for signal <wmi_wmi_dhF_countReg>.
    Found 1-bit register for signal <wmi_wmi_operateD>.
    Found 1-bit register for signal <wmi_wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_wmi_reqF_countReg>.
    Found 2-bit register for signal <wmi_wmi_respF_cntr_r>.
    Found 130-bit register for signal <wmi_wmi_respF_q_0>.
    Found 130-bit register for signal <wmi_wmi_respF_q_1>.
    Found 32-bit register for signal <wmi_wmi_sFlagReg>.
    Found 1-bit register for signal <wmi_wrActive>.
    Found 1-bit register for signal <wmi_wrFinalize>.
    Found 16-bit register for signal <wmi_wrtCount>.
    Found 67-bit register for signal <wti_nowReq>.
    Found 16-bit register for signal <bml_fabBufsAvail>.
    Found 32-bit register for signal <bml_fabFlowAddr>.
    Found 32-bit register for signal <bml_fabMesgAddr>.
    Found 32-bit register for signal <bml_fabMetaAddr>.
    Found 16-bit register for signal <bml_lclBufsAR>.
    Found 16-bit register for signal <bml_lclBufsCF>.
    Found 16-bit register for signal <bml_lclCredit>.
    Found 16-bit register for signal <bml_lclMesgAddr>.
    Found 16-bit register for signal <bml_lclMetaAddr>.
    Found 16-bit register for signal <bml_remMesgAddr>.
    Found 16-bit register for signal <bml_remMetaAddr>.
    Found 10-bit register for signal <tlp_dmaPullRemainDWSub>.
    Found 32-bit register for signal <tlp_fabFlowAddr>.
    Found 32-bit register for signal <tlp_fabFlowAddrMS>.
    Found 32-bit register for signal <tlp_fabMesgAccu>.
    Found 32-bit register for signal <tlp_fabMesgAddr>.
    Found 32-bit register for signal <tlp_fabMesgAddrMS>.
    Found 32-bit register for signal <tlp_fabMetaAddr>.
    Found 32-bit register for signal <tlp_fabMetaAddrMS>.
    Found 1-bit register for signal <tlp_inIgnorePkt>.
    Found 17-bit register for signal <tlp_mesgLengthRemainPull>.
    Found 17-bit register for signal <tlp_mesgLengthRemainPush>.
    Found 10-bit register for signal <tlp_outDwRemain>.
    Found 16-bit register for signal <tlp_remMesgAccu>.
    Found 16-bit register for signal <tlp_remMesgAddr>.
    Found 16-bit register for signal <tlp_remMetaAddr>.
    Found 32-bit register for signal <tlp_srcMesgAccu>.
    Found 10-bit register for signal <tlp_tlpBRAM_rdRespDwRemain>.
    Found 13-bit register for signal <tlp_tlpBRAM_readNxtDWAddr>.
    Found 10-bit register for signal <tlp_tlpBRAM_readRemainDWLen>.
    Found 13-bit register for signal <tlp_tlpBRAM_writeDWAddr>.
    Found 10-bit register for signal <tlp_tlpBRAM_writeRemainDWLen>.
    Found 14-bit register for signal <wmi_addr>.
    Found 14-bit register for signal <wmi_bytesRemainReq>.
    Found 15-bit register for signal <wmi_lclMesgAddr>.
    Found 15-bit register for signal <wmi_lclMetaAddr>.
    Found 16-bit register for signal <bml_crdBuf_modulus>.
    Found 4-bit subtractor for signal <MUX_tlp_doorSeqDwell_write_1__VAL_1> created at line 3276.
    Found 17-bit subtractor for signal <MUX_tlp_mesgLengthRemainPush_write_1__VAL_3> created at line 3314.
    Found 10-bit subtractor for signal <MUX_tlp_outDwRemain_write_1__VAL_1> created at line 3316.
    Found 10-bit subtractor for signal <MUX_tlp_outDwRemain_write_1__VAL_2> created at line 3317.
    Found 10-bit subtractor for signal <MUX_tlp_outDwRemain_write_1__VAL_3> created at line 3319.
    Found 4-bit subtractor for signal <MUX_tlp_postSeqDwell_write_1__VAL_2> created at line 3383.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_rdRespDwRemain_write_1__VAL_1> created at line 3448.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_rdRespDwRemain_write_1__VAL_2> created at line 3450.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_readRemainDWLen_write_1__VAL_1> created at line 3456.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_readRemainDWLen_write_1__VAL_2> created at line 3458.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_writeRemainDWLen_write_1__VAL_1> created at line 3464.
    Found 10-bit subtractor for signal <MUX_tlp_tlpBRAM_writeRemainDWLen_write_1__VAL_2> created at line 3466.
    Found 2-bit subtractor for signal <MUX_wmi_bufDwell_write_1__VAL_3> created at line 3503.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainReq_write_1__VAL_1> created at line 3504.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainResp_write_1__VAL_2> created at line 3508.
    Found 16-bit subtractor for signal <bml_crdBuf_modulus_D_IN> created at line 4045.
    Found 16-bit subtractor for signal <bml_fabBuf_modulus_D_IN> created at line 4066.
    Found 2-bit subtractor for signal <wci_reqF_countReg[1]_GND_65_o_sub_598_OUT> created at line 5201.
    Found 2-bit subtractor for signal <wmi_wmi_dhF_countReg[1]_GND_65_o_sub_639_OUT> created at line 5406.
    Found 2-bit subtractor for signal <wmi_wmi_reqF_countReg[1]_GND_65_o_sub_649_OUT> created at line 5458.
    Found 2-bit subtractor for signal <idx__h23676> created at line 6550.
    Found 2-bit subtractor for signal <idx__h24781> created at line 6551.
    Found 2-bit subtractor for signal <idx__h25886> created at line 6552.
    Found 2-bit subtractor for signal <idx__h28282> created at line 6554.
    Found 2-bit subtractor for signal <idx__h28586> created at line 6555.
    Found 2-bit subtractor for signal <idx__h28890> created at line 6556.
    Found 13-bit subtractor for signal <spanToNextPage__h47503> created at line 6664.
    Found 13-bit subtractor for signal <spanToNextPage__h63892> created at line 6665.
    Found 2-bit subtractor for signal <wci_respF_cntr_r_90_MINUS_1___d499> created at line 6782.
    Found 2-bit subtractor for signal <wmi_wmi_respF_cntr_r_582_MINUS_1___d1590> created at line 6796.
    Found 12-bit subtractor for signal <x__h29771> created at line 6799.
    Found 16-bit subtractor for signal <x__h89808> created at line 6823.
    Found 16-bit subtractor for signal <x__h89952> created at line 6825.
    Found 16-bit subtractor for signal <x__h90039> created at line 6827.
    Found 16-bit subtractor for signal <x__h90078> created at line 6829.
    Found 16-bit adder for signal <bml_crdBuf_value[15]_GND_65_o_add_117_OUT> created at line 3013.
    Found 16-bit adder for signal <bml_fabBuf_value[15]_GND_65_o_add_119_OUT> created at line 3017.
    Found 32-bit adder for signal <bml_fabMesgAddr[31]_bml_fabMesgSize[31]_add_126_OUT> created at line 3033.
    Found 32-bit adder for signal <bml_fabMetaAddr[31]_bml_fabMetaSize[31]_add_128_OUT> created at line 3037.
    Found 16-bit adder for signal <bml_lclBuf_value[15]_GND_65_o_add_130_OUT> created at line 3041.
    Found 16-bit adder for signal <bml_lclMesgAddr[15]_bml_mesgSize[15]_add_139_OUT> created at line 3061.
    Found 16-bit adder for signal <bml_lclMetaAddr[15]_bml_metaSize[15]_add_141_OUT> created at line 3065.
    Found 16-bit adder for signal <bml_remBuf_value[15]_GND_65_o_add_143_OUT> created at line 3069.
    Found 16-bit adder for signal <bml_remMesgAddr[15]_bml_mesgSize[15]_add_145_OUT> created at line 3073.
    Found 16-bit adder for signal <bml_remMetaAddr[15]_bml_metaSize[15]_add_147_OUT> created at line 3077.
    Found 11-bit adder for signal <MUX_bram_0_memory_b_put_2__VAL_2> created at line 3128.
    Found 32-bit adder for signal <MUX_tlp_fabMesgAccu_write_1__VAL_2> created at line 3277.
    Found 32-bit adder for signal <MUX_tlp_fabMesgAccu_write_1__VAL_3> created at line 3278.
    Found 16-bit adder for signal <MUX_tlp_remMesgAccu_write_1__VAL_2> created at line 3384.
    Found 16-bit adder for signal <MUX_tlp_remMesgAccu_write_1__VAL_3> created at line 3385.
    Found 32-bit adder for signal <MUX_tlp_srcMesgAccu_write_1__VAL_2> created at line 3389.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_readNxtDWAddr_write_1__VAL_1> created at line 3452.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_readNxtDWAddr_write_1__VAL_2> created at line 3454.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_writeDWAddr_write_1__VAL_1> created at line 3460.
    Found 13-bit adder for signal <MUX_tlp_tlpBRAM_writeDWAddr_write_1__VAL_2> created at line 3462.
    Found 2-bit adder for signal <MUX_wci_respF_cntr_r_write_1__VAL_2> created at line 3473.
    Found 14-bit adder for signal <MUX_wmi_addr_write_1__VAL_1> created at line 3502.
    Found 32-bit adder for signal <MUX_wmi_mesgCount_write_1__VAL_1> created at line 3509.
    Found 2-bit adder for signal <MUX_wmi_wmi_respF_cntr_r_write_1__VAL_2> created at line 3517.
    Found 16-bit adder for signal <bml_lclDones_D_IN> created at line 4236.
    Found 16-bit adder for signal <bml_lclStarts_D_IN> created at line 4263.
    Found 16-bit adder for signal <bml_remDones_D_IN> created at line 4304.
    Found 16-bit adder for signal <bml_remStarts_D_IN> created at line 4330.
    Found 12-bit adder for signal <tlp_complTimerCount[11]_GND_65_o_add_448_OUT> created at line 4460.
    Found 32-bit adder for signal <tlp_flowDiagCount_D_IN> created at line 4640.
    Found 2-bit adder for signal <wci_reqF_countReg[1]_GND_65_o_add_596_OUT> created at line 5200.
    Found 16-bit adder for signal <wmi_reqCount_D_IN> created at line 5381.
    Found 2-bit adder for signal <wmi_wmi_dhF_countReg[1]_GND_65_o_add_637_OUT> created at line 5405.
    Found 2-bit adder for signal <wmi_wmi_reqF_countReg[1]_GND_65_o_add_647_OUT> created at line 5457.
    Found 16-bit adder for signal <wmi_wrtCount_D_IN> created at line 5557.
    Found 32-bit adder for signal <bml_fabFlowAddr_937_PLUS_bml_fabFlowSize_938___d1939> created at line 6384.
    Found 3-bit adder for signal <n3738> created at line 6395.
    Found 3-bit adder for signal <bram_0_serverAdapterA_cnt_6_PLUS_IF_bram_0_ser_ETC___d32> created at line 6395.
    Found 3-bit adder for signal <n3744> created at line 6407.
    Found 3-bit adder for signal <bram_0_serverAdapterB_cnt_5_PLUS_IF_bram_0_ser_ETC___d91> created at line 6407.
    Found 3-bit adder for signal <n3750> created at line 6423.
    Found 3-bit adder for signal <bram_1_serverAdapterA_cnt_44_PLUS_IF_bram_1_se_ETC___d150> created at line 6423.
    Found 3-bit adder for signal <n3756> created at line 6429.
    Found 3-bit adder for signal <bram_1_serverAdapterB_cnt_03_PLUS_IF_bram_1_se_ETC___d209> created at line 6429.
    Found 3-bit adder for signal <n3762> created at line 6443.
    Found 3-bit adder for signal <bram_2_serverAdapterA_cnt_62_PLUS_IF_bram_2_se_ETC___d268> created at line 6443.
    Found 3-bit adder for signal <n3768> created at line 6459.
    Found 3-bit adder for signal <bram_2_serverAdapterB_cnt_21_PLUS_IF_bram_2_se_ETC___d327> created at line 6459.
    Found 3-bit adder for signal <n3774> created at line 6465.
    Found 3-bit adder for signal <bram_3_serverAdapterA_cnt_80_PLUS_IF_bram_3_se_ETC___d386> created at line 6465.
    Found 3-bit adder for signal <n3780> created at line 6471.
    Found 3-bit adder for signal <bram_3_serverAdapterB_cnt_39_PLUS_IF_bram_3_se_ETC___d445> created at line 6471.
    Found 17-bit adder for signal <tlp_mesgLengthRemainPush_PLUS_3__q15> created at line 6692.
    Found 13-bit adder for signal <tlp_tlpBRAM_readNxtDWAddr_PLUS_1__q11> created at line 6704.
    Found 13-bit adder for signal <tlp_tlpBRAM_readNxtDWAddr_PLUS_2__q12> created at line 6706.
    Found 13-bit adder for signal <tlp_tlpBRAM_readNxtDWAddr_PLUS_3__q13> created at line 6708.
    Found 2-bit adder for signal <tlp_tlpBRAM_readReq_first__98_BITS_30_TO_29_00_ETC___d922> created at line 6712.
    Found 13-bit adder for signal <tlp_tlpBRAM_writeDWAddr_PLUS_1__q8> created at line 6715.
    Found 13-bit adder for signal <tlp_tlpBRAM_writeDWAddr_PLUS_2__q9> created at line 6717.
    Found 13-bit adder for signal <tlp_tlpBRAM_writeDWAddr_PLUS_3__q10> created at line 6719.
    Found 16-bit adder for signal <x__h89803> created at line 6822.
    Found 16-bit adder for signal <x__h89915> created at line 6824.
    Found 16-bit adder for signal <x__h90034> created at line 6826.
    Found 16-bit adder for signal <x__h90073> created at line 6828.
    Found 12-bit subtractor for signal <byteCount__h29653[11:0]> created at line 6167.
    Found 2-bit subtractor for signal <idx__h21626> created at line 1969.
    Found 2-bit subtractor for signal <idx__h27879> created at line 1973.
    Found 4x16-bit Read Only RAM for signal <CASE_tlp_outDwRemain_BITS_1_TO_0_0b0_0xFFFF_0b_ETC__q3>
    Found 4x2-bit Read Only RAM for signal <_n4127>
    Found 4x2-bit Read Only RAM for signal <_n4145>
    Found 4x2-bit Read Only RAM for signal <_n4171>
    Found 4x3-bit Read Only RAM for signal <_n4188>
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_0_memory_a_put_2__VAL_1> created at line 3084.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_0_memory_a_put_2__VAL_4> created at line 3103.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_1_memory_a_put_2__VAL_1> created at line 3135.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_1_memory_a_put_2__VAL_4> created at line 3154.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_2_memory_a_put_2__VAL_1> created at line 3179.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_2_memory_a_put_2__VAL_4> created at line 3198.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_3_memory_a_put_2__VAL_1> created at line 3223.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_3_memory_a_put_2__VAL_4> created at line 3242.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_mReqF_first__16_BITS_51_TO_50_ETC___d623> created at line 6974.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d665> created at line 6995.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d669> created at line 7016.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d673> created at line 7037.
    Found 1-bit 4-to-1 multiplexer for signal <SEL_ARR_NOT_tlp_tlpBRAM_writeRemainDWLen_52_EQ_ETC___d677> created at line 7058.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d700> created at line 7075.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d708> created at line 7092.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d716> created at line 7109.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_tlp_tlpBRAM_mReqF_first__16_BITS_127_T_ETC___d724> created at line 7126.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_mReqF_first__16_BITS_30_TO_29_ETC___d736> created at line 7147.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_readReq_first__98_BITS_30_TO__ETC___d805> created at line 7237.
    Found 32-bit 4-to-1 multiplexer for signal <SEL_ARR_bram_0_serverAdapterA_outData_outData__ETC___d863> created at line 7262.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_tlp_tlpBRAM_readReq_first__98_BITS_30_TO__ETC___d810> created at line 7283.
    Found 34-bit 44-to-1 multiplexer for signal <_n4427> created at line 1684.
    Found 2-bit comparator greater for signal <GND_65_o_wci_reqF_countReg[1]_LessThan_3_o> created at line 2040
    Found 2-bit comparator greater for signal <wmi_wmi_sThreadBusy_dw_wget> created at line 3885
    Found 2-bit comparator greater for signal <wmi_wmi_sDataThreadBusy_dw_wget> created at line 3890
    Found 1-bit comparator not equal for signal <n1541> created at line 5203
    Found 1-bit comparator not equal for signal <n1602> created at line 5408
    Found 1-bit comparator not equal for signal <n1610> created at line 5460
    Found 10-bit comparator greater for signal <NOT_tlp_tlpBRAM_writeRemainDWLen_52_ULE_1_55___d656> created at line 6319
    Found 10-bit comparator greater for signal <NOT_tlp_tlpBRAM_writeRemainDWLen_52_ULE_2_57___d658> created at line 6321
    Found 10-bit comparator greater for signal <NOT_tlp_tlpBRAM_writeRemainDWLen_52_ULE_3_59___d660> created at line 6323
    Found 16-bit comparator equal for signal <bml_crdBuf_value_880_EQ_bml_crdBuf_modulus_bw__ETC___d1882> created at line 6380
    Found 16-bit comparator equal for signal <bml_fabBuf_value_865_EQ_bml_fabBuf_modulus_bw__ETC___d1867> created at line 6382
    Found 16-bit comparator equal for signal <bml_lclBuf_value_835_EQ_bml_lclBuf_modulus_bw__ETC___d1837> created at line 6391
    Found 16-bit comparator equal for signal <bml_remBuf_value_850_EQ_bml_remBuf_modulus_bw__ETC___d1852> created at line 6393
    Found 3-bit comparator greater for signal <bram_0_serverAdapterA_cnt_6_SLT_3___d619> created at line 6399
    Found 3-bit comparator greater for signal <bram_0_serverAdapterB_cnt_5_SLT_3___d1666> created at line 6416
    Found 3-bit comparator greater for signal <bram_1_serverAdapterA_cnt_44_SLT_3___d620> created at line 6427
    Found 3-bit comparator greater for signal <bram_1_serverAdapterB_cnt_03_SLT_3___d1667> created at line 6433
    Found 3-bit comparator greater for signal <bram_2_serverAdapterA_cnt_62_SLT_3___d621> created at line 6447
    Found 3-bit comparator greater for signal <bram_2_serverAdapterB_cnt_21_SLT_3___d1668> created at line 6463
    Found 3-bit comparator greater for signal <bram_3_serverAdapterA_cnt_80_SLT_3___d622> created at line 6469
    Found 3-bit comparator greater for signal <bram_3_serverAdapterB_cnt_39_SLT_3___d1669> created at line 6475
    Found 17-bit comparator equal for signal <y__h47529[16]_tlp_mesgLengthRemainPush[16]_equal_977_o> created at line 6658
    Found 13-bit comparator lessequal for signal <n2100> created at line 6669
    Found 10-bit comparator lessequal for signal <n2122> created at line 6693
    Found 10-bit comparator greater for signal <tlp_tlpBRAM_mRespF_first__000_BITS_71_TO_62_10_ETC___d1102_INV_2221_o> created at line 6695
    Found 10-bit comparator lessequal for signal <n2129> created at line 6702
    Found 10-bit comparator lessequal for signal <n2134> created at line 6710
    Found 17-bit comparator lessequal for signal <n2156> created at line 6808
    WARNING:Xst:2404 -  FFs/Latches <wci_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkOCDP16B_2>.
    WARNING:Xst:2404 -  FFs/Latches <wti_operateD<0:0>> (without init value) have a constant value of 1 in block <mkOCDP16B_2>.
    Summary:
	inferred   5 RAM(s).
	inferred  87 Adder/Subtractor(s).
	inferred 2502 D-type flip-flop(s).
	inferred  28 Comparator(s).
	inferred  93 Multiplexer(s).
Unit <mkOCDP16B_2> synthesized.

Synthesizing Unit <mkTimeClient>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkTimeClient.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wti_m_SReset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wti_sThreadBusy_d>.
    Found 67-bit register for signal <wti_nowReq>.
    Summary:
	inferred  68 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mkTimeClient> synthesized.

Synthesizing Unit <mkTLPSM>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkTLPSM.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mkTLPSM> synthesized.

Synthesizing Unit <mkPktFork>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkPktFork.v".
    Found 1-bit register for signal <f1Active>.
    Found 1-bit register for signal <f0Active>.
    Found 7-bit shifter logical left for signal <y__h617> created at line 107
    Found 7-bit shifter logical left for signal <y__h837> created at line 107
    Found 1-bit 4-to-1 multiplexer for signal <IF_pfk_BITS_13_TO_12_5_EQ_0_6_THEN_fi_first_BI_ETC___d45> created at line 247.
    Found 3-bit comparator equal for signal <fi_D_OUT[50]_pfk[2]_equal_7_o> created at line 225
    Found 7-bit comparator equal for signal <fi_D_OUT[150]_y__h837[6]_equal_8_o> created at line 226
    Found 1-bit comparator equal for signal <pfk[3]_fi_D_OUT[47]_equal_9_o> created at line 226
    Found 4-bit comparator equal for signal <pfk[11]_fi_D_OUT[60]_equal_11_o> created at line 230
    Found 8-bit comparator equal for signal <fi_first_BITS_63_TO_56_5_EQ_pfk_BITS_7_TO_0_6___d37> created at line 237
    Found 7-bit comparator equal for signal <fi_D_OUT[150]_y__h617[6]_equal_15_o> created at line 250
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <mkPktFork> synthesized.

Synthesizing Unit <mkPktMerge>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkPktMerge.v".
    Found 1-bit register for signal <fi0HasPrio>.
    Found 1-bit register for signal <fi1Active>.
    Found 1-bit register for signal <fi0Active>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mkPktMerge> synthesized.

Synthesizing Unit <mkDramServer_v6>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N_sys0_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" line 1243: Output port <scl> of the instance <memc_memc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkDramServer_v6.v" line 1400: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <memIsReset_isInReset>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 16-bit register for signal <mReg>.
    Found 1-bit register for signal <memInReset>.
    Found 16-bit register for signal <pReg>.
    Found 32-bit register for signal <rdReg_0>.
    Found 32-bit register for signal <rdReg_1>.
    Found 32-bit register for signal <rdReg_2>.
    Found 32-bit register for signal <rdReg_3>.
    Found 8-bit register for signal <respCount>.
    Found 1-bit register for signal <splitReadInFlight>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 32-bit register for signal <wdReg_0>.
    Found 32-bit register for signal <wdReg_1>.
    Found 32-bit register for signal <wdReg_2>.
    Found 32-bit register for signal <wdReg_3>.
    Found 32-bit register for signal <wmemiRdReq>.
    Found 32-bit register for signal <wmemiRdResp>.
    Found 8-bit register for signal <wmemiReadInFlight_value>.
    Found 32-bit register for signal <wmemiWrReq>.
    Found 1-bit register for signal <wmemi_operateD>.
    Found 1-bit register for signal <wmemi_peerIsReady>.
    Found 2-bit register for signal <wmemi_respF_cntr_r>.
    Found 131-bit register for signal <wmemi_respF_q_0>.
    Found 131-bit register for signal <wmemi_respF_q_1>.
    Found 1-bit register for signal <memc_firstBeat>.
    Found 16-bit register for signal <memc_requestCount>.
    Found 16-bit register for signal <memc_responseCount>.
    Found 1-bit register for signal <memc_secondBeat>.
    Found 32-bit register for signal <uclkUpdateCnt>.
    Found 32-bit register for signal <dramCtrl>.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_71_o_sub_148_OUT> created at line 1970.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 2547.
    Found 2-bit subtractor for signal <wmemi_respF_cntr_r_47_MINUS_1___d256> created at line 2554.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 1639.
    Found 8-bit adder for signal <n1381> created at line 1676.
    Found 8-bit adder for signal <MUX_wmemiReadInFlight_value_write_1__VAL_2> created at line 1676.
    Found 2-bit adder for signal <MUX_wmemi_respF_cntr_r_write_1__VAL_2> created at line 1679.
    Found 16-bit adder for signal <memc_requestCount_D_IN> created at line 1835.
    Found 16-bit adder for signal <memc_responseCount_D_IN> created at line 1840.
    Found 8-bit adder for signal <respCount_D_IN> created at line 1900.
    Found 32-bit adder for signal <uclkUpdateCnt_D_IN> created at line 1910.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_71_o_add_146_OUT> created at line 1969.
    Found 32-bit adder for signal <wmemiRdReq_D_IN> created at line 2065.
    Found 32-bit adder for signal <wmemiRdResp_D_IN> created at line 2071.
    Found 32-bit adder for signal <wmemiWrReq_D_IN> created at line 2085.
    Found 4x3-bit Read Only RAM for signal <_n1796>
    Found 32-bit 39-to-1 multiplexer for signal <_n1787> created at line 886.
    Found 34-bit 4-to-1 multiplexer for signal <MUX_wci_wslv_respF_x_wire_wset_1__VAL_1> created at line 855.
    Found 2-bit comparator greater for signal <GND_71_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 959
    Found 1-bit comparator not equal for signal <n0626> created at line 1972
    Found 8-bit comparator greater for signal <PWR_76_o_wmemiReadInFlight_value[7]_LessThan_221_o> created at line 2317
    Found 8-bit comparator greater for signal <wmemiReadInFlight_value_07_SLT_16___d390> created at line 2549
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkDramServer_v6>.
    Summary:
	inferred   1 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 849 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 161 Multiplexer(s).
Unit <mkDramServer_v6> synthesized.

Synthesizing Unit <SyncBit>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncBit.v".
    Found 1-bit register for signal <dSyncReg1>.
    Found 1-bit register for signal <dSyncReg2>.
    Found 1-bit register for signal <sSyncReg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <SyncBit> synthesized.

Synthesizing Unit <SyncRegister_6>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 40-bit register for signal <dD_OUT>.
    Found 40-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <SyncRegister_6> synthesized.

Synthesizing Unit <SyncRegister_7>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 5-bit register for signal <dD_OUT>.
    Found 5-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <SyncRegister_7> synthesized.

Synthesizing Unit <SyncRegister_8>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 24-bit register for signal <dD_OUT>.
    Found 24-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <SyncRegister_8> synthesized.

Synthesizing Unit <SyncRegister_9>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 16-bit register for signal <dD_OUT>.
    Found 16-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SyncRegister_9> synthesized.

Synthesizing Unit <SyncRegister_10>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncRegister.v".
    Found 32-bit register for signal <dD_OUT>.
    Found 32-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <SyncRegister_10> synthesized.

Synthesizing Unit <SyncFIFO_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncFIFO.v".
    Found 2x177-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 2-bit register for signal <dSyncReg1>.
    Found 2-bit register for signal <dEnqPtr>.
    Found 3-bit register for signal <dGDeqPtr>.
    Found 3-bit register for signal <dGDeqPtr1>.
    Found 2-bit register for signal <sSyncReg1>.
    Found 2-bit register for signal <sDeqPtr>.
    Found 3-bit register for signal <sGEnqPtr>.
    Found 3-bit register for signal <sGEnqPtr1>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 177-bit register for signal <dDoutReg>.
    Found 2-bit comparator not equal for signal <n0012> created at line 126
    Found 2-bit comparator not equal for signal <n0015> created at line 127
    Found 2-bit comparator equal for signal <dNextNotEmpty_INV_2437_o> created at line 172
    Summary:
	inferred   1 RAM(s).
	inferred 199 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <SyncFIFO_2> synthesized.

Synthesizing Unit <SyncFIFO_3>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncFIFO.v".
    Found 2x128-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 2-bit register for signal <dSyncReg1>.
    Found 2-bit register for signal <dEnqPtr>.
    Found 3-bit register for signal <dGDeqPtr>.
    Found 3-bit register for signal <dGDeqPtr1>.
    Found 2-bit register for signal <sSyncReg1>.
    Found 2-bit register for signal <sDeqPtr>.
    Found 3-bit register for signal <sGEnqPtr>.
    Found 3-bit register for signal <sGEnqPtr1>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 128-bit register for signal <dDoutReg>.
    Found 2-bit comparator not equal for signal <n0012> created at line 126
    Found 2-bit comparator not equal for signal <n0015> created at line 127
    Found 2-bit comparator equal for signal <dNextNotEmpty_INV_2447_o> created at line 172
    Summary:
	inferred   1 RAM(s).
	inferred 150 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <SyncFIFO_3> synthesized.

Synthesizing Unit <v6_mig37>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v".
WARNING:Xst:2898 - Port 'dbg_wr_dqs_tap_set', unconnected in block instance 'u_memc_ui_top', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_wr_dq_tap_set', unconnected in block instance 'u_memc_ui_top', is tied to GND.
WARNING:Xst:2898 - Port 'pd_PSDONE', unconnected in block instance 'u_memc_ui_top', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_wr_tap_set_en', unconnected in block instance 'u_memc_ui_top', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_inc_rd_fps', unconnected in block instance 'u_memc_ui_top', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_dec_rd_fps', unconnected in block instance 'u_memc_ui_top', is tied to GND.
WARNING:Xst:647 - Input <dbg_ocb_mon_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 334: Output port <PSDONE> of the instance <u_infrastructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <bank_mach_next> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <app_ecc_multiple_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <dbg_rdlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <dbg_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <ddr_parity> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <pd_PSEN> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <pd_PSINCDEC> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <dbg_wrlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <dbg_wrlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/v6_mig37_patch20110411.v" line 399: Output port <dbg_wrlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dbg_dqs_p_tap_cnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_dqs_n_tap_cnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocb_mon_PSEN> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocb_mon_PSINCDEC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <scl_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sda_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <v6_mig37> synthesized.

Synthesizing Unit <iodelay_ctrl>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/iodelay_ctrl_eco20100428.v".
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
    Found 31-bit register for signal <rst_ref_sync_r>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <iodelay_ctrl> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/infrastructure.v".
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <pll_lock>.
    Found 33-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_ui_top>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <ecc_single> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <ecc_err_addr> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_tap_cnt_during_wrlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_rd_data_edge_detect> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_rsync_tap_cnt> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_phy_pd> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_phy_read> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_phy_rdlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_phy_top> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 480: Output port <dbg_wl_edge_detect_valid> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/memc_ui_top.v" line 612: Output port <hi_priority> of the instance <u_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <app_raw_not_ecc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_buf_addr<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <app_correct_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_ui_top> synthesized.

Synthesizing Unit <mem_intfc>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ip_top/mem_intfc.v".
    Summary:
	no macro.
Unit <mem_intfc> synthesized.

Synthesizing Unit <mc>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/mc.v".
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <correct_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/mc.v" line 628: Output port <ecc_status_valid> of the instance <col_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/mc.v" line 628: Output port <wr_ecc_buf> of the instance <col_mach0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'dfi_dram_clk_disable', unconnected in block 'mc', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dfi_reset_n', unconnected in block 'mc', is tied to its initial value (1).
    Found 1-bit register for signal <rst_final>.
    Found 1-bit register for signal <dfi_we_n1>.
    Found 1-bit register for signal <dfi_we_n0>.
    Found 1-bit register for signal <dfi_ras_n1>.
    Found 1-bit register for signal <dfi_ras_n0>.
    Found 1-bit register for signal <dfi_odt_wr1>.
    Found 1-bit register for signal <dfi_odt_wr0>.
    Found 1-bit register for signal <dfi_odt_nom1>.
    Found 1-bit register for signal <dfi_odt_nom0>.
    Found 1-bit register for signal <dfi_cs_n1>.
    Found 1-bit register for signal <dfi_cs_n0>.
    Found 1-bit register for signal <dfi_cas_n1>.
    Found 1-bit register for signal <dfi_cas_n0>.
    Found 3-bit register for signal <dfi_bank1>.
    Found 3-bit register for signal <dfi_bank0>.
    Found 13-bit register for signal <dfi_address1>.
    Found 13-bit register for signal <dfi_address0>.
    Found 2-bit register for signal <io_config>.
    Found 1-bit register for signal <io_config_strobe>.
    Found 8-bit register for signal <dfi_wrdata_en>.
    Found 8-bit register for signal <dfi_rddata_en>.
    Found 1-bit register for signal <wr_data_en>.
    Found 8-bit register for signal <wr_data_addr>.
    Found 1-bit register for signal <wr_data_offset>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  84 D-type flip-flop(s).
Unit <mc> synthesized.

Synthesizing Unit <rank_mach>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_mach.v".
    Summary:
	no macro.
Unit <rank_mach> synthesized.

Synthesizing Unit <rank_cntrl>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_cntrl.v".
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 3-bit register for signal <wtr_timer.wtr_cnt_r>.
    Found 1-bit register for signal <inhbt_rd_r>.
    Found 1-bit register for signal <wtr_inhbt_config_r>.
    Found 4-bit register for signal <refresh_generation.refresh_bank_r>.
    Found 3-bit register for signal <periodic_rd_generation.periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_request_r>.
    Found 3-bit register for signal <inhbt_act_faw.faw_cnt_r>.
    Found 3-bit subtractor for signal <inhbt_act_faw.faw_cnt_r[2]_GND_95_o_sub_5_OUT> created at line 206.
    Found 3-bit subtractor for signal <wtr_timer.wtr_cnt_r[2]_GND_95_o_sub_14_OUT> created at line 267.
    Found 4-bit subtractor for signal <refresh_generation.refresh_bank_r[3]_GND_95_o_sub_27_OUT> created at line 326.
    Found 3-bit subtractor for signal <periodic_rd_generation.periodic_rd_timer_r[2]_GND_95_o_sub_38_OUT> created at line 385.
    Found 3-bit adder for signal <inhbt_act_faw.faw_cnt_r[2]_GND_95_o_add_2_OUT> created at line 205.
    Found 4-bit adder for signal <refresh_generation.refresh_bank_r[3]_GND_95_o_add_28_OUT> created at line 329.
    Found 3-bit comparator lessequal for signal <n0030> created at line 271
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <rank_cntrl> synthesized.

Synthesizing Unit <rank_common>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_common.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_common.v" line 236: Output port <grant_ns> of the instance <maintenance_request.maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/rank_common.v" line 321: Output port <grant_r> of the instance <periodic_read_request.periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer.refresh_timer_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 1-bit register for signal <maintenance_request.upd_last_master_r>.
    Found 1-bit register for signal <maintenance_request.new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 6-bit register for signal <maint_prescaler.maint_prescaler_r>.
    Found 6-bit subtractor for signal <maint_prescaler.maint_prescaler_r[5]_GND_97_o_sub_3_OUT> created at line 122.
    Found 6-bit subtractor for signal <refresh_timer.refresh_timer_r[5]_GND_97_o_sub_10_OUT> created at line 147.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_97_o_sub_17_OUT> created at line 175.
    Found 1-bit adder for signal <n0137> created at line 267.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_30_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_31_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_32_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_33_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_34_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_35_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_36_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_98_o_add_37_OUT<0>> created at line 270.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <rank_common> synthesized.

Synthesizing Unit <round_robin_arb_1>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/round_robin_arb.v".
    Found 2-bit register for signal <last_master_r>.
    Found 2-bit register for signal <grant_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_1> synthesized.

Synthesizing Unit <round_robin_arb_2>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/round_robin_arb.v".
WARNING:Xst:647 - Input <current_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <channel[0].inh_group> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <round_robin_arb_2> synthesized.

Synthesizing Unit <bank_mach>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_mach.v".
    Summary:
	no macro.
Unit <bank_mach> synthesized.

Synthesizing Unit <bank_cntrl_1>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_cntrl.v".
    Summary:
	no macro.
Unit <bank_cntrl_1> synthesized.

Synthesizing Unit <bank_compare>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_compare.v".
WARNING:Xst:647 - Input <size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'req_rank_r_lcl', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_rank_ns', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<10>', unconnected in block 'bank_compare', is tied to its initial value (0).
    Found 1-bit register for signal <req_periodic_rd_r_lcl>.
    Found 3-bit register for signal <req_cmd_r>.
    Found 1-bit register for signal <rd_wr_r_lcl>.
    Found 3-bit register for signal <req_bank_r_lcl>.
    Found 13-bit register for signal <req_row_r_lcl>.
    Found 1-bit register for signal <req_col_r<9>>.
    Found 1-bit register for signal <req_col_r<8>>.
    Found 1-bit register for signal <req_col_r<7>>.
    Found 1-bit register for signal <req_col_r<6>>.
    Found 1-bit register for signal <req_col_r<5>>.
    Found 1-bit register for signal <req_col_r<4>>.
    Found 1-bit register for signal <req_col_r<3>>.
    Found 1-bit register for signal <req_col_r<2>>.
    Found 1-bit register for signal <req_col_r<1>>.
    Found 1-bit register for signal <req_col_r<0>>.
    Found 1-bit register for signal <req_wr_r_lcl>.
    Found 1-bit register for signal <req_priority_r>.
    Found 1-bit register for signal <rb_hit_busy_r>.
    Found 1-bit register for signal <row_hit_r>.
    Found 1-bit register for signal <rank_busy_r>.
    Found 8-bit register for signal <req_data_buf_addr_r>.
    Found 1-bit shifter logical left for signal <PWR_104_o_req_rank_ns[0]_shift_left_30_OUT<0>> created at line 280
    Found 3-bit comparator equal for signal <bank_hit> created at line 221
    Found 13-bit comparator equal for signal <row_hit_ns> created at line 230
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <bank_compare> synthesized.

Synthesizing Unit <bank_state_1>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v".
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_1', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_104_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_104_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_104_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_104_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_104_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_104_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_1> synthesized.

Synthesizing Unit <bank_queue_1>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v".
WARNING:Xst:647 - Input <bm_end_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:4>', unconnected in block 'bank_queue_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<0>', unconnected in block 'bank_queue_1', is tied to its initial value (0).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<1>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_105_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_105_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_105_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_105_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_105_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_105_o_sub_39_OUT> created at line 463.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <bank_queue_1> synthesized.

Synthesizing Unit <bank_cntrl_2>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_cntrl.v".
    Summary:
	no macro.
Unit <bank_cntrl_2> synthesized.

Synthesizing Unit <bank_state_2>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v".
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_2', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_107_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_107_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_107_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_107_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_107_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_107_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_2> synthesized.

Synthesizing Unit <bank_queue_2>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v".
WARNING:Xst:647 - Input <bm_end_in<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:5>', unconnected in block 'bank_queue_2', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<1:0>', unconnected in block 'bank_queue_2', is tied to its initial value (00).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_108_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_108_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_108_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_108_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_108_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_108_o_sub_39_OUT> created at line 463.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_8_OUT> created at line 267.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_2> synthesized.

Synthesizing Unit <bank_cntrl_3>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_cntrl.v".
    Summary:
	no macro.
Unit <bank_cntrl_3> synthesized.

Synthesizing Unit <bank_state_3>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v".
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_3', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_110_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_110_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_110_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_110_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_110_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_110_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_3> synthesized.

Synthesizing Unit <bank_queue_3>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v".
WARNING:Xst:647 - Input <bm_end_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:6>', unconnected in block 'bank_queue_3', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<2:0>', unconnected in block 'bank_queue_3', is tied to its initial value (000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_111_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_111_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_111_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_111_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_111_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_111_o_sub_39_OUT> created at line 463.
    Found 2-bit adder for signal <n0201> created at line 229.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_8_OUT> created at line 267.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_3> synthesized.

Synthesizing Unit <bank_cntrl_4>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_cntrl.v".
    Summary:
	no macro.
Unit <bank_cntrl_4> synthesized.

Synthesizing Unit <bank_state_4>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_state.v".
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_4', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_113_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_113_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_113_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_113_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_113_o_add_41_OUT> created at line 563.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_113_o_add_54_OUT> created at line 646.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 736
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_4> synthesized.

Synthesizing Unit <bank_queue_4>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_queue.v".
WARNING:Xst:647 - Input <bm_end_in<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7>', unconnected in block 'bank_queue_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<3:0>', unconnected in block 'bank_queue_4', is tied to its initial value (0000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<6>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_114_o_sub_11_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_114_o_sub_18_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_114_o_sub_20_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_114_o_sub_23_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_114_o_sub_36_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_114_o_sub_40_OUT> created at line 463.
    Found 2-bit adder for signal <n0202> created at line 229.
    Found 2-bit adder for signal <idlers_below> created at line 229.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_9_OUT> created at line 267.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_4> synthesized.

Synthesizing Unit <bank_common>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/bank_common.v".
WARNING:Xst:647 - Input <end_rtp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_pre_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'low_idle_cnt_r', unconnected in block 'bank_common', is tied to its initial value (0).
    Found 1-bit register for signal <accept_r>.
    Found 1-bit register for signal <periodic_rd_ack_r_lcl>.
    Found 1-bit register for signal <was_wr>.
    Found 1-bit register for signal <maint_wip_r_lcl>.
    Found 4-bit register for signal <maint_controller.maint_hit_busies_r>.
    Found 1-bit register for signal <maint_controller.io_config_rd_r>.
    Found 1-bit register for signal <maint_controller.force_io_config_rd_r_lcl>.
    Found 1-bit register for signal <maint_controller.maint_rdy_r1>.
    Found 2-bit register for signal <generate_maint_cmds.send_cnt_r>.
    Found 1-bit register for signal <insert_maint_r_lcl>.
    Found 6-bit register for signal <rfc_zq_timer.rfc_zq_timer_r>.
    Found 1-bit register for signal <accept_internal_r>.
    Found 2-bit subtractor for signal <generate_maint_cmds.send_cnt_r[1]_GND_115_o_sub_64_OUT> created at line 393.
    Found 6-bit subtractor for signal <rfc_zq_timer.rfc_zq_timer_r[5]_GND_115_o_sub_73_OUT> created at line 430.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_5_OUT> created at line 170.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_7_OUT> created at line 170.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_9_OUT> created at line 170.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_13_OUT> created at line 179.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_15_OUT> created at line 179.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_17_OUT> created at line 179.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_21_OUT> created at line 188.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_23_OUT> created at line 188.
    Found 2-bit adder for signal <GND_115_o_GND_115_o_add_25_OUT> created at line 188.
    Found 2-bit adder for signal <n0214> created at line 378.
    Found 2-bit adder for signal <n0217> created at line 378.
    Found 2-bit adder for signal <n0220> created at line 378.
    Found 2-bit adder for signal <n0223> created at line 378.
    Found 2-bit adder for signal <n0226> created at line 378.
    Found 2-bit adder for signal <n0229> created at line 378.
    Found 2-bit adder for signal <generate_maint_cmds.present_count> created at line 378.
    WARNING:Xst:2404 -  FFs/Latches <was_priority<0:0>> (without init value) have a constant value of 0 in block <bank_common>.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <bank_common> synthesized.

Synthesizing Unit <arb_mux>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_mux.v".
    Summary:
	no macro.
Unit <arb_mux> synthesized.

Synthesizing Unit <arb_row_col>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_row_col.v".
WARNING:Xst:647 - Input <col_rdy_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_row_col.v" line 159: Output port <grant_ns> of the instance <row_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_row_col.v" line 185: Output port <grant_ns> of the instance <config_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_row_col.v" line 235: Output port <grant_ns> of the instance <col_arb0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'send_cmd0_col', unconnected in block 'arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd1_row', unconnected in block 'arb_row_col', is tied to its initial value (0).
    Found 1-bit register for signal <io_config_strobe_r>.
    Found 1-bit register for signal <force_io_config_rd_r1_lcl>.
    Found 1-bit register for signal <io_config_valid_r_lcl>.
    Found 1-bit register for signal <sent_col_lcl>.
    Found 1-bit register for signal <insert_maint_r1_lcl>.
    Found 1-bit register for signal <sent_row_lcl>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_row_col> synthesized.

Synthesizing Unit <round_robin_arb_3>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/round_robin_arb.v".
    Found 4-bit register for signal <last_master_r>.
    Found 4-bit register for signal <grant_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_3> synthesized.

Synthesizing Unit <arb_select>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/arb_select.v".
WARNING:Xst:647 - Input <grant_col_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'row_mux.row_cmd_r', unconnected in block 'arb_select', is tied to its initial value (00000000000000000000).
WARNING:Xst:2935 - Signal 'col_mux.col_cmd_r', unconnected in block 'arb_select', is tied to its initial value (00000000000000000000).
WARNING:Xst:653 - Signal <col_mux.col_row_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <col_mux.col_rmw_r>.
    Found 1-bit register for signal <col_mux.col_size_r>.
    Found 8-bit register for signal <col_mux.col_data_buf_addr_r>.
    Found 2-bit register for signal <io_config_r>.
    Found 1-bit register for signal <col_mux.col_periodic_rd_r>.
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra0[0]_shift_left_36_OUT<0>> created at line 349
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra1[0]_shift_left_37_OUT<0>> created at line 351
    Found 1-bit shifter logical left for signal <io_config_one_hot> created at line 390
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <arb_select> synthesized.

Synthesizing Unit <col_mach>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/controller/col_mach.v".
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ba> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_row> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'offset_r<1>', unconnected in block 'col_mach', is tied to its initial value (0).
    Found 3-bit register for signal <cnfg_wr_wait_r>.
    Found 2-bit register for signal <cnfg_rd_wait_r>.
    Found 1-bit register for signal <inhbt_wr_config_r>.
    Found 1-bit register for signal <inhbt_rd_config_r>.
    Found 5-bit register for signal <read_fifo.head_r>.
    Found 5-bit register for signal <read_fifo.head_r1>.
    Found 5-bit register for signal <read_fifo.tail_r>.
    Found 11-bit register for signal <read_fifo.fifo_out_data_r<10:0>>.
    Found 1-bit register for signal <offset_r<0>>.
    Found 11-bit register for signal <read_fifo.fifo_in_data_r>.
    Found 3-bit subtractor for signal <cnfg_wr_wait_r[2]_GND_120_o_sub_10_OUT> created at line 260.
    Found 2-bit subtractor for signal <cnfg_rd_wait_r[1]_GND_120_o_sub_18_OUT> created at line 280.
    Found 5-bit adder for signal <read_fifo.head_r[4]_GND_120_o_add_34_OUT> created at line 377.
    Found 5-bit adder for signal <read_fifo.tail_r[4]_GND_120_o_add_41_OUT> created at line 386.
    WARNING:Xst:2404 -  FFs/Latches <read_fifo.fifo_in_data_r<11:11>> (without init value) have a constant value of 0 in block <col_mach>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <col_mach> synthesized.

Synthesizing Unit <phy_top>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v".
WARNING:Xst:647 - Input <dfi_dram_clk_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" line 955: Output port <dq_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" line 955: Output port <dqs_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" line 1020: Output port <dbg_rd_data_inv_edge_detect> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" line 1020: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" line 1020: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" line 1020: Output port <wrcal_err> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_top.v" line 1131: Output port <dbg_rd_clkdiv_inv> of the instance <u_phy_rdlvl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <out_oserdes_wc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <chip_cnt_r1>.
    Found 3-bit register for signal <calib_width>.
    Found 1-bit register for signal <dqs_oe>.
    Found 2-bit register for signal <chip_cnt_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <phy_top> synthesized.

Synthesizing Unit <phy_init>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_init.v".
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "0" of property "syn_replicate" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:647 - Input <slot_0_present<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <dfi_init_complete>.
    Found 16-bit register for signal <rdlvl_start_dly0_r>.
    Found 16-bit register for signal <rdlvl_start_dly1_r>.
    Found 16-bit register for signal <rdlvl_start_dly_clkdiv_r>.
    Found 16-bit register for signal <pd_cal_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <rdlvl_start<1>>.
    Found 1-bit register for signal <rdlvl_start<0>>.
    Found 1-bit register for signal <rdlvl_clkdiv_start>.
    Found 1-bit register for signal <pd_cal_start>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <phy_cke0>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <mem_init_done_r1>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit register for signal <auto_cnt_r>.
    Found 1-bit register for signal <phy_cs_n0>.
    Found 1-bit register for signal <phy_cs_n1>.
    Found 2-bit register for signal <burst_addr_r>.
    Found 1-bit register for signal <new_burst_r>.
    Found 1-bit register for signal <phy_wrdata_en>.
    Found 1-bit register for signal <phy_ioconfig_en>.
    Found 1-bit register for signal <phy_ioconfig>.
    Found 1-bit register for signal <phy_rddata_en>.
    Found 4-bit register for signal <cnt_init_data_r>.
    Found 256-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n1>.
    Found 1-bit register for signal <phy_cas_n1>.
    Found 1-bit register for signal <phy_we_n1>.
    Found 1-bit register for signal <mr1_r<0><1>>.
    Found 1-bit register for signal <phy_tmp_cs1_r>.
    Found 1-bit register for signal <phy_odt0>.
    Found 3-bit register for signal <phy_bank0>.
    Found 13-bit register for signal <phy_address0>.
    Found 1-bit register for signal <init_complete_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100101 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100111 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011101 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 43                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_123_o_GND_123_o_sub_226_OUT> created at line 1560.
    Found 7-bit adder for signal <cnt_cmd_r[6]_GND_123_o_add_52_OUT> created at line 854.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_123_o_add_74_OUT> created at line 879.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_123_o_add_79_OUT> created at line 888.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_123_o_add_88_OUT> created at line 935.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_GND_123_o_add_99_OUT> created at line 966.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_123_o_add_107_OUT> created at line 987.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_123_o_add_123_OUT> created at line 1038.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_123_o_add_131_OUT> created at line 1051.
    Found 2-bit adder for signal <chip_cnt_r[1]_GND_123_o_add_227_OUT> created at line 1561.
    Found 2-bit adder for signal <auto_cnt_r[1]_GND_123_o_add_237_OUT> created at line 1573.
    Found 2-bit adder for signal <burst_addr_r[1]_GND_123_o_add_271_OUT> created at line 1657.
    Found 4-bit adder for signal <cnt_init_data_r[3]_GND_123_o_add_283_OUT> created at line 1735.
    Found 5-bit subtractor for signal <GND_123_o_GND_123_o_sub_36_OUT<4:0>> created at line 764.
    Found 16x256-bit Read Only RAM for signal <cnt_init_data_r[3]_X_107_o_wide_mux_294_OUT>
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_123_o_wide_mux_371_OUT>
    Found 2-bit comparator greater for signal <auto_cnt_r[1]_GND_123_o_LessThan_155_o> created at line 1208
    Found 32-bit comparator not equal for signal <n0275> created at line 1560
    Found 2-bit comparator greater for signal <n0292> created at line 1597
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<3><7:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><1:2>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:10>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt0_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt1_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><0><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><1><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    Summary:
	inferred   2 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 468 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_init> synthesized.

Synthesizing Unit <phy_control_io>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_control_io.v".
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_keep = 1" for signal <oce_hack_r5>.
    Found 4-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <rst_r>.
    WARNING:Xst:2404 -  FFs/Latches <parity0<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    WARNING:Xst:2404 -  FFs/Latches <parity1<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <phy_control_io> synthesized.

Synthesizing Unit <phy_clock_io>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_clock_io.v".
    Summary:
	no macro.
Unit <phy_clock_io> synthesized.

Synthesizing Unit <phy_ck_iob>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_ck_iob.v".
    Summary:
	no macro.
Unit <phy_ck_iob> synthesized.

Synthesizing Unit <phy_data_io>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v".
    Set property "syn_maxfan = 1" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[0].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[1].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[2].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[3].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[4].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[5].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[6].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[7].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[0].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[0].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[1].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[1].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[2].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[2].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[3].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[3].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[4].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[4].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[5].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[5].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[6].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[6].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[7].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[7].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[8].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[8].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[9].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[9].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[10].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[10].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[11].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[11].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[12].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[12].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[13].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[13].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[14].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[14].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[15].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[15].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[16].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[16].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[17].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[17].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[18].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[18].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[19].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[19].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[20].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[20].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[21].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[21].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[22].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[22].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[23].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[23].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[24].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[24].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[25].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[25].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[26].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[26].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[27].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[27].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[28].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[28].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[29].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[29].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[30].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[30].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[31].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[31].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[32].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[32].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[33].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[33].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[34].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[34].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[35].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[35].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[36].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[36].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[37].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[37].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[38].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[38].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[39].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[39].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[40].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[40].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[41].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[41].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[42].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[42].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[43].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[43].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[44].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[44].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[45].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[45].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[46].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[46].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[47].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[47].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[48].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[48].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[49].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[49].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[50].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[50].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[51].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[51].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[52].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[52].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[53].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[53].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[54].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[54].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[55].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[55].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[56].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[56].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[57].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[57].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[58].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[58].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[59].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[59].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[60].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[60].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[61].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[61].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[62].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[62].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[63].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[63].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[63].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[63].rst_dq_r>.
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[1].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[2].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[3].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[4].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[5].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[6].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[7].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[9].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[10].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[11].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[12].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[13].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[14].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[15].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[17].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[18].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[19].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[20].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[21].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[22].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[23].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[25].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[26].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[27].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[28].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[29].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[30].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[31].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[33].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[34].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[35].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[36].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[37].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[38].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[39].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[41].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[42].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[43].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[44].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[45].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[46].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[47].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[49].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[50].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[51].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[52].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[53].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[54].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[55].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[57].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[58].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[59].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[60].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[61].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[62].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[63].u_iob_dq> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gen_dqs[0].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[1].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[2].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[3].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[4].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[5].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[6].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[7].rst_dqs_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Found 1-bit register for signal <gen_dq[0].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[1].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[2].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[3].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[4].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[5].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[6].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[7].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[8].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[9].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[10].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[11].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[12].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[13].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[14].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[15].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[16].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[17].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[18].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[19].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[20].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[21].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[22].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[23].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[24].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[25].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[26].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[27].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[28].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[29].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[30].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[31].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[32].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[33].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[34].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[35].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[36].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[37].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[38].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[39].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[40].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[41].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[42].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[43].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[44].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[45].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[46].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[47].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[48].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[49].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[50].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[51].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[52].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[53].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[54].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[55].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[56].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[57].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[58].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[59].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[60].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[61].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[62].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[63].rst_dq_r>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <phy_data_io> synthesized.

Synthesizing Unit <phy_dqs_iob>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dqs_iob.v".
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dqs_p>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_dqs_iob> synthesized.

Synthesizing Unit <rd_bitslip>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/rd_bitslip.v".
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 109.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT> created at line 133.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bitslip> synthesized.

Synthesizing Unit <phy_dm_iob>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dm_iob.v".
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_odelay_dm>.
    Found 1-bit register for signal <mask_data_fall0_r1>.
    Found 1-bit register for signal <mask_data_rise1_r1>.
    Found 1-bit register for signal <mask_data_fall1_r1>.
    Found 1-bit register for signal <mask_data_rise0_r2>.
    Found 1-bit register for signal <mask_data_fall0_r2>.
    Found 1-bit register for signal <mask_data_rise1_r2>.
    Found 1-bit register for signal <mask_data_fall1_r2>.
    Found 1-bit register for signal <mask_data_rise1_r3>.
    Found 1-bit register for signal <mask_data_fall1_r3>.
    Found 1-bit register for signal <out_d1>.
    Found 1-bit register for signal <out_d2>.
    Found 1-bit register for signal <out_d3>.
    Found 1-bit register for signal <out_d4>.
    Found 1-bit register for signal <mask_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise1_r3_Mux_2_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall1_r3_Mux_3_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise0_r2_Mux_4_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o> created at line 189.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <phy_dm_iob> synthesized.

Synthesizing Unit <phy_dq_iob>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dq_iob.v".
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dq>.
    Found 1-bit register for signal <wr_data_fall0_r1>.
    Found 1-bit register for signal <wr_data_rise1_r1>.
    Found 1-bit register for signal <wr_data_fall1_r1>.
    Found 1-bit register for signal <wr_data_rise0_r2>.
    Found 1-bit register for signal <wr_data_fall0_r2>.
    Found 1-bit register for signal <wr_data_rise1_r2>.
    Found 1-bit register for signal <wr_data_fall1_r2>.
    Found 1-bit register for signal <wr_data_rise1_r3>.
    Found 1-bit register for signal <wr_data_fall1_r3>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 1-bit register for signal <wr_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise0_r2_Mux_4_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o> created at line 274.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <phy_dq_iob> synthesized.

Synthesizing Unit <phy_dly_ctrl>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_dly_ctrl.v".
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdlvl_done<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux_rd_wr_last_r>.
    Found 1-bit register for signal <rd_wr_r>.
    Found 1-bit register for signal <rd_wr_rsync_r<0>>.
    Found 1-bit register for signal <rd_wr_rsync_r<1>>.
    Found 8-bit register for signal <dlyce_cpt_mux>.
    Found 8-bit register for signal <dlyinc_cpt_mux>.
    Found 4-bit register for signal <dlyce_rsync_mux>.
    Found 4-bit register for signal <dlyinc_rsync_mux>.
    Found 1-bit register for signal <dlyval_dqs<4>>.
    Found 1-bit register for signal <dlyval_dqs<3>>.
    Found 1-bit register for signal <dlyval_dqs<2>>.
    Found 1-bit register for signal <dlyval_dqs<1>>.
    Found 1-bit register for signal <dlyval_dqs<0>>.
    Found 1-bit register for signal <dlyval_dq<4>>.
    Found 1-bit register for signal <dlyval_dq<3>>.
    Found 1-bit register for signal <dlyval_dq<2>>.
    Found 1-bit register for signal <dlyval_dq<1>>.
    Found 1-bit register for signal <dlyval_dq<0>>.
    Found 1-bit register for signal <dlyval_dqs<9>>.
    Found 1-bit register for signal <dlyval_dqs<8>>.
    Found 1-bit register for signal <dlyval_dqs<7>>.
    Found 1-bit register for signal <dlyval_dqs<6>>.
    Found 1-bit register for signal <dlyval_dqs<5>>.
    Found 1-bit register for signal <dlyval_dq<9>>.
    Found 1-bit register for signal <dlyval_dq<8>>.
    Found 1-bit register for signal <dlyval_dq<7>>.
    Found 1-bit register for signal <dlyval_dq<6>>.
    Found 1-bit register for signal <dlyval_dq<5>>.
    Found 1-bit register for signal <dlyval_dqs<14>>.
    Found 1-bit register for signal <dlyval_dqs<13>>.
    Found 1-bit register for signal <dlyval_dqs<12>>.
    Found 1-bit register for signal <dlyval_dqs<11>>.
    Found 1-bit register for signal <dlyval_dqs<10>>.
    Found 1-bit register for signal <dlyval_dq<14>>.
    Found 1-bit register for signal <dlyval_dq<13>>.
    Found 1-bit register for signal <dlyval_dq<12>>.
    Found 1-bit register for signal <dlyval_dq<11>>.
    Found 1-bit register for signal <dlyval_dq<10>>.
    Found 1-bit register for signal <dlyval_dqs<19>>.
    Found 1-bit register for signal <dlyval_dqs<18>>.
    Found 1-bit register for signal <dlyval_dqs<17>>.
    Found 1-bit register for signal <dlyval_dqs<16>>.
    Found 1-bit register for signal <dlyval_dqs<15>>.
    Found 1-bit register for signal <dlyval_dq<19>>.
    Found 1-bit register for signal <dlyval_dq<18>>.
    Found 1-bit register for signal <dlyval_dq<17>>.
    Found 1-bit register for signal <dlyval_dq<16>>.
    Found 1-bit register for signal <dlyval_dq<15>>.
    Found 1-bit register for signal <dlyval_dqs<24>>.
    Found 1-bit register for signal <dlyval_dqs<23>>.
    Found 1-bit register for signal <dlyval_dqs<22>>.
    Found 1-bit register for signal <dlyval_dqs<21>>.
    Found 1-bit register for signal <dlyval_dqs<20>>.
    Found 1-bit register for signal <dlyval_dq<24>>.
    Found 1-bit register for signal <dlyval_dq<23>>.
    Found 1-bit register for signal <dlyval_dq<22>>.
    Found 1-bit register for signal <dlyval_dq<21>>.
    Found 1-bit register for signal <dlyval_dq<20>>.
    Found 1-bit register for signal <dlyval_dqs<29>>.
    Found 1-bit register for signal <dlyval_dqs<28>>.
    Found 1-bit register for signal <dlyval_dqs<27>>.
    Found 1-bit register for signal <dlyval_dqs<26>>.
    Found 1-bit register for signal <dlyval_dqs<25>>.
    Found 1-bit register for signal <dlyval_dq<29>>.
    Found 1-bit register for signal <dlyval_dq<28>>.
    Found 1-bit register for signal <dlyval_dq<27>>.
    Found 1-bit register for signal <dlyval_dq<26>>.
    Found 1-bit register for signal <dlyval_dq<25>>.
    Found 1-bit register for signal <dlyval_dqs<34>>.
    Found 1-bit register for signal <dlyval_dqs<33>>.
    Found 1-bit register for signal <dlyval_dqs<32>>.
    Found 1-bit register for signal <dlyval_dqs<31>>.
    Found 1-bit register for signal <dlyval_dqs<30>>.
    Found 1-bit register for signal <dlyval_dq<34>>.
    Found 1-bit register for signal <dlyval_dq<33>>.
    Found 1-bit register for signal <dlyval_dq<32>>.
    Found 1-bit register for signal <dlyval_dq<31>>.
    Found 1-bit register for signal <dlyval_dq<30>>.
    Found 1-bit register for signal <dlyval_dqs<39>>.
    Found 1-bit register for signal <dlyval_dqs<38>>.
    Found 1-bit register for signal <dlyval_dqs<37>>.
    Found 1-bit register for signal <dlyval_dqs<36>>.
    Found 1-bit register for signal <dlyval_dqs<35>>.
    Found 1-bit register for signal <dlyval_dq<39>>.
    Found 1-bit register for signal <dlyval_dq<38>>.
    Found 1-bit register for signal <dlyval_dq<37>>.
    Found 1-bit register for signal <dlyval_dq<36>>.
    Found 1-bit register for signal <dlyval_dq<35>>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred 124 Multiplexer(s).
Unit <phy_dly_ctrl> synthesized.

Synthesizing Unit <phy_write>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_write.v".
WARNING:Xst:647 - Input <mc_ioconfig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrdata_en_r1>.
    Found 1-bit register for signal <wrdata_en_r2>.
    Found 1-bit register for signal <wrdata_en_r3>.
    Found 1-bit register for signal <wrdata_en_r4>.
    Found 1-bit register for signal <wrdata_en_r5>.
    Found 1-bit register for signal <wrdata_en_r6>.
    Found 1-bit register for signal <ocb_d1<0>>.
    Found 1-bit register for signal <ocb_d2<0>>.
    Found 1-bit register for signal <ocb_d3<0>>.
    Found 1-bit register for signal <ocb_d4<0>>.
    Found 1-bit register for signal <ocb_dq1<0>>.
    Found 1-bit register for signal <ocb_dq2<0>>.
    Found 1-bit register for signal <ocb_dq3<0>>.
    Found 1-bit register for signal <ocb_dq4<0>>.
    Found 1-bit register for signal <dm_ce_0<0>>.
    Found 1-bit register for signal <ocb_d1<1>>.
    Found 1-bit register for signal <ocb_d2<1>>.
    Found 1-bit register for signal <ocb_d3<1>>.
    Found 1-bit register for signal <ocb_d4<1>>.
    Found 1-bit register for signal <ocb_dq1<1>>.
    Found 1-bit register for signal <ocb_dq2<1>>.
    Found 1-bit register for signal <ocb_dq3<1>>.
    Found 1-bit register for signal <ocb_dq4<1>>.
    Found 1-bit register for signal <ocb_d1<2>>.
    Found 1-bit register for signal <ocb_d2<2>>.
    Found 1-bit register for signal <ocb_d3<2>>.
    Found 1-bit register for signal <ocb_d4<2>>.
    Found 1-bit register for signal <ocb_dq1<2>>.
    Found 1-bit register for signal <ocb_dq2<2>>.
    Found 1-bit register for signal <ocb_dq3<2>>.
    Found 1-bit register for signal <ocb_dq4<2>>.
    Found 1-bit register for signal <ocb_d1<3>>.
    Found 1-bit register for signal <ocb_d2<3>>.
    Found 1-bit register for signal <ocb_d3<3>>.
    Found 1-bit register for signal <ocb_d4<3>>.
    Found 1-bit register for signal <ocb_dq1<3>>.
    Found 1-bit register for signal <ocb_dq2<3>>.
    Found 1-bit register for signal <ocb_dq3<3>>.
    Found 1-bit register for signal <ocb_dq4<3>>.
    Found 1-bit register for signal <ocb_d1<4>>.
    Found 1-bit register for signal <ocb_d2<4>>.
    Found 1-bit register for signal <ocb_d3<4>>.
    Found 1-bit register for signal <ocb_d4<4>>.
    Found 1-bit register for signal <ocb_dq1<4>>.
    Found 1-bit register for signal <ocb_dq2<4>>.
    Found 1-bit register for signal <ocb_dq3<4>>.
    Found 1-bit register for signal <ocb_dq4<4>>.
    Found 1-bit register for signal <ocb_d1<5>>.
    Found 1-bit register for signal <ocb_d2<5>>.
    Found 1-bit register for signal <ocb_d3<5>>.
    Found 1-bit register for signal <ocb_d4<5>>.
    Found 1-bit register for signal <ocb_dq1<5>>.
    Found 1-bit register for signal <ocb_dq2<5>>.
    Found 1-bit register for signal <ocb_dq3<5>>.
    Found 1-bit register for signal <ocb_dq4<5>>.
    Found 1-bit register for signal <ocb_d1<6>>.
    Found 1-bit register for signal <ocb_d2<6>>.
    Found 1-bit register for signal <ocb_d3<6>>.
    Found 1-bit register for signal <ocb_d4<6>>.
    Found 1-bit register for signal <ocb_dq1<6>>.
    Found 1-bit register for signal <ocb_dq2<6>>.
    Found 1-bit register for signal <ocb_dq3<6>>.
    Found 1-bit register for signal <ocb_dq4<6>>.
    Found 1-bit register for signal <ocb_d1<7>>.
    Found 1-bit register for signal <ocb_d2<7>>.
    Found 1-bit register for signal <ocb_d3<7>>.
    Found 1-bit register for signal <ocb_d4<7>>.
    Found 1-bit register for signal <ocb_dq1<7>>.
    Found 1-bit register for signal <ocb_dq2<7>>.
    Found 1-bit register for signal <ocb_dq3<7>>.
    Found 1-bit register for signal <ocb_dq4<7>>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 20-bit register for signal <wr_level_dqs_stg_r>.
    Found 1-bit register for signal <dqs_rst<3>>.
    Found 1-bit register for signal <dqs_rst<2>>.
    Found 1-bit register for signal <dqs_rst<1>>.
    Found 1-bit register for signal <dqs_rst<0>>.
    Found 1-bit register for signal <dqs_rst<7>>.
    Found 1-bit register for signal <dqs_rst<6>>.
    Found 1-bit register for signal <dqs_rst<5>>.
    Found 1-bit register for signal <dqs_rst<4>>.
    Found 1-bit register for signal <dqs_rst<11>>.
    Found 1-bit register for signal <dqs_rst<10>>.
    Found 1-bit register for signal <dqs_rst<9>>.
    Found 1-bit register for signal <dqs_rst<8>>.
    Found 1-bit register for signal <dqs_rst<15>>.
    Found 1-bit register for signal <dqs_rst<14>>.
    Found 1-bit register for signal <dqs_rst<13>>.
    Found 1-bit register for signal <dqs_rst<12>>.
    Found 1-bit register for signal <dqs_rst<19>>.
    Found 1-bit register for signal <dqs_rst<18>>.
    Found 1-bit register for signal <dqs_rst<17>>.
    Found 1-bit register for signal <dqs_rst<16>>.
    Found 1-bit register for signal <dqs_rst<23>>.
    Found 1-bit register for signal <dqs_rst<22>>.
    Found 1-bit register for signal <dqs_rst<21>>.
    Found 1-bit register for signal <dqs_rst<20>>.
    Found 1-bit register for signal <dqs_rst<27>>.
    Found 1-bit register for signal <dqs_rst<26>>.
    Found 1-bit register for signal <dqs_rst<25>>.
    Found 1-bit register for signal <dqs_rst<24>>.
    Found 1-bit register for signal <dqs_rst<31>>.
    Found 1-bit register for signal <dqs_rst<30>>.
    Found 1-bit register for signal <dqs_rst<29>>.
    Found 1-bit register for signal <dqs_rst<28>>.
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_148_o_add_82_OUT> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred 146 Multiplexer(s).
Unit <phy_write> synthesized.

Synthesizing Unit <phy_wrlvl>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_wrlvl.v".
WARNING:Xst:647 - Input <rdlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <dlyval_wr_dqs_r<0>>.
    Found 16-bit register for signal <wr_calib_dly_r1<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<2>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<3>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<4>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<5>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<6>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<7>>.
    Found 8-bit register for signal <rd_data_previous_r>.
    Found 8-bit register for signal <rd_data_inv_dqs_previous_r>.
    Found 2-bit register for signal <stable_cnt>.
    Found 2-bit register for signal <inv_stable_cnt>.
    Found 8-bit register for signal <rd_data_inv_edge_detect_r>.
    Found 8-bit register for signal <rd_data_edge_detect_r>.
    Found 40-bit register for signal <n0753[39:0]>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 8-bit register for signal <inv_dqs_r<0>>.
    Found 40-bit register for signal <wl_dqs_tap_count_r<0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><4>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><3>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><2>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><1>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><9>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><8>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><7>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><6>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><5>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><14>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><13>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><12>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><11>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><10>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><19>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><18>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><17>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><16>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><15>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><24>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><23>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><22>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><21>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><20>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><29>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><28>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><27>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><26>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><25>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><34>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><33>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><32>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><31>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><30>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><39>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><38>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><37>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><36>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><35>>.
    Found 40-bit register for signal <n0752[39:0]>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 1-bit register for signal <inv_dqs_wl<7>>.
    Found 1-bit register for signal <inv_dqs_wl<6>>.
    Found 1-bit register for signal <inv_dqs_wl<5>>.
    Found 1-bit register for signal <inv_dqs_wl<4>>.
    Found 1-bit register for signal <inv_dqs_wl<3>>.
    Found 1-bit register for signal <inv_dqs_wl<2>>.
    Found 1-bit register for signal <inv_dqs_wl<1>>.
    Found 1-bit register for signal <inv_dqs_wl<0>>.
    Found 4-bit register for signal <dqs_count_r>.
    Found 4-bit register for signal <dqs_count_rep1>.
    Found 4-bit register for signal <dqs_count_rep2>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 4-bit register for signal <wl_state_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 5-bit register for signal <wl_tap_count_r>.
    Found 3-bit register for signal <rdlvl_err_byte_r>.
    Found 1-bit register for signal <rdlvl_error_r>.
    Found 1-bit register for signal <rdlvl_error_r1>.
    Found 1-bit register for signal <rdlvl_resume>.
    Found 1-bit register for signal <rdlvl_resume_r>.
    Found 1-bit register for signal <rdlvl_resume_r1>.
    Found 1-bit register for signal <rdlvl_resume_r2>.
    Found 1-bit register for signal <wrcal_err>.
    Found 16-bit register for signal <wr_calib_dly_r>.
    Found 1-bit register for signal <set_one_flag<0>>.
    Found 1-bit register for signal <set_one_flag<1>>.
    Found 1-bit register for signal <set_one_flag<2>>.
    Found 1-bit register for signal <set_one_flag<3>>.
    Found 1-bit register for signal <set_one_flag<4>>.
    Found 1-bit register for signal <set_one_flag<5>>.
    Found 1-bit register for signal <set_one_flag<6>>.
    Found 1-bit register for signal <set_one_flag<7>>.
    Found 1-bit register for signal <set_two_flag<0>>.
    Found 1-bit register for signal <set_two_flag<1>>.
    Found 1-bit register for signal <set_two_flag<2>>.
    Found 1-bit register for signal <set_two_flag<3>>.
    Found 1-bit register for signal <set_two_flag<4>>.
    Found 1-bit register for signal <set_two_flag<5>>.
    Found 1-bit register for signal <set_two_flag<6>>.
    Found 1-bit register for signal <set_two_flag<7>>.
    Found 8-bit register for signal <inv_dqs_wl_r<0>>.
    Found finite state machine <FSM_1> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_150_o_GND_150_o_sub_331_OUT> created at line 541.
    Found 4-bit subtractor for signal <GND_150_o_GND_150_o_sub_368_OUT> created at line 581.
    Found 2-bit adder for signal <stable_cnt[1]_GND_150_o_add_56_OUT> created at line 284.
    Found 2-bit adder for signal <inv_stable_cnt[1]_GND_150_o_add_74_OUT> created at line 298.
    Found 5-bit adder for signal <wl_tap_count_r[4]_GND_150_o_add_282_OUT> created at line 492.
    Found 4-bit adder for signal <dqs_count_r[3]_GND_150_o_add_360_OUT> created at line 566.
    Found 4-bit adder for signal <dqs_count_rep1[3]_GND_150_o_add_361_OUT> created at line 567.
    Found 4-bit adder for signal <dqs_count_rep2[3]_GND_150_o_add_362_OUT> created at line 568.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_150_o_add_369_OUT> created at line 586.
    Found 5-bit adder for signal <n1015> created at line 641.
    Found 3x4-bit multiplier for signal <n0800> created at line 408.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep2[2]_PWR_151_o_equal_358_o> created at line 264.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_previous_r[7]_Mux_57_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_rise_wl_r[7]_Mux_58_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_inv_dqs_previous_r[7]_Mux_75_o> created at line 299.
    Found 5-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT> created at line 341.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_edge_detect_r[7]_Mux_286_o> created at line 512.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_inv_edge_detect_r[7]_Mux_314_o> created at line 529.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_151_o_equal_415_o> created at line 640.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_151_o_equal_418_o> created at line 641.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_two_flag[7]_Mux_422_o> created at line 665.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_one_flag[7]_Mux_427_o> created at line 668.
    Found 2-bit comparator lessequal for signal <n0014> created at line 230
    Found 5-bit comparator greater for signal <GND_150_o_wl_tap_count_r[4]_LessThan_51_o> created at line 280
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_55_o> created at line 282
    Found 2-bit comparator greater for signal <stable_cnt[1]_PWR_151_o_LessThan_56_o> created at line 283
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_73_o> created at line 295
    Found 2-bit comparator greater for signal <inv_stable_cnt[1]_PWR_151_o_LessThan_74_o> created at line 297
    Found 4-bit comparator lessequal for signal <n0101> created at line 341
    Found 2-bit comparator lessequal for signal <n0133> created at line 341
    Found 5-bit comparator greater for signal <n0336> created at line 530
    Found 5-bit comparator greater for signal <PWR_151_o_wl_tap_count_r[4]_LessThan_343_o> created at line 543
    Found 4-bit comparator lessequal for signal <n0383> created at line 549
    Found 32-bit comparator equal for signal <GND_150_o_GND_150_o_equal_369_o> created at line 581
    Found 5-bit comparator lessequal for signal <n0569> created at line 673
    Summary:
	inferred   1 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 351 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred 163 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_wrlvl> synthesized.

Synthesizing Unit <phy_read>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_read.v".
    Summary:
	no macro.
Unit <phy_read> synthesized.

Synthesizing Unit <phy_rdclk_gen>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdclk_gen.v".
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[0].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[1].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[2].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[3].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[4].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[5].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[6].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[7].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col0.u_odelay_rsync>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col1.u_odelay_rsync>.
    Set property "shreg_extract = no" for signal <dlyrst_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_cpt_r>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_cpt_r>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<1:0>>.
WARNING:Xst:647 - Input <dlyce_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dlyinc_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_rsync_tap_cnt<19:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocbextend_rsync<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rsync_bufr<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <en_clk_off_cnt_r>.
    Found 4-bit register for signal <en_clk_on_cnt_r>.
    Found 8-bit register for signal <en_clk_cpt_even_r>.
    Found 8-bit register for signal <en_clk_cpt_odd_r>.
    Found 2-bit register for signal <en_clk_rsync_even_r<1:0>>.
    Found 2-bit register for signal <en_clk_rsync_odd_r<1:0>>.
    Found 4-bit register for signal <rst_off_cnt_r>.
    Found 1-bit register for signal <rst_rsync_pre_r>.
    Found 3-bit register for signal <reset_state_r>.
    Found 4-bit register for signal <wc_oserdes_cnt_r>.
    Found 1-bit register for signal <wc_oserdes_r>.
    Found 8-bit register for signal <dlyrst_cpt_r>.
    Found 2-bit register for signal <dlyrst_rsync_r<1:0>>.
    Found 8-bit register for signal <rst_oserdes_cpt_r>.
    Found 2-bit register for signal <rst_oserdes_rsync_r<1:0>>.
    Found 4-bit register for signal <rst_rsync>.
    Found 8-bit register for signal <ocbextend_cpt_r>.
    Found 9-bit register for signal <rst_oserdes_sync_r>.
    Found 2-bit register for signal <ocbextend_rsync_r>.
    Found finite state machine <FSM_2> for signal <reset_state_r>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_oserdes (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <wc_oserdes_cnt_r[3]_GND_153_o_add_4_OUT> created at line 310.
    Found 4-bit adder for signal <en_clk_on_cnt_r[3]_GND_153_o_add_7_OUT> created at line 324.
    Found 4-bit adder for signal <en_clk_off_cnt_r[3]_GND_153_o_add_10_OUT> created at line 331.
    Found 4-bit adder for signal <rst_off_cnt_r[3]_GND_153_o_add_13_OUT> created at line 339.
    WARNING:Xst:2404 -  FFs/Latches <ocbextend_rsync_r<3:2>> (without init value) have a constant value of 0 in block <phy_rdclk_gen>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_rdclk_gen> synthesized.

Synthesizing Unit <phy_rdctrl_sync>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdctrl_sync.v".
    Found 1-bit register for signal <rdpath_rdy_dly_r<9>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<7>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<5>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<3>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<1>>.
    Found 1-bit register for signal <dfi_rddata_valid_phy>.
    Found 1-bit register for signal <rdpath_rdy>.
    Found 1-bit register for signal <dfi_rddata_valid>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_rdctrl_sync> synthesized.

Synthesizing Unit <phy_rddata_sync>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rddata_sync.v".
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dfi_rd_dqs>.
    Found 256-bit register for signal <dfi_rddata>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <phy_rddata_sync> synthesized.

Synthesizing Unit <circ_buffer_1>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/circ_buffer.v".
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_163_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_163_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_1> synthesized.

Synthesizing Unit <circ_buffer_2>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/circ_buffer.v".
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_166_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_166_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_2> synthesized.

Synthesizing Unit <phy_rdlvl>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_rdlvl.v".
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><0>>.
    Found 5-bit register for signal <dbg_rd_active_dly>.
    Found 16-bit register for signal <dbg_rd_clkdly_cnt>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<1>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<0>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<4>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<3>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<7>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<6>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<10>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<9>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<13>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<12>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<16>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<15>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<19>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<18>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<22>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<21>>.
    Found 3-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 8-bit register for signal <dlyce_cpt>.
    Found 1-bit register for signal <dlyinc_cpt>.
    Found 4-bit register for signal <dlyce_rsync>.
    Found 1-bit register for signal <dlyinc_rsync>.
    Found 1-bit register for signal <dlyval_dq_reg_r<39>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<38>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<37>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<36>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<35>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<34>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<33>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<32>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<31>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<30>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<29>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<28>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<27>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<26>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<25>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<24>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<23>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<22>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<21>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<20>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<19>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<18>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<17>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<16>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<15>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<14>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<13>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<12>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<11>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<10>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<9>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<8>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<7>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<6>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<5>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0>>.
    Found 40-bit register for signal <dlyval_dq>.
    Found 4-bit register for signal <cnt_pipe_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0><1>>.
    Found 1-bit register for signal <sr_rise0_r<0><0>>.
    Found 1-bit register for signal <sr_fall0_r<0><1>>.
    Found 1-bit register for signal <sr_fall0_r<0><0>>.
    Found 1-bit register for signal <sr_rise1_r<0><1>>.
    Found 1-bit register for signal <sr_rise1_r<0><0>>.
    Found 1-bit register for signal <sr_fall1_r<0><1>>.
    Found 1-bit register for signal <sr_fall1_r<0><0>>.
    Found 1-bit register for signal <sr_rise0_r<1><1>>.
    Found 1-bit register for signal <sr_rise0_r<1><0>>.
    Found 1-bit register for signal <sr_fall0_r<1><1>>.
    Found 1-bit register for signal <sr_fall0_r<1><0>>.
    Found 1-bit register for signal <sr_rise1_r<1><1>>.
    Found 1-bit register for signal <sr_rise1_r<1><0>>.
    Found 1-bit register for signal <sr_fall1_r<1><1>>.
    Found 1-bit register for signal <sr_fall1_r<1><0>>.
    Found 1-bit register for signal <sr_rise0_r<2><1>>.
    Found 1-bit register for signal <sr_rise0_r<2><0>>.
    Found 1-bit register for signal <sr_fall0_r<2><1>>.
    Found 1-bit register for signal <sr_fall0_r<2><0>>.
    Found 1-bit register for signal <sr_rise1_r<2><1>>.
    Found 1-bit register for signal <sr_rise1_r<2><0>>.
    Found 1-bit register for signal <sr_fall1_r<2><1>>.
    Found 1-bit register for signal <sr_fall1_r<2><0>>.
    Found 1-bit register for signal <sr_rise0_r<3><1>>.
    Found 1-bit register for signal <sr_rise0_r<3><0>>.
    Found 1-bit register for signal <sr_fall0_r<3><1>>.
    Found 1-bit register for signal <sr_fall0_r<3><0>>.
    Found 1-bit register for signal <sr_rise1_r<3><1>>.
    Found 1-bit register for signal <sr_rise1_r<3><0>>.
    Found 1-bit register for signal <sr_fall1_r<3><1>>.
    Found 1-bit register for signal <sr_fall1_r<3><0>>.
    Found 1-bit register for signal <sr_rise0_r<4><1>>.
    Found 1-bit register for signal <sr_rise0_r<4><0>>.
    Found 1-bit register for signal <sr_fall0_r<4><1>>.
    Found 1-bit register for signal <sr_fall0_r<4><0>>.
    Found 1-bit register for signal <sr_rise1_r<4><1>>.
    Found 1-bit register for signal <sr_rise1_r<4><0>>.
    Found 1-bit register for signal <sr_fall1_r<4><1>>.
    Found 1-bit register for signal <sr_fall1_r<4><0>>.
    Found 1-bit register for signal <sr_rise0_r<5><1>>.
    Found 1-bit register for signal <sr_rise0_r<5><0>>.
    Found 1-bit register for signal <sr_fall0_r<5><1>>.
    Found 1-bit register for signal <sr_fall0_r<5><0>>.
    Found 1-bit register for signal <sr_rise1_r<5><1>>.
    Found 1-bit register for signal <sr_rise1_r<5><0>>.
    Found 1-bit register for signal <sr_fall1_r<5><1>>.
    Found 1-bit register for signal <sr_fall1_r<5><0>>.
    Found 1-bit register for signal <sr_rise0_r<6><1>>.
    Found 1-bit register for signal <sr_rise0_r<6><0>>.
    Found 1-bit register for signal <sr_fall0_r<6><1>>.
    Found 1-bit register for signal <sr_fall0_r<6><0>>.
    Found 1-bit register for signal <sr_rise1_r<6><1>>.
    Found 1-bit register for signal <sr_rise1_r<6><0>>.
    Found 1-bit register for signal <sr_fall1_r<6><1>>.
    Found 1-bit register for signal <sr_fall1_r<6><0>>.
    Found 1-bit register for signal <sr_rise0_r<7><1>>.
    Found 1-bit register for signal <sr_rise0_r<7><0>>.
    Found 1-bit register for signal <sr_fall0_r<7><1>>.
    Found 1-bit register for signal <sr_fall0_r<7><0>>.
    Found 1-bit register for signal <sr_rise1_r<7><1>>.
    Found 1-bit register for signal <sr_rise1_r<7><0>>.
    Found 1-bit register for signal <sr_fall1_r<7><1>>.
    Found 1-bit register for signal <sr_fall1_r<7><0>>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <store_sr_done_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <sr_match_valid_r>.
    Found 1-bit register for signal <sr_match_valid_r1>.
    Found 1-bit register for signal <old_sr_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r1>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <sr_match_rise0_r<0>>.
    Found 1-bit register for signal <sr_match_fall0_r<0>>.
    Found 1-bit register for signal <sr_match_rise1_r<0>>.
    Found 1-bit register for signal <sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_match_fall1_r<0>>.
    Found 1-bit register for signal <sr_match_rise0_r<1>>.
    Found 1-bit register for signal <sr_match_fall0_r<1>>.
    Found 1-bit register for signal <sr_match_rise1_r<1>>.
    Found 1-bit register for signal <sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_match_fall1_r<1>>.
    Found 1-bit register for signal <sr_match_rise0_r<2>>.
    Found 1-bit register for signal <sr_match_fall0_r<2>>.
    Found 1-bit register for signal <sr_match_rise1_r<2>>.
    Found 1-bit register for signal <sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_match_fall1_r<2>>.
    Found 1-bit register for signal <sr_match_rise0_r<3>>.
    Found 1-bit register for signal <sr_match_fall0_r<3>>.
    Found 1-bit register for signal <sr_match_rise1_r<3>>.
    Found 1-bit register for signal <sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_match_fall1_r<3>>.
    Found 1-bit register for signal <sr_match_rise0_r<4>>.
    Found 1-bit register for signal <sr_match_fall0_r<4>>.
    Found 1-bit register for signal <sr_match_rise1_r<4>>.
    Found 1-bit register for signal <sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_match_fall1_r<4>>.
    Found 1-bit register for signal <sr_match_rise0_r<5>>.
    Found 1-bit register for signal <sr_match_fall0_r<5>>.
    Found 1-bit register for signal <sr_match_rise1_r<5>>.
    Found 1-bit register for signal <sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_match_fall1_r<5>>.
    Found 1-bit register for signal <sr_match_rise0_r<6>>.
    Found 1-bit register for signal <sr_match_fall0_r<6>>.
    Found 1-bit register for signal <sr_match_rise1_r<6>>.
    Found 1-bit register for signal <sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_match_fall1_r<6>>.
    Found 1-bit register for signal <sr_match_rise0_r<7>>.
    Found 1-bit register for signal <sr_match_fall0_r<7>>.
    Found 1-bit register for signal <sr_match_rise1_r<7>>.
    Found 1-bit register for signal <sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_match_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_and_r>.
    Found 1-bit register for signal <sr_match_fall0_and_r>.
    Found 1-bit register for signal <sr_match_rise1_and_r>.
    Found 1-bit register for signal <sr_match_fall1_and_r>.
    Found 1-bit register for signal <prev_match_rise0_and_r>.
    Found 1-bit register for signal <prev_match_fall0_and_r>.
    Found 1-bit register for signal <prev_match_rise1_and_r>.
    Found 1-bit register for signal <prev_match_fall1_and_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_valid_r>.
    Found 1-bit register for signal <prev_found_edge_r>.
    Found 12-bit register for signal <detect_edge_cnt0_r>.
    Found 1-bit register for signal <detect_edge_cnt1_en_r>.
    Found 12-bit register for signal <detect_edge_cnt1_r>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 3-bit register for signal <cnt_eye_size_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <last_tap_jitter_r>.
    Found 1-bit register for signal <found_edge_latched_r>.
    Found 1-bit register for signal <found_jitter_latched_r>.
    Found 5-bit register for signal <idel_tap_cnt_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_r>.
    Found 3-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 5-bit register for signal <cal1_dq_tap_cnt_r>.
    Found 1-bit register for signal <cal1_dq_taps_inc_r>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 1-bit register for signal <cal1_store_sr_req_r>.
    Found 5-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 5-bit register for signal <cnt_idel_inc_cpt_r>.
    Found 5-bit register for signal <cnt_idel_skip_idel_r>.
    Found 1-bit register for signal <detect_edge_start_r>.
    Found 1-bit register for signal <found_dq_edge_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 5-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_done<0>>.
    Found 1-bit register for signal <rdlvl_err<0>>.
    Found 5-bit register for signal <right_edge_taps_r>.
    Found 5-bit register for signal <second_edge_taps_r>.
    Found 5-bit register for signal <second_edge_dq_taps_r>.
    Found 6-bit register for signal <tby4_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_posedge_r>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <rden_wait_r>.
    Found 3-bit register for signal <cnt_rden_wait_r>.
    Found 16-bit register for signal <rd_bitslip_cnt>.
    Found 1-bit register for signal <cal_clkdiv_clkdiv_inv_r>.
    Found 3-bit register for signal <cal_clkdiv_cnt_clkdiv_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyce_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyinc_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_idel_rsync_inc_r>.
    Found 1-bit register for signal <cal_clkdiv_prech_req_r>.
    Found 4-bit register for signal <cal_clkdiv_state_r>.
    Found 1-bit register for signal <cal_clkdiv_store_sr_req_r>.
    Found 8-bit register for signal <clkdiv_inv_r>.
    Found 5-bit register for signal <idel_tap_delta_rsync_r>.
    Found 5-bit register for signal <min_rsync_marg_r>.
    Found 1-bit register for signal <new_cnt_clkdiv_r>.
    Found 1-bit register for signal <pol_min_rsync_marg_r>.
    Found 1-bit register for signal <rdlvl_clkdiv_done>.
    Found 2-bit register for signal <cal2_cnt_bitslip_r>.
    Found 5-bit register for signal <cal2_cnt_rd_dly_r>.
    Found 3-bit register for signal <cal2_cnt_rden_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_en_dqs_skew_r>.
    Found 5-bit register for signal <cal2_max_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 16-bit register for signal <cal2_rd_bitslip_cnt_r>.
    Found 3-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <rdlvl_pat_err>.
    Found 1-bit register for signal <cal2_dly_cnt_r<39>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<38>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<37>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<36>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<35>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<34>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<33>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<32>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<31>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<30>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<29>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<28>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<27>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<26>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<25>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<24>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<23>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<22>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<21>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<20>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<19>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<18>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<17>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<16>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<0>>.
    Found 5-bit register for signal <cal2_rd_active_dly_r>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<0>>.
    Found 1-bit register for signal <cal2_deskew_err_r<0>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_deskew_err_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_deskew_err_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_deskew_err_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_deskew_err_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_deskew_err_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_deskew_err_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_deskew_err_r<7>>.
    Found 1-bit register for signal <rdlvl_err<1>>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <cal2_done_r2>.
    Found 1-bit register for signal <cal2_done_r3>.
    Found 1-bit register for signal <rdlvl_done<1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><4>>.
    Found finite state machine <FSM_3> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 42                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal_clkdiv_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n2289> created at line 1284.
    Found 6-bit subtractor for signal <GND_168_o_GND_168_o_sub_418_OUT> created at line 1297.
    Found 6-bit subtractor for signal <n2312[5:0]> created at line 1395.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_787_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[9]_sub_796_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[14]_sub_805_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[19]_sub_814_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[24]_sub_823_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[29]_sub_832_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[34]_sub_841_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[39]_sub_850_OUT> created at line 2100.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_168_o_add_100_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_168_o_add_109_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_168_o_add_118_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_168_o_add_127_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_168_o_add_136_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_168_o_add_145_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_168_o_add_154_OUT> created at line 505.
    Found 4-bit adder for signal <cnt_pipe_wait_r[3]_GND_168_o_add_223_OUT> created at line 647.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_168_o_add_239_OUT> created at line 707.
    Found 12-bit adder for signal <detect_edge_cnt0_r[11]_GND_168_o_add_337_OUT> created at line 918.
    Found 12-bit adder for signal <detect_edge_cnt1_r[11]_GND_168_o_add_346_OUT> created at line 946.
    Found 3-bit adder for signal <cnt_eye_size_r[2]_GND_168_o_add_360_OUT> created at line 1025.
    Found 5-bit adder for signal <idel_tap_cnt_cpt_r[4]_GND_168_o_add_369_OUT> created at line 1046.
    Found 31-bit adder for signal <n2290> created at line 1284.
    Found 6-bit adder for signal <n2749> created at line 1290.
    Found 32-bit adder for signal <n2294> created at line 1297.
    Found 3-bit adder for signal <cal1_cnt_cpt_r[2]_GND_168_o_add_426_OUT> created at line 1343.
    Found 5-bit adder for signal <cal1_dq_tap_cnt_r[4]_GND_168_o_add_450_OUT> created at line 1413.
    Found 7-bit adder for signal <n2758> created at line 1480.
    Found 32-bit adder for signal <n2354> created at line 1541.
    Found 6-bit adder for signal <n3007> created at line 1543.
    Found 3-bit adder for signal <cnt_rden_wait_r[2]_GND_168_o_add_582_OUT> created at line 1650.
    Found 5-bit adder for signal <idel_tap_delta_rsync_r[4]_GND_168_o_add_607_OUT> created at line 1784.
    Found 3-bit adder for signal <cal_clkdiv_cnt_clkdiv_r[2]_GND_168_o_add_622_OUT> created at line 1880.
    Found 5-bit adder for signal <cal2_cnt_rd_dly_r[4]_GND_168_o_add_655_OUT> created at line 1974.
    Found 2-bit adder for signal <cal2_cnt_bitslip_r[1]_GND_168_o_add_658_OUT> created at line 1984.
    Found 3-bit adder for signal <n2810> created at line 1996.
    Found 3-bit adder for signal <cal2_cnt_rden_r[2]_GND_168_o_add_730_OUT> created at line 2037.
    Found 5-bit subtractor for signal <GND_168_o_GND_168_o_sub_371_OUT<4:0>> created at line 1048.
    Found 6-bit subtractor for signal <GND_168_o_GND_168_o_sub_417_OUT<5:0>> created at line 1293.
    Found 6-bit subtractor for signal <GND_168_o_GND_168_o_sub_437_OUT<5:0>> created at line 1372.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_168_o_sub_454_OUT<4:0>> created at line 1479.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_168_o_sub_458_OUT<4:0>> created at line 1483.
    Found 5-bit subtractor for signal <GND_168_o_GND_168_o_sub_464_OUT<4:0>> created at line 1497.
    Found 5-bit subtractor for signal <GND_168_o_GND_168_o_sub_467_OUT<4:0>> created at line 1525.
    Found 5-bit subtractor for signal <GND_168_o_GND_168_o_sub_611_OUT<4:0>> created at line 1809.
    Found 5-bit subtractor for signal <GND_168_o_GND_168_o_sub_783_OUT<4:0>> created at line 2091.
    Found 3x3-bit multiplier for signal <PWR_168_o_cal1_cnt_cpt_r[2]_MuLt_175_OUT> created at line 599.
    Found 30-bit shifter logical right for signal <n2402> created at line 1996
    Found 3x3-bit multiplier for signal <PWR_168_o_cal2_cnt_rden_r[2]_MuLt_688_OUT> created at line 2021.
    Found 3-bit 3-to-1 multiplexer for signal <rdlvl_clkdiv_done_cal2_cnt_rden_r[2]_wide_mux_92_OUT> created at line 490.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_95_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_96_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_97_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_98_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_101_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_103_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_105_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_107_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_110_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_112_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_114_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_116_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_119_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_121_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_123_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_125_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_128_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_130_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_132_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_134_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_137_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_139_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_141_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_143_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_146_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_148_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_150_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_152_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_155_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_159_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o> created at line 511.
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_256_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_old_sr_fall0_r[0][1]_equal_257_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_258_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_old_sr_fall1_r[0][1]_equal_259_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_prev_sr_rise0_r[0][1]_equal_260_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_prev_sr_fall0_r[0][1]_equal_261_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_prev_sr_rise1_r[0][1]_equal_262_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_prev_sr_fall1_r[0][1]_equal_263_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_old_sr_rise0_r[1][1]_equal_265_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_old_sr_fall0_r[1][1]_equal_266_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_old_sr_rise1_r[1][1]_equal_267_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_old_sr_fall1_r[1][1]_equal_268_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_prev_sr_rise0_r[1][1]_equal_269_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_prev_sr_fall0_r[1][1]_equal_270_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_prev_sr_rise1_r[1][1]_equal_271_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_prev_sr_fall1_r[1][1]_equal_272_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_old_sr_rise0_r[2][1]_equal_274_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_old_sr_fall0_r[2][1]_equal_275_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_old_sr_rise1_r[2][1]_equal_276_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_old_sr_fall1_r[2][1]_equal_277_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_prev_sr_rise0_r[2][1]_equal_278_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_279_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_prev_sr_rise1_r[2][1]_equal_280_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_prev_sr_fall1_r[2][1]_equal_281_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_old_sr_rise0_r[3][1]_equal_283_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_old_sr_fall0_r[3][1]_equal_284_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_old_sr_rise1_r[3][1]_equal_285_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_old_sr_fall1_r[3][1]_equal_286_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_prev_sr_rise0_r[3][1]_equal_287_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_prev_sr_fall0_r[3][1]_equal_288_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_prev_sr_rise1_r[3][1]_equal_289_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_prev_sr_fall1_r[3][1]_equal_290_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_old_sr_rise0_r[4][1]_equal_292_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_old_sr_fall0_r[4][1]_equal_293_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_old_sr_rise1_r[4][1]_equal_294_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_old_sr_fall1_r[4][1]_equal_295_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_296_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_prev_sr_fall0_r[4][1]_equal_297_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_prev_sr_rise1_r[4][1]_equal_298_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_prev_sr_fall1_r[4][1]_equal_299_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_301_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_302_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_303_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_304_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_prev_sr_rise0_r[5][1]_equal_305_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_prev_sr_fall0_r[5][1]_equal_306_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_prev_sr_rise1_r[5][1]_equal_307_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_prev_sr_fall1_r[5][1]_equal_308_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_old_sr_rise0_r[6][1]_equal_310_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_old_sr_fall0_r[6][1]_equal_311_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_old_sr_rise1_r[6][1]_equal_312_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_old_sr_fall1_r[6][1]_equal_313_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_prev_sr_rise0_r[6][1]_equal_314_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_prev_sr_fall0_r[6][1]_equal_315_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_prev_sr_rise1_r[6][1]_equal_316_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_prev_sr_fall1_r[6][1]_equal_317_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_old_sr_rise0_r[7][1]_equal_319_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_old_sr_fall0_r[7][1]_equal_320_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_321_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_old_sr_fall1_r[7][1]_equal_322_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_prev_sr_rise0_r[7][1]_equal_323_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_prev_sr_fall0_r[7][1]_equal_324_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_prev_sr_rise1_r[7][1]_equal_325_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_prev_sr_fall1_r[7][1]_equal_326_o> created at line 852
    Found 5-bit comparator lessequal for signal <n1338> created at line 1289
    Found 6-bit comparator greater for signal <BUS_0036_GND_168_o_LessThan_415_o> created at line 1290
    Found 3-bit comparator greater for signal <PWR_168_o_INV_3565_o> created at line 1336
    Found 6-bit comparator greater for signal <GND_168_o_tby4_r[5]_LessThan_441_o> created at line 1383
    Found 6-bit comparator lessequal for signal <n1389> created at line 1478
    Found 7-bit comparator lessequal for signal <n1393> created at line 1480
    Found 5-bit comparator lessequal for signal <idel_tap_delta_rsync_r[4]_min_rsync_marg_r[4]_LessThan_598_o> created at line 1756
    Found 3-bit comparator greater for signal <PWR_168_o_INV_3584_o> created at line 1872
    Found 5-bit comparator lessequal for signal <cal2_max_cnt_rd_dly_r[4]_cal2_cnt_rd_dly_r[4]_LessThan_687_o> created at line 2013
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<2><0:0>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<5><2:2>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<8><5:5>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<11><8:8>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<14><11:11>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<17><14:14>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<20><17:17>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<23><20:20>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  44 Adder/Subtractor(s).
	inferred 870 D-type flip-flop(s).
	inferred  73 Comparator(s).
	inferred 232 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <phy_rdlvl> synthesized.

Synthesizing Unit <phy_pd_top>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd_top.v".
WARNING:Xst:647 - Input <dlyval_rdlvl_dqs<39:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prech_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_0_only> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pd_PSEN>.
    Found 1-bit register for signal <pd_PSINCDEC>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <phy_pd_top> synthesized.

Synthesizing Unit <phy_pd>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/phy/phy_pd.v".
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <high_done>.
    Found 1-bit register for signal <low_nearly_done_r>.
    Found 1-bit register for signal <high_nearly_done_r>.
    Found 1-bit register for signal <pd_incdec_tp>.
    Found 1-bit register for signal <gen_rvpls.read_valid_shftr>.
    Found 1-bit register for signal <pd_en>.
    Found 1-bit register for signal <first_calib_sample>.
    Found 1-bit register for signal <rev_direction>.
    Found 1-bit register for signal <pd_en_maintain>.
    Found 1-bit register for signal <pd_incdec_maintain>.
    Found 5-bit register for signal <dqs_dly_val_r>.
    Found 3-bit register for signal <pd_state_r>.
    Found 6-bit register for signal <calib_done_cntr>.
    Found 2-bit register for signal <l_addend>.
    Found 2-bit register for signal <h_addend>.
    Found 16-bit register for signal <low>.
    Found 16-bit register for signal <high>.
    Found 3-bit register for signal <samples_done_pl>.
    Found 4-bit register for signal <pd_done_state_r>.
    Found 1-bit register for signal <pd_incdec_done>.
    Found 1-bit register for signal <low_done>.
    Found finite state machine <FSM_6> for signal <pd_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <dqs_dly_val_r[4]_GND_171_o_add_26_OUT> created at line 416.
    Found 6-bit adder for signal <calib_done_cntr[5]_GND_171_o_add_47_OUT> created at line 502.
    Found 16-bit adder for signal <low_d> created at line 536.
    Found 16-bit adder for signal <high_d> created at line 546.
    Found 4-bit adder for signal <pd_done_state_r[3]_GND_171_o_add_72_OUT> created at line 593.
    Found 4-bit subtractor for signal <hyst_mux_sel> created at line 184.
    Found 5-bit subtractor for signal <GND_171_o_GND_171_o_sub_28_OUT<4:0>> created at line 417.
    Found 1-bit 16-to-1 multiplexer for signal <low_mux> created at line 203.
    Found 1-bit 16-to-1 multiplexer for signal <high_mux> created at line 205.
    Found 1-bit 16-to-1 multiplexer for signal <low_nearly_done> created at line 232.
    Found 1-bit 16-to-1 multiplexer for signal <high_nearly_done> created at line 233.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_pd> synthesized.

Synthesizing Unit <ui_top>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_top.v".
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <app_addr<26:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst_final>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <ui_top> synthesized.

Synthesizing Unit <ui_cmd>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_cmd.v".
    Found 1-bit register for signal <app_rdy_inv_r>.
    Found 27-bit register for signal <app_addr_r1>.
    Found 27-bit register for signal <app_addr_r2>.
    Found 3-bit register for signal <app_cmd_r1>.
    Found 3-bit register for signal <app_cmd_r2>.
    Found 1-bit register for signal <app_sz_r1>.
    Found 1-bit register for signal <app_sz_r2>.
    Found 1-bit register for signal <app_hi_pri_r1>.
    Found 1-bit register for signal <app_hi_pri_r2>.
    Found 1-bit register for signal <app_en_r1>.
    Found 1-bit register for signal <app_en_r2>.
    Found 1-bit register for signal <app_rdy_r>.
    Summary:
	inferred  68 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ui_cmd> synthesized.

Synthesizing Unit <ui_wr_data>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_wr_data.v".
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy1>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy2>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy3>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy4>.
WARNING:Xst:647 - Input <app_raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <app_wdf_mask_r1>.
    Found 1-bit register for signal <app_wdf_wren_r1>.
    Found 1-bit register for signal <app_wdf_end_r1>.
    Found 4-bit register for signal <rd_data_indx_r>.
    Found 1-bit register for signal <rd_data_upd_indx_r>.
    Found 4-bit register for signal <data_buf_addr_cnt_r>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy1>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy2>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy3>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy4>.
    Found 4-bit register for signal <wr_data_indx_r>.
    Found 4-bit register for signal <write_data_control.wb_wr_data_addr_r>.
    Found 1-bit register for signal <write_data_control.wb_wr_data_addr0_r>.
    Found 16-bit register for signal <occupied_counter.occ_cnt>.
    Found 1-bit register for signal <app_wdf_rdy_r>.
    Found 5-bit register for signal <wr_req_counter.wr_req_cnt_r>.
    Found 5-bit register for signal <write_buffer.rd_addr_r>.
    Found 256-bit register for signal <app_wdf_data_r1>.
    Found 5-bit subtractor for signal <wr_req_counter.wr_req_cnt_r[4]_GND_176_o_sub_38_OUT> created at line 376.
    Found 4-bit adder for signal <rd_data_indx_r[3]_GND_176_o_add_6_OUT> created at line 232.
    Found 4-bit adder for signal <data_buf_addr_cnt_r[3]_GND_176_o_add_12_OUT> created at line 252.
    Found 4-bit adder for signal <wr_data_indx_r[3]_GND_176_o_add_18_OUT> created at line 283.
    Found 5-bit adder for signal <wr_req_counter.wr_req_cnt_r[4]_GND_176_o_add_38_OUT> created at line 377.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 339 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <ui_wr_data> synthesized.

Synthesizing Unit <ui_rd_data>.
    Related source file is "/home/shep/projects/ocpi/coregen/dram_v6_mig37/mig_37/user_design/rtl/ui/ui_rd_data.v".
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecc_multiple> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_data_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'app_ecc_multiple_err_r', unconnected in block 'ui_rd_data', is tied to its initial value (0000).
    Found 6-bit register for signal <rd_buf_indx_r>.
    Found 4-bit register for signal <strict_mode.rd_data_buf_addr_r_lcl>.
    Found 1-bit register for signal <ram_init_done_r_lcl>.
    Found 4-bit adder for signal <strict_mode.rd_data_buf_addr_r_lcl[3]_GND_177_o_add_10_OUT> created at line 224.
    Found 6-bit adder for signal <rd_buf_indx_r[5]_GND_177_o_add_3_OUT> created at line 183.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ui_rd_data> synthesized.

Synthesizing Unit <arSRLFIFOD_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v".
    Found 2-bit register for signal <dreg>.
    Found 4-bit register for signal <pos>.
    Found 1-bit register for signal <sempty>.
    Found 1-bit register for signal <sfull>.
    Found 1-bit register for signal <dempty>.
    Found 32-bit register for signal <n0047[31:0]>.
    Found 4-bit adder for signal <pos[3]_GND_178_o_add_11_OUT> created at line 63.
    Found 4-bit subtractor for signal <GND_178_o_GND_178_o_sub_5_OUT<3:0>> created at line 51.
    Found 2-bit 16-to-1 multiplexer for signal <GND_178_o_dat[15][1]_wide_mux_5_OUT> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <arSRLFIFOD_2> synthesized.

Synthesizing Unit <FIFO2_15>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 177-bit register for signal <data0_reg>.
    Found 177-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 356 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_15> synthesized.

Synthesizing Unit <arSRLFIFOD_3>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/ocpi/arSRLFIFOD.v".
    Found 128-bit register for signal <dreg>.
    Found 4-bit register for signal <pos>.
    Found 1-bit register for signal <sempty>.
    Found 1-bit register for signal <sfull>.
    Found 1-bit register for signal <dempty>.
    Found 2048-bit register for signal <n0047[2047:0]>.
    Found 4-bit adder for signal <pos[3]_GND_180_o_add_11_OUT> created at line 63.
    Found 4-bit subtractor for signal <GND_180_o_GND_180_o_sub_5_OUT<3:0>> created at line 51.
    Found 128-bit 16-to-1 multiplexer for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 2183 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <arSRLFIFOD_3> synthesized.

Synthesizing Unit <SyncResetA_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncResetA.v".
    Found 16-bit register for signal <reset_hold>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <SyncResetA_2> synthesized.

Synthesizing Unit <ResetInverter>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/ResetInverter.v".
    Summary:
	no macro.
Unit <ResetInverter> synthesized.

Synthesizing Unit <FIFO2_16>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 146-bit register for signal <data0_reg>.
    Found 146-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 294 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_16> synthesized.

Synthesizing Unit <FIFO2_17>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 52-bit register for signal <data0_reg>.
    Found 52-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_17> synthesized.

Synthesizing Unit <mkFlashWorker>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkFlashWorker.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFlashWorker.v" line 586: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 24-bit register for signal <flashC_aReg>.
    Found 1-bit register for signal <flashC_ceReg>.
    Found 1-bit register for signal <flashC_isRead>.
    Found 1-bit register for signal <flashC_oeReg>.
    Found 15-bit register for signal <flashC_rseqFsm_jj_delay_count>.
    Found 1-bit register for signal <flashC_rseqFsm_start_reg>.
    Found 1-bit register for signal <flashC_rseqFsm_start_reg_1>.
    Found 1-bit register for signal <flashC_rseqFsm_state_fired>.
    Found 4-bit register for signal <flashC_rseqFsm_state_mkFSMstate>.
    Found 16-bit register for signal <flashC_tmpWD>.
    Found 1-bit register for signal <flashC_tsOE>.
    Found 16-bit register for signal <flashC_tsWD>.
    Found 1-bit register for signal <flashC_weReg>.
    Found 7-bit register for signal <flashC_wseqFsm_jj_1_delay_count>.
    Found 7-bit register for signal <flashC_wseqFsm_jj_2_delay_count>.
    Found 7-bit register for signal <flashC_wseqFsm_jj_delay_count>.
    Found 1-bit register for signal <flashC_wseqFsm_start_reg>.
    Found 1-bit register for signal <flashC_wseqFsm_start_reg_1>.
    Found 1-bit register for signal <flashC_wseqFsm_state_fired>.
    Found 5-bit register for signal <flashC_wseqFsm_state_mkFSMstate>.
    Found 32-bit register for signal <flashCtrl>.
    Found 32-bit register for signal <rdReg>.
    Found 1-bit register for signal <splitReadInFlight>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 32-bit register for signal <wdReg>.
    Found 1-bit register for signal <flashC_waitReg>.
    Found 32-bit register for signal <aReg>.
    Found finite state machine <FSM_7> for signal <flashC_rseqFsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 84                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | wciS0_Clk (rising_edge)                        |
    | Reset              | wciS0_MReset_n_GND_186_o_equal_234_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <flashC_wseqFsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 299                                            |
    | Inputs             | 11                                             |
    | Outputs            | 25                                             |
    | Clock              | wciS0_Clk (rising_edge)                        |
    | Reset              | wciS0_MReset_n_GND_186_o_equal_234_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_186_o_sub_186_OUT> created at line 1428.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 1565.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 906.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_186_o_add_184_OUT> created at line 1427.
    Found 4x3-bit Read Only RAM for signal <_n0852>
    Found 32-bit 7-to-1 multiplexer for signal <_n0844> created at line 508.
    Found 2-bit comparator greater for signal <GND_186_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 528
    Found 1-bit comparator not equal for signal <n0457> created at line 1430
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkFlashWorker>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 315 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <mkFlashWorker> synthesized.

Synthesizing Unit <FIFO2_18>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 41-bit register for signal <data0_reg>.
    Found 41-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_18> synthesized.

Synthesizing Unit <FIFO2_19>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 16-bit register for signal <data0_reg>.
    Found 16-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_19> synthesized.

Synthesizing Unit <TriState_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/TriState.v".
    Found 1-bit tristate buffer for signal <IO<15>> created at line 50
    Found 1-bit tristate buffer for signal <IO<14>> created at line 50
    Found 1-bit tristate buffer for signal <IO<13>> created at line 50
    Found 1-bit tristate buffer for signal <IO<12>> created at line 50
    Found 1-bit tristate buffer for signal <IO<11>> created at line 50
    Found 1-bit tristate buffer for signal <IO<10>> created at line 50
    Found 1-bit tristate buffer for signal <IO<9>> created at line 50
    Found 1-bit tristate buffer for signal <IO<8>> created at line 50
    Found 1-bit tristate buffer for signal <IO<7>> created at line 50
    Found 1-bit tristate buffer for signal <IO<6>> created at line 50
    Found 1-bit tristate buffer for signal <IO<5>> created at line 50
    Found 1-bit tristate buffer for signal <IO<4>> created at line 50
    Found 1-bit tristate buffer for signal <IO<3>> created at line 50
    Found 1-bit tristate buffer for signal <IO<2>> created at line 50
    Found 1-bit tristate buffer for signal <IO<1>> created at line 50
    Found 1-bit tristate buffer for signal <IO<0>> created at line 50
    Summary:
	inferred  16 Tristate(s).
Unit <TriState_1> synthesized.

Synthesizing Unit <SyncResetA_3>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncResetA.v".
    Found 1-bit register for signal <reset_hold>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SyncResetA_3> synthesized.

Synthesizing Unit <mkFMC150>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkFMC150.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N_flp_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" line 820: Output port <PREEDGE> of the instance <spiCDC_cinv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" line 891: Output port <PREEDGE> of the instance <spiDAC_cinv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkFMC150.v" line 956: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
    Found 18-bit register for signal <fcCdc_grayCounter_rdCounter>.
    Found 18-bit register for signal <fcCdc_grayCounter_rdCounterPre>.
    Found 18-bit register for signal <fcCdc_grayCounter_rsCounter>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 18-bit register for signal <fcCdc_countPast>.
    Found 18-bit register for signal <fcCdc_frequency>.
    Found 1-bit register for signal <fcCdc_pulseAction>.
    Found 18-bit register for signal <oneKHz_value>.
    Found 1-bit register for signal <spiCDC_reqF_tail_wrapped>.
    Found 1-bit register for signal <spiCDC_respF_head_wrapped>.
    Found 1-bit register for signal <spiDAC_reqF_tail_wrapped>.
    Found 1-bit register for signal <spiDAC_respF_head_wrapped>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 33-bit register for signal <spiCDC_reqS>.
    Found 14-bit register for signal <spiDAC_reqS>.
    Found 1-bit register for signal <spiCDC_cGate>.
    Found 28-bit register for signal <spiCDC_capV>.
    Found 1-bit register for signal <spiCDC_csbR>.
    Found 5-bit register for signal <spiCDC_dPos>.
    Found 1-bit register for signal <spiCDC_doResp>.
    Found 6-bit register for signal <spiCDC_rPos>.
    Found 1-bit register for signal <spiCDC_rcv_d>.
    Found 1-bit register for signal <spiCDC_reqF_head_wrapped>.
    Found 1-bit register for signal <spiCDC_respF_tail_wrapped>.
    Found 1-bit register for signal <spiCDC_sdoR>.
    Found 1-bit register for signal <spiCDC_xmt_d>.
    Found 28-bit register for signal <spiCDC_respS>.
    Found 1-bit register for signal <spiCDC_sdiP>.
    Found 1-bit register for signal <spiDAC_cGate>.
    Found 8-bit register for signal <spiDAC_capV>.
    Found 1-bit register for signal <spiDAC_csbR>.
    Found 3-bit register for signal <spiDAC_dPos>.
    Found 1-bit register for signal <spiDAC_doResp>.
    Found 3-bit register for signal <spiDAC_iPos>.
    Found 1-bit register for signal <spiDAC_reqF_head_wrapped>.
    Found 1-bit register for signal <spiDAC_respF_tail_wrapped>.
    Found 1-bit register for signal <spiDAC_sdoR>.
    Found 1-bit register for signal <spiDAC_xcv_d>.
    Found 1-bit register for signal <spiDAC_xmt_i>.
    Found 8-bit register for signal <spiDAC_respS>.
    Found 1-bit register for signal <spiDAC_sdiP>.
    Found 18-bit register for signal <fcCdc_countNow>.
    Found 5-bit subtractor for signal <spiCDC_dPos[4]_GND_209_o_sub_62_OUT> created at line 1185.
    Found 6-bit subtractor for signal <spiCDC_rPos[5]_GND_209_o_sub_66_OUT> created at line 1188.
    Found 3-bit subtractor for signal <spiDAC_dPos[2]_GND_209_o_sub_71_OUT> created at line 1194.
    Found 3-bit subtractor for signal <spiDAC_iPos[2]_GND_209_o_sub_74_OUT> created at line 1196.
    Found 18-bit subtractor for signal <fcCdc_frequency_D_IN> created at line 1400.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_209_o_sub_179_OUT> created at line 1698.
    Found 5-bit subtractor for signal <_31_MINUS_spiCDC_dPos_29___d230> created at line 1855.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 1920.
    Found 5-bit subtractor for signal <x__h13601> created at line 1922.
    Found 18-bit adder for signal <oneKHz_value[17]_GND_209_o_add_58_OUT> created at line 1183.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 1213.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_209_o_add_177_OUT> created at line 1697.
    Found 18-bit shifter logical left for signal <x__h36639> created at line 708
    Found 4x3-bit Read Only RAM for signal <_n1004>
    Found 1-bit 18-to-1 multiplexer for signal <IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490[4]_X_184_o_Mux_53_o> created at line 1179.
    Found 1-bit 8-to-1 multiplexer for signal <MUX_spiDAC_sdoR_write_1__VAL_2> created at line 1207.
    Found 1-bit 28-to-1 multiplexer for signal <x__h13558> created at line 1921.
    Found 1-bit 4-to-1 multiplexer for signal <_n0986> created at line 701.
    Found 1-bit 4-to-1 multiplexer for signal <_n0996> created at line 700.
    Found 2-bit comparator greater for signal <GND_209_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 782
    Found 1-bit comparator equal for signal <n0018> created at line 969
    Found 1-bit comparator equal for signal <n0023> created at line 976
    Found 1-bit comparator equal for signal <n0074> created at line 1056
    Found 1-bit comparator not equal for signal <n0375> created at line 1700
    Found 1-bit comparator equal for signal <spiDAC_reqF_head_wrapped_spiDAC_reqF_tail_wrapped_equal_225_o> created at line 1848
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkFMC150>.
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 367 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  39 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mkFMC150> synthesized.

Synthesizing Unit <SyncResetA_4>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncResetA.v".
    Found 2-bit register for signal <reset_hold>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncResetA_4> synthesized.

Synthesizing Unit <ClockDiv_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/ClockDiv.v".
    Found 3-bit register for signal <cntr>.
    Found 3-bit adder for signal <cntr[2]_GND_211_o_add_6_OUT> created at line 106.
    Found 3-bit comparator greater for signal <cntr[2]_upper_w[2]_LessThan_6_o> created at line 105
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ClockDiv_1> synthesized.

Synthesizing Unit <ClockInverter>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/ClockInverter.v".
    Summary:
	no macro.
Unit <ClockInverter> synthesized.

Synthesizing Unit <ResetEither>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/ResetEither.v".
    Summary:
	no macro.
Unit <ResetEither> synthesized.

Synthesizing Unit <SyncReset0>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncReset0.v".
    Summary:
	no macro.
Unit <SyncReset0> synthesized.

Synthesizing Unit <ResetToBool>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/ResetToBool.v".
    Summary:
	no macro.
Unit <ResetToBool> synthesized.

Synthesizing Unit <ClockDiv_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/ClockDiv.v".
    Found 4-bit register for signal <cntr>.
    Found 4-bit adder for signal <cntr[3]_GND_217_o_add_6_OUT> created at line 106.
    Found 4-bit comparator greater for signal <cntr[3]_upper_w[3]_LessThan_6_o> created at line 105
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ClockDiv_2> synthesized.

Synthesizing Unit <mkGbeWorker>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkGbeWorker.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wtiS0_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <RDY_rxOperate> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <RDY_txOperate> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <RDY_rxOverFlow> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <RDY_txUnderFlow> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <phyInterrupt> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <RDY_phyInterrupt> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <CLK_GATE_gmii_tx_tx_clk> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1363: Output port <CLK_GATE_rxclkBnd> of the instance <gmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1447: Output port <O> of the instance <mdi_tMDC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1459: Output port <ASSERT_OUT> of the instance <phyRst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1467: Output port <D_OUT> of the instance <rxDCPHdrF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1478: Output port <D_OUT> of the instance <txDBGF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1478: Output port <EMPTY_N> of the instance <txDBGF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1489: Output port <D_OUT> of the instance <txDCPHdrF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1489: Output port <FULL_N> of the instance <txDCPHdrF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1489: Output port <EMPTY_N> of the instance <txDCPHdrF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1503: Output port <FULL_N> of the instance <wci_wslv_reqF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGbeWorker.v" line 1517: Output port <D_OUT> of the instance <wsiS_reqFifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wti_isReset_isInReset>.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 9-bit register for signal <dcp_lastTag>.
    Found 32-bit register for signal <gbeControl>.
    Found 48-bit register for signal <macAddress>.
    Found 1-bit register for signal <mdi_rMDC>.
    Found 1-bit register for signal <mdi_rMDD>.
    Found 1-bit register for signal <mdi_rOutEn>.
    Found 1-bit register for signal <mdi_rState>.
    Found 22-bit register for signal <phyResetWaitCnt>.
    Found 32-bit register for signal <rxAbortEOPC>.
    Found 32-bit register for signal <rxCount>.
    Found 32-bit register for signal <rxDCPCnt>.
    Found 5-bit register for signal <rxDCPMesgPos>.
    Found 8-bit register for signal <rxDCPPLI>.
    Found 32-bit register for signal <rxEmptyEOPC>.
    Found 32-bit register for signal <rxHdrMatchCnt>.
    Found 4-bit register for signal <rxHdr_mCnt>.
    Found 113-bit register for signal <rxHdr_pV>.
    Found 4-bit register for signal <rxHdr_pos>.
    Found 113-bit register for signal <rxHdr_sV>.
    Found 128-bit register for signal <rxHeadCap>.
    Found 32-bit register for signal <rxLenCount>.
    Found 32-bit register for signal <rxLenLast>.
    Found 32-bit register for signal <rxOvfCount>.
    Found 32-bit register for signal <rxValidEOPC>.
    Found 32-bit register for signal <rxValidNoEOPC>.
    Found 1-bit register for signal <splitReadInFlight>.
    Found 32-bit register for signal <txCount>.
    Found 32-bit register for signal <txDBGCnt>.
    Found 32-bit register for signal <txDCPCnt>.
    Found 5-bit register for signal <txDCPPos>.
    Found 32-bit register for signal <txUndCount>.
    Found 3-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 3-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit register for signal <wci_wslv_respF_cntr_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit register for signal <wsiM_burstKind>.
    Found 1-bit register for signal <wsiM_errorSticky>.
    Found 32-bit register for signal <rdat___1__h81446>.
    Found 1-bit register for signal <wsiM_operateD>.
    Found 32-bit register for signal <rdat___1__h81405>.
    Found 1-bit register for signal <wsiM_peerIsReady>.
    Found 2-bit register for signal <wsiM_reqFifo_cntr_r>.
    Found 61-bit register for signal <wsiM_reqFifo_q_0>.
    Found 61-bit register for signal <wsiM_reqFifo_q_1>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 2-bit register for signal <wsiS_burstKind>.
    Found 1-bit register for signal <wsiS_errorSticky>.
    Found 32-bit register for signal <rdat___1__h81337>.
    Found 32-bit register for signal <rdat___1__h81296>.
    Found 32-bit register for signal <rdat___1__h81372>.
    Found 1-bit register for signal <wsiS_trafficSticky>.
    Found 45-bit register for signal <dcp_lastResp>.
    Found 5-bit register for signal <mdi_rPhyAddr>.
    Found 5-bit register for signal <mdi_rRegAddr>.
    Found 1-bit register for signal <mdi_rWrite>.
    Found 16-bit register for signal <mdi_rWriteData>.
    Found 1-bit register for signal <mdi_vrReadData_0>.
    Found 1-bit register for signal <mdi_vrReadData_1>.
    Found 1-bit register for signal <mdi_vrReadData_10>.
    Found 1-bit register for signal <mdi_vrReadData_11>.
    Found 1-bit register for signal <mdi_vrReadData_12>.
    Found 1-bit register for signal <mdi_vrReadData_13>.
    Found 1-bit register for signal <mdi_vrReadData_14>.
    Found 1-bit register for signal <mdi_vrReadData_15>.
    Found 1-bit register for signal <mdi_vrReadData_2>.
    Found 1-bit register for signal <mdi_vrReadData_3>.
    Found 1-bit register for signal <mdi_vrReadData_4>.
    Found 1-bit register for signal <mdi_vrReadData_5>.
    Found 1-bit register for signal <mdi_vrReadData_6>.
    Found 1-bit register for signal <mdi_vrReadData_7>.
    Found 1-bit register for signal <mdi_vrReadData_8>.
    Found 1-bit register for signal <mdi_vrReadData_9>.
    Found 112-bit register for signal <rxDCPMesg>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 1-bit register for signal <dcp_doInFlight>.
    Found finite state machine <FSM_9> for signal <wsiM_burstKind>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | wciS0_Clk (rising_edge)                        |
    | Reset              | wciS0_MReset_n_GND_221_o_equal_658_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_cntr_r_write_1__VAL_1> created at line 1793.
    Found 22-bit subtractor for signal <phyResetWaitCnt[21]_GND_221_o_sub_174_OUT> created at line 2096.
    Found 2-bit subtractor for signal <wci_wslv_reqF_countReg[1]_GND_221_o_sub_263_OUT> created at line 2320.
    Found 2-bit subtractor for signal <wci_wslv_respF_cntr_r_8_MINUS_1___d27> created at line 2964.
    Found 5-bit subtractor for signal <x__h71912> created at line 2966.
    Found 5-bit subtractor for signal <x__h72062> created at line 2967.
    Found 5-bit subtractor for signal <x__h74515> created at line 2968.
    Found 5-bit adder for signal <MUX_rxDCPMesgPos_write_1__VAL_1> created at line 1745.
    Found 4-bit adder for signal <MUX_rxHdr_mCnt_write_1__VAL_1> created at line 1746.
    Found 4-bit adder for signal <rxHdr_pos[3]_GND_221_o_add_72_OUT> created at line 1748.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_cntr_r_write_1__VAL_2> created at line 1756.
    Found 32-bit adder for signal <rxAbortEOPC_D_IN> created at line 2101.
    Found 32-bit adder for signal <rxCount_D_IN> created at line 2108.
    Found 32-bit adder for signal <rxEmptyEOPC_D_IN> created at line 2141.
    Found 32-bit adder for signal <rxHdrMatchCnt[31]_GND_221_o_add_194_OUT> created at line 2146.
    Found 32-bit adder for signal <rxOvfCount_D_IN> created at line 2211.
    Found 32-bit adder for signal <rxValidEOPC_D_IN> created at line 2225.
    Found 32-bit adder for signal <rxValidNoEOPC_D_IN> created at line 2229.
    Found 32-bit adder for signal <txUndCount_D_IN> created at line 2262.
    Found 2-bit adder for signal <wci_wslv_reqF_countReg[1]_GND_221_o_add_261_OUT> created at line 2319.
    Found 32-bit adder for signal <wsiM_iMesgCount_D_IN> created at line 2407.
    Found 32-bit adder for signal <wsiM_pMesgCount_D_IN> created at line 2423.
    Found 5-bit adder for signal <txDCPPos_37_PLUS_1___d833> created at line 2957.
    Found 32-bit adder for signal <x__h71643> created at line 2965.
    Found 4x3-bit Read Only RAM for signal <_n2228>
    Found 4x10-bit Read Only RAM for signal <_n2473>
    Found 256x2-bit Read Only RAM for signal <_n2867>
    Found 8-bit 15-to-1 multiplexer for signal <CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1> created at line 3010.
    Found 8-bit 15-to-1 multiplexer for signal <CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2> created at line 3059.
    Found 8-bit 15-to-1 multiplexer for signal <_n2358> created at line 1132.
    Found 8-bit 15-to-1 multiplexer for signal <_n2387> created at line 3108.
    Found 8-bit 15-to-1 multiplexer for signal <_n2420> created at line 1131.
    Found 34-bit 32-to-1 multiplexer for signal <_n2484> created at line 1093.
    Found 2-bit comparator greater for signal <GND_221_o_wci_wslv_reqF_countReg[1]_LessThan_3_o> created at line 1245
    Found 4-bit comparator greater for signal <rxHdr_pos[3]_PWR_199_o_LessThan_72_o> created at line 1748
    Found 22-bit comparator greater for signal <PWR_199_o_phyResetWaitCnt[21]_LessThan_177_o> created at line 2098
    Found 32-bit comparator greater for signal <rxLenCount[31]_GND_221_o_LessThan_218_o> created at line 2200
    Found 1-bit comparator not equal for signal <n0473> created at line 2322
    Found 8-bit comparator greater for signal <GND_221_o_rxDCPPLI[7]_LessThan_372_o> created at line 2782
    Found 8-bit comparator equal for signal <SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d618> created at line 2810
    Found 8-bit comparator equal for signal <dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448> created at line 2875
    Found 8-bit comparator equal for signal <dcp_dcpReqF_first__38_BITS_71_TO_64_56_EQ_IF_d_ETC___d457> created at line 2877
    WARNING:Xst:2404 -  FFs/Latches <wci_wslv_sFlagReg<0:0>> (without init value) have a constant value of 0 in block <mkGbeWorker>.
    WARNING:Xst:2404 -  FFs/Latches <wsiS_peerIsReady<0:0>> (without init value) have a constant value of 0 in block <mkGbeWorker>.
    Summary:
	inferred   3 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred 1539 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred 100 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mkGbeWorker> synthesized.

Synthesizing Unit <FIFO2_20>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 45-bit register for signal <data0_reg>.
    Found 45-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FIFO2_20> synthesized.

Synthesizing Unit <FIFO2_21>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 79-bit register for signal <data0_reg>.
    Found 79-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 160 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_21> synthesized.

Synthesizing Unit <mkGMAC>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkGMAC.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 598: Output port <dD_OUT> of the instance <col_cc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 606: Output port <dD_OUT> of the instance <crs_cc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 651: Output port <result> of the instance <rxRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 651: Output port <RDY_add> of the instance <rxRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 651: Output port <RDY_clear> of the instance <rxRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 651: Output port <RDY_result> of the instance <rxRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 651: Output port <RDY_complete> of the instance <rxRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 699: Output port <complete> of the instance <txRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 699: Output port <RDY_add> of the instance <txRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 699: Output port <RDY_clear> of the instance <txRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 699: Output port <RDY_result> of the instance <txRS_crc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkGMAC.v" line 699: Output port <RDY_complete> of the instance <txRS_crc> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rxRS_rxOperateD>.
    Found 1-bit register for signal <txRS_txOperateD>.
    Found 1-bit register for signal <txRS_doPad>.
    Found 3-bit register for signal <txRS_emitFCS>.
    Found 5-bit register for signal <txRS_ifgCnt_value>.
    Found 1-bit register for signal <txRS_isSOF>.
    Found 12-bit register for signal <txRS_lenCnt_value>.
    Found 5-bit register for signal <txRS_preambleCnt_value>.
    Found 1-bit register for signal <txRS_txActive>.
    Found 1-bit register for signal <txRS_txDV>.
    Found 8-bit register for signal <txRS_txData>.
    Found 1-bit register for signal <txRS_unfD>.
    Found 1-bit register for signal <rxRS_crcEnd>.
    Found 1-bit register for signal <rxRS_fullD>.
    Found 4-bit register for signal <rxRS_preambleCnt_value>.
    Found 6-bit register for signal <rxRS_rxAPipe>.
    Found 1-bit register for signal <rxRS_rxActive>.
    Found 1-bit register for signal <rxRS_rxDV>.
    Found 1-bit register for signal <rxRS_rxDVD>.
    Found 1-bit register for signal <rxRS_rxER>.
    Found 8-bit register for signal <rxRS_rxData>.
    Found 48-bit register for signal <rxRS_rxPipe>.
    Found 1-bit register for signal <gmacLED>.
    Found 5-bit subtractor for signal <txRS_ifgCnt_value[4]_GND_224_o_sub_26_OUT> created at line 995.
    Found 3-bit subtractor for signal <x__h13660> created at line 1397.
    Found 4-bit adder for signal <rxRS_preambleCnt_value[3]_GND_224_o_add_15_OUT> created at line 971.
    Found 12-bit adder for signal <txRS_lenCnt_value[11]_GND_224_o_add_28_OUT> created at line 999.
    Found 5-bit adder for signal <txRS_preambleCnt_value[4]_GND_224_o_add_31_OUT> created at line 1003.
    Found 8-bit 4-to-1 multiplexer for signal <_n0420> created at line 518.
    Found 32-bit comparator not equal for signal <rxRS_crc_complete[31]_rxRS_rxPipe[7]_equal_19_o> created at line 975
    Found 4-bit comparator greater for signal <GND_224_o_rxRS_preambleCnt_value[3]_LessThan_56_o> created at line 1136
    Found 12-bit comparator greater for signal <txRS_lenCnt_value_45_ULT_59___d209> created at line 1394
    Found 5-bit comparator greater for signal <txRS_preambleCnt_value_19_ULT_7___d183> created at line 1396
    WARNING:Xst:2404 -  FFs/Latches <txRS_txER<0:0>> (without init value) have a constant value of 0 in block <mkGMAC>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mkGMAC> synthesized.

Synthesizing Unit <SyncResetA_5>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncResetA.v".
    Found 8-bit register for signal <reset_hold>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SyncResetA_5> synthesized.

Synthesizing Unit <mkCRC32>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkCRC32.v".
    Found 32-bit register for signal <rRemainder>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mkCRC32> synthesized.

Synthesizing Unit <SyncFIFO_4>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncFIFO.v".
    Found 8x10-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 4-bit register for signal <dSyncReg1>.
    Found 4-bit register for signal <dEnqPtr>.
    Found 5-bit register for signal <dGDeqPtr>.
    Found 5-bit register for signal <dGDeqPtr1>.
    Found 4-bit register for signal <sSyncReg1>.
    Found 4-bit register for signal <sDeqPtr>.
    Found 5-bit register for signal <sGEnqPtr>.
    Found 5-bit register for signal <sGEnqPtr1>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 10-bit register for signal <dDoutReg>.
    Found 4-bit comparator not equal for signal <n0012> created at line 126
    Found 4-bit comparator not equal for signal <n0015> created at line 127
    Found 4-bit comparator equal for signal <dNextNotEmpty_INV_4061_o> created at line 172
    Summary:
	inferred   1 RAM(s).
	inferred  48 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <SyncFIFO_4> synthesized.

Synthesizing Unit <SyncFIFO_5>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncFIFO.v".
    Found 16x10-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 5-bit register for signal <dSyncReg1>.
    Found 5-bit register for signal <dEnqPtr>.
    Found 6-bit register for signal <dGDeqPtr>.
    Found 6-bit register for signal <dGDeqPtr1>.
    Found 5-bit register for signal <sSyncReg1>.
    Found 5-bit register for signal <sDeqPtr>.
    Found 6-bit register for signal <sGEnqPtr>.
    Found 6-bit register for signal <sGEnqPtr1>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 10-bit register for signal <dDoutReg>.
    Found 5-bit comparator not equal for signal <n0012> created at line 126
    Found 5-bit comparator not equal for signal <n0015> created at line 127
    Found 5-bit comparator equal for signal <dNextNotEmpty_INV_4077_o> created at line 172
    Summary:
	inferred   1 RAM(s).
	inferred  56 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <SyncFIFO_5> synthesized.

Synthesizing Unit <FIFO2_22>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 27-bit register for signal <data0_reg>.
    Found 27-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_22> synthesized.

Synthesizing Unit <FIFO2_23>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 17-bit register for signal <data0_reg>.
    Found 17-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_23> synthesized.

Synthesizing Unit <Counter_1>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/Counter.v".
    Found 8-bit register for signal <q_state>.
    Found 8-bit adder for signal <q_state[7]_GND_236_o_add_7_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Counter_1> synthesized.

Synthesizing Unit <Counter_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/Counter.v".
    Found 4-bit register for signal <q_state>.
    Found 4-bit adder for signal <q_state[3]_GND_237_o_add_7_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Counter_2> synthesized.

Synthesizing Unit <TriState_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/TriState.v".
    Found 1-bit tristate buffer for signal <IO> created at line 50
    Summary:
	inferred   1 Tristate(s).
Unit <TriState_2> synthesized.

Synthesizing Unit <MakeResetA_2>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/MakeResetA.v".
    Found 1-bit register for signal <rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MakeResetA_2> synthesized.

Synthesizing Unit <FIFO2_24>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 112-bit register for signal <data0_reg>.
    Found 112-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred 226 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_24> synthesized.

Synthesizing Unit <FIFO2_25>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 32-bit register for signal <data0_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <FIFO2_25> synthesized.

Synthesizing Unit <mkLCDController>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkLCDController.v".
    Found 2-bit register for signal <active_line>.
    Found 24-bit register for signal <countdown>.
    Found 8-bit register for signal <counter>.
    Found 4-bit register for signal <data_reg>.
    Found 1-bit register for signal <do_write_fsm_start_reg>.
    Found 1-bit register for signal <do_write_fsm_start_reg_1>.
    Found 1-bit register for signal <do_write_fsm_state_fired>.
    Found 4-bit register for signal <do_write_fsm_state_mkFSMstate>.
    Found 1-bit register for signal <e_reg>.
    Found 1-bit register for signal <init_fsm_start_reg>.
    Found 1-bit register for signal <init_fsm_start_reg_1>.
    Found 1-bit register for signal <init_fsm_state_fired>.
    Found 8-bit register for signal <init_fsm_state_mkFSMstate>.
    Found 1-bit register for signal <initialized>.
    Found 1-bit register for signal <line1_dirty>.
    Found 1-bit register for signal <line1_fsm_start_reg>.
    Found 1-bit register for signal <line1_fsm_start_reg_1>.
    Found 1-bit register for signal <line1_fsm_state_fired>.
    Found 4-bit register for signal <line1_fsm_state_mkFSMstate>.
    Found 1-bit register for signal <line2_dirty>.
    Found 1-bit register for signal <line2_fsm_start_reg>.
    Found 1-bit register for signal <line2_fsm_start_reg_1>.
    Found 1-bit register for signal <line2_fsm_state_fired>.
    Found 4-bit register for signal <line2_fsm_state_mkFSMstate>.
    Found 1-bit register for signal <rs_reg>.
    Found 8-bit register for signal <data_val>.
    Found 5-bit register for signal <idx>.
    Found 128-bit register for signal <line1>.
    Found 128-bit register for signal <line2>.
    Found 4-bit register for signal <row>.
    Found 1-bit register for signal <rs_val>.
    Found 1-bit register for signal <active>.
    Found finite state machine <FSM_10> for signal <active_line>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 12                                             |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_N_GND_244_o_equal_539_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <do_write_fsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 61                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_N_GND_244_o_equal_539_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <init_fsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 140                                            |
    | Transitions        | 4472                                           |
    | Inputs             | 18                                             |
    | Outputs            | 139                                            |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_N_GND_244_o_equal_539_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <line1_fsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 156                                            |
    | Inputs             | 11                                             |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_N_GND_244_o_equal_539_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <line2_fsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 156                                            |
    | Inputs             | 11                                             |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_N_GND_244_o_equal_539_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit subtractor for signal <MUX_countdown$write_1__VAL_8> created at line 1550.
    Found 8-bit adder for signal <MUX_counter$write_1__VAL_7> created at line 1551.
    Found 5-bit adder for signal <MUX_idx$write_1__VAL_1> created at line 1594.
    Found 4-bit adder for signal <MUX_row$write_1__VAL_1> created at line 1595.
    Found 8-bit 16-to-1 multiplexer for signal <_n1469> created at line 443.
    Found 8-bit 16-to-1 multiplexer for signal <_n1503> created at line 443.
    Found 5-bit comparator greater for signal <idx_96_ULT_16___d697> created at line 2925
    Found 4-bit comparator greater for signal <row_72_ULT_8___d273> created at line 2938
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 330 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   5 Finite State Machine(s).
Unit <mkLCDController> synthesized.

Synthesizing Unit <SizedFIFO_7>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SizedFIFO.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <arr>, simulation mismatch.
    Found 3x81-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 2-bit register for signal <tail>.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit register for signal <hasodata>.
    Found 81-bit register for signal <D_OUT>.
    Found 2-bit register for signal <head>.
    Found 2-bit adder for signal <incr_tail> created at line 81.
    Found 2-bit adder for signal <incr_head> created at line 82.
    Found 2-bit comparator equal for signal <next_head[1]_tail[1]_equal_16_o> created at line 180
    Found 2-bit comparator not equal for signal <next_tail[1]_head[1]_equal_19_o> created at line 199
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <SizedFIFO_7> synthesized.

Synthesizing Unit <xilinx_v6_pcie_wrapper>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/ocpi/xilinx_v6_pcie_wrapper.v".
    Set property "KEEP = TRUE" for signal <trn_fc_sel>.
    Set property "KEEP = TRUE" for signal <trn_td>.
    Set property "KEEP = TRUE" for signal <trn_fc_cpld>.
    Set property "KEEP = TRUE" for signal <trn_fc_cplh>.
    Set property "KEEP = TRUE" for signal <trn_fc_npd>.
    Set property "KEEP = TRUE" for signal <trn_fc_nph>.
    Set property "KEEP = TRUE" for signal <trn_fc_pd>.
    Set property "KEEP = TRUE" for signal <trn_fc_ph>.
    Set property "KEEP = TRUE" for signal <trn_rbar_hit_n>.
    Set property "KEEP = TRUE" for signal <trn_rd>.
    Set property "KEEP = TRUE" for signal <trn_tbuf_av>.
    Set property "KEEP = TRUE" for signal <trn_rdst_rdy_n>.
    Set property "KEEP = TRUE" for signal <trn_rnp_ok_n>.
    Set property "KEEP = TRUE" for signal <trn_tcfg_gnt_n>.
    Set property "KEEP = TRUE" for signal <trn_teof_n>.
    Set property "KEEP = TRUE" for signal <trn_terrfwd_n>.
    Set property "KEEP = TRUE" for signal <trn_trem_n>.
    Set property "KEEP = TRUE" for signal <trn_tsof_n>.
    Set property "KEEP = TRUE" for signal <trn_tsrc_dsc_n>.
    Set property "KEEP = TRUE" for signal <trn_tsrc_rdy_n>.
    Set property "KEEP = TRUE" for signal <trn_tstr_n>.
    Set property "KEEP = TRUE" for signal <trn_clk>.
    Set property "KEEP = TRUE" for signal <trn2_clk>.
    Set property "KEEP = TRUE" for signal <trn_lnk_up_n>.
    Set property "KEEP = TRUE" for signal <trn_reof_n>.
    Set property "KEEP = TRUE" for signal <trn_rerrfwd_n>.
    Set property "KEEP = TRUE" for signal <trn_reset_n>.
    Set property "KEEP = TRUE" for signal <trn_rrem_n>.
    Set property "KEEP = TRUE" for signal <trn_rsof_n>.
    Set property "KEEP = TRUE" for signal <trn_rsrc_dsc_n>.
    Set property "KEEP = TRUE" for signal <trn_rsrc_rdy_n>.
    Set property "KEEP = TRUE" for signal <trn_tcfg_req_n>.
    Set property "KEEP = TRUE" for signal <trn_tdst_rdy_n>.
    Set property "KEEP = TRUE" for signal <trn_terr_drop_n>.
    Summary:
	no macro.
Unit <xilinx_v6_pcie_wrapper> synthesized.

Synthesizing Unit <v6_pcie_v1_7>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 709: Output port <block_clk> of the instance <pcie_clocking_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGTRANSACTIONADDR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGVCTCVCMAP> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <PLRXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <PLTXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGVECA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGVECB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGVECC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <PLDBGVEC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <PCIEDRPDO> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <RECEIVEDFUNCLVLRSTN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <LNKCLKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <TRNRECRCERRN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <TRNTDLLPDSTRDYN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGAERECRCCHECKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGAERECRCGENEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGERRAERHEADERLOGSETN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDDEASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDDEASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDDEASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDDEASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDERRCOR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDERRFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDERRNONFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDPMASNAK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDPMETOACK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDPMPME> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDSETSLOTPOWERLIMIT> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGMSGRECEIVEDUNLOCK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGPMRCVASREQL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGPMRCVENTERL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGPMRCVENTERL23N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGPMRCVREQACKN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGSLOTCONTROLELECTROMECHILCTLPULSE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGTRANSACTION> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <CFGTRANSACTIONTYPE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <PLPHYLNKUPN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRF> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRG> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRH> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRI> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRJ> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <DBGSCLRK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/v6_pcie_v1_7.v" line 970: Output port <PCIEDRPDRDY> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <v6_pcie_v1_7> synthesized.

Synthesizing Unit <pcie_reset_delay_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_reset_delay_v6.v".
    Found 8-bit register for signal <reg_count_15_8>.
    Found 8-bit register for signal <reg_count_23_16>.
    Found 8-bit register for signal <reg_count_7_0>.
    Found 8-bit adder for signal <reg_count_7_0[7]_GND_251_o_add_2_OUT> created at line 99.
    Found 8-bit adder for signal <reg_count_15_8[7]_GND_251_o_add_4_OUT> created at line 100.
    Found 8-bit adder for signal <reg_count_23_16[7]_GND_251_o_add_8_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <pcie_reset_delay_v6> synthesized.

Synthesizing Unit <pcie_clocking_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_clocking_v6.v".
WARNING:Xst:647 - Input <sel_lnk_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <block_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <reg_clock_locked>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_clocking_v6> synthesized.

Synthesizing Unit <pcie_2_0_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pcie_2_0_v6> synthesized.

Synthesizing Unit <pcie_pipe_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_v6.v".
WARNING:Xst:647 - Input <pipe_tx4_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pipe_rx4_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx4_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_pipe_v6> synthesized.

Synthesizing Unit <pcie_pipe_misc_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_misc_v6.v".
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_misc_v6> synthesized.

Synthesizing Unit <pcie_pipe_lane_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_pipe_lane_v6.v".
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_lane_v6> synthesized.

Synthesizing Unit <pcie_gtx_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_gtx_v6.v".
WARNING:Xst:647 - Input <pipe_tx_margin<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_gtx_v6.v" line 254: Output port <GTRefClkout> of the instance <gtx_v6_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_local_pcs_reset>.
    Found 5-bit register for signal <phy_rdy_pre_cnt>.
    Found 1-bit register for signal <local_pcs_reset>.
    Found 1-bit register for signal <local_pcs_reset_done>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n>.
    Found 4-bit subtractor for signal <cnt_local_pcs_reset[3]_GND_262_o_sub_50_OUT> created at line 484.
    Found 5-bit adder for signal <phy_rdy_pre_cnt[4]_GND_262_o_add_42_OUT> created at line 464.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_gtx_v6> synthesized.

Synthesizing Unit <gtx_wrapper_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[0].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[1].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[2].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[3].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTRefClkout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <TXRESETDONE_q>.
    Found 4-bit register for signal <GTX_RxResetDone_q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <gtx_wrapper_v6> synthesized.

Synthesizing Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_drp_chanalign_fix_3752_v6.v".
WARNING:Xst:647 - Input <dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <drpstate>.
    Found 1-bit register for signal <write_ts1_gated>.
    Found 1-bit register for signal <write_fts_gated>.
    Found 8-bit register for signal <daddr>.
    Found finite state machine <FSM_16> for signal <drpstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | drp_clk (rising_edge)                          |
    | Reset              | Reset_n (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0011                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <daddr[7]_GND_264_o_add_14_OUT> created at line 180.
    Found 16x32-bit Read Only RAM for signal <_n0098>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized.

Synthesizing Unit <GTX_RX_VALID_FILTER_V6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_rx_valid_filter_v6.v".
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <gt_rxdata_q>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 1-bit register for signal <gt_rxelecidle_qq>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found 1-bit register for signal <gt_rx_is_skp0_q>.
    Found 1-bit register for signal <gt_rx_is_skp1_q>.
    Found 4-bit register for signal <reg_state_rxvld_ei>.
    Found 5-bit register for signal <reg_rxvld_count>.
    Found 4-bit register for signal <reg_rxvld_fallback>.
    Found 1-bit register for signal <awake_see_com_q>.
    Found 1-bit register for signal <awake_in_progress_q>.
    Found 4-bit register for signal <awake_com_count_q>.
    Found 1-bit register for signal <reg_eios_detected>.
    Found finite state machine <FSM_17> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <reg_state_rxvld_ei>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <reg_rxvld_count[4]_GND_265_o_add_55_OUT> created at line 308.
    Found 4-bit adder for signal <reg_rxvld_fallback[3]_GND_265_o_add_62_OUT> created at line 328.
    Found 4-bit adder for signal <awake_com_count_inced> created at line 360.
    Found 5-bit comparator greater for signal <PWR_240_o_rxvld_count[4]_LessThan_43_o> created at line 283
    Found 4-bit comparator lessequal for signal <n0093> created at line 356
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <GTX_RX_VALID_FILTER_V6> synthesized.

Synthesizing Unit <GTX_TX_SYNC_RATE_V6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/gtx_tx_sync_rate_v6.v".
WARNING:Xst:647 - Input <RATEDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <waitcounter2>.
    Found 8-bit register for signal <waitcounter>.
    Found 1-bit register for signal <USER_PHYSTATUS>.
    Found 1-bit register for signal <SYNC_DONE>.
    Found 1-bit register for signal <ENPMAPHASEALIGN>.
    Found 1-bit register for signal <PMASETPHASE>.
    Found 1-bit register for signal <OUT_DIV_RESET>.
    Found 1-bit register for signal <PCS_RESET>.
    Found 1-bit register for signal <DELAYALIGNRESET>.
    Found 1-bit register for signal <TXALIGNDISABLE>.
    Found 1-bit register for signal <ratedone_r>.
    Found 1-bit register for signal <ratedone_r2>.
    Found 1-bit register for signal <gt_phystatus_q>.
    Found 25-bit register for signal <state>.
    Found finite state machine <FSM_19> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 40                                             |
    | Inputs             | 10                                             |
    | Outputs            | 21                                             |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000100000000000                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <waitcounter[7]_GND_266_o_add_7_OUT> created at line 179.
    Found 8-bit adder for signal <waitcounter2[7]_GND_266_o_add_9_OUT> created at line 180.
    Found 1-bit comparator equal for signal <n0102> created at line 534
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_TX_SYNC_RATE_V6> synthesized.

Synthesizing Unit <pcie_bram_top_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_bram_top_v6.v".
    Summary:
	no macro.
Unit <pcie_bram_top_v6> synthesized.

Synthesizing Unit <pcie_brams_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_brams_v6.v".
    Summary:
	no macro.
Unit <pcie_brams_v6> synthesized.

Synthesizing Unit <pcie_bram_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_bram_v6.v".
WARNING:Xst:647 - Input <waddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6> synthesized.

Synthesizing Unit <pcie_upconfig_fix_3451_v6>.
    Related source file is "/home/shep/projects/ocpi/coregen/pcie_4243_trn_v6_gtx_x4_250/source/pcie_upconfig_fix_3451_v6.v".
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_change> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_link_status_negotiated_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_char_isk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_phy_lnkup_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_upconfig_fix_3451_v6> synthesized.

Synthesizing Unit <SyncFIFO_6>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/SyncFIFO.v".
    Found 8x8-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 4-bit register for signal <dSyncReg1>.
    Found 4-bit register for signal <dEnqPtr>.
    Found 5-bit register for signal <dGDeqPtr>.
    Found 5-bit register for signal <dGDeqPtr1>.
    Found 4-bit register for signal <sSyncReg1>.
    Found 4-bit register for signal <sDeqPtr>.
    Found 5-bit register for signal <sGEnqPtr>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 8-bit register for signal <dDoutReg>.
    Found 4-bit comparator not equal for signal <n0012> created at line 126
    Found 4-bit comparator equal for signal <dNextNotEmpty_INV_4635_o> created at line 172
    Summary:
	inferred   1 RAM(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <SyncFIFO_6> synthesized.

Synthesizing Unit <ClockInvToBool>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/ocpi/ClockInvToBool.v".
    Summary:
	no macro.
Unit <ClockInvToBool> synthesized.

Synthesizing Unit <mkWmemiTap>.
    Related source file is "/home/shep/projects/ocpi/rtl/mkWmemiTap.v".
INFO:Xst:3210 - "/home/shep/projects/ocpi/rtl/mkWmemiTap.v" line 760: Output port <D_OUT> of the instance <a4l_a4wrResp_fifof> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wmemiM_isReset_isInReset>.
    Found 35-bit register for signal <a4l_a4rdAddr_fifof_q_0>.
    Found 35-bit register for signal <a4l_a4rdAddr_fifof_q_1>.
    Found 2-bit register for signal <a4l_a4wrAddr_fifof_cntr_r>.
    Found 35-bit register for signal <a4l_a4wrAddr_fifof_q_0>.
    Found 35-bit register for signal <a4l_a4wrAddr_fifof_q_1>.
    Found 2-bit register for signal <a4l_a4wrData_fifof_cntr_r>.
    Found 36-bit register for signal <a4l_a4wrData_fifof_q_0>.
    Found 36-bit register for signal <a4l_a4wrData_fifof_q_1>.
    Found 1-bit register for signal <axiActive>.
    Found 2-bit register for signal <wmemiM_dhF_cntr_r>.
    Found 146-bit register for signal <wmemiM_dhF_q_0>.
    Found 146-bit register for signal <wmemiM_dhF_q_1>.
    Found 1-bit register for signal <wmemiM_operateD>.
    Found 2-bit register for signal <wmemiM_reqF_cntr_r>.
    Found 52-bit register for signal <wmemiM_reqF_q_0>.
    Found 52-bit register for signal <wmemiM_reqF_q_1>.
    Found 1-bit register for signal <wmemiS_peerIsReady>.
    Found 2-bit register for signal <wmemiS_respF_cntr_r>.
    Found 131-bit register for signal <wmemiS_respF_q_0>.
    Found 131-bit register for signal <wmemiS_respF_q_1>.
    Found 2-bit register for signal <a4l_a4rdAddr_fifof_cntr_r>.
    Found 2-bit subtractor for signal <a4l_a4rdAddr_fifof_cntr_r_09_MINUS_1___d217> created at line 1673.
    Found 2-bit subtractor for signal <a4l_a4wrAddr_fifof_cntr_r_49_MINUS_1___d157> created at line 1675.
    Found 2-bit subtractor for signal <a4l_a4wrData_fifof_cntr_r_76_MINUS_1___d184> created at line 1677.
    Found 2-bit subtractor for signal <wmemiM_dhF_cntr_r_1_MINUS_1___d100> created at line 1678.
    Found 2-bit subtractor for signal <wmemiM_reqF_cntr_r_8_MINUS_1___d77> created at line 1683.
    Found 2-bit subtractor for signal <wmemiS_respF_cntr_r_MINUS_1___d16> created at line 1684.
    Found 2-bit adder for signal <MUX_a4l_a4rdAddr_fifof_cntr_r_write_1__VAL_2> created at line 981.
    Found 2-bit adder for signal <MUX_a4l_a4wrAddr_fifof_cntr_r_write_1__VAL_2> created at line 993.
    Found 2-bit adder for signal <MUX_a4l_a4wrData_fifof_cntr_r_write_1__VAL_2> created at line 1003.
    Found 2-bit adder for signal <MUX_wmemiM_dhF_cntr_r_write_1__VAL_2> created at line 1014.
    Found 2-bit adder for signal <MUX_wmemiM_reqF_cntr_r_write_1__VAL_2> created at line 1025.
    Found 2-bit adder for signal <MUX_wmemiS_respF_cntr_r_write_1__VAL_2> created at line 1040.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 886 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <mkWmemiTap> synthesized.

Synthesizing Unit <FIFO2_26>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 34-bit register for signal <data0_reg>.
    Found 34-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_26> synthesized.

Synthesizing Unit <FIFO2_27>.
    Related source file is "/home/shep/projects/ocpi/libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <full_reg>.
    Found 2-bit register for signal <data0_reg>.
    Found 2-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO2_27> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 101
 1024x32-bit dual-port RAM                             : 5
 1024x32-bit single-port RAM                           : 1
 16x10-bit dual-port RAM                               : 1
 16x256-bit single-port Read Only RAM                  : 1
 16x32-bit single-port Read Only RAM                   : 4
 2048x169-bit dual-port RAM                            : 2
 2048x32-bit dual-port RAM                             : 8
 256x2-bit single-port Read Only RAM                   : 1
 2x128-bit dual-port RAM                               : 1
 2x146-bit dual-port RAM                               : 2
 2x169-bit dual-port RAM                               : 3
 2x177-bit dual-port RAM                               : 1
 2x32-bit dual-port RAM                                : 26
 2x61-bit dual-port RAM                                : 2
 2x64-bit dual-port RAM                                : 1
 2x72-bit dual-port RAM                                : 11
 3x8-bit dual-port RAM                                 : 1
 3x81-bit dual-port RAM                                : 2
 4x10-bit single-port Read Only RAM                    : 1
 4x16-bit single-port Read Only RAM                    : 3
 4x2-bit single-port Read Only RAM                     : 9
 4x3-bit single-port Read Only RAM                     : 12
 64x8-bit single-port Read Only RAM                    : 1
 8x10-bit dual-port RAM                                : 1
 8x8-bit dual-port RAM                                 : 1
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 834
 1-bit adder                                           : 120
 10-bit adder                                          : 1
 10-bit subtractor                                     : 16
 11-bit adder                                          : 2
 12-bit adder                                          : 15
 12-bit subtractor                                     : 8
 13-bit adder                                          : 16
 13-bit subtractor                                     : 2
 14-bit adder                                          : 7
 14-bit subtractor                                     : 6
 16-bit adder                                          : 36
 16-bit addsub                                         : 8
 16-bit subtractor                                     : 6
 17-bit adder                                          : 4
 17-bit subtractor                                     : 2
 18-bit adder                                          : 1
 18-bit subtractor                                     : 1
 2-bit adder                                           : 45
 2-bit addsub                                          : 52
 2-bit subtractor                                      : 80
 20-bit subtractor                                     : 1
 22-bit subtractor                                     : 1
 24-bit adder                                          : 2
 24-bit subtractor                                     : 1
 28-bit adder                                          : 3
 28-bit subtractor                                     : 1
 3-bit adder                                           : 64
 3-bit subtractor                                      : 11
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 100
 32-bit subtractor                                     : 3
 4-bit adder                                           : 31
 4-bit addsub                                          : 26
 4-bit subtractor                                      : 35
 5-bit adder                                           : 46
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 21
 50-bit adder                                          : 2
 50-bit subtractor                                     : 2
 6-bit adder                                           : 12
 6-bit subtractor                                      : 10
 64-bit subtractor                                     : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 23
 9-bit adder                                           : 1
# Registers                                            : 5261
 1-bit register                                        : 3190
 10-bit register                                       : 17
 11-bit register                                       : 2
 112-bit register                                      : 3
 113-bit register                                      : 2
 12-bit register                                       : 26
 128-bit register                                      : 12
 129-bit register                                      : 4
 13-bit register                                       : 13
 130-bit register                                      : 12
 131-bit register                                      : 8
 139-bit register                                      : 4
 14-bit register                                       : 16
 146-bit register                                      : 14
 15-bit register                                       : 5
 153-bit register                                      : 28
 16-bit register                                       : 106
 169-bit register                                      : 13
 17-bit register                                       : 20
 177-bit register                                      : 3
 18-bit register                                       : 7
 182-bit register                                      : 2
 2-bit register                                        : 309
 20-bit register                                       : 2
 2048-bit register                                     : 1
 22-bit register                                       : 1
 24-bit register                                       : 4
 2448-bit register                                     : 22
 256-bit register                                      : 3
 27-bit register                                       : 4
 28-bit register                                       : 24
 3-bit register                                        : 162
 30-bit register                                       : 1
 31-bit register                                       : 1
 32-bit register                                       : 249
 33-bit register                                       : 22
 34-bit register                                       : 41
 35-bit register                                       : 8
 36-bit register                                       : 4
 4-bit register                                        : 393
 40-bit register                                       : 34
 41-bit register                                       : 2
 45-bit register                                       : 5
 48-bit register                                       : 2
 5-bit register                                        : 105
 50-bit register                                       : 5
 52-bit register                                       : 8
 56-bit register                                       : 2
 57-bit register                                       : 1
 59-bit register                                       : 12
 6-bit register                                        : 160
 61-bit register                                       : 8
 64-bit register                                       : 19
 65-bit register                                       : 1
 67-bit register                                       : 6
 7-bit register                                        : 5
 72-bit register                                       : 26
 79-bit register                                       : 2
 8-bit register                                        : 91
 81-bit register                                       : 2
 82-bit register                                       : 2
 9-bit register                                        : 5
# Comparators                                          : 507
 1-bit comparator equal                                : 91
 1-bit comparator not equal                            : 95
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 6
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 3
 12-bit comparator not equal                           : 4
 128-bit comparator not equal                          : 1
 13-bit comparator equal                               : 4
 13-bit comparator lessequal                           : 2
 14-bit comparator equal                               : 2
 14-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 11
 16-bit comparator greater                             : 2
 17-bit comparator equal                               : 1
 17-bit comparator lessequal                           : 3
 2-bit comparator equal                                : 74
 2-bit comparator greater                              : 23
 2-bit comparator lessequal                            : 2
 2-bit comparator not equal                            : 10
 22-bit comparator greater                             : 1
 24-bit comparator greater                             : 2
 28-bit comparator greater                             : 4
 3-bit comparator equal                                : 8
 3-bit comparator greater                              : 30
 3-bit comparator lessequal                            : 5
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 18
 32-bit comparator not equal                           : 2
 4-bit comparator equal                                : 5
 4-bit comparator greater                              : 4
 4-bit comparator lessequal                            : 34
 4-bit comparator not equal                            : 3
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 9
 5-bit comparator lessequal                            : 4
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 6
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 8
 8-bit comparator greater                              : 5
# Multiplexers                                         : 3385
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 16-to-1 multiplexer                             : 71
 1-bit 18-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1389
 1-bit 28-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 24
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 297
 10-bit 2-to-1 multiplexer                             : 43
 11-bit 2-to-1 multiplexer                             : 2
 11-bit 4-to-1 multiplexer                             : 16
 113-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 16
 128-bit 16-to-1 multiplexer                           : 1
 128-bit 2-to-1 multiplexer                            : 12
 13-bit 2-to-1 multiplexer                             : 22
 14-bit 2-to-1 multiplexer                             : 16
 15-bit 2-to-1 multiplexer                             : 1
 153-bit 16-to-1 multiplexer                           : 22
 16-bit 2-to-1 multiplexer                             : 56
 17-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 16-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 104
 20-bit 2-to-1 multiplexer                             : 13
 22-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 8
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 132
 3-bit 3-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 320
 32-bit 39-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 12
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 34-bit 13-to-1 multiplexer                            : 1
 34-bit 15-to-1 multiplexer                            : 1
 34-bit 2-to-1 multiplexer                             : 50
 34-bit 24-to-1 multiplexer                            : 2
 34-bit 32-to-1 multiplexer                            : 1
 34-bit 4-to-1 multiplexer                             : 1
 34-bit 44-to-1 multiplexer                            : 2
 34-bit 8-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 4
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 76
 4-bit 4-to-1 multiplexer                              : 144
 40-bit 2-to-1 multiplexer                             : 2
 41-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 146
 5-bit 8-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 5
 58-bit 2-to-1 multiplexer                             : 2
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 86
 61-bit 2-to-1 multiplexer                             : 6
 64-bit 2-to-1 multiplexer                             : 9
 65-bit 2-to-1 multiplexer                             : 3
 67-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 3
 72-bit 2-to-1 multiplexer                             : 48
 8-bit 15-to-1 multiplexer                             : 5
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 131
 8-bit 4-to-1 multiplexer                              : 1
 81-bit 2-to-1 multiplexer                             : 7
 82-bit 2-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 30
 1-bit shifter logical left                            : 7
 18-bit shifter logical left                           : 1
 30-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 15
 7-bit shifter logical left                            : 6
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 31
# Xors                                                 : 77
 1-bit xor18                                           : 1
 1-bit xor2                                            : 21
 12-bit xor2                                           : 2
 2-bit xor2                                            : 12
 22-bit xor2                                           : 1
 3-bit xor2                                            : 27
 32-bit xor2                                           : 2
 4-bit xor2                                            : 6
 5-bit xor2                                            : 4
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <intr_cc> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <phyReset> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wsiS_reqFifo> is unconnected in block <gbe0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_0_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_5_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_6_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_7_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ctNow> is unconnected in block <ctop>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tcGbe0> is unconnected in block <ftop>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <flp_rst> is unconnected in block <ftop>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sys1_rst> is unconnected in block <ftop>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <wtiM_0_nowReq<66:65>> (without init value) have a constant value of 0 in block <mkCTop16B>.
WARNING:Xst:2404 -  FFs/Latches <tlpReq<63:63>> (without init value) have a constant value of 0 in block <mkTLPSerializer>.
WARNING:Xst:2404 -  FFs/Latches <wti_nowReq<66:65>> (without init value) have a constant value of 0 in block <mkTimeClient>.
WARNING:Xst:2404 -  FFs/Latches <line1<127:126>> (without init value) have a constant value of 0 in block <mkLCDController>.
WARNING:Xst:2404 -  FFs/Latches <line2<127:126>> (without init value) have a constant value of 0 in block <mkLCDController>.

Synthesizing (advanced) Unit <BRAM1Load>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DO_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <EN>            | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DO_R>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM1Load> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM2_1>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA_R> <DOB_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     enB            | connected to signal <ENB>           | high     |
    |     weB            | connected to signal <WEB>           | high     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     diB            | connected to signal <DIB>           |          |
    |     doB            | connected to signal <DOB_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM2_1> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM2_2>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA_R> <DOB_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 169-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 169-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     enB            | connected to signal <ENB>           | high     |
    |     weB            | connected to signal <WEB>           | high     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     diB            | connected to signal <DIB>           |          |
    |     doB            | connected to signal <DOB_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM2_2> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM2_3>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA_R> <DOB_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     enB            | connected to signal <ENB>           | high     |
    |     weB            | connected to signal <WEB>           | high     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     diB            | connected to signal <DIB>           |          |
    |     doB            | connected to signal <DOB_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM2_3> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDiv_1>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <ClockDiv_1> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDiv_2>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <ClockDiv_2> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_1>.
The following registers are absorbed into accumulator <q_state>: 1 register on signal <q_state>.
Unit <Counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:Xst:3231 - The small RAM <Mram__n0098> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <daddr<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_RX_VALID_FILTER_V6>.
The following registers are absorbed into counter <reg_rxvld_count>: 1 register on signal <reg_rxvld_count>.
The following registers are absorbed into counter <reg_rxvld_fallback>: 1 register on signal <reg_rxvld_fallback>.
The following registers are absorbed into counter <awake_com_count_q>: 1 register on signal <awake_com_count_q>.
Unit <GTX_RX_VALID_FILTER_V6> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_1>.
The following registers are absorbed into counter <tail>: 1 register on signal <tail>.
The following registers are absorbed into counter <head>: 1 register on signal <head>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_2>.
The following registers are absorbed into counter <tail_0>: 1 register on signal <tail_0>.
The following registers are absorbed into counter <head_0>: 1 register on signal <head_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_3>.
The following registers are absorbed into counter <tail_0>: 1 register on signal <tail_0>.
The following registers are absorbed into counter <head_0>: 1 register on signal <head_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 72-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 72-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_4>.
The following registers are absorbed into counter <tail_0>: 1 register on signal <tail_0>.
The following registers are absorbed into counter <head_0>: 1 register on signal <head_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 61-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 61-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_5>.
The following registers are absorbed into counter <tail_0>: 1 register on signal <tail_0>.
The following registers are absorbed into counter <head_0>: 1 register on signal <head_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 169-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 169-bit                    |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_5> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_6>.
The following registers are absorbed into counter <tail_0>: 1 register on signal <tail_0>.
The following registers are absorbed into counter <head_0>: 1 register on signal <head_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 146-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 146-bit                    |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_6> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_7>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <tail> prevents it from being combined with the RAM <Mram_arr> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 81-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 81-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_7> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_1>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 64-bit                     |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr<0>>   |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 64-bit                     |          |
    |     addrB          | connected to signal <dGDeqPtr<0>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_2>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 177-bit                    |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr<0>>   |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 177-bit                    |          |
    |     addrB          | connected to signal <dGDeqPtr<0>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_3>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr<0>>   |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     addrB          | connected to signal <dGDeqPtr<0>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_4>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 10-bit                     |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr<2:0>> |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 10-bit                     |          |
    |     addrB          | connected to signal <dGDeqPtr<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_5>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr<3:0>> |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <dGDeqPtr<3:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_5> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_6>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sGEnqPtr<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <dGDeqPtr<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_6> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD_1>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
Unit <arSRLFIFOD_1> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD_2>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
Unit <arSRLFIFOD_2> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD_3>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
Unit <arSRLFIFOD_3> synthesized (advanced).

Synthesizing (advanced) Unit <bank_common>.
The following registers are absorbed into counter <rfc_zq_timer.rfc_zq_timer_r>: 1 register on signal <rfc_zq_timer.rfc_zq_timer_r>.
	The following adders/subtractors are grouped into adder tree <Madd_generate_maint_cmds.present_count_Madd1> :
 	<Madd_n0214> in block <bank_common>, 	<Madd_n0220_Madd> in block <bank_common>, 	<Madd_n0226_Madd> in block <bank_common>, 	<Madd_generate_maint_cmds.present_count_Madd> in block <bank_common>.
Unit <bank_common> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_1>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_1> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_2>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_2> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_3>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_3> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_4>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_4> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_1>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_1> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_2>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_2> synthesized (advanced).

Synthesizing (advanced) Unit <col_mach>.
The following registers are absorbed into counter <read_fifo.head_r>: 1 register on signal <read_fifo.head_r>.
Unit <col_mach> synthesized (advanced).

Synthesizing (advanced) Unit <mkAXBLUART>.
The following registers are absorbed into counter <a4l_a4wrResp_fifof_cntr_r>: 1 register on signal <a4l_a4wrResp_fifof_cntr_r>.
The following registers are absorbed into counter <uartTxtP>: 1 register on signal <uartTxtP>.
The following registers are absorbed into counter <a4l_a4rdResp_fifof_cntr_r>: 1 register on signal <a4l_a4rdResp_fifof_cntr_r>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_put__h3589> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x__h3633>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <put__h3589>    |          |
    -----------------------------------------------------------------------
Unit <mkAXBLUART> synthesized (advanced).

Synthesizing (advanced) Unit <mkBLUART>.
The following registers are absorbed into counter <txBaudCnt>: 1 register on signal <txBaudCnt>.
The following registers are absorbed into counter <rxBitCnt>: 1 register on signal <rxBitCnt>.
Unit <mkBLUART> synthesized (advanced).

Synthesizing (advanced) Unit <mkBiasWorker16B>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <wsiM_iMesgCount>: 1 register on signal <wsiM_iMesgCount>.
The following registers are absorbed into counter <wsiM_pMesgCount>: 1 register on signal <wsiM_pMesgCount>.
The following registers are absorbed into counter <wsiM_reqFifo_cntr_r>: 1 register on signal <wsiM_reqFifo_cntr_r>.
The following registers are absorbed into counter <wsiM_tBusyCount>: 1 register on signal <wsiM_tBusyCount>.
The following registers are absorbed into counter <wsiS_iMesgCount>: 1 register on signal <wsiS_iMesgCount>.
The following registers are absorbed into counter <wsiS_pMesgCount>: 1 register on signal <wsiS_pMesgCount>.
The following registers are absorbed into counter <wsiS_reqFifo_countReg>: 1 register on signal <wsiS_reqFifo_countReg>.
The following registers are absorbed into counter <wsiS_tBusyCount>: 1 register on signal <wsiS_tBusyCount>.
INFO:Xst:3231 - The small RAM <Mram__n0683> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkBiasWorker16B> synthesized (advanced).

Synthesizing (advanced) Unit <mkDramServer_v6>.
The following registers are absorbed into counter <respCount>: 1 register on signal <respCount>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <wmemiRdReq>: 1 register on signal <wmemiRdReq>.
The following registers are absorbed into counter <wmemiRdResp>: 1 register on signal <wmemiRdResp>.
The following registers are absorbed into counter <wmemiWrReq>: 1 register on signal <wmemiWrReq>.
The following registers are absorbed into counter <wmemi_respF_cntr_r>: 1 register on signal <wmemi_respF_cntr_r>.
The following registers are absorbed into counter <memc_requestCount>: 1 register on signal <memc_requestCount>.
The following registers are absorbed into counter <memc_responseCount>: 1 register on signal <memc_responseCount>.
The following registers are absorbed into counter <uclkUpdateCnt>: 1 register on signal <uclkUpdateCnt>.
The following registers are absorbed into accumulator <wmemiReadInFlight_value>: 1 register on signal <wmemiReadInFlight_value>.
INFO:Xst:3231 - The small RAM <Mram__n1796> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkDramServer_v6> synthesized (advanced).

Synthesizing (advanced) Unit <mkFMC150>.
The following registers are absorbed into counter <oneKHz_value>: 1 register on signal <oneKHz_value>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <spiCDC_dPos>: 1 register on signal <spiCDC_dPos>.
The following registers are absorbed into counter <spiCDC_rPos>: 1 register on signal <spiCDC_rPos>.
The following registers are absorbed into counter <spiDAC_dPos>: 1 register on signal <spiDAC_dPos>.
The following registers are absorbed into counter <spiDAC_iPos>: 1 register on signal <spiDAC_iPos>.
INFO:Xst:3231 - The small RAM <Mram__n1004> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkFMC150> synthesized (advanced).

Synthesizing (advanced) Unit <mkFTop_ml605>.
The following registers are absorbed into counter <freeCnt>: 1 register on signal <freeCnt>.
Unit <mkFTop_ml605> synthesized (advanced).

Synthesizing (advanced) Unit <mkFlashWorker>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
INFO:Xst:3231 - The small RAM <Mram__n0852> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkFlashWorker> synthesized (advanced).

Synthesizing (advanced) Unit <mkGMAC>.
The following registers are absorbed into counter <txRS_ifgCnt_value>: 1 register on signal <txRS_ifgCnt_value>.
The following registers are absorbed into counter <txRS_lenCnt_value>: 1 register on signal <txRS_lenCnt_value>.
The following registers are absorbed into counter <txRS_preambleCnt_value>: 1 register on signal <txRS_preambleCnt_value>.
The following registers are absorbed into counter <rxRS_preambleCnt_value>: 1 register on signal <rxRS_preambleCnt_value>.
Unit <mkGMAC> synthesized (advanced).

Synthesizing (advanced) Unit <mkGbeWorker>.
The following registers are absorbed into counter <rxAbortEOPC>: 1 register on signal <rxAbortEOPC>.
The following registers are absorbed into counter <rxCount>: 1 register on signal <rxCount>.
The following registers are absorbed into counter <rxDCPMesgPos>: 1 register on signal <rxDCPMesgPos>.
The following registers are absorbed into counter <rxHdrMatchCnt>: 1 register on signal <rxHdrMatchCnt>.
The following registers are absorbed into counter <rxEmptyEOPC>: 1 register on signal <rxEmptyEOPC>.
The following registers are absorbed into counter <rxHdr_mCnt>: 1 register on signal <rxHdr_mCnt>.
The following registers are absorbed into counter <rxOvfCount>: 1 register on signal <rxOvfCount>.
The following registers are absorbed into counter <rxValidEOPC>: 1 register on signal <rxValidEOPC>.
The following registers are absorbed into counter <rxValidNoEOPC>: 1 register on signal <rxValidNoEOPC>.
The following registers are absorbed into counter <txUndCount>: 1 register on signal <txUndCount>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <wsiM_iMesgCount>: 1 register on signal <wsiM_iMesgCount>.
The following registers are absorbed into counter <wsiM_pMesgCount>: 1 register on signal <wsiM_pMesgCount>.
The following registers are absorbed into counter <wsiM_reqFifo_cntr_r>: 1 register on signal <wsiM_reqFifo_cntr_r>.
The following registers are absorbed into counter <phyResetWaitCnt>: 1 register on signal <phyResetWaitCnt>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <txDCPPos> prevents it from being combined with the RAM <Mram__n2473> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <txDCPPos<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n2228> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2867> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 2-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mdi_rPlayIndex_Q_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkGbeWorker> synthesized (advanced).

Synthesizing (advanced) Unit <mkLCDController>.
The following registers are absorbed into counter <idx>: 1 register on signal <idx>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <row>: 1 register on signal <row>.
Unit <mkLCDController> synthesized (advanced).

Synthesizing (advanced) Unit <mkMemiTestWorker>.
The following registers are absorbed into counter <freeCnt>: 1 register on signal <freeCnt>.
The following registers are absorbed into counter <testCycleCount>: 1 register on signal <testCycleCount>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wmemiRdReq>: 1 register on signal <wmemiRdReq>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <wmemiRdResp>: 1 register on signal <wmemiRdResp>.
The following registers are absorbed into counter <wmemiWrReq>: 1 register on signal <wmemiWrReq>.
The following registers are absorbed into counter <wmemi_dhF_cntr_r>: 1 register on signal <wmemi_dhF_cntr_r>.
The following registers are absorbed into counter <wmemi_reqF_cntr_r>: 1 register on signal <wmemi_reqF_cntr_r>.
The following registers are absorbed into counter <errorCount>: 1 register on signal <errorCount>.
The following registers are absorbed into counter <hwordAddr>: 1 register on signal <hwordAddr>.
INFO:Xst:3231 - The small RAM <Mram__n1569> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkMemiTestWorker> synthesized (advanced).

Synthesizing (advanced) Unit <mkOCCP>.
The following registers are absorbed into accumulator <timeServ_fracSeconds>: 1 register on signal <timeServ_fracSeconds>.
The following registers are absorbed into accumulator <timeServ_fracInc>: 1 register on signal <timeServ_fracInc>.
The following registers are absorbed into counter <timeServ_refFreeCount>: 1 register on signal <timeServ_refFreeCount>.
The following registers are absorbed into counter <timeServ_refFromRise>: 1 register on signal <timeServ_refFromRise>.
The following registers are absorbed into counter <timeServ_refPerCount>: 1 register on signal <timeServ_refPerCount>.
The following registers are absorbed into counter <timeServ_ppsEdgeCount>: 1 register on signal <timeServ_ppsEdgeCount>.
The following registers are absorbed into counter <timeServ_refSecCount>: 1 register on signal <timeServ_refSecCount>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <wci_0_reqF_cntr_r>: 1 register on signal <wci_0_reqF_cntr_r>.
The following registers are absorbed into counter <readCntReg>: 1 register on signal <readCntReg>.
The following registers are absorbed into counter <wci_10_reqF_cntr_r>: 1 register on signal <wci_10_reqF_cntr_r>.
The following registers are absorbed into counter <wci_11_reqF_cntr_r>: 1 register on signal <wci_11_reqF_cntr_r>.
The following registers are absorbed into counter <wci_12_reqF_cntr_r>: 1 register on signal <wci_12_reqF_cntr_r>.
The following registers are absorbed into counter <wci_13_reqF_cntr_r>: 1 register on signal <wci_13_reqF_cntr_r>.
The following registers are absorbed into counter <wci_14_reqF_cntr_r>: 1 register on signal <wci_14_reqF_cntr_r>.
The following registers are absorbed into counter <wci_1_reqF_cntr_r>: 1 register on signal <wci_1_reqF_cntr_r>.
The following registers are absorbed into counter <wci_2_reqF_cntr_r>: 1 register on signal <wci_2_reqF_cntr_r>.
The following registers are absorbed into counter <wci_3_reqF_cntr_r>: 1 register on signal <wci_3_reqF_cntr_r>.
The following registers are absorbed into counter <wci_4_reqF_cntr_r>: 1 register on signal <wci_4_reqF_cntr_r>.
The following registers are absorbed into counter <wci_5_reqF_cntr_r>: 1 register on signal <wci_5_reqF_cntr_r>.
The following registers are absorbed into counter <wci_6_reqF_cntr_r>: 1 register on signal <wci_6_reqF_cntr_r>.
The following registers are absorbed into counter <wci_7_reqF_cntr_r>: 1 register on signal <wci_7_reqF_cntr_r>.
The following registers are absorbed into counter <wci_8_reqF_cntr_r>: 1 register on signal <wci_8_reqF_cntr_r>.
The following registers are absorbed into counter <wci_9_reqF_cntr_r>: 1 register on signal <wci_9_reqF_cntr_r>.
The following registers are absorbed into accumulator <rom_serverAdapter_cnt>: 1 register on signal <rom_serverAdapter_cnt>.
Unit <mkOCCP> synthesized (advanced).

Synthesizing (advanced) Unit <mkOCDP16B_1>.
The following registers are absorbed into counter <tlp_complTimerCount>: 1 register on signal <tlp_complTimerCount>.
The following registers are absorbed into counter <bml_lclStarts>: 1 register on signal <bml_lclStarts>.
The following registers are absorbed into counter <bml_lclDones>: 1 register on signal <bml_lclDones>.
The following registers are absorbed into counter <bml_remStarts>: 1 register on signal <bml_remStarts>.
The following registers are absorbed into counter <bml_remDones>: 1 register on signal <bml_remDones>.
The following registers are absorbed into counter <tlp_dmaTag>: 1 register on signal <tlp_dmaTag>.
The following registers are absorbed into counter <wci_reqF_countReg>: 1 register on signal <wci_reqF_countReg>.
The following registers are absorbed into counter <tlp_flowDiagCount>: 1 register on signal <tlp_flowDiagCount>.
The following registers are absorbed into counter <wci_respF_cntr_r>: 1 register on signal <wci_respF_cntr_r>.
The following registers are absorbed into counter <wmi_reqCount>: 1 register on signal <wmi_reqCount>.
The following registers are absorbed into counter <wmi_mesgCount>: 1 register on signal <wmi_mesgCount>.
The following registers are absorbed into counter <wmi_wmi_dhF_countReg>: 1 register on signal <wmi_wmi_dhF_countReg>.
The following registers are absorbed into counter <wmi_wmi_reqF_countReg>: 1 register on signal <wmi_wmi_reqF_countReg>.
The following registers are absorbed into counter <wmi_wrtCount>: 1 register on signal <wmi_wrtCount>.
The following registers are absorbed into counter <wmi_wmi_respF_cntr_r>: 1 register on signal <wmi_wmi_respF_cntr_r>.
The following registers are absorbed into counter <bml_lclBufsAR>: 1 register on signal <bml_lclBufsAR>.
The following registers are absorbed into counter <bml_lclCredit>: 1 register on signal <bml_lclCredit>.
The following registers are absorbed into counter <bml_lclBufsCF>: 1 register on signal <bml_lclBufsCF>.
The following registers are absorbed into counter <wmi_bufDwell>: 1 register on signal <wmi_bufDwell>.
The following registers are absorbed into counter <bml_crdBuf_value>: 1 register on signal <bml_crdBuf_value>.
The following registers are absorbed into counter <bml_lclBuf_value>: 1 register on signal <bml_lclBuf_value>.
The following registers are absorbed into counter <bml_fabBuf_value>: 1 register on signal <bml_fabBuf_value>.
The following registers are absorbed into counter <bml_remBuf_value>: 1 register on signal <bml_remBuf_value>.
The following registers are absorbed into counter <tlp_postSeqDwell>: 1 register on signal <tlp_postSeqDwell>.
The following registers are absorbed into counter <tlp_doorSeqDwell>: 1 register on signal <tlp_doorSeqDwell>.
The following registers are absorbed into counter <bml_fabBufsAvail>: 1 register on signal <bml_fabBufsAvail>.
The following registers are absorbed into accumulator <bram_0_serverAdapterB_cnt>: 1 register on signal <bram_0_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <bram_0_serverAdapterA_cnt>: 1 register on signal <bram_0_serverAdapterA_cnt>.
The following registers are absorbed into accumulator <bram_2_serverAdapterA_cnt>: 1 register on signal <bram_2_serverAdapterA_cnt>.
The following registers are absorbed into accumulator <bram_1_serverAdapterA_cnt>: 1 register on signal <bram_1_serverAdapterA_cnt>.
The following registers are absorbed into accumulator <bram_1_serverAdapterB_cnt>: 1 register on signal <bram_1_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <bram_3_serverAdapterB_cnt>: 1 register on signal <bram_3_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <bram_2_serverAdapterB_cnt>: 1 register on signal <bram_2_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <bram_3_serverAdapterA_cnt>: 1 register on signal <bram_3_serverAdapterA_cnt>.
INFO:Xst:3231 - The small RAM <Mram__n4159> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_CASE_tlp_outDwRemain_BITS_1_TO_0_0b0_0xFFFF_0b_ETC__q3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_outDwRemain<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CASE_tlp_outDwRemain_BITS_1_TO_0_0b0_0xFFFF_0b_ETC__q3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4179> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_tlpBRAM_readReq_D_OUT<11:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4371> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_tlpBRAM_readReq_D_OUT<16:17>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4390> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_tlpBRAM_readReq_D_OUT<15:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkOCDP16B_1> synthesized (advanced).

Synthesizing (advanced) Unit <mkOCDP16B_2>.
The following registers are absorbed into accumulator <tlp_srcMesgAccu>: 1 register on signal <tlp_srcMesgAccu>.
The following registers are absorbed into counter <tlp_complTimerCount>: 1 register on signal <tlp_complTimerCount>.
The following registers are absorbed into counter <bml_lclDones>: 1 register on signal <bml_lclDones>.
The following registers are absorbed into counter <bml_lclStarts>: 1 register on signal <bml_lclStarts>.
The following registers are absorbed into counter <bml_remDones>: 1 register on signal <bml_remDones>.
The following registers are absorbed into counter <bml_remStarts>: 1 register on signal <bml_remStarts>.
The following registers are absorbed into counter <wci_reqF_countReg>: 1 register on signal <wci_reqF_countReg>.
The following registers are absorbed into counter <tlp_flowDiagCount>: 1 register on signal <tlp_flowDiagCount>.
The following registers are absorbed into counter <wci_respF_cntr_r>: 1 register on signal <wci_respF_cntr_r>.
The following registers are absorbed into counter <wmi_reqCount>: 1 register on signal <wmi_reqCount>.
The following registers are absorbed into counter <wmi_mesgCount>: 1 register on signal <wmi_mesgCount>.
The following registers are absorbed into counter <wmi_wmi_dhF_countReg>: 1 register on signal <wmi_wmi_dhF_countReg>.
The following registers are absorbed into counter <wmi_wmi_reqF_countReg>: 1 register on signal <wmi_wmi_reqF_countReg>.
The following registers are absorbed into counter <wmi_wmi_respF_cntr_r>: 1 register on signal <wmi_wmi_respF_cntr_r>.
The following registers are absorbed into counter <wmi_wrtCount>: 1 register on signal <wmi_wrtCount>.
The following registers are absorbed into counter <bml_lclBufsCF>: 1 register on signal <bml_lclBufsCF>.
The following registers are absorbed into counter <bml_lclBufsAR>: 1 register on signal <bml_lclBufsAR>.
The following registers are absorbed into counter <bml_lclCredit>: 1 register on signal <bml_lclCredit>.
The following registers are absorbed into counter <wmi_bufDwell>: 1 register on signal <wmi_bufDwell>.
The following registers are absorbed into counter <bml_crdBuf_value>: 1 register on signal <bml_crdBuf_value>.
The following registers are absorbed into counter <bml_fabBuf_value>: 1 register on signal <bml_fabBuf_value>.
The following registers are absorbed into counter <bml_remBuf_value>: 1 register on signal <bml_remBuf_value>.
The following registers are absorbed into counter <bml_lclBuf_value>: 1 register on signal <bml_lclBuf_value>.
The following registers are absorbed into counter <tlp_doorSeqDwell>: 1 register on signal <tlp_doorSeqDwell>.
The following registers are absorbed into counter <bml_fabBufsAvail>: 1 register on signal <bml_fabBufsAvail>.
The following registers are absorbed into counter <tlp_postSeqDwell>: 1 register on signal <tlp_postSeqDwell>.
The following registers are absorbed into accumulator <bram_0_serverAdapterA_cnt>: 1 register on signal <bram_0_serverAdapterA_cnt>.
The following registers are absorbed into accumulator <bram_0_serverAdapterB_cnt>: 1 register on signal <bram_0_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <bram_1_serverAdapterA_cnt>: 1 register on signal <bram_1_serverAdapterA_cnt>.
The following registers are absorbed into accumulator <bram_1_serverAdapterB_cnt>: 1 register on signal <bram_1_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <bram_2_serverAdapterA_cnt>: 1 register on signal <bram_2_serverAdapterA_cnt>.
The following registers are absorbed into accumulator <bram_2_serverAdapterB_cnt>: 1 register on signal <bram_2_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <bram_3_serverAdapterA_cnt>: 1 register on signal <bram_3_serverAdapterA_cnt>.
The following registers are absorbed into accumulator <bram_3_serverAdapterB_cnt>: 1 register on signal <bram_3_serverAdapterB_cnt>.
INFO:Xst:3231 - The small RAM <Mram__n4188> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_CASE_tlp_outDwRemain_BITS_1_TO_0_0b0_0xFFFF_0b_ETC__q3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_outDwRemain<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CASE_tlp_outDwRemain_BITS_1_TO_0_0b0_0xFFFF_0b_ETC__q3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4145> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_tlpBRAM_readReq_D_OUT<16:17>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4127> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_tlpBRAM_readReq_D_OUT<15:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4171> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tlp_tlpBRAM_readReq_D_OUT<11:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkOCDP16B_2> synthesized (advanced).

Synthesizing (advanced) Unit <mkSMAdapter16B_1>.
The following registers are absorbed into accumulator <mesgLengthSoFar>: 1 register on signal <mesgLengthSoFar>.
The following registers are absorbed into accumulator <fabRespCredit_value>: 1 register on signal <fabRespCredit_value>.
The following registers are absorbed into accumulator <mesgReqAddr>: 1 register on signal <mesgReqAddr>.
The following registers are absorbed into accumulator <fabWordsRemain>: 1 register on signal <fabWordsRemain>.
The following registers are absorbed into counter <respF_rRdPtr>: 1 register on signal <respF_rRdPtr>.
The following registers are absorbed into counter <respF_rWrPtr>: 1 register on signal <respF_rWrPtr>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <wmi_dhF_cntr_r>: 1 register on signal <wmi_dhF_cntr_r>.
The following registers are absorbed into counter <wmi_mFlagF_cntr_r>: 1 register on signal <wmi_mFlagF_cntr_r>.
The following registers are absorbed into counter <wmi_reqF_cntr_r>: 1 register on signal <wmi_reqF_cntr_r>.
The following registers are absorbed into counter <wmwtBeginCount>: 1 register on signal <wmwtBeginCount>.
The following registers are absorbed into counter <wmwtFinalCount>: 1 register on signal <wmwtFinalCount>.
The following registers are absorbed into counter <wsiM_iMesgCount>: 1 register on signal <wsiM_iMesgCount>.
The following registers are absorbed into counter <wmwtPushCount>: 1 register on signal <wmwtPushCount>.
The following registers are absorbed into counter <wsiM_pMesgCount>: 1 register on signal <wsiM_pMesgCount>.
The following registers are absorbed into counter <wsiM_reqFifo_cntr_r>: 1 register on signal <wsiM_reqFifo_cntr_r>.
The following registers are absorbed into counter <wsiM_tBusyCount>: 1 register on signal <wsiM_tBusyCount>.
The following registers are absorbed into counter <wsiS_pMesgCount>: 1 register on signal <wsiS_pMesgCount>.
The following registers are absorbed into counter <wsiS_iMesgCount>: 1 register on signal <wsiS_iMesgCount>.
The following registers are absorbed into counter <wsiS_reqFifo_countReg>: 1 register on signal <wsiS_reqFifo_countReg>.
The following registers are absorbed into counter <wsiS_tBusyCount>: 1 register on signal <wsiS_tBusyCount>.
The following registers are absorbed into counter <abortCount>: 1 register on signal <abortCount>.
The following registers are absorbed into counter <unrollCnt>: 1 register on signal <unrollCnt>.
	The following adders/subtractors are grouped into adder tree <Madd_x__h23108[4]_y__h23109[4]_add_402_OUT_Madd1> :
 	<Madd_x__h23264> in block <mkSMAdapter16B_1>, 	<Madd_x__h23240_Madd> in block <mkSMAdapter16B_1>, 	<Madd_x__h23216_Madd> in block <mkSMAdapter16B_1>, 	<Madd_x__h23192_Madd> in block <mkSMAdapter16B_1>, 	<Madd_x__h23168_Madd> in block <mkSMAdapter16B_1>, 	<Madd_x__h23144_Madd> in block <mkSMAdapter16B_1>, 	<Madd_x__h23120_Madd> in block <mkSMAdapter16B_1>, 	<Madd_x__h23108[4]_y__h23109[4]_add_402_OUT_Madd> in block <mkSMAdapter16B_1>.
INFO:Xst:3231 - The small RAM <Mram__n2038> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkSMAdapter16B_1> synthesized (advanced).

Synthesizing (advanced) Unit <mkSMAdapter16B_2>.
The following registers are absorbed into accumulator <mesgLengthSoFar>: 1 register on signal <mesgLengthSoFar>.
The following registers are absorbed into accumulator <fabRespCredit_value>: 1 register on signal <fabRespCredit_value>.
The following registers are absorbed into accumulator <mesgReqAddr>: 1 register on signal <mesgReqAddr>.
The following registers are absorbed into accumulator <fabWordsRemain>: 1 register on signal <fabWordsRemain>.
The following registers are absorbed into counter <respF_rRdPtr>: 1 register on signal <respF_rRdPtr>.
The following registers are absorbed into counter <respF_rWrPtr>: 1 register on signal <respF_rWrPtr>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <wmi_dhF_cntr_r>: 1 register on signal <wmi_dhF_cntr_r>.
The following registers are absorbed into counter <wmi_mFlagF_cntr_r>: 1 register on signal <wmi_mFlagF_cntr_r>.
The following registers are absorbed into counter <wmi_reqF_cntr_r>: 1 register on signal <wmi_reqF_cntr_r>.
The following registers are absorbed into counter <wmwtBeginCount>: 1 register on signal <wmwtBeginCount>.
The following registers are absorbed into counter <wmwtFinalCount>: 1 register on signal <wmwtFinalCount>.
The following registers are absorbed into counter <wsiM_iMesgCount>: 1 register on signal <wsiM_iMesgCount>.
The following registers are absorbed into counter <wmwtPushCount>: 1 register on signal <wmwtPushCount>.
The following registers are absorbed into counter <wsiM_pMesgCount>: 1 register on signal <wsiM_pMesgCount>.
The following registers are absorbed into counter <wsiM_reqFifo_cntr_r>: 1 register on signal <wsiM_reqFifo_cntr_r>.
The following registers are absorbed into counter <wsiM_tBusyCount>: 1 register on signal <wsiM_tBusyCount>.
The following registers are absorbed into counter <wsiS_pMesgCount>: 1 register on signal <wsiS_pMesgCount>.
The following registers are absorbed into counter <wsiS_iMesgCount>: 1 register on signal <wsiS_iMesgCount>.
The following registers are absorbed into counter <wsiS_reqFifo_countReg>: 1 register on signal <wsiS_reqFifo_countReg>.
The following registers are absorbed into counter <wsiS_tBusyCount>: 1 register on signal <wsiS_tBusyCount>.
The following registers are absorbed into counter <abortCount>: 1 register on signal <abortCount>.
The following registers are absorbed into counter <unrollCnt>: 1 register on signal <unrollCnt>.
	The following adders/subtractors are grouped into adder tree <Madd_x__h23108[4]_y__h23109[4]_add_402_OUT_Madd1> :
 	<Madd_x__h23264> in block <mkSMAdapter16B_2>, 	<Madd_x__h23240_Madd> in block <mkSMAdapter16B_2>, 	<Madd_x__h23216_Madd> in block <mkSMAdapter16B_2>, 	<Madd_x__h23192_Madd> in block <mkSMAdapter16B_2>, 	<Madd_x__h23168_Madd> in block <mkSMAdapter16B_2>, 	<Madd_x__h23144_Madd> in block <mkSMAdapter16B_2>, 	<Madd_x__h23120_Madd> in block <mkSMAdapter16B_2>, 	<Madd_x__h23108[4]_y__h23109[4]_add_402_OUT_Madd> in block <mkSMAdapter16B_2>.
INFO:Xst:3231 - The small RAM <Mram__n2042> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkSMAdapter16B_2> synthesized (advanced).

Synthesizing (advanced) Unit <mkTLPSerializer>.
The following registers are absorbed into counter <tlpDWAddr>: 1 register on signal <tlpDWAddr>.
The following registers are absorbed into counter <tlpUnroll>: 1 register on signal <tlpUnroll>.
The following registers are absorbed into counter <tlpDWp>: 1 register on signal <tlpDWp>.
The following registers are absorbed into counter <rdp>: 1 register on signal <rdp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lastRema__h7245> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rdp>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <lastRema__h7245> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0642> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inF_D_OUT<65:66>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0624> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inF_D_OUT<64:65>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0661> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inF_D_OUT<68:69>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkTLPSerializer> synthesized (advanced).

Synthesizing (advanced) Unit <mkWSICaptureWorker4B>.
The following registers are absorbed into accumulator <mesgLengthSoFar>: 1 register on signal <mesgLengthSoFar>.
The following registers are absorbed into counter <wci_wslv_reqF_countReg>: 1 register on signal <wci_wslv_reqF_countReg>.
The following registers are absorbed into counter <wci_wslv_respF_cntr_r>: 1 register on signal <wci_wslv_respF_cntr_r>.
The following registers are absorbed into counter <wsiS_iMesgCount>: 1 register on signal <wsiS_iMesgCount>.
The following registers are absorbed into counter <wsiS_pMesgCount>: 1 register on signal <wsiS_pMesgCount>.
The following registers are absorbed into counter <wsiS_reqFifo_countReg>: 1 register on signal <wsiS_reqFifo_countReg>.
The following registers are absorbed into counter <wsiS_tBusyCount>: 1 register on signal <wsiS_tBusyCount>.
The following registers are absorbed into accumulator <dataBram_0_serverAdapterB_cnt>: 1 register on signal <dataBram_0_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <metaBram_0_serverAdapterB_cnt>: 1 register on signal <metaBram_0_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <metaBram_2_serverAdapterB_cnt>: 1 register on signal <metaBram_2_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <metaBram_1_serverAdapterB_cnt>: 1 register on signal <metaBram_1_serverAdapterB_cnt>.
The following registers are absorbed into accumulator <metaBram_3_serverAdapterB_cnt>: 1 register on signal <metaBram_3_serverAdapterB_cnt>.
INFO:Xst:3231 - The small RAM <Mram__n1537> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wci_wslv_reqF_D_OUT<35:34>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mkWSICaptureWorker4B> synthesized (advanced).

Synthesizing (advanced) Unit <mkWmemiTap>.
The following registers are absorbed into counter <a4l_a4wrAddr_fifof_cntr_r>: 1 register on signal <a4l_a4wrAddr_fifof_cntr_r>.
The following registers are absorbed into counter <a4l_a4wrData_fifof_cntr_r>: 1 register on signal <a4l_a4wrData_fifof_cntr_r>.
The following registers are absorbed into counter <wmemiM_dhF_cntr_r>: 1 register on signal <wmemiM_dhF_cntr_r>.
The following registers are absorbed into counter <wmemiM_reqF_cntr_r>: 1 register on signal <wmemiM_reqF_cntr_r>.
The following registers are absorbed into counter <wmemiS_respF_cntr_r>: 1 register on signal <wmemiS_respF_cntr_r>.
The following registers are absorbed into counter <a4l_a4rdAddr_fifof_cntr_r>: 1 register on signal <a4l_a4rdAddr_fifof_cntr_r>.
Unit <mkWmemiTap> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_gtx_v6>.
The following registers are absorbed into counter <cnt_local_pcs_reset>: 1 register on signal <cnt_local_pcs_reset>.
The following registers are absorbed into counter <phy_rdy_pre_cnt>: 1 register on signal <phy_rdy_pre_cnt>.
Unit <pcie_gtx_v6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_reset_delay_v6>.
The following registers are absorbed into counter <reg_count_23_16>: 1 register on signal <reg_count_23_16>.
The following registers are absorbed into counter <reg_count_15_8>: 1 register on signal <reg_count_15_8>.
The following registers are absorbed into counter <reg_count_7_0>: 1 register on signal <reg_count_7_0>.
Unit <pcie_reset_delay_v6> synthesized (advanced).

Synthesizing (advanced) Unit <phy_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <burst_addr_r>: 1 register on signal <burst_addr_r>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <auto_cnt_r>: 1 register on signal <auto_cnt_r>.
The following registers are absorbed into counter <cnt_init_data_r>: 1 register on signal <cnt_init_data_r>.
INFO:Xst:3231 - The small RAM <Mram_cnt_init_data_r[3]_X_107_o_wide_mux_294_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 256-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_data_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_123_o_wide_mux_371_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <phy_pd>.
The following registers are absorbed into accumulator <high>: 1 register on signal <high>.
The following registers are absorbed into accumulator <low>: 1 register on signal <low>.
The following registers are absorbed into counter <dqs_dly_val_r>: 1 register on signal <dqs_dly_val_r>.
The following registers are absorbed into accumulator <calib_done_cntr>: 1 register on signal <calib_done_cntr>.
Unit <phy_pd> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdclk_gen>.
The following registers are absorbed into counter <en_clk_off_cnt_r>: 1 register on signal <en_clk_off_cnt_r>.
The following registers are absorbed into counter <en_clk_on_cnt_r>: 1 register on signal <en_clk_on_cnt_r>.
The following registers are absorbed into counter <wc_oserdes_cnt_r>: 1 register on signal <wc_oserdes_cnt_r>.
The following registers are absorbed into counter <rst_off_cnt_r>: 1 register on signal <rst_off_cnt_r>.
Unit <phy_rdclk_gen> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdlvl>.
The following registers are absorbed into counter <idel_tap_delta_rsync_r>: 1 register on signal <idel_tap_delta_rsync_r>.
The following registers are absorbed into counter <idel_tap_cnt_cpt_r>: 1 register on signal <idel_tap_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <cnt_rden_wait_r>: 1 register on signal <cnt_rden_wait_r>.
The following registers are absorbed into counter <cnt_idel_skip_idel_r>: 1 register on signal <cnt_idel_skip_idel_r>.
The following registers are absorbed into counter <cnt_pipe_wait_r>: 1 register on signal <cnt_pipe_wait_r>.
The following registers are absorbed into counter <cal1_cnt_cpt_r>: 1 register on signal <cal1_cnt_cpt_r>.
The following registers are absorbed into counter <cal_clkdiv_cnt_clkdiv_r>: 1 register on signal <cal_clkdiv_cnt_clkdiv_r>.
The following registers are absorbed into counter <cal2_cnt_bitslip_r>: 1 register on signal <cal2_cnt_bitslip_r>.
The following registers are absorbed into counter <cal2_cnt_rd_dly_r>: 1 register on signal <cal2_cnt_rd_dly_r>.
The following registers are absorbed into counter <cal2_cnt_rden_r>: 1 register on signal <cal2_cnt_rden_r>.
The following registers are absorbed into counter <detect_edge_cnt1_r>: 1 register on signal <detect_edge_cnt1_r>.
The following registers are absorbed into counter <detect_edge_cnt0_r>: 1 register on signal <detect_edge_cnt0_r>.
The following registers are absorbed into counter <cnt_eye_size_r>: 1 register on signal <cnt_eye_size_r>.
Unit <phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <phy_write>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
Unit <phy_write> synthesized (advanced).

Synthesizing (advanced) Unit <phy_wrlvl>.
The following registers are absorbed into counter <dqs_count_r>: 1 register on signal <dqs_count_r>.
The following registers are absorbed into counter <dqs_count_rep1>: 1 register on signal <dqs_count_rep1>.
The following registers are absorbed into counter <dqs_count_rep2>: 1 register on signal <dqs_count_rep2>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wl_tap_count_r>: 1 register on signal <wl_tap_count_r>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <inv_stable_cnt>: 1 register on signal <inv_stable_cnt>.
Unit <phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_cntrl>.
The following registers are absorbed into counter <refresh_generation.refresh_bank_r>: 1 register on signal <refresh_generation.refresh_bank_r>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_timer_r>: 1 register on signal <periodic_rd_generation.periodic_rd_timer_r>.
Unit <rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_common>.
The following registers are absorbed into counter <refresh_timer.refresh_timer_r>: 1 register on signal <refresh_timer.refresh_timer_r>.
The following registers are absorbed into counter <maint_prescaler.maint_prescaler_r>: 1 register on signal <maint_prescaler.maint_prescaler_r>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
Unit <rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <ui_rd_data>.
The following registers are absorbed into accumulator <strict_mode.rd_data_buf_addr_r_lcl>: 1 register on signal <strict_mode.rd_data_buf_addr_r_lcl>.
The following registers are absorbed into counter <rd_buf_indx_r>: 1 register on signal <rd_buf_indx_r>.
Unit <ui_rd_data> synthesized (advanced).

Synthesizing (advanced) Unit <ui_wr_data>.
The following registers are absorbed into counter <data_buf_addr_cnt_r>: 1 register on signal <data_buf_addr_cnt_r>.
The following registers are absorbed into counter <rd_data_indx_r>: 1 register on signal <rd_data_indx_r>.
The following registers are absorbed into counter <wr_data_indx_r>: 1 register on signal <wr_data_indx_r>.
Unit <ui_wr_data> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD_1>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<0>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<1>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<2>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<3>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<4>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<5>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<6>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<7>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<8>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<9>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<10>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<11>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<12>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<13>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<14>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<15>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<16>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<17>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<18>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<19>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<20>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<21>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<22>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<23>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<24>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<25>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<26>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<27>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<28>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<29>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<30>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<31>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<32>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<33>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<34>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<35>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<36>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<37>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<38>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<39>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<40>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<41>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<42>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<43>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<44>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<45>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<46>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<47>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<48>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<49>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<50>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<51>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<52>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<53>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<54>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<55>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<56>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<57>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<58>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<59>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<60>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<61>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<62>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<63>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<64>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<65>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<66>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<67>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<68>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<69>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<70>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<71>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<72>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<73>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<74>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<75>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<76>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<77>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<78>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<79>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<80>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<81>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<82>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<83>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<84>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<85>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<86>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<87>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<88>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<89>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<90>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<91>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<92>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<93>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<94>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<95>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<96>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<97>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<98>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<99>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<100>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<101>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<102>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<103>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<104>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<105>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<106>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<107>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<108>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<109>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<110>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<111>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<112>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<113>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<114>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<115>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<116>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<117>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<118>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<119>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<120>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<121>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<122>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<123>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<124>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<125>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<126>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<127>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<128>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<129>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<130>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<131>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<132>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<133>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<134>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<135>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<136>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<137>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<138>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<139>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<140>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<141>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<142>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<143>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<144>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<145>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<146>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<147>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<148>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<149>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<150>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<151>>.
	Found 16-bit dynamic shift register for signal <GND_59_o_dat[15][152]_wide_mux_5_OUT<152>>.
Unit <arSRLFIFOD_1> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD_2>.
	Found 16-bit dynamic shift register for signal <GND_178_o_dat[15][1]_wide_mux_5_OUT<0>>.
	Found 16-bit dynamic shift register for signal <GND_178_o_dat[15][1]_wide_mux_5_OUT<1>>.
Unit <arSRLFIFOD_2> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD_3>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<0>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<1>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<2>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<3>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<4>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<5>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<6>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<7>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<8>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<9>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<10>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<11>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<12>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<13>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<14>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<15>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<16>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<17>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<18>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<19>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<20>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<21>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<22>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<23>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<24>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<25>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<26>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<27>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<28>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<29>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<30>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<31>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<32>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<33>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<34>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<35>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<36>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<37>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<38>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<39>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<40>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<41>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<42>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<43>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<44>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<45>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<46>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<47>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<48>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<49>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<50>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<51>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<52>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<53>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<54>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<55>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<56>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<57>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<58>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<59>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<60>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<61>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<62>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<63>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<64>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<65>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<66>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<67>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<68>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<69>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<70>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<71>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<72>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<73>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<74>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<75>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<76>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<77>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<78>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<79>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<80>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<81>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<82>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<83>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<84>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<85>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<86>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<87>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<88>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<89>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<90>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<91>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<92>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<93>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<94>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<95>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<96>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<97>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<98>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<99>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<100>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<101>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<102>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<103>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<104>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<105>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<106>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<107>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<108>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<109>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<110>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<111>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<112>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<113>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<114>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<115>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<116>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<117>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<118>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<119>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<120>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<121>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<122>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<123>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<124>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<125>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<126>>.
	Found 16-bit dynamic shift register for signal <GND_180_o_dat[15][127]_wide_mux_5_OUT<127>>.
Unit <arSRLFIFOD_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 101
 1024x32-bit dual-port block RAM                       : 5
 1024x32-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 1
 16x256-bit single-port distributed Read Only RAM      : 1
 16x32-bit single-port distributed Read Only RAM       : 4
 2048x169-bit dual-port block RAM                      : 2
 2048x32-bit dual-port block RAM                       : 8
 256x2-bit single-port distributed Read Only RAM       : 1
 2x128-bit dual-port distributed RAM                   : 1
 2x146-bit dual-port distributed RAM                   : 2
 2x169-bit dual-port distributed RAM                   : 3
 2x177-bit dual-port distributed RAM                   : 1
 2x32-bit dual-port distributed RAM                    : 26
 2x61-bit dual-port distributed RAM                    : 2
 2x64-bit dual-port distributed RAM                    : 1
 2x72-bit dual-port distributed RAM                    : 11
 3x8-bit dual-port distributed RAM                     : 1
 3x81-bit dual-port distributed RAM                    : 2
 4x10-bit single-port distributed Read Only RAM        : 1
 4x16-bit single-port distributed Read Only RAM        : 3
 4x2-bit single-port distributed Read Only RAM         : 9
 4x3-bit single-port distributed Read Only RAM         : 12
 64x8-bit single-port distributed Read Only RAM        : 1
 8x10-bit dual-port distributed RAM                    : 1
 8x8-bit dual-port distributed RAM                     : 1
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 424
 1-bit adder                                           : 101
 10-bit subtractor                                     : 15
 11-bit adder                                          : 2
 12-bit adder                                          : 4
 12-bit subtractor                                     : 8
 13-bit adder                                          : 16
 13-bit subtractor                                     : 2
 14-bit adder                                          : 5
 14-bit subtractor                                     : 4
 16-bit adder                                          : 13
 16-bit subtractor                                     : 4
 17-bit adder                                          : 4
 17-bit subtractor                                     : 2
 18-bit subtractor                                     : 1
 2-bit adder                                           : 22
 2-bit adder carry in                                  : 1
 2-bit subtractor                                      : 72
 24-bit subtractor                                     : 1
 28-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit adder carry in                                  : 1
 3-bit subtractor                                      : 8
 32-bit adder                                          : 40
 32-bit subtractor                                     : 3
 4-bit adder                                           : 5
 4-bit subtractor                                      : 30
 5-bit adder                                           : 4
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 17
 50-bit subtractor                                     : 2
 6-bit adder                                           : 11
 6-bit subtractor                                      : 6
 64-bit subtractor                                     : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 12
# Adder Trees                                          : 3
 2-bit / 5-inputs adder tree                           : 1
 5-bit / 9-inputs adder tree                           : 2
# Counters                                             : 402
 1-bit up counter                                      : 107
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 12-bit up counter                                     : 9
 16-bit down counter                                   : 2
 16-bit up counter                                     : 23
 16-bit updown counter                                 : 8
 18-bit up counter                                     : 1
 2-bit down counter                                    : 8
 2-bit up counter                                      : 16
 2-bit updown counter                                  : 52
 20-bit down counter                                   : 1
 22-bit down counter                                   : 1
 28-bit up counter                                     : 3
 3-bit down counter                                    : 3
 3-bit up counter                                      : 15
 30-bit up counter                                     : 1
 32-bit up counter                                     : 57
 4-bit down counter                                    : 5
 4-bit up counter                                      : 26
 4-bit updown counter                                  : 26
 5-bit down counter                                    : 4
 5-bit up counter                                      : 12
 5-bit updown counter                                  : 3
 6-bit down counter                                    : 4
 6-bit up counter                                      : 2
 7-bit up counter                                      : 2
 8-bit up counter                                      : 8
 9-bit up counter                                      : 1
# Accumulators                                         : 40
 12-bit up accumulator cin                             : 2
 14-bit down loadable accumulator                      : 2
 14-bit up accumulator                                 : 5
 16-bit up accumulator                                 : 2
 3-bit up accumulator cin                              : 22
 32-bit up loadable accumulator                        : 1
 4-bit up loadable accumulator                         : 1
 50-bit up accumulator                                 : 1
 50-bit up loadable accumulator                        : 1
 6-bit up accumulator                                  : 1
 8-bit up accumulator cin                              : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 40752
 Flip-Flops                                            : 40752
# Shift Registers                                      : 3498
 16-bit dynamic shift register                         : 3498
# Comparators                                          : 507
 1-bit comparator equal                                : 91
 1-bit comparator not equal                            : 95
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 6
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 3
 12-bit comparator not equal                           : 4
 128-bit comparator not equal                          : 1
 13-bit comparator equal                               : 4
 13-bit comparator lessequal                           : 2
 14-bit comparator equal                               : 2
 14-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 11
 16-bit comparator greater                             : 2
 17-bit comparator equal                               : 1
 17-bit comparator lessequal                           : 3
 2-bit comparator equal                                : 74
 2-bit comparator greater                              : 23
 2-bit comparator lessequal                            : 2
 2-bit comparator not equal                            : 10
 22-bit comparator greater                             : 1
 24-bit comparator greater                             : 2
 28-bit comparator greater                             : 4
 3-bit comparator equal                                : 8
 3-bit comparator greater                              : 30
 3-bit comparator lessequal                            : 5
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 18
 32-bit comparator not equal                           : 2
 4-bit comparator equal                                : 5
 4-bit comparator greater                              : 4
 4-bit comparator lessequal                            : 34
 4-bit comparator not equal                            : 3
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 9
 5-bit comparator lessequal                            : 4
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 6
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 8
 8-bit comparator greater                              : 5
# Multiplexers                                         : 4776
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 15-to-1 multiplexer                             : 24
 1-bit 16-to-1 multiplexer                             : 87
 1-bit 18-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 2761
 1-bit 28-to-1 multiplexer                             : 1
 1-bit 32-to-1 multiplexer                             : 34
 1-bit 4-to-1 multiplexer                              : 312
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 297
 10-bit 2-to-1 multiplexer                             : 38
 11-bit 2-to-1 multiplexer                             : 2
 11-bit 4-to-1 multiplexer                             : 16
 113-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 15
 128-bit 2-to-1 multiplexer                            : 12
 13-bit 2-to-1 multiplexer                             : 22
 14-bit 2-to-1 multiplexer                             : 14
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 40
 17-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 92
 20-bit 2-to-1 multiplexer                             : 13
 24-bit 2-to-1 multiplexer                             : 8
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 123
 3-bit 3-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 287
 32-bit 39-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 12
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 34-bit 13-to-1 multiplexer                            : 1
 34-bit 15-to-1 multiplexer                            : 1
 34-bit 2-to-1 multiplexer                             : 38
 34-bit 24-to-1 multiplexer                            : 2
 34-bit 4-to-1 multiplexer                             : 1
 34-bit 44-to-1 multiplexer                            : 2
 34-bit 8-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 4
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 56
 4-bit 4-to-1 multiplexer                              : 72
 40-bit 2-to-1 multiplexer                             : 2
 41-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 31
 5-bit 8-to-1 multiplexer                              : 1
 52-bit 2-to-1 multiplexer                             : 3
 58-bit 2-to-1 multiplexer                             : 2
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 84
 61-bit 2-to-1 multiplexer                             : 6
 64-bit 2-to-1 multiplexer                             : 9
 65-bit 2-to-1 multiplexer                             : 3
 67-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 3
 72-bit 2-to-1 multiplexer                             : 48
 8-bit 15-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 125
 8-bit 4-to-1 multiplexer                              : 1
 81-bit 2-to-1 multiplexer                             : 6
 82-bit 2-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 30
 1-bit shifter logical left                            : 7
 18-bit shifter logical left                           : 1
 30-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 15
 7-bit shifter logical left                            : 6
# FSMs                                                 : 31
# Xors                                                 : 77
 1-bit xor18                                           : 1
 1-bit xor2                                            : 21
 12-bit xor2                                           : 2
 2-bit xor2                                            : 12
 22-bit xor2                                           : 1
 3-bit xor2                                            : 27
 32-bit xor2                                           : 2
 4-bit xor2                                            : 6
 5-bit xor2                                            : 4
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <mkFTop_ml605>: instances <pciw_i2pAF_dCrossedsReset>, <pciw_p2iAF_sCrosseddReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFTop_ml605>: instances <pciw_i2pAF_sCrosseddReset>, <pciw_p2iAF_dCrossedsReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_reset>, <txRS_iobTxData_reset> of unit <ResetInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_reset>, <txRS_iobTxEna_reset> of unit <ResetInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_reset>, <txRS_iobTxErr_reset> of unit <ResetInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiCDC_reqF_dCrossedsReset>, <spiCDC_respF_sCrosseddReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiCDC_reqF_dCrossedsReset>, <spiDAC_reqF_dCrossedsReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiCDC_reqF_dCrossedsReset>, <spiDAC_respF_sCrosseddReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiCDC_reqF_sCrosseddReset>, <spiCDC_respF_dCrossedsReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiDAC_reqF_sCrosseddReset>, <spiDAC_respF_dCrossedsReset> of unit <SyncReset0> are equivalent, second instance is removed
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_17> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/FSM_17> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/FSM_17> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/FSM_17> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_18> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/FSM_18> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/FSM_18> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/FSM_18> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/FSM_16> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/FSM_16> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/FSM_16> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/FSM_16> on signal <drpstate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0011  | 000
 0110  | 001
 0111  | 011
 0001  | 010
 1000  | 110
 1001  | 111
 0010  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/FSM_19> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/FSM_19> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/FSM_19> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/FSM_19> on signal <state[1:21]> with one-hot encoding.
----------------------------------------------------
 State                     | Encoding
----------------------------------------------------
 0000000000000100000000000 | 000000000000000000001
 0010000000000000000000000 | 000000000000000000010
 0000100000000000000000000 | 000000000000000000100
 0100000000000000000000000 | 000000000000000001000
 1000000000000000000000000 | 000000000000000010000
 0000000010000000000000000 | 000000000000000100000
 0000000100000000000000000 | 000000000000001000000
 0000000000000000000000010 | 000000000000010000000
 0000001000000000000000000 | 000000000000100000000
 0000000000000000000000001 | 000000000001000000000
 0000000000010000000000000 | 000000000010000000000
 0000000000000000010000000 | 000000000100000000000
 0000010000000000000000000 | 000000001000000000000
 0000000000000000000000100 | 000000010000000000000
 0000000000000000000001000 | 000000100000000000000
 0000000000000000001000000 | 000001000000000000000
 0000000000100000000000000 | 000010000000000000000
 0001000000000000000000000 | 000100000000000000000
 0000000000000000100000000 | 001000000000000000000
 0000000000000001000000000 | 010000000000000000000
 0000000000000010000000000 | 100000000000000000000
----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/gbe0/FSM_9> on signal <wsiM_burstKind[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
INFO:Xst:2146 - In block <mkGbeWorker>, Counter <wsiM_iMesgCount> <wsiM_pMesgCount> are equivalent, XST will keep only <wsiM_iMesgCount>.
INFO:Xst:2146 - In block <mkOCDP16B_1>, Accumulator <bram_0_serverAdapterB_cnt> <bram_1_serverAdapterB_cnt> <bram_3_serverAdapterB_cnt> <bram_2_serverAdapterB_cnt> are equivalent, XST will keep only <bram_0_serverAdapterB_cnt>.
INFO:Xst:2146 - In block <mkOCDP16B_2>, Accumulator <bram_0_serverAdapterB_cnt> <bram_1_serverAdapterB_cnt> <bram_2_serverAdapterB_cnt> <bram_3_serverAdapterB_cnt> are equivalent, XST will keep only <bram_0_serverAdapterB_cnt>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/flash0/FSM_8> on signal <flashC_wseqFsm_state_mkFSMstate[1:25]> with one-hot encoding.
------------------------------------
 State | Encoding
------------------------------------
 00000 | 0000000000000000000000001
 11000 | 0000000000000000000000010
 00001 | 0000000000000000000000100
 00010 | 0000000000000000000001000
 00011 | 0000000000000000000010000
 00100 | 0000000000000000000100000
 00111 | 0000000000000000001000000
 01000 | 0000000000000000010000000
 01001 | 0000000000000000100000000
 01010 | 0000000000000001000000000
 01011 | 0000000000000010000000000
 01100 | 0000000000000100000000000
 01111 | 0000000000001000000000000
 10000 | 0000000000010000000000000
 10001 | 0000000000100000000000000
 10010 | 0000000001000000000000000
 10011 | 0000000010000000000000000
 10100 | 0000000100000000000000000
 10111 | 0000001000000000000000000
 00101 | 0000010000000000000000000
 00110 | 0000100000000000000000000
 01101 | 0001000000000000000000000
 01110 | 0010000000000000000000000
 10101 | 0100000000000000000000000
 10110 | 1000000000000000000000000
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/flash0/FSM_7> on signal <flashC_rseqFsm_state_mkFSMstate[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0111  | 000000010
 0001  | 000000100
 0010  | 000001000
 0101  | 000010000
 0110  | 000100000
 0011  | 001000000
 0100  | 010000000
 1010  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/FSM_2> on signal <reset_state_r[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/FSM_0> on signal <init_state_r[1:37]> with one-hot encoding.
-------------------------------------------------
 State  | Encoding
-------------------------------------------------
 000000 | 0000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000010000
 010110 | 0000000000000000000000000000000100000
 000101 | 0000000000000000000000000000001000000
 000110 | 0000000000000000000000000000010000000
 000111 | 0000000000000000000000000000100000000
 001000 | 0000000000000000000000000001000000000
 001001 | 0000000000000000000000000010000000000
 001010 | 0000000000000000000000000100000000000
 001011 | 0000000000000000000000001000000000000
 001100 | 0000000000000000000000010000000000000
 001101 | 0000000000000000000000100000000000000
 010101 | 0000000000000000000001000000000000000
 011010 | 0000000000000000000010000000000000000
 011001 | 0000000000000000000100000000000000000
 001111 | 0000000000000000001000000000000000000
 010010 | 0000000000000000010000000000000000000
 010100 | 0000000000000000100000000000000000000
 010011 | 0000000000000001000000000000000000000
 010111 | 0000000000000010000000000000000000000
 011111 | 0000000000000100000000000000000000000
 011000 | 0000000000001000000000000000000000000
 011011 | 0000000000010000000000000000000000000
 011100 | 0000000000100000000000000000000000000
 010001 | 0000000001000000000000000000000000000
 101000 | 0000000010000000000000000000000000000
 001110 | 0000000100000000000000000000000000000
 100011 | 0000001000000000000000000000000000000
 101010 | 0000010000000000000000000000000000000
 010000 | 0000100000000000000000000000000000000
 011110 | unreached
 100000 | 0001000000000000000000000000000000000
 100001 | 0010000000000000000000000000000000000
 100010 | 0100000000000000000000000000000000000
 100101 | unreached
 100100 | unreached
 100111 | unreached
 011101 | unreached
 101001 | 1000000000000000000000000000000000000
-------------------------------------------------
INFO:Xst:2146 - In block <phy_wrlvl>, Counter <dqs_count_r> <dqs_count_rep2> <dqs_count_rep1> are equivalent, XST will keep only <dqs_count_r>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/FSM_1> on signal <wl_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 0111  | 0111
 0110  | 0110
 0101  | 0101
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_5> on signal <cal2_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_3> on signal <cal1_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01100 | 01100
 01011 | 01011
 00100 | 00100
 00111 | 00111
 00101 | 00101
 01101 | 01101
 00110 | 00110
 01000 | 01000
 10010 | 10010
 01010 | 01010
 01111 | 01111
 01110 | 01110
 10000 | 10000
 01001 | 01001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_4> on signal <cal_clkdiv_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/FSM_6> on signal <pd_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/lcd_ctrl/FSM_10> on signal <active_line[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/lcd_ctrl/FSM_11> on signal <do_write_fsm_state_mkFSMstate[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 1010  | 00000000010
 0001  | 00000000100
 0010  | 00000001000
 0011  | 00000010000
 0100  | 00000100000
 0101  | 00001000000
 0110  | 00010000000
 0111  | 00100000000
 1000  | 01000000000
 1001  | 10000000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/lcd_ctrl/FSM_12> on signal <init_fsm_state_mkFSMstate[1:140]> with one-hot encoding.
----------------------------------------------------------------------------------------------------------------------------------------------------------
 State    | Encoding
----------------------------------------------------------------------------------------------------------------------------------------------------------
 00000000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 10001010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 00000001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
 00000010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
 00000011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
 00000100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000
 00000101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000
 00000110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
 00000111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
 00001000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000
 00001001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
 00001010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
 00001011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000
 00001100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000
 00001101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
 00001110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
 00001111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
 00010000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
 00010001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000
 00010010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000
 00010011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
 00010100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000
 00010101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000
 00010110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000
 00010111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000
 00011000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000
 00011001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000
 00011010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000
 00011011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000
 00011100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000
 00011101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000
 00011110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000
 00011111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
 00100000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
 00100001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000
 00100010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
 00100011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000
 00100100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000
 00100101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000
 00100110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
 00100111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
 00101000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
 00101010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000
 00101011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000
 00101100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000
 00101111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
 00110000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000
 00110001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
 00110100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000
 00110101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000
 00110110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000
 00111001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000
 00111010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000
 00111011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000
 00111110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000
 00111111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000
 01000000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
 01000010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000
 01000011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
 01000100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000
 01000101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
 01000110 | 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000
 01000111 | 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
 01001000 | 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
 01001001 | 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
 01001010 | 00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000
 01001011 | 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000
 01001100 | 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000
 01001101 | 00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
 01001110 | 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000
 01001111 | 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000
 01010000 | 00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000
 01010001 | 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000
 01010010 | 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
 01010011 | 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000
 01010100 | 00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000
 01010101 | 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000
 01010110 | 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000
 01010111 | 00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011000 | 00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011001 | 00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011010 | 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011011 | 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011100 | 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011101 | 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011110 | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01011111 | 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100000 | 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100001 | 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100010 | 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100011 | 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100100 | 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100101 | 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100110 | 00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01100111 | 00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101000 | 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101001 | 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101010 | 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101011 | 00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101100 | 00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101101 | 00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101110 | 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01101111 | 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110000 | 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110001 | 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110010 | 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110011 | 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110100 | 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110101 | 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110110 | 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01110111 | 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111000 | 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111001 | 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111010 | 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111011 | 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111100 | 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111101 | 00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111110 | 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01111111 | 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000000 | 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000001 | 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000010 | 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000011 | 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000100 | 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000101 | 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000110 | 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10000111 | 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10001000 | 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10001001 | 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00101001 | 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00101101 | 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00101110 | 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00110010 | 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00110011 | 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00110111 | 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00111000 | 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00111100 | 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 00111101 | 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 01000001 | 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 10101010 | 10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
----------------------------------------------------------------------------------------------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/lcd_ctrl/FSM_13> on signal <line1_fsm_state_mkFSMstate[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 1001  | 00000000010
 0001  | 00000000100
 0010  | 00000001000
 0011  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 0100  | 00100000000
 1000  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ftop/lcd_ctrl/FSM_14> on signal <line2_fsm_state_mkFSMstate[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 1001  | 00000000010
 0001  | 00000000100
 0010  | 00000001000
 0011  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 0100  | 00100000000
 1000  | 01000000000
 1010  | 10000000000
----------------------
INFO:Xst:1901 - Instance use_ramb36.ramb36 in unit use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance GEN2_LINK.pipe_clk_bufgmux in unit pcie_clocking_v6 of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance gmii_rxc_dly in unit mkGMAC of type IODELAY has been replaced by IODELAYE1
INFO:Xst:1901 - Instance gmii_rx_clk in unit mkGMAC of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[0].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[1].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[2].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[3].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[4].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[5].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[6].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[7].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
WARNING:Xst:1989 - Unit <mkFTop_ml605>: instances <pciw_i2pAF_sCombinedReset>, <pciw_p2iAF_dCombinedReset> of unit <ResetEither> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFTop_ml605>: instances <pciw_i2pAF_dCombinedReset>, <pciw_p2iAF_sCombinedReset> of unit <ResetEither> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiCDC_reqF_sCombinedReset>, <spiCDC_respF_dCombinedReset> of unit <ResetEither> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiDAC_reqF_sCombinedReset>, <spiDAC_respF_dCombinedReset> of unit <ResetEither> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiCDC_reqF_dCombinedReset>, <spiCDC_respF_sCombinedReset> of unit <ResetEither> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkFMC150>: instances <spiDAC_reqF_dCombinedReset>, <spiDAC_respF_sCombinedReset> of unit <ResetEither> are equivalent, second instance is removed

Optimizing unit <xilinx_v6_pcie_wrapper> ...

Optimizing unit <pcie_pipe_v6> ...

Optimizing unit <pcie_pipe_misc_v6> ...

Optimizing unit <pcie_pipe_lane_v6> ...

Optimizing unit <pcie_upconfig_fix_3451_v6> ...

Optimizing unit <pcie_bram_top_v6> ...

Optimizing unit <pcie_brams_v6> ...

Optimizing unit <pcie_bram_v6> ...

Optimizing unit <BRAM1Load> ...

Optimizing unit <mkTLPSM> ...

Optimizing unit <BRAM2_3> ...

Optimizing unit <mkOCApp16B> ...

Optimizing unit <BRAM2_2> ...

Optimizing unit <mkUUID> ...

Optimizing unit <SyncReset0> ...

Optimizing unit <ClockInvToBool> ...

Optimizing unit <BRAM2_1> ...

Optimizing unit <memc_ui_top> ...

Optimizing unit <ui_top> ...

Optimizing unit <mc> ...

Optimizing unit <rank_mach> ...

Optimizing unit <round_robin_arb_2> ...

Optimizing unit <bank_mach> ...

Optimizing unit <bank_cntrl_1> ...

Optimizing unit <bank_cntrl_2> ...

Optimizing unit <bank_cntrl_3> ...

Optimizing unit <bank_cntrl_4> ...

Optimizing unit <arb_mux> ...

Optimizing unit <phy_clock_io> ...

Optimizing unit <phy_ck_iob> ...

Optimizing unit <phy_data_io> ...

Optimizing unit <phy_read> ...

Optimizing unit <phy_rddata_sync> ...

Optimizing unit <phy_pd_top> ...

Optimizing unit <iodelay_ctrl> ...

Optimizing unit <fpgaTop> ...

Optimizing unit <mkFTop_ml605> ...

Optimizing unit <v6_pcie_v1_7> ...

Optimizing unit <pcie_2_0_v6> ...

Optimizing unit <pcie_gtx_v6> ...

Optimizing unit <gtx_wrapper_v6> ...

Optimizing unit <GTX_RX_VALID_FILTER_V6> ...

Optimizing unit <GTX_DRP_CHANALIGN_FIX_3752_V6> ...

Optimizing unit <GTX_TX_SYNC_RATE_V6> ...

Optimizing unit <pcie_reset_delay_v6> ...

Optimizing unit <pcie_clocking_v6> ...

Optimizing unit <mkGbeWorker> ...

Optimizing unit <FIFO2_9> ...

Optimizing unit <mkGMAC> ...

Optimizing unit <mkCRC32> ...

Optimizing unit <SyncFIFO_5> ...

Optimizing unit <SyncBit> ...

Optimizing unit <SyncResetA_4> ...

Optimizing unit <SyncResetA_5> ...

Optimizing unit <SyncFIFO_4> ...

Optimizing unit <ResetInverter> ...

Optimizing unit <MakeResetA_2> ...

Optimizing unit <FIFO2_20> ...

Optimizing unit <FIFO2_8> ...

Optimizing unit <FIFO2_21> ...

Optimizing unit <FIFO2_22> ...

Optimizing unit <FIFO2_23> ...

Optimizing unit <Counter_1> ...

Optimizing unit <Counter_2> ...

Optimizing unit <FIFO2_24> ...

Optimizing unit <FIFO2_25> ...

Optimizing unit <SizedFIFO_3> ...

Optimizing unit <SizedFIFO_4> ...

Optimizing unit <TriState_2> ...

Optimizing unit <mkCTop16B> ...

Optimizing unit <mkOCInf16B> ...

Optimizing unit <mkOCCP> ...

Optimizing unit <SyncRegister_2> ...

Optimizing unit <SyncHandshake> ...

Optimizing unit <SyncRegister_1> ...

Optimizing unit <SyncRegister_3> ...

Optimizing unit <SyncRegister_4> ...

Optimizing unit <SyncRegister_5> ...

Optimizing unit <SyncFIFO_1> ...

Optimizing unit <FIFO1_1> ...

Optimizing unit <SizedFIFO_2> ...

Optimizing unit <MakeResetA_1> ...

Optimizing unit <SyncResetA_1> ...

Optimizing unit <FIFO1_2> ...

Optimizing unit <mkTLPSerializer> ...

Optimizing unit <FIFO2_12> ...

Optimizing unit <FIFO2_11> ...

Optimizing unit <mkPktFork> ...

Optimizing unit <arSRLFIFOD_1> ...

Optimizing unit <mkPktMerge> ...

Optimizing unit <mkOCDP16B_1> ...

Optimizing unit <FIFO2_10> ...

Optimizing unit <FIFO2_7> ...

Optimizing unit <FIFO2_13> ...

Optimizing unit <FIFO2_14> ...

Optimizing unit <SizedFIFO_6> ...

Optimizing unit <mkOCDP16B_2> ...

Optimizing unit <mkTimeClient> ...

Optimizing unit <mkMemiTestWorker> ...

Optimizing unit <FIFO2_5> ...

Optimizing unit <FIFO2_6> ...

Optimizing unit <mkSMAdapter16B_1> ...

Optimizing unit <FIFO10> ...

Optimizing unit <SizedFIFO_5> ...

Optimizing unit <mkBiasWorker16B> ...

Optimizing unit <mkSMAdapter16B_2> ...

Optimizing unit <mkFlashWorker> ...

Optimizing unit <FIFO2_18> ...

Optimizing unit <FIFO2_19> ...

Optimizing unit <TriState_1> ...

Optimizing unit <mkFMC150> ...

Optimizing unit <ClockDiv_1> ...

Optimizing unit <ClockDiv_2> ...

Optimizing unit <ResetEither> ...

Optimizing unit <ClockInverter> ...

Optimizing unit <ResetToBool> ...

Optimizing unit <mkAXBLUART> ...

Optimizing unit <FIFO2_1> ...

Optimizing unit <FIFO2_2> ...

Optimizing unit <mkBLUART> ...

Optimizing unit <FIFO2_3> ...

Optimizing unit <SizedFIFO_1> ...

Optimizing unit <SyncResetA_3> ...

Optimizing unit <SizedFIFO_7> ...

Optimizing unit <SyncRegister_9> ...

Optimizing unit <SyncFIFO_6> ...

Optimizing unit <mkWSICaptureWorker4B> ...

Optimizing unit <FIFO2_4> ...

Optimizing unit <mkDramServer_v6> ...

Optimizing unit <v6_mig37> ...

Optimizing unit <ui_wr_data> ...

Optimizing unit <ui_rd_data> ...

Optimizing unit <ui_cmd> ...

Optimizing unit <mem_intfc> ...

Optimizing unit <rank_cntrl> ...

Optimizing unit <rank_common> ...

Optimizing unit <round_robin_arb_1> ...

Optimizing unit <bank_state_1> ...

Optimizing unit <bank_compare> ...

Optimizing unit <bank_queue_1> ...

Optimizing unit <bank_state_2> ...

Optimizing unit <bank_queue_2> ...

Optimizing unit <bank_state_3> ...

Optimizing unit <bank_queue_3> ...

Optimizing unit <bank_state_4> ...

Optimizing unit <bank_queue_4> ...

Optimizing unit <bank_common> ...

Optimizing unit <arb_select> ...

Optimizing unit <arb_row_col> ...

Optimizing unit <round_robin_arb_3> ...

Optimizing unit <col_mach> ...

Optimizing unit <phy_top> ...

Optimizing unit <phy_control_io> ...

Optimizing unit <phy_write> ...

Optimizing unit <phy_dly_ctrl> ...

Optimizing unit <phy_dqs_iob> ...

Optimizing unit <rd_bitslip> ...

Optimizing unit <phy_dm_iob> ...

Optimizing unit <phy_dq_iob> ...

Optimizing unit <phy_rdclk_gen> ...

Optimizing unit <phy_rdctrl_sync> ...

Optimizing unit <circ_buffer_1> ...

Optimizing unit <circ_buffer_2> ...

Optimizing unit <phy_init> ...

Optimizing unit <phy_wrlvl> ...

Optimizing unit <phy_rdlvl> ...

Optimizing unit <phy_pd> ...

Optimizing unit <infrastructure> ...

Optimizing unit <SyncResetA_2> ...

Optimizing unit <SyncRegister_6> ...

Optimizing unit <SyncRegister_7> ...

Optimizing unit <SyncRegister_8> ...

Optimizing unit <SyncRegister_10> ...

Optimizing unit <SyncFIFO_2> ...

Optimizing unit <SyncFIFO_3> ...

Optimizing unit <arSRLFIFOD_2> ...

Optimizing unit <FIFO2_16> ...

Optimizing unit <FIFO2_17> ...

Optimizing unit <FIFO2_15> ...

Optimizing unit <arSRLFIFOD_3> ...

Optimizing unit <mkLCDController> ...
WARNING:Xst:638 - in unit mkLCDController Conflict on KEEP property on signal line1_fsm_state_mkFSMstate_FSM_FFd1 and line2_fsm_state_mkFSMstate_FSM_FFd1 line2_fsm_state_mkFSMstate_FSM_FFd1 signal will be lost.
WARNING:Xst:638 - in unit mkLCDController Conflict on KEEP property on signal line1_fsm_state_mkFSMstate_FSM_FFd1 and line2_fsm_state_mkFSMstate_FSM_FFd1 line2_fsm_state_mkFSMstate_FSM_FFd1 signal will be lost.

Optimizing unit <mkWmemiTap> ...

Optimizing unit <FIFO2_27> ...

Optimizing unit <FIFO2_26> ...
WARNING:Xst:1290 - Hierarchical block <intr_cc> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <phyReset> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wsiS_reqFifo> is unconnected in block <gbe0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_7_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_6_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_5_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_0_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ctNow> is unconnected in block <ctop>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tcGbe0> is unconnected in block <ftop>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sys1_rst> is unconnected in block <ftop>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <flp_rst> is unconnected in block <ftop>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <pcie_upconfig_fix_3451_v6_i> is unconnected in block <pcie_2_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mesgTokenF> is unconnected in block <appW2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wsiS_reqFifo> is unconnected in block <appW2>.
   It will be removed from the design.
INFO:Xst:2399 - RAMs <Mram_fifoMem22>, <Mram_fifoMem21> are equivalent, second RAM is removed
WARNING:Xst:1290 - Hierarchical block <fi1> is unconnected in block <pktMerge>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wmi_wmi_dhF> is unconnected in block <dp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <pciw_pcie_irq_fifoAssert> is unconnected in block <ftop>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpgaTop, actual ratio is 3.
FlipFlop ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rst_final has been replicated 2 time(s)
FlipFlop ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/rst_final has been replicated 2 time(s)
FlipFlop ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mc0> :
	Found 10-bit shift register for signal <rst_reg_9>.
Unit <mc0> processed.

Processing Unit <memc_rst_stretch_n> :
INFO:Xst:741 - HDL ADVISOR - A 16-bit shift register was found for signal <reset_hold_15> and currently occupies 16 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <memc_rst_stretch_n> processed.

Processing Unit <phy_top0> :
	Found 2-bit shift register for signal <chip_cnt_r1_0>.
	Found 2-bit shift register for signal <chip_cnt_r1_1>.
Unit <phy_top0> processed.

Processing Unit <rstSync> :
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <rstSync> processed.

Processing Unit <u_infrastructure> :
INFO:Xst:741 - HDL ADVISOR - A 33-bit shift register was found for signal <rstdiv0_sync_r_32> and currently occupies 33 logic cells (16 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <u_infrastructure> processed.

Processing Unit <u_iodelay_ctrl> :
INFO:Xst:741 - HDL ADVISOR - A 31-bit shift register was found for signal <rst_ref_sync_r_30> and currently occupies 31 logic cells (15 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <u_iodelay_ctrl> processed.

Processing Unit <u_phy_control_io> :
	Found 3-bit shift register for signal <rst_delayed_3>.
Unit <u_phy_control_io> processed.

Processing Unit <u_phy_init> :
	Found 16-bit shift register for signal <rdlvl_start_dly1_r_15>.
	Found 16-bit shift register for signal <rdlvl_start_dly0_r_15>.
	Found 16-bit shift register for signal <rdlvl_start_dly_clkdiv_r_15>.
	Found 16-bit shift register for signal <prech_done>.
	Found 3-bit shift register for signal <wrlvl_rank_done_r3>.
	Found 16-bit shift register for signal <pd_cal_start_dly_r_15>.
Unit <u_phy_init> processed.

Processing Unit <u_phy_rdctrl_sync> :
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <rdpath_rdy_dly_r_9> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <u_phy_rdctrl_sync> processed.

Processing Unit <u_phy_rdlvl> :
	Found 4-bit shift register for signal <rdlvl_done_1>.
	Found 2-bit shift register for signal <sr_rise0_r_0>.
	Found 2-bit shift register for signal <sr_fall0_r_0>.
	Found 2-bit shift register for signal <sr_rise1_r_0>.
	Found 2-bit shift register for signal <sr_fall1_r_0>.
	Found 2-bit shift register for signal <sr_fall0_r_01>.
	Found 2-bit shift register for signal <sr_rise0_r_01>.
	Found 2-bit shift register for signal <sr_rise1_r_01>.
	Found 2-bit shift register for signal <sr_fall1_r_01>.
	Found 2-bit shift register for signal <sr_rise0_r_02>.
	Found 2-bit shift register for signal <sr_fall0_r_02>.
	Found 2-bit shift register for signal <sr_fall1_r_02>.
	Found 2-bit shift register for signal <sr_rise1_r_02>.
	Found 2-bit shift register for signal <sr_rise0_r_03>.
	Found 2-bit shift register for signal <sr_fall0_r_03>.
	Found 2-bit shift register for signal <sr_rise1_r_03>.
	Found 2-bit shift register for signal <sr_fall1_r_03>.
	Found 2-bit shift register for signal <sr_rise0_r_04>.
	Found 2-bit shift register for signal <sr_rise1_r_04>.
	Found 2-bit shift register for signal <sr_fall0_r_04>.
	Found 2-bit shift register for signal <sr_fall1_r_04>.
	Found 2-bit shift register for signal <sr_rise0_r_05>.
	Found 2-bit shift register for signal <sr_fall0_r_05>.
	Found 2-bit shift register for signal <sr_fall1_r_05>.
	Found 2-bit shift register for signal <sr_rise1_r_05>.
	Found 2-bit shift register for signal <sr_fall0_r_06>.
	Found 2-bit shift register for signal <sr_rise0_r_06>.
	Found 2-bit shift register for signal <sr_rise1_r_06>.
	Found 2-bit shift register for signal <sr_fall1_r_06>.
	Found 2-bit shift register for signal <sr_rise0_r_07>.
	Found 2-bit shift register for signal <sr_rise1_r_07>.
	Found 2-bit shift register for signal <sr_fall0_r_07>.
	Found 2-bit shift register for signal <sr_fall1_r_07>.
Unit <u_phy_rdlvl> processed.

Processing Unit <u_phy_write> :
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <rst_delayed_7> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <u_phy_write> processed.

Processing Unit <u_ui_top> :
	Found 10-bit shift register for signal <rst_reg_9>.
Unit <u_ui_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35587
 Flip-Flops                                            : 35587
# Shift Registers                                      : 44
 10-bit shift register                                 : 2
 16-bit shift register                                 : 5
 2-bit shift register                                  : 34
 3-bit shift register                                  : 2
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fpgaTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 48442
#      BUF                         : 102
#      GND                         : 222
#      INV                         : 1326
#      LUT1                        : 2527
#      LUT2                        : 3412
#      LUT3                        : 4470
#      LUT4                        : 4172
#      LUT5                        : 7356
#      LUT6                        : 14694
#      MULT_AND                    : 90
#      MUXCY                       : 4697
#      MUXF7                       : 716
#      MUXF8                       : 100
#      VCC                         : 188
#      XORCY                       : 4370
# FlipFlops/Latches                : 35647
#      FD                          : 7550
#      FD_1                        : 432
#      FDC                         : 480
#      FDCE                        : 1342
#      FDE                         : 11189
#      FDP                         : 146
#      FDPE                        : 59
#      FDR                         : 2139
#      FDRE                        : 9876
#      FDS                         : 112
#      FDSE                        : 2310
#      ODDR                        : 12
# RAMS                             : 829
#      RAM32M                      : 432
#      RAM32X1D                    : 68
#      RAM64X1D                    : 288
#      RAMB18E1                    : 3
#      RAMB36E1                    : 38
# Shift Registers                  : 2977
#      SRL16E                      : 5
#      SRLC16E                     : 2970
#      SRLC32E                     : 2
# Clock Buffers                    : 12
#      BUFG                        : 11
#      BUFGCTRL                    : 1
# IO Buffers                       : 232
#      IBUF                        : 29
#      IBUFDS                      : 2
#      IBUFDS_GTXE1                : 2
#      IOBUF                       : 81
#      IOBUFDS_DIFF_OUT            : 8
#      OBUF                        : 109
#      OBUFDS                      : 1
# GigabitIOs                       : 4
#      GTXE1                       : 4
# Others                           : 302
#      BUFIODQS                    : 9
#      BUFR                        : 3
#      DNA_PORT                    : 1
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 91
#      ISERDESE1                   : 72
#      MMCM_ADV                    : 2
#      OSERDESE1                   : 122
#      PCIE_2_0                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           35647  out of  301440    11%  
 Number of Slice LUTs:                43374  out of  150720    28%  
    Number used as Logic:             37957  out of  150720    25%  
    Number used as Memory:             5417  out of  58400     9%  
       Number used as RAM:             2440
       Number used as SRL:             2977

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  58766
   Number with an unused Flip Flop:   23119  out of  58766    39%  
   Number with an unused LUT:         15392  out of  58766    26%  
   Number of fully used LUT-FF pairs: 20255  out of  58766    34%  
   Number of unique control sets:      2323

IO Utilization: 
 Number of IOs:                         242
 Number of bonded IOBs:                 237  out of    600    39%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               40  out of    416     9%  
    Number using Block RAM only:         40
 Number of BUFG/BUFGCTRLs:               12  out of     32    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                                                      | Clock buffer(FF name)                                  | Load  |
--------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk                                  | MMCM_ADV:CLKOUT0                                       | 550   |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk                                  | MMCM_ADV:CLKOUT1                                       | 29434 |
ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125                                                 | BUFGCTRL                                               | 418   |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PCIEDRPDWE                                                   | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i)| 1     |
sys1_clkp                                                                                         | IBUF+IBUFDS_GTXE1+BUFG                                 | 119   |
ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT                                                               | BUFR                                                   | 134   |
sys0_clkp                                                                                         | MMCM_ADV:CLKOUT1                                       | 6206  |
flp_cdc_clk_p                                                                                     | IBUFDS+BUFG                                            | 20    |
ftop/fmc150/spiCDC_cd/cntr_2                                                                      | BUFG                                                   | 76    |
ftop/fmc150/spiDAC_cd/cntr_3                                                                      | BUFG                                                   | 31    |
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>| BUFR                                                   | 928   |
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>| BUFR                                                   | 1542  |
--------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                            | Buffer(FF name)                                                                                                      | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N11(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 62    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N01(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)| NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 36    |
ftop/ctop/app/appW2/wmiM0_MDataValid(ftop/ctop/app/appW2/XST_GND:G)                                                                                                                                       | NONE(ftop/ctop/app/appW2/respF_memory/Mram_RAM10)                                                                    | 4     |
ftop/ctop/app/appW4/wmiM0_MAddrSpace(ftop/ctop/app/appW4/XST_GND:G)                                                                                                                                       | NONE(ftop/ctop/app/appW4/respF_memory/Mram_RAM10)                                                                    | 4     |
ftop/pciw_pci0_pcie_ep/ep/phy_rdy_n_INV_4622_o(ftop/pciw_pci0_pcie_ep/ep/phy_rdy_n_INV_4622_o1_INV_0:O)                                                                                                   | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i)                                                              | 3     |
ftop/ctop/app/appW2/respF_pwEnqueue_whas(ftop/ctop/app/appW2/respF_pwEnqueue_whas1:O)                                                                                                                     | NONE(ftop/ctop/app/appW2/respF_memory/Mram_RAM10)                                                                    | 2     |
ftop/ctop/app/appW4/respF_pwEnqueue_whas(ftop/ctop/app/appW4/respF_pwEnqueue_whas1:O)                                                                                                                     | NONE(ftop/ctop/app/appW4/respF_memory/Mram_RAM10)                                                                    | 2     |
ftop/ctop/inf/cp/rom_memory/DO<16>(ftop/ctop/inf/cp/rom_memory/XST_GND:G)                                                                                                                                 | NONE(ftop/ctop/inf/cp/rom_memory/Mram_RAM1)                                                                          | 2     |
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/N0(ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/XST_VCC:P)                       | NONE(ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)  | 2     |
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0(ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)          | NONE(ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)  | 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/N1(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/XST_GND:G)                                     | NONE(ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/use_ramb36.ramb36)| 2     |
ftop/gbe0/gmac/CLK_GATE_rxclkBnd(ftop/gbe0/gmac/XST_VCC:P)                                                                                                                                                | NONE(ftop/gbe0/gmac/rxClk_BUFR)                                                                                      | 1     |
ftop/gbe0/gmac/txRS_txER(ftop/gbe0/gmac/XST_GND:G)                                                                                                                                                        | NONE(ftop/gbe0/gmac/rxClk_BUFR)                                                                                      | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.758ns (Maximum Frequency: 210.172MHz)
   Minimum input arrival time before clock: 1.793ns
   Maximum output required time after clock: 1.923ns
   Maximum combinational path delay: 0.538ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk'
  Clock period: 4.101ns (frequency: 243.823MHz)
  Total number of paths / destination ports: 10609175 / 82074
-------------------------------------------------------------------------
Delay:               8.203ns (Levels of Logic = 12)
  Source:            ftop/ctop/inf/cp/cpReq_26 (FF)
  Destination:       ftop/ctop/inf/cp/cpReq_0 (FF)
  Source Clock:      ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising 0.5X
  Destination Clock: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising 0.5X

  Data Path: ftop/ctop/inf/cp/cpReq_26 to ftop/ctop/inf/cp/cpReq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            28   0.375   0.733  cpReq_26 (cpReq_26)
     LUT3:I0->O           66   0.068   0.577  Msub_wn___1__h76499_xor<2>11 (wn___1__h76499<2>)
     LUT6:I5->O           62   0.068   0.558  Mmux__theResult_____1__h7573931 (_theResult_____1__h75739<2>)
     MUXF7:S->O            1   0.267   0.000  Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7 (Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_4_f7)
     MUXF8:I0->O           2   0.175   0.423  Mmux_CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793_2_f8 (CASE_IF_cpReq_363_BITS_37_TO_36_649_EQ_2_650_T_ETC___d3793)
     LUT6:I5->O          109   0.068   0.586  _n13575<34>21 (_n13575<34>2)
     LUT5:I4->O           20   0.068   0.763  WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_T1 (WILL_FIRE_RL_cpDispatch_F_F_F_F_E14_F_F_T)
     LUT6:I2->O            1   0.068   0.417  WILL_FIRE_RL_completeWorkerRead5 (WILL_FIRE_RL_completeWorkerRead5)
     LUT6:I5->O            1   0.068   0.417  WILL_FIRE_RL_completeWorkerRead11 (WILL_FIRE_RL_completeWorkerRead11)
     LUT6:I5->O            1   0.068   0.417  WILL_FIRE_RL_completeWorkerRead17 (WILL_FIRE_RL_completeWorkerRead17)
     LUT6:I5->O           19   0.068   0.536  WILL_FIRE_RL_completeWorkerRead31 (WILL_FIRE_RL_completeWorkerRead)
     LUT3:I2->O            7   0.068   0.457  cpRespF_ENQ1 (cpRespF_ENQ)
     LUT6:I5->O           64   0.068   0.559  cpReq_EN (cpReq_EN)
     FDRE:CE                   0.263          cpReq_0
    ----------------------------------------
    Total                      8.203ns (1.760ns logic, 6.443ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125'
  Clock period: 3.724ns (frequency: 268.528MHz)
  Total number of paths / destination ports: 4781 / 823
-------------------------------------------------------------------------
Delay:               3.724ns (Levels of Logic = 5)
  Source:            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/state_FSM_FFd5 (FF)
  Destination:       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/waitcounter_4 (FF)
  Source Clock:      ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125 rising
  Destination Clock: ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125 rising

  Data Path: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/state_FSM_FFd5 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/waitcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.375   0.798  state_FSM_FFd5 (state_FSM_FFd5)
     LUT6:I0->O            1   0.068   0.491  nextwaitcounter2<7>112 (nextwaitcounter2<7>112)
     LUT6:I4->O            2   0.068   0.423  nextwaitcounter2<7>113 (nextwaitcounter2<7>11)
     LUT4:I3->O            2   0.068   0.423  nextwaitcounter2<1>31 (nextwaitcounter2<1>3)
     LUT6:I5->O           14   0.068   0.863  nextwaitcounter2<0>11 (nextwaitcounter2<0>1)
     LUT6:I0->O            1   0.068   0.000  nextwaitcounter<4>1 (nextwaitcounter<4>)
     FDR:D                     0.011          waitcounter_4
    ----------------------------------------
    Total                      3.724ns (0.726ns logic, 2.998ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys1_clkp'
  Clock period: 3.831ns (frequency: 261.028MHz)
  Total number of paths / destination ports: 6108 / 281
-------------------------------------------------------------------------
Delay:               3.831ns (Levels of Logic = 6)
  Source:            ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:       ftop/gbe0/gmac/txRS_crc/rRemainder_5 (FF)
  Source Clock:      sys1_clkp rising
  Destination Clock: sys1_clkp rising

  Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.375   0.795  txRS_ifgCnt_value_2 (txRS_ifgCnt_value_2)
     LUT6:I1->O           12   0.068   0.563  WILL_FIRE_RL_txRS_egress_SOF31 (Mmux_txRS_txData_D_IN122)
     LUT6:I4->O            8   0.068   0.463  Mmux_txRS_crc_add_data11 (Mmux_txRS_crc_add_data11)
     LUT2:I1->O           15   0.068   0.867  Mmux_txRS_crc_add_data21 (txRS_crc_add_data<1>)
     begin scope: 'ftop/gbe0/gmac/txRS_crc:add_data<1>'
     LUT6:I1->O            1   0.068   0.417  rRemainder$D_IN<5>1 (rRemainder$D_IN<5>1)
     LUT5:I4->O            1   0.068   0.000  rRemainder$D_IN<5>3 (rRemainder$D_IN<5>)
     FDSE:D                    0.011          rRemainder_5
    ----------------------------------------
    Total                      3.831ns (0.726ns logic, 3.105ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT'
  Clock period: 3.576ns (frequency: 279.622MHz)
  Total number of paths / destination ports: 2172 / 314
-------------------------------------------------------------------------
Delay:               3.576ns (Levels of Logic = 4)
  Source:            ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:       ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Source Clock:      ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT rising
  Destination Clock: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT rising

  Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.375   0.603  dSyncReg2 (dSyncReg2)
     end scope: 'ftop/gbe0/gmac/rxRS_rxOperateS:dD_OUT'
     LUT3:I1->O           49   0.068   0.931  _n0454_inv211 (WILL_FIRE_RL_rxRS_ingress_advance)
     LUT6:I1->O            2   0.068   0.781  _n0454_inv2 (_n0454_inv2)
     LUT5:I0->O            4   0.068   0.419  _n0454_inv1 (_n0454_inv)
     FDRE:CE                   0.263          rxRS_preambleCnt_value_0
    ----------------------------------------
    Total                      3.576ns (0.842ns logic, 2.734ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys0_clkp'
  Clock period: 4.758ns (frequency: 210.172MHz)
  Total number of paths / destination ports: 166444 / 12719
-------------------------------------------------------------------------
Delay:               4.758ns (Levels of Logic = 13)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_r_1 (FF)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl (FF)
  Source Clock:      sys0_clkp rising
  Destination Clock: sys0_clkp rising

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.784  io_config_r_1 (io_config_r_1)
     LUT6:I0->O            1   0.068   0.417  Mmux_io_config_ns41 (Mmux_io_config_ns4)
     LUT6:I5->O            1   0.068   0.417  Mmux_io_config_ns42 (Mmux_io_config_ns41)
     LUT5:I4->O           20   0.068   0.542  Mmux_io_config_ns43 (dfi_odt_nom1<0>)
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0:io_config<1>'
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0:io_config<1>'
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0:io_config<1>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0:io_config<1>'
     LUT4:I3->O            4   0.068   0.511  inhbt_wr_config11 (inhbt_wr_config)
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0:inhbt_wr_config'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0:inhbt_wr_config'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0:inhbt_wr_config'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0:inhbt_wr_config'
     LUT6:I4->O            6   0.068   0.808  rtc (rtc)
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0:rtc'
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0:rtc'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0:rtc<2>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0:rtc<2>'
     LUT6:I1->O            1   0.068   0.417  io_config_valid_ns_norst2 (io_config_valid_ns_norst2)
     LUT2:I1->O            1   0.068   0.000  io_config_valid_ns_norst3 (io_config_valid_ns_norst)
     FDR:D                     0.011          io_config_valid_r_lcl
    ----------------------------------------
    Total                      4.758ns (0.862ns logic, 3.896ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'flp_cdc_clk_p'
  Clock period: 4.676ns (frequency: 213.858MHz)
  Total number of paths / destination ports: 12407 / 37
-------------------------------------------------------------------------
Delay:               4.676ns (Levels of Logic = 7)
  Source:            ftop/fmc150/fcCdc_grayCounter_rsCounter_16 (FF)
  Destination:       ftop/fmc150/fcCdc_grayCounter_rsCounter_0 (FF)
  Source Clock:      flp_cdc_clk_p rising
  Destination Clock: flp_cdc_clk_p rising

  Data Path: ftop/fmc150/fcCdc_grayCounter_rsCounter_16 to ftop/fmc150/fcCdc_grayCounter_rsCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.375   0.802  fcCdc_grayCounter_rsCounter_16 (fcCdc_grayCounter_rsCounter_16)
     LUT6:I1->O            3   0.068   0.595  Mxor_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_fc_ETC___d454_xo<0>2 (Mxor_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_fc_ETC___d454_xo<0>1)
     LUT3:I0->O           14   0.068   0.502  Mxor_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_fc_ETC___d454_xo<0>4 (fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_fc_ETC___d454)
     LUT6:I5->O           13   0.068   0.571  Mmux_IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d49014 (IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490<0>)
     LUT6:I4->O            1   0.068   0.638  Mmux_IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490[4]_X_184_o_Mux_53_o_91 (Mmux_IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490[4]_X_184_o_Mux_53_o_91)
     LUT6:I2->O            1   0.068   0.000  Mmux_IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490[4]_X_184_o_Mux_53_o_4 (Mmux_IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490[4]_X_184_o_Mux_53_o_4)
     MUXF7:I0->O          18   0.245   0.529  Mmux_IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490[4]_X_184_o_Mux_53_o_2_f7 (IF_fcCdc_grayCounter_rsCounter_13_BIT_0_20_XOR_ETC___d490[4]_X_184_o_Mux_53_o)
     LUT6:I5->O            1   0.068   0.000  Mmux_MUX_fcCdc_grayCounter_rsCounter_write_1__VAL_181 (MUX_fcCdc_grayCounter_rsCounter_write_1__VAL_1<16>)
     FDC:D                     0.011          fcCdc_grayCounter_rsCounter_16
    ----------------------------------------
    Total                      4.676ns (1.039ns logic, 3.637ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/fmc150/spiCDC_cd/cntr_2'
  Clock period: 3.708ns (frequency: 269.687MHz)
  Total number of paths / destination ports: 745 / 184
-------------------------------------------------------------------------
Delay:               3.708ns (Levels of Logic = 7)
  Source:            ftop/fmc150/spiCDC_slowReset/reset_hold_1 (FF)
  Destination:       ftop/fmc150/spiCDC_reqF_head_wrapped (FF)
  Source Clock:      ftop/fmc150/spiCDC_cd/cntr_2 rising
  Destination Clock: ftop/fmc150/spiCDC_cd/cntr_2 rising

  Data Path: ftop/fmc150/spiCDC_slowReset/reset_hold_1 to ftop/fmc150/spiCDC_reqF_head_wrapped
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.375   0.470  reset_hold_1 (reset_hold_1)
     end scope: 'ftop/fmc150/spiCDC_slowReset:OUT_RST'
     begin scope: 'ftop/fmc150/spiCDC_reqF_dCombinedReset:A_RST'
     LUT2:I1->O            2   0.068   0.405  RST_OUT1 (RST_OUT)
     end scope: 'ftop/fmc150/spiCDC_reqF_dCombinedReset:RST_OUT'
     begin scope: 'ftop/fmc150/spiCDC_reqF_dInReset:RST'
     INV:I->O              8   0.086   0.824  VAL1_INV_0 (VAL)
     end scope: 'ftop/fmc150/spiCDC_reqF_dInReset:VAL'
     LUT6:I0->O            4   0.068   0.511  MUX_spiCDC_rcv_d_write_1__SEL_21 (MUX_spiCDC_rcv_d_write_1__SEL_2)
     LUT4:I2->O            1   0.068   0.399  Reset_OR_DriverANDClockEnable91 (Reset_OR_DriverANDClockEnable9)
     FDRE:R                    0.434          spiCDC_reqF_head_wrapped
    ----------------------------------------
    Total                      3.708ns (1.099ns logic, 2.609ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/fmc150/spiDAC_cd/cntr_3'
  Clock period: 3.785ns (frequency: 264.201MHz)
  Total number of paths / destination ports: 336 / 69
-------------------------------------------------------------------------
Delay:               3.785ns (Levels of Logic = 8)
  Source:            ftop/fmc150/spiDAC_slowReset/reset_hold_1 (FF)
  Destination:       ftop/fmc150/spiDAC_reqF_head_wrapped (FF)
  Source Clock:      ftop/fmc150/spiDAC_cd/cntr_3 rising
  Destination Clock: ftop/fmc150/spiDAC_cd/cntr_3 rising

  Data Path: ftop/fmc150/spiDAC_slowReset/reset_hold_1 to ftop/fmc150/spiDAC_reqF_head_wrapped
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.375   0.450  reset_hold_1 (reset_hold_1)
     end scope: 'ftop/fmc150/spiDAC_slowReset:OUT_RST'
     begin scope: 'ftop/fmc150/spiDAC_reqF_dCombinedReset:A_RST'
     LUT2:I1->O            2   0.068   0.405  RST_OUT1 (RST_OUT)
     end scope: 'ftop/fmc150/spiDAC_reqF_dCombinedReset:RST_OUT'
     begin scope: 'ftop/fmc150/spiDAC_reqF_dInReset:RST'
     INV:I->O              5   0.086   0.444  VAL1_INV_0 (VAL)
     end scope: 'ftop/fmc150/spiDAC_reqF_dInReset:VAL'
     LUT6:I5->O           13   0.068   0.497  WILL_FIRE_RL_spiDAC_doxcv_d1 (WILL_FIRE_RL_spiDAC_doxcv_d)
     LUT5:I4->O            2   0.068   0.423  spiDAC_reqF_head_wrapped_EN1 (spiDAC_reqF_head_wrapped_EN)
     LUT3:I2->O            1   0.068   0.399  Reset_OR_DriverANDClockEnable101 (Reset_OR_DriverANDClockEnable10)
     FDRE:R                    0.434          spiDAC_reqF_head_wrapped
    ----------------------------------------
    Total                      3.785ns (1.167ns logic, 2.618ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Clock period: 2.088ns (frequency: 478.927MHz)
  Total number of paths / destination ports: 2069 / 1093
-------------------------------------------------------------------------
Delay:               2.088ns (Levels of Logic = 4)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_2 (FF)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_1 (FF)
  Source Clock:      ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising
  Destination Clock: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.417  iserdes_q_r_2 (iserdes_q_r_2)
     LUT3:I2->O            4   0.068   0.658  Mmux_iserdes_q_mux31 (iserdes_q_mux<2>)
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early:din<2>'
     LUT6:I2->O            2   0.068   0.423  Mmux_slip_out21 (slip_out<1>)
     LUT6:I5->O            1   0.068   0.000  mux113 (clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<1>)
     FD:D                      0.011          qout_1
    ----------------------------------------
    Total                      2.088ns (0.590ns logic, 1.498ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Clock period: 2.088ns (frequency: 478.927MHz)
  Total number of paths / destination ports: 3439 / 1815
-------------------------------------------------------------------------
Delay:               2.088ns (Levels of Logic = 4)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_2 (FF)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_1 (FF)
  Source Clock:      ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising
  Destination Clock: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.417  iserdes_q_r_2 (iserdes_q_r_2)
     LUT3:I2->O            4   0.068   0.658  Mmux_iserdes_q_mux31 (iserdes_q_mux<2>)
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early:din<2>'
     LUT6:I2->O            2   0.068   0.423  Mmux_slip_out21 (slip_out<1>)
     LUT6:I5->O            1   0.068   0.000  mux113 (clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<1>)
     FD:D                      0.011          qout_1
    ----------------------------------------
    Total                      2.088ns (0.590ns logic, 1.498ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 4)
  Source:            pci0_reset_n (PAD)
  Destination:       ftop/pciw_pci0_pcie_ep/ep/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Destination Clock: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising

  Data Path: pci0_reset_n to ftop/pciw_pci0_pcie_ep/ep/pcie_reset_delay_i/reg_count_23_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  pci0_reset_n_IBUF (pci0_reset_n_IBUF)
     begin scope: 'ftop:pci0_rstn'
     begin scope: 'ftop/pciw_pci0_pcie_ep:sys_reset_n'
     begin scope: 'ftop/pciw_pci0_pcie_ep/ep:sys_reset_n'
     begin scope: 'ftop/pciw_pci0_pcie_ep/ep/pcie_reset_delay_i:sys_reset_n'
     INV:I->O             22   0.086   0.535  sys_reset_n_inv1_INV_0 (sys_reset_n_inv)
     FDCE:CLR                  0.434          reg_count_23_16_0
    ----------------------------------------
    Total                      1.457ns (0.523ns logic, 0.934ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 3)
  Source:            gmii_rxd<0> (PAD)
  Destination:       ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT rising

  Data Path: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  gmii_rxd_0_IBUF (gmii_rxd_0_IBUF)
     begin scope: 'ftop:gmii_rx_rxd_i<0>'
     begin scope: 'ftop/gbe0:gmii_rx_rxd_i<0>'
     begin scope: 'ftop/gbe0/gmac:gmii_rx_rxd_i<0>'
     FD:D                      0.011          rxRS_rxData_0
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys0_clkp'
  Total number of paths / destination ports: 75 / 75
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 3)
  Source:            ppsExtIn (PAD)
  Destination:       ftop/ctop/inf/cp/timeServ_ppsExtSync_d1 (FF)
  Destination Clock: sys0_clkp rising

  Data Path: ppsExtIn to ftop/ctop/inf/cp/timeServ_ppsExtSync_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  ppsExtIn_IBUF (ppsExtIn_IBUF)
     begin scope: 'ftop:gps_ppsSyncIn_x'
     begin scope: 'ftop/ctop:gps_ppsSyncIn_x'
     begin scope: 'ftop/ctop/inf:gps_ppsSyncIn_x'
     begin scope: 'ftop/ctop/inf/cp:gps_ppsSyncIn_x'
     FDR:D                     0.011          timeServ_ppsExtSync_d1
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/fmc150/spiCDC_cd/cntr_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 2)
  Source:            flp_cdc_sdi (PAD)
  Destination:       ftop/fmc150/spiCDC_sdiP (FF)
  Destination Clock: ftop/fmc150/spiCDC_cd/cntr_2 falling

  Data Path: flp_cdc_sdi to ftop/fmc150/spiCDC_sdiP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  flp_cdc_sdi_IBUF (flp_cdc_sdi_IBUF)
     begin scope: 'ftop:flpCDC_sdi_arg'
     begin scope: 'ftop/fmc150:padsCDC_sdi_arg'
     FD:D                      0.011          spiCDC_sdiP
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/fmc150/spiDAC_cd/cntr_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 2)
  Source:            flp_dac_sdi (PAD)
  Destination:       ftop/fmc150/spiDAC_sdiP (FF)
  Destination Clock: ftop/fmc150/spiDAC_cd/cntr_3 falling

  Data Path: flp_dac_sdi to ftop/fmc150/spiDAC_sdiP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  flp_dac_sdi_IBUF (flp_dac_sdi_IBUF)
     begin scope: 'ftop:flpDAC_sdi_arg'
     begin scope: 'ftop/fmc150:padsDAC_sdi_arg'
     FD:D                      0.011          spiDAC_sdiP
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 1665 / 675
-------------------------------------------------------------------------
Offset:              1.793ns (Levels of Logic = 4)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 (PAD)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_1 (FF)
  Destination Clock: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q3           2   0.000   0.497  u_iserdes_dqs_p (iserdes_q<2>)
     LUT3:I1->O            4   0.068   0.658  Mmux_iserdes_q_mux31 (iserdes_q_mux<2>)
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early:din<2>'
     LUT6:I2->O            2   0.068   0.423  Mmux_slip_out21 (slip_out<1>)
     LUT6:I5->O            1   0.068   0.000  mux113 (clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<1>)
     FD:D                      0.011          qout_1
    ----------------------------------------
    Total                      1.793ns (0.215ns logic, 1.578ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 999 / 405
-------------------------------------------------------------------------
Offset:              1.793ns (Levels of Logic = 4)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 (PAD)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_1 (FF)
  Destination Clock: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q3           2   0.000   0.497  u_iserdes_dqs_p (iserdes_q<2>)
     LUT3:I1->O            4   0.068   0.658  Mmux_iserdes_q_mux31 (iserdes_q_mux<2>)
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early:din<2>'
     LUT6:I2->O            2   0.068   0.423  Mmux_slip_out21 (slip_out<1>)
     LUT6:I5->O            1   0.068   0.000  mux113 (clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<1>)
     FD:D                      0.011          qout_1
    ----------------------------------------
    Total                      1.793ns (0.215ns logic, 1.578ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk'
  Total number of paths / destination ports: 79 / 62
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 4)
  Source:            ftop/flash0/flashC_tsOE (FF)
  Destination:       flash_io_dq<15> (PAD)
  Source Clock:      ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk rising 0.5X

  Data Path: ftop/flash0/flashC_tsOE to flash_io_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.375   0.399  flashC_tsOE (flashC_tsOE)
     begin scope: 'ftop/flash0/flashC_tsd:OE'
     INV:I->O             16   0.086   0.497  OE_inv1_INV_0 (OE_inv)
     IOBUF:T->IO               0.003          IO_15_IOBUF (IO<15>)
     end scope: 'ftop/flash0/flashC_tsd:IO<15>'
     end scope: 'ftop/flash0:flash_io_dq<15>'
     end scope: 'ftop:flash_io_dq<15>'
    ----------------------------------------
    Total                      1.360ns (0.464ns logic, 0.896ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys1_clkp'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.009ns (Levels of Logic = 3)
  Source:            ftop/gbe0/gmac/txRS_iobTxData_7 (FF)
  Destination:       gmii_txd<7> (PAD)
  Source Clock:      sys1_clkp rising

  Data Path: ftop/gbe0/gmac/txRS_iobTxData_7 to gmii_txd<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  txRS_iobTxData_7 (gmii_tx_txd<7>)
     end scope: 'ftop/gbe0/gmac:gmii_tx_txd<7>'
     end scope: 'ftop/gbe0:gmii_tx_txd<7>'
     end scope: 'ftop:gmii_tx_txd<7>'
     OBUF:I->O                 0.003          gmii_txd_7_OBUF (gmii_txd<7>)
    ----------------------------------------
    Total                      1.009ns (0.610ns logic, 0.399ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys0_clkp'
  Total number of paths / destination ports: 1228 / 1056
-------------------------------------------------------------------------
Offset:              1.870ns (Levels of Logic = 5)
  Source:            ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_clock_io/gen_ck[0].u_phy_ck_iob/u_oserdes_ck_p:RST (PAD)
  Source Clock:      sys0_clkp rising

  Data Path: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_clock_io/gen_ck[0].u_phy_ck_iob/u_oserdes_ck_p:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.375   0.413  rstdiv0_sync_r_32 (rstdiv0_sync_r_32)
     end scope: 'ftop/dram0/memc_memc/u_infrastructure:rstdiv0'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top:rst'
     BUF:I->O             10   0.086   0.458  rst_1 (rst_1)
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc:rst'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0:rst'
     BUF:I->O              9   0.086   0.452  rst_8 (rst_8)
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_clock_io:rst'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_clock_io/gen_ck[0].u_phy_ck_iob:rst'
    OSERDESE1:RST              0.000          u_oserdes_ck_p
    ----------------------------------------
    Total                      1.870ns (0.547ns logic, 1.323ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/fmc150/spiCDC_cd/cntr_2'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              1.923ns (Levels of Logic = 4)
  Source:            ftop/fmc150/spiCDC_csbR (FF)
  Destination:       flp_com_sclk (PAD)
  Source Clock:      ftop/fmc150/spiCDC_cd/cntr_2 rising

  Data Path: ftop/fmc150/spiCDC_csbR to flp_com_sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.375   0.405  spiCDC_csbR (spiCDC_csbR)
     INV:I->O              2   0.086   0.587  spiCDC_csbR_inv1_INV_0 (padsCDC_sclkgate)
     end scope: 'ftop/fmc150:padsCDC_sclkgate'
     end scope: 'ftop:flpCDC_sclkgate'
     LUT4:I1->O            1   0.068   0.399  flp_com_sdc2m1 (flp_com_sdc2m_OBUF)
     OBUF:I->O                 0.003          flp_com_sdc2m_OBUF (flp_com_sdc2m)
    ----------------------------------------
    Total                      1.923ns (0.532ns logic, 1.391ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/fmc150/spiDAC_cd/cntr_3'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              1.336ns (Levels of Logic = 3)
  Source:            ftop/fmc150/spiDAC_sdoR (FF)
  Destination:       flp_com_sdc2m (PAD)
  Source Clock:      ftop/fmc150/spiDAC_cd/cntr_3 rising

  Data Path: ftop/fmc150/spiDAC_sdoR to flp_com_sdc2m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.375   0.491  spiDAC_sdoR (spiDAC_sdoR)
     end scope: 'ftop/fmc150:padsDAC_sdo'
     end scope: 'ftop:flpDAC_sdo'
     LUT4:I2->O            1   0.068   0.399  flp_com_sdc2m1 (flp_com_sdc2m_OBUF)
     OBUF:I->O                 0.003          flp_com_sdc2m_OBUF (flp_com_sdc2m)
    ----------------------------------------
    Total                      1.336ns (0.446ns logic, 0.890ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 250 / 250
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 2)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_39 (FF)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_39 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  dlyval_dq_39 (dlyval_dq_39)
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl:dlyval_dq<39>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io:dlyval_dq<39>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob:dlyval<4>'
    IODELAYE1:CNTVALUEIN4        0.000          u_odelay_dm
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 150 / 150
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 2)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_14 (FF)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_14 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  dlyval_dq_14 (dlyval_dq_14)
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl:dlyval_dq<14>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io:dlyval_dq<14>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob:dlyval<4>'
    IODELAYE1:CNTVALUEIN4        0.000          u_odelay_dm
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 596 / 532
-------------------------------------------------------------------------
Delay:               0.538ns (Levels of Logic = 3)
  Source:            ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt:O (PAD)
  Destination:       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB (PAD)

  Data Path: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt:O to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIODQS:O             9   0.000   0.000  gen_ck_cpt[7].u_bufio_cpt (clk_cpt<7>)
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen:clk_cpt<7>'
     end scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read:clk_cpt<7>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io:clk_cpt<7>'
     begin scope: 'ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob:clk_cpt'
     INV:I->O              0   0.086   0.000  iserdes_clkb1_INV_0 (iserdes_clkb)
    ISERDESE1:CLKB             0.000          u_iserdes_dqs_p
    ----------------------------------------
    Total                      0.538ns (0.538ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock flp_cdc_clk_p
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
flp_cdc_clk_p                                                   |    4.676|         |         |         |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    1.824|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    2.088|    0.778|         |         |
sys0_clkp                                                                                         |    2.410|         |         |         |
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    2.088|    0.778|         |         |
sys0_clkp                                                                                         |    2.410|         |         |         |
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/fmc150/spiCDC_cd/cntr_2
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
ftop/fmc150/spiCDC_cd/cntr_2                                    |    3.708|    0.791|         |         |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    3.854|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/fmc150/spiDAC_cd/cntr_3
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
ftop/fmc150/spiDAC_cd/cntr_3                                    |    3.785|    0.791|         |         |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    3.951|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT                             |    3.576|         |         |         |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    1.860|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
flp_cdc_clk_p                                                   |    0.857|         |         |         |
ftop/fmc150/spiCDC_cd/cntr_2                                    |    5.230|         |         |         |
ftop/fmc150/spiDAC_cd/cntr_3                                    |    5.350|         |         |         |
ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT                             |    2.078|         |         |         |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    8.203|         |         |         |
ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125               |    2.324|         |         |         |
sys0_clkp                                                       |    2.712|         |         |         |
sys1_clkp                                                       |    1.727|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ftop/pciw_pci0_pcie_ep/ep/pcie_clocking_i/clk_125|    3.724|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.675|         |         |         |
ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    1.675|         |         |         |
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk                                  |    2.230|         |         |         |
sys0_clkp                                                                                         |    4.758|         |         |         |
--------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/TxOutClk|    2.078|         |         |         |
sys1_clkp                                                       |    3.831|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 351.00 secs
Total CPU time to Xst completion: 349.12 secs
 
--> 


Total memory usage is 1451872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2594 (   0 filtered)
Number of infos    :  410 (   0 filtered)

