{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673795832339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673795832339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 16:17:12 2023 " "Processing started: Sun Jan 15 16:17:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673795832339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795832339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sandbox -c Sandbox " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sandbox -c Sandbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795832340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673795832601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673795832602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Pong/Entry_Pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Pong/Entry_Pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_Pong-behaviour " "Found design unit 1: Entry_Pong-behaviour" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846426 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_Pong " "Found entity 1: Entry_Pong" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Vga/Entry_VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Vga/Entry_VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_VGA-behaviour " "Found design unit 1: Entry_VGA-behaviour" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/Entry_VGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_VGA " "Found entity 1: Entry_VGA" {  } { { "src/Vga/Entry_VGA.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/Entry_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/Entry_VendingMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/VendingMachine/Entry_VendingMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry_VendingMachine-behaviour " "Found design unit 1: Entry_VendingMachine-behaviour" {  } { { "src/VendingMachine/Entry_VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/Entry_VendingMachine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry_VendingMachine " "Found entity 1: Entry_VendingMachine" {  } { { "src/VendingMachine/Entry_VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/Entry_VendingMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Entry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Entry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entry-behaviour " "Found design unit 1: Entry-behaviour" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entry " "Found entity 1: Entry" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/EntryEntity/Sandbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/EntryEntity/Sandbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sandbox-behaviour " "Found design unit 1: Sandbox-behaviour" {  } { { "src/EntryEntity/Sandbox.vhd" "" { Text "/home/qik/Projects/FPGA/src/EntryEntity/Sandbox.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sandbox " "Found entity 1: Sandbox" {  } { { "src/EntryEntity/Sandbox.vhd" "" { Text "/home/qik/Projects/FPGA/src/EntryEntity/Sandbox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Disp7Seg/Disp4x7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Disp7Seg/Disp4x7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp4x7Seg-behaviour " "Found design unit 1: Disp4x7Seg-behaviour" {  } { { "src/Disp7Seg/Disp4x7Seg.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp4x7Seg " "Found entity 1: Disp4x7Seg" {  } { { "src/Disp7Seg/Disp4x7Seg.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Disp7Seg/Disp4x7Seg_Types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/Disp7Seg/Disp4x7Seg_Types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp4x7Seg_Types " "Found design unit 1: Disp4x7Seg_Types" {  } { { "src/Disp7Seg/Disp4x7Seg_Types.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg_Types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846437 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Disp4x7Seg_Types-body " "Found design unit 2: Disp4x7Seg_Types-body" {  } { { "src/Disp7Seg/Disp4x7Seg_Types.vhd" "" { Text "/home/qik/Projects/FPGA/src/Disp7Seg/Disp4x7Seg_Types.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/VendingMachine_Types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/VendingMachine/VendingMachine_Types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VendingMachine_Types " "Found design unit 1: VendingMachine_Types" {  } { { "src/VendingMachine/VendingMachine_Types.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/VendingMachine_Types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Utils/SingleClkKey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Utils/SingleClkKey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleClkKey-behaviour " "Found design unit 1: SingleClkKey-behaviour" {  } { { "src/Utils/SingleClkKey.vhd" "" { Text "/home/qik/Projects/FPGA/src/Utils/SingleClkKey.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846438 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleClkKey " "Found entity 1: SingleClkKey" {  } { { "src/Utils/SingleClkKey.vhd" "" { Text "/home/qik/Projects/FPGA/src/Utils/SingleClkKey.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VendingMachine/VendingMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/VendingMachine/VendingMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VendingMachine-behaviour " "Found design unit 1: VendingMachine-behaviour" {  } { { "src/VendingMachine/VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/VendingMachine.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846440 ""} { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Found entity 1: VendingMachine" {  } { { "src/VendingMachine/VendingMachine.vhd" "" { Text "/home/qik/Projects/FPGA/src/VendingMachine/VendingMachine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Vga/VgaController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Vga/VgaController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VgaController-behaviour " "Found design unit 1: VgaController-behaviour" {  } { { "src/Vga/VgaController.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/VgaController.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846441 ""} { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "src/Vga/VgaController.vhd" "" { Text "/home/qik/Projects/FPGA/src/Vga/VgaController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-SYN " "Found design unit 1: test-SYN" {  } { { "test.vhd" "" { Text "/home/qik/Projects/FPGA/test.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846442 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "/home/qik/Projects/FPGA/test.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673795846442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795846442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entry " "Elaborating entity \"Entry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673795846550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entry_Pong Entry_Pong:mainEntity " "Elaborating entity \"Entry_Pong\" for hierarchy \"Entry_Pong:mainEntity\"" {  } { { "src/Entry.vhd" "mainEntity" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795846552 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_buzzer Entry_Pong.vhd(14) " "VHDL Signal Declaration warning at Entry_Pong.vhd(14): used explicit default value for signal \"out_buzzer\" because signal was never assigned a value" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673795846554 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "out_leds Entry_Pong.vhd(15) " "VHDL Signal Declaration warning at Entry_Pong.vhd(15): used explicit default value for signal \"out_leds\" because signal was never assigned a value" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1673795846554 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause Entry_Pong.vhd(156) " "VHDL Process Statement warning at Entry_Pong.vhd(156): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795846557 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause Entry_Pong.vhd(165) " "VHDL Process Statement warning at Entry_Pong.vhd(165): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795846557 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isDisplaying Entry_Pong.vhd(244) " "VHDL Process Statement warning at Entry_Pong.vhd(244): signal \"isDisplaying\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795846561 "|Entry|Entry_Pong:mainEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause Entry_Pong.vhd(244) " "VHDL Process Statement warning at Entry_Pong.vhd(244): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/Pong/Entry_Pong.vhd" "" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673795846561 "|Entry|Entry_Pong:mainEntity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp4x7Seg Entry_Pong:mainEntity\|Disp4x7Seg:c_disp4x7seg " "Elaborating entity \"Disp4x7Seg\" for hierarchy \"Entry_Pong:mainEntity\|Disp4x7Seg:c_disp4x7seg\"" {  } { { "src/Pong/Entry_Pong.vhd" "c_disp4x7seg" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795846612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController Entry_Pong:mainEntity\|VgaController:c_vgaController " "Elaborating entity \"VgaController\" for hierarchy \"Entry_Pong:mainEntity\|VgaController:c_vgaController\"" {  } { { "src/Pong/Entry_Pong.vhd" "c_vgaController" { Text "/home/qik/Projects/FPGA/src/Pong/Entry_Pong.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795846613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_buzzer VCC " "Pin \"out_buzzer\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795848262 "|Entry|out_buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[0\] VCC " "Pin \"out_leds\[0\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795848262 "|Entry|out_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[1\] VCC " "Pin \"out_leds\[1\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795848262 "|Entry|out_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[2\] VCC " "Pin \"out_leds\[2\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795848262 "|Entry|out_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[3\] VCC " "Pin \"out_leds\[3\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795848262 "|Entry|out_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_7seg\[0\] VCC " "Pin \"out_7seg\[0\]\" is stuck at VCC" {  } { { "src/Entry.vhd" "" { Text "/home/qik/Projects/FPGA/src/Entry.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673795848262 "|Entry|out_7seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673795848262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673795848373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673795850103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673795850299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673795850299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "903 " "Implemented 903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673795850423 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673795850423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "876 " "Implemented 876 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673795850423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673795850423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673795850437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 16:17:30 2023 " "Processing ended: Sun Jan 15 16:17:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673795850437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673795850437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673795850437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673795850437 ""}
