User-defined configuration file (sample_PCRAM.cfg) is loaded

Memory Cell: PCRAM (Phase-Change)
Cell Area (F^2)    : 9.000 (3.000Fx3.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Kohm
Cell Turned-Off Resistance: 1.000Mohm
Read Mode: Voltage-Sensing
  - Read Current: 40.000uA
Reset Mode: Current
  - Reset Current: 300.000uA
  - Reset Pulse: 40.000ns
Set Mode: Current
  - Set Current: 150.000uA
  - Set Pulse: 150.000ns
Access Type: CMOS

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 0KB
Data Width : 64Bits (8Bytes)

Searching for the best solution that is optimized for read latency ...
No valid solutions.

Finished!
