<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>logic CAD | Genetic Logic Lab</title><link>/tag/logic-cad/</link><atom:link href="/tag/logic-cad/index.xml" rel="self" type="application/rss+xml"/><description>logic CAD</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Fri, 01 Nov 2002 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>logic CAD</title><link>/tag/logic-cad/</link></image><item><title>Efficient Algorithms for Exact Two-Level Hazard-Free Logic Minimization</title><link>/publication/efficient-algorithms-exact-jacobson-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>/publication/efficient-algorithms-exact-jacobson-2002/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</guid><description/></item><item><title>Timed State Space Exploration Using POSETs</title><link>/publication/timed-state-space-belluomini-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/timed-state-space-belluomini-2000/</guid><description/></item><item><title>RAPPID: An Asynchronous Instruction Length Decoder</title><link>/publication/rappid-asynchronous-instruction-rotem-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rappid-asynchronous-instruction-rotem-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link><pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid><description/></item><item><title>Timed Circuit Synthesis Using Implicit Methods</title><link>/publication/timed-circuit-synthesis-thacker-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-synthesis-thacker-1999/</guid><description/></item><item><title>Covering Conditions and Algorithms for the Synthesis of Speed-Independent Circuits</title><link>/publication/covering-conditions-algorithms-beerel-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/covering-conditions-algorithms-beerel-1998/</guid><description/></item><item><title>Technology Mapping of Timed Circuits</title><link>/publication/technology-mapping-timed-myers-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/technology-mapping-timed-myers-1995/</guid><description/></item><item><title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title><link>/publication/automatic-synthesis-gatelevel-myers-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid><description/></item></channel></rss>