# To-do
- [x] make the core start at address 0x80000000
- [x] the cache controller is never done, why?
- [x] why aren't we getting read data?
- [x] read data is switching to 0 before it is read, why?
    - problem is in conflict resolver
---- it finally works!!!!
- [ ] first instruction read correctly, second one read semi-correctly, why?
