Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Apr  3 15:09:16 2021
| Host         : merl-HP-Compaq-Pro-6300-Microtower running 64-bit Ubuntu 20.10
| Command      : report_control_sets -verbose -file azadi_top_arty7_control_sets_placed.rpt
| Design       : azadi_top_arty7
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   456 |
| Unused register locations in slices containing registers |   588 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           18 |
|      4 |           20 |
|      6 |           25 |
|      8 |          252 |
|     10 |           21 |
|     12 |            5 |
|     14 |            4 |
|    16+ |          111 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           12 |
| No           | No                    | Yes                    |             938 |          225 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             898 |          163 |
| Yes          | No                    | Yes                    |            5534 |         1559 |
| Yes          | Yes                   | No                     |             314 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                                         Enable Signal                                                         |                                           Set/Reset Signal                                           | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_33[0]                                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_31[0]                                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                1 |              2 |
| ~clk_wiz/inst/clk_out1 |                                                                                                                               |                                                                                                      |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_29[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_28[0]                                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[1]_7[0]                                                                         | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[1]_7[0]                                                                         | top_arty7/reset_manager/exc_req_q_reg                                                                |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_27[0]                                                                        | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_27[0]                                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_27[0]                                                                        | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              2 |
| ~jtag_tck_i_IBUF_BUFG  |                                                                                                                               | top_arty7/debug_module/dap/address_q[6]_i_2_n_0                                                      |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_32[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[7]_2[0]                                                                         | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              2 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/address_q_reg[0][0]                                                                 | top_arty7/debug_module/dap/address_q[6]_i_2_n_0                                                      |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_35[0]                                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                1 |              2 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/E[0]                                                                                | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |                1 |              2 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/dmcontrol_d47_out                                                              | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/load_store_unit_i/ctrl_update                                                                          | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              2 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_27[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                2 |              4 |
|  u_top/u_core/clk      |                                                                                                                               | top_arty7/reset_manager/counter_q_reg[63]                                                            |                1 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_31[0]                                                                        | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              4 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_q_reg[20][0]                                                                 | top_arty7/reset_manager/exc_req_q_reg                                                                |                1 |              4 |
|  u_top/u_core/clk      |                                                                                                                               | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                2 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_35[0]                                                                        | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                1 |              4 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_5[0]                                                                         | top_arty7/reset_manager/q_reg[0]_0                                                                   |                1 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_28[0]                                                                        | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                1 |              4 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/fifo_incr_wptr                                                                 | top_arty7/debug_module/dap/address_q[6]_i_2_n_0                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_9[0]                                                                         | top_arty7/reset_manager/q_reg[0]_0                                                                   |                1 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_34[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                2 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_34[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                2 |              4 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[31]_0[0]                                                                        | top_arty7/reset_manager/exc_req_q_reg                                                                |                2 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_32[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                2 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_34[0]                                                                        | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                2 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_29[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                2 |              4 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_9[0]                                                                         | top_arty7/reset_manager/exc_req_q_reg                                                                |                1 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_33[0]                                                                        | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                2 |              4 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_6[0]                                                                         | top_arty7/reset_manager/q_reg[0]_0                                                                   |                1 |              4 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/E[0]                                                                                        | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              4 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/rspop_reg[0]_2[0]                                                                     | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                3 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                3 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_32[0]                                                                        | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                3 |              6 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_35[0]                                                                        | top_arty7/reset_manager/exc_req_q_reg                                                                |                2 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/address_q_reg[0][0]                                                                 | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |                1 |              6 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/address_q_reg[0][0]                                                                 | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[15]_i_2_n_0                                        |                2 |              6 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/dr_q_reg[0]_0[0]                                                                    | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[15]_i_2_n_0                                        |                2 |              6 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                3 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                3 |              6 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_5[0]                                                                         | top_arty7/reset_manager/exc_req_q_reg                                                                |                2 |              6 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_28[0]                                                                        | top_arty7/reset_manager/exc_req_q_reg                                                                |                2 |              6 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_29[0]                                                                        | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                2 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/dtmcs_d                                                                             | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |                1 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_q_reg[20][0]                                                                 | top_arty7/reset_manager/q_reg[0]_0                                                                   |                1 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                3 |              6 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/fifo_incr_wptr                                                                 | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |                1 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              6 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[28].rf_reg_q_reg[28][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[24].rf_reg_q_reg[24][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[27].rf_reg_q_reg[27][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[26].rf_reg_q_reg[26][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[25].rf_reg_q_reg[25][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[9].rf_reg_q_reg[9][31][0]                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage                                                                 |                                                                                                      |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage[0][4]_i_1__1_n_0                                                |                                                                                                      |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage[1][4]_i_1_n_0                                                   |                                                                                                      |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_sramreqfifo/gen_normal_fifo.storage[2][4]_i_1_n_0                                                   |                                                                                                      |                1 |              8 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_35[0]                                                                        | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_sramreqfifo/E[0]                                                                                         |                                                                                                      |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.storage                                                               |                                                                                                      |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.storage[0][19]_i_1__0_n_0                                             |                                                                                                      |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_sba/E[0]                                                                                          | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[1][11]_0[0]                                                      |                                                                                                      |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[13].rf_reg_q_reg[13][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[12].rf_reg_q_reg[12][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[23].rf_reg_q_reg[23][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[15].rf_reg_q_reg[15][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_q_reg[20][1]                                                                 | top_arty7/reset_manager/q_reg[1]                                                                     |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[31]_0[0]                                                                        | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_9[0]                                                                         | top_arty7/reset_manager/q_reg[1]                                                                     |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_6[0]                                                                         | top_arty7/reset_manager/q_reg[1]                                                                     |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_5[0]                                                                         | top_arty7/reset_manager/q_reg[1]                                                                     |                1 |              8 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_32[0]                                                                        | top_arty7/reset_manager/exc_req_q_reg                                                                |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_4[0]                                                                         | top_arty7/reset_manager/q_reg[1]                                                                     |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/periph_switch/u_s1n_14/E[0]                                                                                         | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_3[0]                                                                         | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_fifo.storage_reg[0][1]_0[0] |                                                                                                      |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_q_reg[20][1]                                                                 | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_en_q_reg[16][1]                                                              | top_arty7/reset_manager/q_reg[1]                                                                     |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_en_q_reg[16][1]                                                              | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                3 |              8 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/id_stage_i/controller_i/ctrl_fsm_ns                                                                    | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/dev_select_outstanding_reg[0]_1                                                       | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                1 |              8 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_35[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.fifo_incr_wptr_0                                   |                                                                                                      |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[14].rf_reg_q_reg[14][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/gen_normal_fifo.storage_reg[1][1][0]   |                                                                                                      |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[11].rf_reg_q_reg[11][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[20].rf_reg_q_reg[20][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                1 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[21].rf_reg_q_reg[21][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[22].rf_reg_q_reg[22][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[16].rf_reg_q_reg[16][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[17].rf_reg_q_reg[17][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[1].rf_reg_q_reg[1][31]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                3 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[19].rf_reg_q_reg[19][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[18].rf_reg_q_reg[18][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                2 |              8 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[15]_i_2_n_0                                        |                3 |             10 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                          | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |                2 |             10 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_34[0]                                                                        | top_arty7/reset_manager/exc_req_q_reg                                                                |                3 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_csrs/i_fifo/fifo_rptr_reg[0][0]                                                                   | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |                1 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_csrs/i_fifo/fifo_wptr_reg[0]                                                                      | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |                2 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[30].rf_reg_q_reg[30][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                5 |             10 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/u_sync_2/E[0]                                                       | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[15]_i_2_n_0                                        |                1 |             10 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/load_store_unit_i/ctrl_update                                                                          | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                2 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[5].rf_reg_q_reg[5][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                5 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[31].rf_reg_q_reg[31][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[30].rf_reg_q_reg[30][2]                                           |                4 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[7].rf_reg_q_reg[7][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[7].rf_reg_q_reg[7][19]                                            |                4 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[2].rf_reg_q_reg[2][31]_4[0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                2 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/main_swith/host_2/err_resp/num_req_outstanding_reg[16]                                                              | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                2 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[6].rf_reg_q_reg[6][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[1].rf_reg_q_reg[1][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                4 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[4].rf_reg_q_reg[4][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[4].rf_reg_q_reg[4][15]                                            |                3 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[8].rf_reg_q_reg[8][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                5 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[3].rf_reg_q_reg[3][31][0]                                                        | top_arty7/reset_manager/g_rf_flops[3].rf_reg_q_reg[3][11]                                            |                4 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/addr_q_reg[4]                          | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/addr_q_reg[0] |                3 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[10].rf_reg_q_reg[10][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[8].rf_reg_q_reg[8][23]                                            |                4 |             10 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/g_rf_flops[29].rf_reg_q_reg[29][31][0]                                                      | top_arty7/reset_manager/g_rf_flops[29].rf_reg_q_reg[29][6]                                           |                4 |             10 |
|  u_top/u_core/clk      |                                                                                                                               | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                5 |             12 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_en_q_reg[16][0]                                                              | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                3 |             12 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_4[0]                                                                         | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                2 |             12 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_7[0]                                                                         | top_arty7/reset_manager/exc_req_q_reg                                                                |                2 |             12 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[7]_2[0]                                                                         | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                3 |             12 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/imd_val_we_ex[0]                                                                            | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                6 |             14 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[31]_0[0]                                                                        | top_arty7/reset_manager/q_reg[0]_0                                                                   |                4 |             14 |
|  u_top/u_core/clk      |                                                                                                                               | top_arty7/reset_manager/valid_q_reg[2]                                                               |                4 |             14 |
|  u_top/u_core/clk      |                                                                                                                               | top_arty7/reset_manager/exc_req_q_reg                                                                |                6 |             14 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][32]_i_2__0_n_0                                                        | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][8]_i_1__1_n_0                                |                2 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                         | top_arty7/debug_module/tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][1]_0       |                4 |             16 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/imd_val_we_ex[1]                                                                            | top_arty7/reset_manager/exc_req_q_reg                                                                |                7 |             16 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/div_counter_q_reg[4][0]                                                                     | top_arty7/reset_manager/exc_req_q_reg                                                                |                3 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                         | top_arty7/debug_module/tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][25]        |                4 |             16 |
|  u_top/u_core/clk      |                                                                                                                               | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                6 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                         | top_arty7/debug_module/tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][9]         |                4 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage                                                                          | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[1][16]_i_1_n_0                                  |                6 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][32]_i_2__0_n_0                                                        | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][32]_i_1__1_n_0                               |                3 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][32]_i_2__0_n_0                                                        | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][24]_i_1__1_n_0                               |                5 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][32]_i_2__0_n_0                                                        | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[0][16]_i_1__1_n_0                               |                4 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage                                                                          | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[1][8]_i_1_n_0                                   |                2 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage                                                                          | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[1][32]_i_1__0_n_0                               |                2 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage                                                                          | top_arty7/inst_mem/u_rspfifo/gen_normal_fifo.storage[1][24]_i_1_n_0                                  |                5 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                         | top_arty7/debug_module/tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][17]        |                3 |             16 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/exc_req_q_reg                                                                |                5 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_en_q_reg[16][1]                                                              | top_arty7/reset_manager/q_reg[0]                                                                     |                4 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_q_reg[20][1]                                                                 | top_arty7/reset_manager/q_reg[0]                                                                     |                4 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_10[0]                                                                        | top_arty7/reset_manager/q_reg[0]_0                                                                   |                2 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_3[0]                                                                         | top_arty7/reset_manager/q_reg[0]                                                                     |                2 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_3[0]                                                                         | top_arty7/reset_manager/q_reg[1]                                                                     |                2 |             16 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/sbcs_q_reg[sbreadonaddr][0]                                                    | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |                5 |             18 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/abstractauto_q_reg[autoexecprogbuf][16][0]                                     | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |                3 |             20 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/E[0]                                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                8 |             20 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_4[0]                                                                         | top_arty7/reset_manager/q_reg[0]                                                                     |                3 |             20 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_en_q_reg[16][0]                                                              | top_arty7/reset_manager/q_reg[0]                                                                     |                6 |             20 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/imd_val_we_ex[1]                                                                            | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][27]                             |                7 |             22 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[1]_7[0]                                                                         | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                5 |             22 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/cio_gpio_q_reg[20][0]                                                                 | top_arty7/reset_manager/q_reg[0]                                                                     |                6 |             22 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_9[0]                                                                         | top_arty7/reset_manager/q_reg[0]                                                                     |                3 |             24 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/ie0_e_0_we                                                                            | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                4 |             24 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/le_le_0_we                                                                            | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                4 |             24 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_10[0]                                                                        | top_arty7/reset_manager/q_reg[0]                                                                     |                2 |             24 |
|  clk_wiz/inst/clk_out1 | top_arty7/main_swith/host_2/err_resp/num_req_outstanding_reg[16]                                                              | top_arty7/reset_manager/valid_q_reg[2]                                                               |                4 |             24 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/imd_val_we_ex[1]                                                                            | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |               12 |             26 |
|  jtag_tck_i_IBUF_BUFG  |                                                                                                                               | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |                4 |             26 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_27[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                7 |             26 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_33[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |               11 |             28 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_5[0]                                                                         | top_arty7/reset_manager/q_reg[0]                                                                     |                3 |             28 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[0]_6[0]                                                                         | top_arty7/reset_manager/q_reg[0]                                                                     |                3 |             28 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_31[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                9 |             28 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_33[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |                8 |             30 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_31[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                5 |             30 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/E[0]                                                                                  | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                7 |             32 |
|  clk_wiz/inst/clk_out1 | top_arty7/main_swith/host_3/err_resp/num_req_outstanding_reg[16]                                                              | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |                5 |             34 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/num_req_outstanding_reg[16]            | top_arty7/reset_manager/valid_q_reg[2]                                                               |                5 |             34 |
|  clk_wiz/inst/clk_out1 | top_arty7/periph_switch/u_s1n_14/err_resp/num_req_outstanding_reg[16]_0                                                       | top_arty7/reset_manager/valid_q_reg[2]                                                               |                5 |             34 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_35[0]                                                                        | top_arty7/reset_manager/rdata_q_reg[31]                                                              |               15 |             36 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[7]_2[0]                                                                         | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                8 |             36 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[1]_7[0]                                                                         | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                9 |             36 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/E[0]                                                                                        | top_arty7/reset_manager/rdata_q_reg[8]                                                               |               10 |             38 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/q_reg[31]_0[0]                                                                        | top_arty7/reset_manager/q_reg[0]                                                                     |                9 |             38 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/E[0]                                                                                  | top_arty7/reset_manager/valid_q_reg[2]                                                               |                8 |             38 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/ie0_e_0_we                                                                            | top_arty7/reset_manager/q_reg[0]_0                                                                   |               10 |             40 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/le_le_0_we                                                                            | top_arty7/reset_manager/q_reg[0]_0                                                                   |                6 |             40 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_34[0]                                                                        | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |               13 |             42 |
|  jtag_tck_i_IBUF_BUFG  |                                                                                                                               | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[15]_i_2_n_0                                        |                8 |             44 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[haltreq][0]                                                    | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |                7 |             44 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/valid_q_reg[2]                                                               |               15 |             44 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               |                                                                                                      |               11 |             46 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/load_store_unit_i/rdata_update                                                                         | top_arty7/reset_manager/rdata_q_reg[8]                                                               |                9 |             48 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_7[0]                                                                         | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                8 |             52 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/imd_val_we_ex[0]                                                                            | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |               24 |             54 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.storage[0][19]_i_1__0_n_0                                             | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.storage[0][31]_i_1__2_n_0                    |                7 |             56 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.storage                                                               | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.storage[1][31]_i_1_n_0                       |                7 |             56 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/dtmcs_d                                                                             | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[15]_i_2_n_0                                        |                4 |             58 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/rdata_q_reg[0]_5[0]                                                                         | top_arty7/reset_manager/instr_valid_id_q_reg                                                         |                8 |             58 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/E[0]                                   |                                                                                                      |                8 |             60 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/command_q_reg[control][0][0]                                                   | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               11 |             60 |
|  u_top/u_core/clk      | top_arty7/u_top/i___104_n_0                                                                                                   |                                                                                                      |               11 |             60 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/id_stage_i/controller_i/E[0]                                                                           |                                                                                                      |                8 |             62 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/E[0]                                                                                | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[15]_i_2_n_0                                        |                5 |             62 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |               18 |             62 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/ex_block_i/alu_i/rspop_reg[0]_2[0]                                                                     | top_arty7/reset_manager/valid_q_reg[2]                                                               |               15 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/counter_q_reg[63]_1[1]                                                                      | top_arty7/reset_manager/counter_q_reg[63]                                                            |               20 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/i___114_n_0                                                                                                   | top_arty7/reset_manager/exc_req_q_reg                                                                |               17 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_rspfifo/gen_normal_fifo.storage[2][32]_i_1_n_0                                                      |                                                                                                      |                9 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_rspfifo/gen_normal_fifo.storage[1][32]_i_1_n_0                                                      |                                                                                                      |                9 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_rspfifo/gen_normal_fifo.storage[0][32]_i_1_n_0                                                      |                                                                                                      |               12 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/dccm/data_mem/u_rspfifo/gen_normal_fifo.storage                                                                     |                                                                                                      |               12 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/load_store_unit_i/addr_update                                                                          | top_arty7/reset_manager/addr_last_q_reg[0]                                                           |                8 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q                                                          | top_arty7/reset_manager/exc_req_q_reg                                                                |                8 |             64 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |                9 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0][31][0]                                                           | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               10 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/sbdata_q_reg[61][1]                                                            | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               12 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/sbdata_q_reg[61][0]                                                            | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               17 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[7][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               17 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[6][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               13 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/counter_q_reg[32]_2[0]                                                                      | top_arty7/reset_manager/counter_q_reg[63]                                                            |               11 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[5][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               15 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[4][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               11 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/counter_q_reg[32]_2[1]                                                                      | top_arty7/reset_manager/counter_q_reg[63]                                                            |               17 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[3][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               13 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/counter_q_reg[63]_1[0]                                                                      | top_arty7/reset_manager/counter_q_reg[63]                                                            |               16 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[2][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               19 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[1][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               18 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/progbuf_q_reg[0][0][0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               14 |             64 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/data_q_reg[1][31]_0[0]                                                         | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               18 |             64 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/entry_en_2                             |                                                                                                      |               11 |             66 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/entry_en_0                             |                                                                                                      |                7 |             66 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/entry_en_1                             |                                                                                                      |               10 |             66 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/rdata_q_reg[31]                                                              |               18 |             68 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_jtag_tap/dr_q_reg[0]_0[0]                                                                    | top_arty7/debug_module/dap/FSM_onehot_tap_state_q[12]_i_2_n_0                                        |               13 |             76 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/gen_intermediate_val_reg[1].imd_val_q_reg[1][22]                             |               18 |             78 |
|  clk_wiz/inst/clk_out1 | top_arty7/debug_module/i_dm_csrs/i_fifo/fifo_wptr_reg[0]                                                                      |                                                                                                      |                6 |             96 |
|  jtag_tck_i_IBUF_BUFG  | top_arty7/debug_module/dap/i_dmi_cdc/i_cdc_req/fifo_incr_wptr                                                                 |                                                                                                      |                7 |            112 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/q_reg[0]_0                                                                   |               25 |            124 |
|  clk_wiz/inst/clk_out1 | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/rdata_q_reg[0]_1[0]                    | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               34 |            128 |
|  u_top/u_core/clk      | top_arty7/u_top/u_core/if_stage_i/gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fifo_i/p_1_in                                 |                                                                                                      |               52 |            174 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/reset_manager/q_reg[1]                                                                     |               34 |            188 |
|  clk_wiz/inst/clk_out1 |                                                                                                                               | top_arty7/debug_module/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_wptr_reg[1]_0                           |               52 |            216 |
+------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+


