Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 18:53:50 2020
| Host         : DESKTOP-6N6MSBK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.349        0.000                      0                   51        0.199        0.000                      0                   51        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.349        0.000                      0                   51        0.199        0.000                      0                   51        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.821ns (50.459%)  route 1.788ns (49.541%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  multiseg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.239    multiseg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  multiseg/ctr/M_ctr_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.356    multiseg/ctr/M_ctr_d0_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.575 r  multiseg/ctr/M_ctr_d0_carry__3/O[0]
                         net (fo=1, routed)           0.950     8.524    multiseg/ctr/data0[17]
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.295     8.819 r  multiseg/ctr/M_ctr_q[17]_i_1/O
                         net (fo=1, routed)           0.000     8.819    multiseg/ctr/M_ctr_d[17]
    SLICE_X5Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.915    multiseg/ctr/CLK
    SLICE_X5Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.029    15.168    multiseg/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.819ns (51.656%)  route 1.702ns (48.344%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  multiseg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.239    multiseg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.562 r  multiseg/ctr/M_ctr_d0_carry__2/O[1]
                         net (fo=1, routed)           0.864     8.426    multiseg/ctr/data0[14]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.306     8.732 r  multiseg/ctr/M_ctr_q[14]_i_1/O
                         net (fo=1, routed)           0.000     8.732    multiseg/ctr/M_ctr_d[14]
    SLICE_X3Y31          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.914    multiseg/ctr/CLK
    SLICE_X3Y31          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.029    15.181    multiseg/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.578ns (48.185%)  route 1.697ns (51.815%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.320 r  multiseg/ctr/M_ctr_d0_carry__0/O[3]
                         net (fo=1, routed)           0.859     8.178    multiseg/ctr/data0[8]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.307     8.485 r  multiseg/ctr/M_ctr_q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.485    multiseg/ctr/M_ctr_d[8]
    SLICE_X3Y32          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.916    multiseg/ctr/CLK
    SLICE_X3Y32          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.031    15.185    multiseg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.695ns (53.286%)  route 1.486ns (46.714%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.437 r  multiseg/ctr/M_ctr_d0_carry__1/O[3]
                         net (fo=1, routed)           0.648     8.084    multiseg/ctr/data0[12]
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.307     8.391 r  multiseg/ctr/M_ctr_q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.391    multiseg/ctr/M_ctr_d[12]
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.915    multiseg/ctr/CLK
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[12]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.031    15.170    multiseg/ctr/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 1.587ns (50.936%)  route 1.529ns (49.064%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.341 r  multiseg/ctr/M_ctr_d0_carry__1/O[0]
                         net (fo=1, routed)           0.690     8.031    multiseg/ctr/data0[9]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.295     8.326 r  multiseg/ctr/M_ctr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     8.326    multiseg/ctr/M_ctr_d[9]
    SLICE_X3Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.917    multiseg/ctr/CLK
    SLICE_X3Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.031    15.186    multiseg/ctr/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 1.613ns (52.926%)  route 1.435ns (47.074%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.361 r  multiseg/ctr/M_ctr_d0_carry__1/O[2]
                         net (fo=1, routed)           0.596     7.957    multiseg/ctr/data0[11]
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.301     8.258 r  multiseg/ctr/M_ctr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.258    multiseg/ctr/M_ctr_d[11]
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.915    multiseg/ctr/CLK
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[11]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.029    15.168    multiseg/ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.702ns (55.914%)  route 1.342ns (44.086%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.445 r  multiseg/ctr/M_ctr_d0_carry__1/O[1]
                         net (fo=1, routed)           0.504     7.948    multiseg/ctr/data0[10]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.306     8.254 r  multiseg/ctr/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.254    multiseg/ctr/M_ctr_d[10]
    SLICE_X3Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.917    multiseg/ctr/CLK
    SLICE_X3Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.031    15.186    multiseg/ctr/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.730ns (57.289%)  route 1.290ns (42.711%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  multiseg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.239    multiseg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.478 r  multiseg/ctr/M_ctr_d0_carry__2/O[2]
                         net (fo=1, routed)           0.452     7.929    multiseg/ctr/data0[15]
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.301     8.230 r  multiseg/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.230    multiseg/ctr/M_ctr_d[15]
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.915    multiseg/ctr/CLK
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.031    15.170    multiseg/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 1.812ns (60.858%)  route 1.165ns (39.142%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.626     5.210    multiseg/ctr/CLK
    SLICE_X3Y30          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  multiseg/ctr/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.838     6.505    multiseg/ctr/M_ctr_q[4]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.005 r  multiseg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.005    multiseg/ctr/M_ctr_d0_carry_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  multiseg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    multiseg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  multiseg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.239    multiseg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.554 r  multiseg/ctr/M_ctr_d0_carry__2/O[3]
                         net (fo=1, routed)           0.327     7.881    multiseg/ctr/data0[16]
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.307     8.188 r  multiseg/ctr/M_ctr_q[16]_i_1/O
                         net (fo=1, routed)           0.000     8.188    multiseg/ctr/M_ctr_d[16]
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.915    multiseg/ctr/CLK
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[16]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.032    15.171    multiseg/ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 multiseg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.040%)  route 2.224ns (75.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.211    multiseg/ctr/CLK
    SLICE_X4Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  multiseg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.990     6.658    multiseg/ctr/M_ctr_value[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.782 r  multiseg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=17, routed)          1.234     8.016    multiseg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     8.140 r  multiseg/ctr/M_ctr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     8.140    multiseg/ctr/M_ctr_d[13]
    SLICE_X3Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.917    multiseg/ctr/CLK
    SLICE_X3Y33          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[13]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.029    15.170    multiseg/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  7.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.533    led_strip/CLK
    SLICE_X1Y32          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.130     1.804    led_strip/M_ctr_q_reg_n_0_[0]
    SLICE_X0Y32          LUT3 (Prop_lut3_I1_O)        0.048     1.852 r  led_strip/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    led_strip/p_0_in[2]
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.048    led_strip/CLK
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.107     1.653    led_strip/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.533    led_strip/CLK
    SLICE_X1Y32          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.131     1.805    led_strip/M_ctr_q_reg_n_0_[0]
    SLICE_X0Y32          LUT5 (Prop_lut5_I3_O)        0.049     1.854 r  led_strip/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    led_strip/p_0_in[4]
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.048    led_strip/CLK
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.107     1.653    led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.533    led_strip/CLK
    SLICE_X1Y32          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.130     1.804    led_strip/M_ctr_q_reg_n_0_[0]
    SLICE_X0Y32          LUT2 (Prop_lut2_I0_O)        0.045     1.849 r  led_strip/M_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    led_strip/p_0_in[1]
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.048    led_strip/CLK
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.091     1.637    led_strip/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.533    led_strip/CLK
    SLICE_X1Y32          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.131     1.805    led_strip/M_ctr_q_reg_n_0_[0]
    SLICE_X0Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.850 r  led_strip/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    led_strip/p_0_in[3]
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.048    led_strip/CLK
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092     1.638    led_strip/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.226%)  route 0.145ns (43.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.533    led_strip/CLK
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_ctr_q_reg[1]/Q
                         net (fo=5, routed)           0.145     1.818    led_strip/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  led_strip/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.863    led_strip/p_0_in[5]
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.048    led_strip/CLK
    SLICE_X0Y32          FDRE                                         r  led_strip/M_ctr_q_reg[5]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092     1.625    led_strip/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X2Y31          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.190     1.886    reset_cond/M_stage_d[2]
    SLICE_X2Y31          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.047    reset_cond/CLK
    SLICE_X2Y31          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X2Y31          FDSE (Hold_fdse_C_D)         0.086     1.618    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 multiseg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiseg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.530    multiseg/ctr/CLK
    SLICE_X4Y31          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.671 f  multiseg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.185     1.855    multiseg/ctr/M_ctr_q[0]
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  multiseg/ctr/M_ctr_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    multiseg/ctr/M_ctr_d[0]
    SLICE_X4Y31          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     2.045    multiseg/ctr/CLK
    SLICE_X4Y31          FDRE                                         r  multiseg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.091     1.621    multiseg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.533    led_strip/CLK
    SLICE_X1Y32          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 f  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.189     1.863    led_strip/M_ctr_q_reg_n_0_[0]
    SLICE_X1Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.908 r  led_strip/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    led_strip/p_0_in[0]
    SLICE_X1Y32          FDRE                                         r  led_strip/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     2.048    led_strip/CLK
    SLICE_X1Y32          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091     1.624    led_strip/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.177%)  route 0.199ns (54.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X2Y31          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.199     1.895    reset_cond/M_stage_d[3]
    SLICE_X2Y30          FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X2Y30          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.059     1.604    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.495%)  route 0.285ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X2Y31          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.285     1.981    reset_cond/M_stage_d[1]
    SLICE_X2Y31          FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.047    reset_cond/CLK
    SLICE_X2Y31          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X2Y31          FDSE (Hold_fdse_C_D)         0.088     1.620    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.361    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    led_strip/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    led_strip/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    led_strip/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    led_strip/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    led_strip/M_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    led_strip/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    multiseg/ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    multiseg/ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    multiseg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    led_strip/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31    multiseg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    multiseg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    multiseg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    multiseg/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    led_strip/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_strip/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    multiseg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    multiseg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    multiseg/ctr/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    multiseg/ctr/M_ctr_q_reg[7]/C



