E:/EEDesign/github/FPGA/ps_test/src/ip/clk_gen/clk_gen.xci
E:/EEDesign/github/FPGA/ps_test/src/ip/ila_temp/ila_temp.xci
E:/EEDesign/github/FPGA/ps_test/src/ip/vio_temp/vio_temp.xci
