{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619971063850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619971063851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 02 18:57:43 2021 " "Processing started: Sun May 02 18:57:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619971063851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619971063851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619971063852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619971064763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapathdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DatapathDesign " "Found entity 1: DatapathDesign" {  } { { "DatapathDesign.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticlogicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immextender.v 1 1 " "Found 1 design units, including 1 entities, in source file immextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtender " "Found entity 1: ImmExtender" {  } { { "ImmExtender.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4x16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4x16 " "Found entity 1: Decoder_4x16" {  } { { "Decoder_4x16.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "MUX_2x1.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "MUX_4x1.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x1 " "Found entity 1: MUX_16x1" {  } { { "MUX_16x1.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalregister.v 1 1 " "Found 1 design units, including 1 entities, in source file normalregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NormalRegister " "Found entity 1: NormalRegister" {  } { { "NormalRegister.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_writeenable.v 1 1 " "Found 1 design units, including 1 entities, in source file register_writeenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_WriteEnable " "Found entity 1: Register_WriteEnable" {  } { { "Register_WriteEnable.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConstantValueGenerator " "Found entity 1: ConstantValueGenerator" {  } { { "ConstantValueGenerator.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogicunit.v 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogicUnit " "Found entity 1: ConditionalLogicUnit" {  } { { "ConditionalLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971064997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971064997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecycleprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor " "Found entity 1: SingleCycleProcessor" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971065001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971065001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycleprocessor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor_tb " "Found entity 1: SingleCycleProcessor_tb" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619971065008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619971065008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg SingleCycleProcessor_tb.v(7) " "Verilog HDL Implicit Net warning at SingleCycleProcessor_tb.v(7): created implicit net for \"MemtoReg\"" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971065008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite SingleCycleProcessor_tb.v(7) " "Verilog HDL Implicit Net warning at SingleCycleProcessor_tb.v(7): created implicit net for \"MemWrite\"" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971065009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ImmSrc SingleCycleProcessor_tb.v(7) " "Verilog HDL Implicit Net warning at SingleCycleProcessor_tb.v(7): created implicit net for \"ImmSrc\"" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971065009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc SingleCycleProcessor_tb.v(7) " "Verilog HDL Implicit Net warning at SingleCycleProcessor_tb.v(7): created implicit net for \"PCSrc\"" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971065009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc SingleCycleProcessor_tb.v(7) " "Verilog HDL Implicit Net warning at SingleCycleProcessor_tb.v(7): created implicit net for \"ALUSrc\"" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971065009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite SingleCycleProcessor_tb.v(7) " "Verilog HDL Implicit Net warning at SingleCycleProcessor_tb.v(7): created implicit net for \"RegWrite\"" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971065009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegSrc SingleCycleProcessor_tb.v(7) " "Verilog HDL Implicit Net warning at SingleCycleProcessor_tb.v(7): created implicit net for \"RegSrc\"" {  } { { "SingleCycleProcessor_tb.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971065009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619971065097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst1 " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst1\"" {  } { { "SingleCycleProcessor.bdf" "inst1" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 8 480 776 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder Controller:inst1\|ALUDecoder:ALU_DEC " "Elaborating entity \"ALUDecoder\" for hierarchy \"Controller:inst1\|ALUDecoder:ALU_DEC\"" {  } { { "Controller.v" "ALU_DEC" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 ALUDecoder.v(17) " "Verilog HDL assignment warning at ALUDecoder.v(17): truncated value with size 3 to match size of target (2)" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619971065139 "|ALUDecoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUDecoder.v(26) " "Verilog HDL Case Statement warning at ALUDecoder.v(26): incomplete case statement has no default case item" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1619971065139 "|ALUDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALUDecoder.v(24) " "Verilog HDL Always Construct warning at ALUDecoder.v(24): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065140 "|ALUDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FlagW ALUDecoder.v(24) " "Verilog HDL Always Construct warning at ALUDecoder.v(24): inferring latch(es) for variable \"FlagW\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065140 "|ALUDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagW\[0\] ALUDecoder.v(91) " "Inferred latch for \"FlagW\[0\]\" at ALUDecoder.v(91)" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065140 "|ALUDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagW\[1\] ALUDecoder.v(91) " "Inferred latch for \"FlagW\[1\]\" at ALUDecoder.v(91)" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065140 "|ALUDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALUDecoder.v(91) " "Inferred latch for \"ALUControl\[0\]\" at ALUDecoder.v(91)" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065140 "|ALUDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALUDecoder.v(91) " "Inferred latch for \"ALUControl\[1\]\" at ALUDecoder.v(91)" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065140 "|ALUDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALUDecoder.v(91) " "Inferred latch for \"ALUControl\[2\]\" at ALUDecoder.v(91)" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065141 "|ALUDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder Controller:inst1\|MainDecoder:MAIN_DEC " "Elaborating entity \"MainDecoder\" for hierarchy \"Controller:inst1\|MainDecoder:MAIN_DEC\"" {  } { { "Controller.v" "MAIN_DEC" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065144 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MainDecoder.v(26) " "Verilog HDL Case Statement warning at MainDecoder.v(26): incomplete case statement has no default case item" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1619971065145 "|MainDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc MainDecoder.v(26) " "Verilog HDL Always Construct warning at MainDecoder.v(26): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065146 "|MainDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc MainDecoder.v(26) " "Verilog HDL Always Construct warning at MainDecoder.v(26): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065146 "|MainDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp MainDecoder.v(26) " "Verilog HDL Always Construct warning at MainDecoder.v(26): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065146 "|MainDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegW MainDecoder.v(26) " "Verilog HDL Always Construct warning at MainDecoder.v(26): inferring latch(es) for variable \"RegW\", which holds its previous value in one or more paths through the always construct" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065146 "|MainDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemW MainDecoder.v(26) " "Verilog HDL Always Construct warning at MainDecoder.v(26): inferring latch(es) for variable \"MemW\", which holds its previous value in one or more paths through the always construct" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065146 "|MainDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc MainDecoder.v(26) " "Verilog HDL Always Construct warning at MainDecoder.v(26): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065147 "|MainDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg MainDecoder.v(26) " "Verilog HDL Always Construct warning at MainDecoder.v(26): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065147 "|MainDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg MainDecoder.v(26) " "Inferred latch for \"MemtoReg\" at MainDecoder.v(26)" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065147 "|MainDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc MainDecoder.v(26) " "Inferred latch for \"ALUSrc\" at MainDecoder.v(26)" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065147 "|MainDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemW MainDecoder.v(26) " "Inferred latch for \"MemW\" at MainDecoder.v(26)" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065147 "|MainDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegW MainDecoder.v(26) " "Inferred latch for \"RegW\" at MainDecoder.v(26)" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065147 "|MainDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp MainDecoder.v(26) " "Inferred latch for \"ALUOp\" at MainDecoder.v(26)" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065148 "|MainDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc MainDecoder.v(26) " "Inferred latch for \"RegSrc\" at MainDecoder.v(26)" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065148 "|MainDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc MainDecoder.v(26) " "Inferred latch for \"ImmSrc\" at MainDecoder.v(26)" {  } { { "MainDecoder.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065148 "|MainDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogicUnit Controller:inst1\|ConditionalLogicUnit:ConditionalLogic " "Elaborating entity \"ConditionalLogicUnit\" for hierarchy \"Controller:inst1\|ConditionalLogicUnit:ConditionalLogic\"" {  } { { "Controller.v" "ConditionalLogic" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065153 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ConditionalLogicUnit.v(30) " "Verilog HDL Case Statement warning at ConditionalLogicUnit.v(30): incomplete case statement has no default case item" {  } { { "ConditionalLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1619971065154 "|ConditionalLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CondEx ConditionalLogicUnit.v(30) " "Verilog HDL Always Construct warning at ConditionalLogicUnit.v(30): inferring latch(es) for variable \"CondEx\", which holds its previous value in one or more paths through the always construct" {  } { { "ConditionalLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065155 "|ConditionalLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondEx ConditionalLogicUnit.v(30) " "Inferred latch for \"CondEx\" at ConditionalLogicUnit.v(30)" {  } { { "ConditionalLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065155 "|ConditionalLogicUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DatapathDesign DatapathDesign:inst7 " "Elaborating entity \"DatapathDesign\" for hierarchy \"DatapathDesign:inst7\"" {  } { { "SingleCycleProcessor.bdf" "inst7" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 328 504 760 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit DatapathDesign:inst7\|ArithmeticLogicUnit:inst18 " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\"" {  } { { "DatapathDesign.bdf" "inst18" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 752 2160 2408 896 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065163 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ArithmeticLogicUnit.v(22) " "Verilog HDL Case Statement warning at ArithmeticLogicUnit.v(22): incomplete case statement has no default case item" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1619971065168 "|ArithmeticLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut ArithmeticLogicUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(22): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065168 "|ArithmeticLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO ArithmeticLogicUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(22): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065168 "|ArithmeticLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF ArithmeticLogicUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(22): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065168 "|ArithmeticLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OnesComplement ArithmeticLogicUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(22): inferring latch(es) for variable \"OnesComplement\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619971065168 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF ArithmeticLogicUnit.v(22) " "Inferred latch for \"OVF\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO ArithmeticLogicUnit.v(22) " "Inferred latch for \"CO\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[0\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[1\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[2\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[3\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[4\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[5\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[6\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065169 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[7\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[8\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[8\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[9\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[9\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[10\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[10\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[11\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[11\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[12\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[12\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[13\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[13\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[14\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[14\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[15\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[15\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065170 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[16\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[16\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[17\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[17\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[18\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[18\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[19\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[19\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[20\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[20\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[21\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[21\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[22\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[22\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[23\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[23\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[24\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[24\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065171 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[25\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[25\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065172 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[26\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[26\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065172 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[27\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[27\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065172 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[28\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[28\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065172 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[29\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[29\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065172 "|ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[30\] ArithmeticLogicUnit.v(22) " "Inferred latch for \"DataOut\[30\]\" at ArithmeticLogicUnit.v(22)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619971065172 "|ArithmeticLogicUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DatapathDesign:inst7\|RegisterFile:inst19 " "Elaborating entity \"RegisterFile\" for hierarchy \"DatapathDesign:inst7\|RegisterFile:inst19\"" {  } { { "DatapathDesign.bdf" "inst19" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 776 1728 1936 952 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4x16 DatapathDesign:inst7\|RegisterFile:inst19\|Decoder_4x16:DEC_A3 " "Elaborating entity \"Decoder_4x16\" for hierarchy \"DatapathDesign:inst7\|RegisterFile:inst19\|Decoder_4x16:DEC_A3\"" {  } { { "RegisterFile.v" "DEC_A3" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_WriteEnable DatapathDesign:inst7\|RegisterFile:inst19\|Register_WriteEnable:R0 " "Elaborating entity \"Register_WriteEnable\" for hierarchy \"DatapathDesign:inst7\|RegisterFile:inst19\|Register_WriteEnable:R0\"" {  } { { "RegisterFile.v" "R0" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16x1 DatapathDesign:inst7\|RegisterFile:inst19\|MUX_16x1:MUX_OUTPUT1 " "Elaborating entity \"MUX_16x1\" for hierarchy \"DatapathDesign:inst7\|RegisterFile:inst19\|MUX_16x1:MUX_OUTPUT1\"" {  } { { "RegisterFile.v" "MUX_OUTPUT1" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory DatapathDesign:inst7\|InstructionMemory:inst5 " "Elaborating entity \"InstructionMemory\" for hierarchy \"DatapathDesign:inst7\|InstructionMemory:inst5\"" {  } { { "DatapathDesign.bdf" "inst5" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 440 1008 1208 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065223 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 63 InstructionMemory.v(32) " "Verilog HDL warning at InstructionMemory.v(32): number of words (16) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1619971065225 "|InstructionMemory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "InstructionMemory InstructionMemory.v(31) " "Verilog HDL warning at InstructionMemory.v(31): initial value for variable InstructionMemory should be constant" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1619971065225 "|InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstructionMemory 0 InstructionMemory.v(29) " "Net \"InstructionMemory\" at InstructionMemory.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1619971065225 "|InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NormalRegister DatapathDesign:inst7\|NormalRegister:inst4 " "Elaborating entity \"NormalRegister\" for hierarchy \"DatapathDesign:inst7\|NormalRegister:inst4\"" {  } { { "DatapathDesign.bdf" "inst4" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 440 696 944 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1 DatapathDesign:inst7\|MUX_2x1:inst2 " "Elaborating entity \"MUX_2x1\" for hierarchy \"DatapathDesign:inst7\|MUX_2x1:inst2\"" {  } { { "DatapathDesign.bdf" "inst2" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 456 368 592 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder DatapathDesign:inst7\|Adder:inst12 " "Elaborating entity \"Adder\" for hierarchy \"DatapathDesign:inst7\|Adder:inst12\"" {  } { { "DatapathDesign.bdf" "inst12" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 720 1016 1240 800 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator DatapathDesign:inst7\|ConstantValueGenerator:inst11 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"DatapathDesign:inst7\|ConstantValueGenerator:inst11\"" {  } { { "DatapathDesign.bdf" "inst11" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 976 696 864 1056 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DatapathDesign:inst7\|DataMemory:inst15 " "Elaborating entity \"DataMemory\" for hierarchy \"DatapathDesign:inst7\|DataMemory:inst15\"" {  } { { "DatapathDesign.bdf" "inst15" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 864 2672 2872 976 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1 DatapathDesign:inst7\|MUX_2x1:inst20 " "Elaborating entity \"MUX_2x1\" for hierarchy \"DatapathDesign:inst7\|MUX_2x1:inst20\"" {  } { { "DatapathDesign.bdf" "inst20" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 824 1384 1608 936 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmExtender DatapathDesign:inst7\|ImmExtender:inst17 " "Elaborating entity \"ImmExtender\" for hierarchy \"DatapathDesign:inst7\|ImmExtender:inst17\"" {  } { { "DatapathDesign.bdf" "inst17" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.bdf" { { 232 1968 2184 312 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619971065251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[5\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[5\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[4\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[4\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[3\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[3\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[2\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[2\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[1\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[1\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[6\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[6\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[0\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[0\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[7\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[7\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[8\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[8\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[9\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[9\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[10\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[10\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[11\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[11\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[12\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[12\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[13\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[13\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[14\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[14\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[15\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[15\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[16\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[16\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[17\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[17\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[18\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[18\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[19\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[19\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[20\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[20\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[21\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[21\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[22\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[22\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[23\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[23\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[24\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[24\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[25\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[25\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[26\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[26\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[27\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[27\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[28\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[28\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[29\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[29\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[30\] " "LATCH primitive \"DatapathDesign:inst7\|ArithmeticLogicUnit:inst18\|DataOut\[30\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619971065705 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1619971066385 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RegSrc VCC " "Pin \"RegSrc\" is stuck at VCC" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 168 1352 1528 184 "RegSrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619971066426 "|SingleCycleProcessor|RegSrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegWrite GND " "Pin \"RegWrite\" is stuck at GND" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 208 1352 1528 224 "RegWrite" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619971066426 "|SingleCycleProcessor|RegWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUSrc GND " "Pin \"ALUSrc\" is stuck at GND" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 248 1352 1528 264 "ALUSrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619971066426 "|SingleCycleProcessor|ALUSrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCSrc GND " "Pin \"PCSrc\" is stuck at GND" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 312 1360 1536 328 "PCSrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619971066426 "|SingleCycleProcessor|PCSrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 376 1360 1536 392 "MemWrite" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619971066426 "|SingleCycleProcessor|MemWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemtoReg VCC " "Pin \"MemtoReg\" is stuck at VCC" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 432 1368 1544 448 "MemtoReg" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619971066426 "|SingleCycleProcessor|MemtoReg"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmSrc GND " "Pin \"ImmSrc\" is stuck at GND" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { 496 1384 1560 512 "ImmSrc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619971066426 "|SingleCycleProcessor|ImmSrc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1619971066426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1619971066439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619971066753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971066753 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "SingleCycleProcessor.bdf" "" { Schematic "C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.bdf" { { -264 632 800 -248 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619971066860 "|SingleCycleProcessor|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1619971066860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619971066861 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619971066861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619971066861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619971066914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 02 18:57:46 2021 " "Processing ended: Sun May 02 18:57:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619971066914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619971066914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619971066914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619971066914 ""}
