{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1692862674054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1692862674054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 08:37:53 2023 " "Processing started: Thu Aug 24 08:37:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1692862674054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1692862674054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sig_control -c sig_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off sig_control -c sig_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1692862674054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1692862674488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stimulus.v 1 1 " "Found 1 design units, including 1 entities, in source file stimulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 stimulus " "Found entity 1: stimulus" {  } { { "stimulus.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/stimulus.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692862674560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692862674560 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sig_control.v(172) " "Verilog HDL information at sig_control.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1692862674560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sig_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_control " "Found entity 1: sig_control" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692862674560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692862674560 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hwy packed sig_control.v(162) " "Verilog HDL Port Declaration warning at sig_control.v(162): data type declaration for \"hwy\" declares packed dimensions but the port declaration declaration does not" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 162 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1692862674560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hwy sig_control.v(161) " "HDL info at sig_control.v(161): see declaration for object \"hwy\"" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 161 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692862674560 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "crd packed sig_control.v(162) " "Verilog HDL Port Declaration warning at sig_control.v(162): data type declaration for \"crd\" declares packed dimensions but the port declaration declaration does not" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 162 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1692862674560 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "crd sig_control.v(161) " "HDL info at sig_control.v(161): see declaration for object \"crd\"" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 161 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692862674560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sig_control " "Elaborating entity \"sig_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1692862674601 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "sig_control.v(178) " "Verilog HDL Event Control error at sig_control.v(178): mixed single- and double-edge expressions are not supported" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 178 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1692862674606 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state sig_control.v(182) " "Verilog HDL Always Construct warning at sig_control.v(182): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sig_control.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/traffic_control/sig_control.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1692862674606 "|sig_control"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1692862674606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/Projects/traffic_control/output_files/sig_control.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/Projects/traffic_control/output_files/sig_control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1692862674648 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1692862674774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 24 08:37:54 2023 " "Processing ended: Thu Aug 24 08:37:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1692862674774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1692862674774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1692862674774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1692862674774 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1692862675405 ""}
