// Seed: 2077902530
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3 = 1;
  logic id_5;
  logic id_6;
  initial begin
    id_4 <= 1 * id_4;
    id_2 <= id_4;
  end
endmodule
