Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  5 21:06:08 2021
| Host         : DESKTOP-DJCF65G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FFT_Zynq_Axi_Lite_wrapper_timing_summary_routed.rpt -pb FFT_Zynq_Axi_Lite_wrapper_timing_summary_routed.pb -rpx FFT_Zynq_Axi_Lite_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FFT_Zynq_Axi_Lite_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Valid_Out_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Valid_Out_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Valid_Out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Valid_Out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Valid_Out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4000 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.779        0.000                      0                 6360        0.033        0.000                      0                 6360        4.020        0.000                       0                  5440  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.779        0.000                      0                 6360        0.033        0.000                      0                 6360        4.020        0.000                       0                  5440  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 1.667ns (23.875%)  route 5.315ns (76.125%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.643     2.937    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.108     4.501    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X32Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.625 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.208     8.832    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.956 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2/O
                         net (fo=1, routed)           0.000     8.956    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.357 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.357    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.471    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.585    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.919 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2/O[1]
                         net (fo=1, routed)           0.000     9.919    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2_n_6
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.496    12.675    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.062    12.698    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.646ns (23.646%)  route 5.315ns (76.354%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.643     2.937    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.108     4.501    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X32Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.625 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.208     8.832    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.956 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2/O
                         net (fo=1, routed)           0.000     8.956    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.357 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.357    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.471    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.585    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.898 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2/O[3]
                         net (fo=1, routed)           0.000     9.898    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2_n_4
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.496    12.675    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.062    12.698    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 1.520ns (21.694%)  route 5.487ns (78.306%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.643     2.937    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.108     4.501    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X32Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.625 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.379     9.004    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[-10]_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.128 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.128    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.504    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.621 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.621    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.944 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__2/O[1]
                         net (fo=1, routed)           0.000     9.944    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__2_n_6
    SLICE_X34Y44         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.496    12.675    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X34Y44         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[3]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    12.745    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.512ns (21.605%)  route 5.487ns (78.395%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.643     2.937    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.108     4.501    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X32Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.625 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.379     9.004    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[-10]_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.128 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.128    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.504    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.621 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.621    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.936 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__2/O[3]
                         net (fo=1, routed)           0.000     9.936    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__2_n_4
    SLICE_X34Y44         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.496    12.675    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X34Y44         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[5]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    12.745    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 5.131ns (74.250%)  route 1.779ns (25.750%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.734     3.028    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/s00_axi_aclk
    DSP48_X2Y33          DSP48E1                                      r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.037 f  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[15]
                         net (fo=2, routed)           1.779     8.816    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/D[5]
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.124     8.940 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result[-3]_i_4/O
                         net (fo=1, routed)           0.000     8.940    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result[-3]_i_4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.490 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[-3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.490    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[-3]_i_1_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.604 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.604    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[1]_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.938 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.938    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]_i_1_n_6
    SLICE_X37Y90         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.477    12.656    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/s00_axi_aclk
    SLICE_X37Y90         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.062    12.793    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.572ns (22.825%)  route 5.315ns (77.175%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.643     2.937    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.108     4.501    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X32Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.625 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.208     8.832    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.956 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2/O
                         net (fo=1, routed)           0.000     8.956    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.357 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.357    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.471    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.585    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.824 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2/O[2]
                         net (fo=1, routed)           0.000     9.824    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2_n_5
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.496    12.675    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[4]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.062    12.698    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 5.110ns (74.171%)  route 1.779ns (25.829%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.734     3.028    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/s00_axi_aclk
    DSP48_X2Y33          DSP48E1                                      r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.037 f  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/P[15]
                         net (fo=2, routed)           1.779     8.816    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/D[5]
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.124     8.940 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result[-3]_i_4/O
                         net (fo=1, routed)           0.000     8.940    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result[-3]_i_4_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.490 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[-3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.490    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[-3]_i_1_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.604 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.604    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[1]_i_1_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.917 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.917    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]_i_1_n_4
    SLICE_X37Y90         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.477    12.656    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/s00_axi_aclk
    SLICE_X37Y90         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.062    12.793    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 5.131ns (76.003%)  route 1.620ns (23.997%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.760     3.054    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/s00_axi_aclk
    DSP48_X2Y19          DSP48E1                                      r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     7.063 f  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/res_full/P[15]
                         net (fo=2, routed)           1.619     8.682    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/D[5]
    SLICE_X41Y49         LUT1 (Prop_lut1_I0_O)        0.124     8.806 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result[-3]_i_4/O
                         net (fo=1, routed)           0.000     8.806    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result[-3]_i_4_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[-3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.357    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[-3]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[1]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.805 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.805    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[5]_i_1_n_6
    SLICE_X41Y51         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.480    12.659    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/s00_axi_aclk
    SLICE_X41Y51         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[3]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.062    12.682    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.436ns (20.744%)  route 5.487ns (79.256%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.643     2.937    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.108     4.501    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X32Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.625 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.379     9.004    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[-10]_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.128 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.128    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.504 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.504    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.621 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.621    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.860 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__2/O[2]
                         net (fo=1, routed)           0.000     9.860    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result0_carry__2_n_5
    SLICE_X34Y44         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.496    12.675    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X34Y44         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[4]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    12.745    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_b/result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 1.556ns (22.646%)  route 5.315ns (77.354%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.643     2.937    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.108     4.501    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X32Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.625 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.208     8.832    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.956 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2/O
                         net (fo=1, routed)           0.000     8.956    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_1__2_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.357 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.357    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.471    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.585    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.808 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2/O[0]
                         net (fo=1, routed)           0.000     9.808    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2_n_7
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        1.496    12.675    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X33Y48         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[2]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.062    12.698    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  2.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.281ns (54.429%)  route 0.235ns (45.571%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.557     0.893    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y99         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[1][13]/Q
                         net (fo=1, routed)           0.235     1.269    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[1][13]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.314 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1[13]_i_4/O
                         net (fo=1, routed)           0.000     1.314    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1[13]_i_4_n_0
    SLICE_X46Y100        MUXF7 (Prop_muxf7_I0_O)      0.073     1.387 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     1.387    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[13]_i_2_n_0
    SLICE_X46Y100        MUXF8 (Prop_muxf8_I0_O)      0.022     1.409 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.409    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output[13]
    SLICE_X46Y100        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.911     1.277    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.662     0.998    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X60Y100        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][3]/Q
                         net (fo=1, routed)           0.152     1.291    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re]__0[13]
    SLICE_X60Y99         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.849     1.215    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X60Y99         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][3]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.075     1.255    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.127%)  route 0.202ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.656     0.992    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.202     1.335    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y98         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.844     1.210    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.558     0.894    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y96         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.113     1.148    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y95         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.825     1.191    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.166%)  route 0.158ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.662     0.998    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X60Y100        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][0]/Q
                         net (fo=1, routed)           0.158     1.297    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re]__0[10]
    SLICE_X62Y98         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.849     1.215    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X62Y98         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][0]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.060     1.240    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[2][Re][0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_reg_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Im][-2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.378ns (88.360%)  route 0.050ns (11.640%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.563     0.899    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/s00_axi_aclk
    SLICE_X38Y49         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_reg_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Re_cmult/res_reg_reg[-4]/Q
                         net (fo=1, routed)           0.049     1.112    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/result_reg[Im][5]_0[6]
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.157 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult/change_sign_inst_res/res[Im]_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.157    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Im_cmult_n_5
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.272 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/res[Im]_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.272    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/res[Im]_carry__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.326 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/res[Im]_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.326    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/res[Im][-2]
    SLICE_X39Y50         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Im][-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.825     1.191    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/s00_axi_aclk
    SLICE_X39Y50         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Im][-2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.266    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Im][-2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.576     0.912    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X59Y91         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]/Q
                         net (fo=3, routed)           0.123     1.175    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]
    SLICE_X58Y90         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.846     1.212    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X58Y90         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5/CLK
                         clock pessimism             -0.284     0.928    
    SLICE_X58Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.111    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[10][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.290ns (66.327%)  route 0.147ns (33.673%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.632     0.968    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y111        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[10][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[10][26]/Q
                         net (fo=1, routed)           0.147     1.279    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output_reg[10][26]
    SLICE_X49Y111        LUT6 (Prop_lut6_I1_O)        0.045     1.324 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1[26]_i_6/O
                         net (fo=1, routed)           0.000     1.324    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1[26]_i_6_n_0
    SLICE_X49Y111        MUXF7 (Prop_muxf7_I0_O)      0.062     1.386 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     1.386    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]_i_3_n_0
    SLICE_X49Y111        MUXF8 (Prop_muxf8_I1_O)      0.019     1.405 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.405    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Data_Output[26]
    SLICE_X49Y111        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.908     1.274    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y111        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X49Y111        FDRE (Hold_fdre_C_D)         0.105     1.340    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/phase_factor_adress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.290%)  route 0.164ns (53.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.548     0.884    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/s00_axi_aclk
    SLICE_X33Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/phase_factor_adress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/phase_factor_adress_reg[0]/Q
                         net (fo=8, routed)           0.164     1.188    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y30         RAMB18E1                                     r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.855     1.221    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.281     0.940    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.123    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[4][11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.598%)  route 0.143ns (50.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.555     0.891    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_reg[11]/Q
                         net (fo=3, routed)           0.143     1.175    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_reg_n_0_[11]
    SLICE_X42Y90         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[4][11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5452, routed)        0.823     1.189    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/s00_axi_aclk
    SLICE_X42Y90         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[4][11]_srl5/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.108    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[4][11]_srl5
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[4][12]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[4][13]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[4][14]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[4][15]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y77  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y77  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y77  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y77  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y63  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-9]_srl2/CLK



