#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f9d6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f9d880 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f902d0 .functor NOT 1, L_0x1feb9a0, C4<0>, C4<0>, C4<0>;
L_0x1feb780 .functor XOR 2, L_0x1feb620, L_0x1feb6e0, C4<00>, C4<00>;
L_0x1feb890 .functor XOR 2, L_0x1feb780, L_0x1feb7f0, C4<00>, C4<00>;
v0x1fe70b0_0 .net *"_ivl_10", 1 0, L_0x1feb7f0;  1 drivers
v0x1fe71b0_0 .net *"_ivl_12", 1 0, L_0x1feb890;  1 drivers
v0x1fe7290_0 .net *"_ivl_2", 1 0, L_0x1fea420;  1 drivers
v0x1fe7350_0 .net *"_ivl_4", 1 0, L_0x1feb620;  1 drivers
v0x1fe7430_0 .net *"_ivl_6", 1 0, L_0x1feb6e0;  1 drivers
v0x1fe7560_0 .net *"_ivl_8", 1 0, L_0x1feb780;  1 drivers
v0x1fe7640_0 .net "a", 0 0, v0x1fe4100_0;  1 drivers
v0x1fe76e0_0 .net "b", 0 0, v0x1fe41a0_0;  1 drivers
v0x1fe7780_0 .net "c", 0 0, v0x1fe4240_0;  1 drivers
v0x1fe7820_0 .var "clk", 0 0;
v0x1fe78c0_0 .net "d", 0 0, v0x1fe4380_0;  1 drivers
v0x1fe7960_0 .net "out_pos_dut", 0 0, L_0x1feb390;  1 drivers
v0x1fe7a00_0 .net "out_pos_ref", 0 0, L_0x1fe8f30;  1 drivers
v0x1fe7aa0_0 .net "out_sop_dut", 0 0, L_0x1fea150;  1 drivers
v0x1fe7b40_0 .net "out_sop_ref", 0 0, L_0x1fbe8b0;  1 drivers
v0x1fe7be0_0 .var/2u "stats1", 223 0;
v0x1fe7c80_0 .var/2u "strobe", 0 0;
v0x1fe7d20_0 .net "tb_match", 0 0, L_0x1feb9a0;  1 drivers
v0x1fe7df0_0 .net "tb_mismatch", 0 0, L_0x1f902d0;  1 drivers
v0x1fe7e90_0 .net "wavedrom_enable", 0 0, v0x1fe4650_0;  1 drivers
v0x1fe7f60_0 .net "wavedrom_title", 511 0, v0x1fe46f0_0;  1 drivers
L_0x1fea420 .concat [ 1 1 0 0], L_0x1fe8f30, L_0x1fbe8b0;
L_0x1feb620 .concat [ 1 1 0 0], L_0x1fe8f30, L_0x1fbe8b0;
L_0x1feb6e0 .concat [ 1 1 0 0], L_0x1feb390, L_0x1fea150;
L_0x1feb7f0 .concat [ 1 1 0 0], L_0x1fe8f30, L_0x1fbe8b0;
L_0x1feb9a0 .cmp/eeq 2, L_0x1fea420, L_0x1feb890;
S_0x1f9da10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f9d880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f906b0 .functor AND 1, v0x1fe4240_0, v0x1fe4380_0, C4<1>, C4<1>;
L_0x1f90a90 .functor NOT 1, v0x1fe4100_0, C4<0>, C4<0>, C4<0>;
L_0x1f90e70 .functor NOT 1, v0x1fe41a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f910f0 .functor AND 1, L_0x1f90a90, L_0x1f90e70, C4<1>, C4<1>;
L_0x1fa8280 .functor AND 1, L_0x1f910f0, v0x1fe4240_0, C4<1>, C4<1>;
L_0x1fbe8b0 .functor OR 1, L_0x1f906b0, L_0x1fa8280, C4<0>, C4<0>;
L_0x1fe83b0 .functor NOT 1, v0x1fe41a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe8420 .functor OR 1, L_0x1fe83b0, v0x1fe4380_0, C4<0>, C4<0>;
L_0x1fe8530 .functor AND 1, v0x1fe4240_0, L_0x1fe8420, C4<1>, C4<1>;
L_0x1fe85f0 .functor NOT 1, v0x1fe4100_0, C4<0>, C4<0>, C4<0>;
L_0x1fe86c0 .functor OR 1, L_0x1fe85f0, v0x1fe41a0_0, C4<0>, C4<0>;
L_0x1fe8730 .functor AND 1, L_0x1fe8530, L_0x1fe86c0, C4<1>, C4<1>;
L_0x1fe88b0 .functor NOT 1, v0x1fe41a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe8920 .functor OR 1, L_0x1fe88b0, v0x1fe4380_0, C4<0>, C4<0>;
L_0x1fe8840 .functor AND 1, v0x1fe4240_0, L_0x1fe8920, C4<1>, C4<1>;
L_0x1fe8ab0 .functor NOT 1, v0x1fe4100_0, C4<0>, C4<0>, C4<0>;
L_0x1fe8bb0 .functor OR 1, L_0x1fe8ab0, v0x1fe4380_0, C4<0>, C4<0>;
L_0x1fe8c70 .functor AND 1, L_0x1fe8840, L_0x1fe8bb0, C4<1>, C4<1>;
L_0x1fe8e20 .functor XNOR 1, L_0x1fe8730, L_0x1fe8c70, C4<0>, C4<0>;
v0x1f8fc00_0 .net *"_ivl_0", 0 0, L_0x1f906b0;  1 drivers
v0x1f90000_0 .net *"_ivl_12", 0 0, L_0x1fe83b0;  1 drivers
v0x1f903e0_0 .net *"_ivl_14", 0 0, L_0x1fe8420;  1 drivers
v0x1f907c0_0 .net *"_ivl_16", 0 0, L_0x1fe8530;  1 drivers
v0x1f90ba0_0 .net *"_ivl_18", 0 0, L_0x1fe85f0;  1 drivers
v0x1f90f80_0 .net *"_ivl_2", 0 0, L_0x1f90a90;  1 drivers
v0x1f91200_0 .net *"_ivl_20", 0 0, L_0x1fe86c0;  1 drivers
v0x1fe2670_0 .net *"_ivl_24", 0 0, L_0x1fe88b0;  1 drivers
v0x1fe2750_0 .net *"_ivl_26", 0 0, L_0x1fe8920;  1 drivers
v0x1fe2830_0 .net *"_ivl_28", 0 0, L_0x1fe8840;  1 drivers
v0x1fe2910_0 .net *"_ivl_30", 0 0, L_0x1fe8ab0;  1 drivers
v0x1fe29f0_0 .net *"_ivl_32", 0 0, L_0x1fe8bb0;  1 drivers
v0x1fe2ad0_0 .net *"_ivl_36", 0 0, L_0x1fe8e20;  1 drivers
L_0x7f99e93be018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fe2b90_0 .net *"_ivl_38", 0 0, L_0x7f99e93be018;  1 drivers
v0x1fe2c70_0 .net *"_ivl_4", 0 0, L_0x1f90e70;  1 drivers
v0x1fe2d50_0 .net *"_ivl_6", 0 0, L_0x1f910f0;  1 drivers
v0x1fe2e30_0 .net *"_ivl_8", 0 0, L_0x1fa8280;  1 drivers
v0x1fe2f10_0 .net "a", 0 0, v0x1fe4100_0;  alias, 1 drivers
v0x1fe2fd0_0 .net "b", 0 0, v0x1fe41a0_0;  alias, 1 drivers
v0x1fe3090_0 .net "c", 0 0, v0x1fe4240_0;  alias, 1 drivers
v0x1fe3150_0 .net "d", 0 0, v0x1fe4380_0;  alias, 1 drivers
v0x1fe3210_0 .net "out_pos", 0 0, L_0x1fe8f30;  alias, 1 drivers
v0x1fe32d0_0 .net "out_sop", 0 0, L_0x1fbe8b0;  alias, 1 drivers
v0x1fe3390_0 .net "pos0", 0 0, L_0x1fe8730;  1 drivers
v0x1fe3450_0 .net "pos1", 0 0, L_0x1fe8c70;  1 drivers
L_0x1fe8f30 .functor MUXZ 1, L_0x7f99e93be018, L_0x1fe8730, L_0x1fe8e20, C4<>;
S_0x1fe35d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f9d880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fe4100_0 .var "a", 0 0;
v0x1fe41a0_0 .var "b", 0 0;
v0x1fe4240_0 .var "c", 0 0;
v0x1fe42e0_0 .net "clk", 0 0, v0x1fe7820_0;  1 drivers
v0x1fe4380_0 .var "d", 0 0;
v0x1fe4470_0 .var/2u "fail", 0 0;
v0x1fe4510_0 .var/2u "fail1", 0 0;
v0x1fe45b0_0 .net "tb_match", 0 0, L_0x1feb9a0;  alias, 1 drivers
v0x1fe4650_0 .var "wavedrom_enable", 0 0;
v0x1fe46f0_0 .var "wavedrom_title", 511 0;
E_0x1f9c060/0 .event negedge, v0x1fe42e0_0;
E_0x1f9c060/1 .event posedge, v0x1fe42e0_0;
E_0x1f9c060 .event/or E_0x1f9c060/0, E_0x1f9c060/1;
S_0x1fe3900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fe35d0;
 .timescale -12 -12;
v0x1fe3b40_0 .var/2s "i", 31 0;
E_0x1f9bf00 .event posedge, v0x1fe42e0_0;
S_0x1fe3c40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fe35d0;
 .timescale -12 -12;
v0x1fe3e40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fe3f20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fe35d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fe48d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f9d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fe90e0 .functor NOT 1, v0x1fe4100_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9170 .functor NOT 1, v0x1fe41a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9310 .functor AND 1, L_0x1fe90e0, L_0x1fe9170, C4<1>, C4<1>;
L_0x1fe9420 .functor NOT 1, v0x1fe4240_0, C4<0>, C4<0>, C4<0>;
L_0x1fe95d0 .functor AND 1, L_0x1fe9310, L_0x1fe9420, C4<1>, C4<1>;
L_0x1fe96e0 .functor AND 1, L_0x1fe95d0, v0x1fe4380_0, C4<1>, C4<1>;
L_0x1fe98f0 .functor NOT 1, v0x1fe41a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9960 .functor AND 1, v0x1fe4100_0, L_0x1fe98f0, C4<1>, C4<1>;
L_0x1fe9b80 .functor AND 1, L_0x1fe9960, v0x1fe4240_0, C4<1>, C4<1>;
L_0x1fe9c40 .functor NOT 1, v0x1fe4380_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9d10 .functor AND 1, L_0x1fe9b80, L_0x1fe9c40, C4<1>, C4<1>;
L_0x1fe9dd0 .functor OR 1, L_0x1fe96e0, L_0x1fe9d10, C4<0>, C4<0>;
L_0x1fe9f50 .functor AND 1, v0x1fe4100_0, v0x1fe41a0_0, C4<1>, C4<1>;
L_0x1fe9fc0 .functor AND 1, L_0x1fe9f50, v0x1fe4240_0, C4<1>, C4<1>;
L_0x1fe9ee0 .functor AND 1, L_0x1fe9fc0, v0x1fe4380_0, C4<1>, C4<1>;
L_0x1fea150 .functor OR 1, L_0x1fe9dd0, L_0x1fe9ee0, C4<0>, C4<0>;
L_0x1fea340 .functor NOT 1, v0x1fe4100_0, C4<0>, C4<0>, C4<0>;
L_0x1fea3b0 .functor NOT 1, v0x1fe41a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fea4c0 .functor OR 1, L_0x1fea340, L_0x1fea3b0, C4<0>, C4<0>;
L_0x1fea5d0 .functor NOT 1, v0x1fe4240_0, C4<0>, C4<0>, C4<0>;
L_0x1fea6f0 .functor OR 1, L_0x1fea4c0, L_0x1fea5d0, C4<0>, C4<0>;
L_0x1fea800 .functor NOT 1, v0x1fe4100_0, C4<0>, C4<0>, C4<0>;
L_0x1fea930 .functor NOT 1, v0x1fe41a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fea9a0 .functor OR 1, L_0x1fea800, L_0x1fea930, C4<0>, C4<0>;
L_0x1feab80 .functor OR 1, L_0x1fea9a0, v0x1fe4380_0, C4<0>, C4<0>;
L_0x1feac40 .functor AND 1, L_0x1fea6f0, L_0x1feab80, C4<1>, C4<1>;
L_0x1feae30 .functor OR 1, v0x1fe4100_0, v0x1fe41a0_0, C4<0>, C4<0>;
L_0x1feaea0 .functor NOT 1, v0x1fe4240_0, C4<0>, C4<0>, C4<0>;
L_0x1feb000 .functor OR 1, L_0x1feae30, L_0x1feaea0, C4<0>, C4<0>;
L_0x1feb110 .functor NOT 1, v0x1fe4380_0, C4<0>, C4<0>, C4<0>;
L_0x1feb280 .functor OR 1, L_0x1feb000, L_0x1feb110, C4<0>, C4<0>;
L_0x1feb390 .functor AND 1, L_0x1feac40, L_0x1feb280, C4<1>, C4<1>;
v0x1fe4a90_0 .net *"_ivl_0", 0 0, L_0x1fe90e0;  1 drivers
v0x1fe4b70_0 .net *"_ivl_10", 0 0, L_0x1fe96e0;  1 drivers
v0x1fe4c50_0 .net *"_ivl_12", 0 0, L_0x1fe98f0;  1 drivers
v0x1fe4d40_0 .net *"_ivl_14", 0 0, L_0x1fe9960;  1 drivers
v0x1fe4e20_0 .net *"_ivl_16", 0 0, L_0x1fe9b80;  1 drivers
v0x1fe4f50_0 .net *"_ivl_18", 0 0, L_0x1fe9c40;  1 drivers
v0x1fe5030_0 .net *"_ivl_2", 0 0, L_0x1fe9170;  1 drivers
v0x1fe5110_0 .net *"_ivl_20", 0 0, L_0x1fe9d10;  1 drivers
v0x1fe51f0_0 .net *"_ivl_22", 0 0, L_0x1fe9dd0;  1 drivers
v0x1fe5360_0 .net *"_ivl_24", 0 0, L_0x1fe9f50;  1 drivers
v0x1fe5440_0 .net *"_ivl_26", 0 0, L_0x1fe9fc0;  1 drivers
v0x1fe5520_0 .net *"_ivl_28", 0 0, L_0x1fe9ee0;  1 drivers
v0x1fe5600_0 .net *"_ivl_32", 0 0, L_0x1fea340;  1 drivers
v0x1fe56e0_0 .net *"_ivl_34", 0 0, L_0x1fea3b0;  1 drivers
v0x1fe57c0_0 .net *"_ivl_36", 0 0, L_0x1fea4c0;  1 drivers
v0x1fe58a0_0 .net *"_ivl_38", 0 0, L_0x1fea5d0;  1 drivers
v0x1fe5980_0 .net *"_ivl_4", 0 0, L_0x1fe9310;  1 drivers
v0x1fe5b70_0 .net *"_ivl_40", 0 0, L_0x1fea6f0;  1 drivers
v0x1fe5c50_0 .net *"_ivl_42", 0 0, L_0x1fea800;  1 drivers
v0x1fe5d30_0 .net *"_ivl_44", 0 0, L_0x1fea930;  1 drivers
v0x1fe5e10_0 .net *"_ivl_46", 0 0, L_0x1fea9a0;  1 drivers
v0x1fe5ef0_0 .net *"_ivl_48", 0 0, L_0x1feab80;  1 drivers
v0x1fe5fd0_0 .net *"_ivl_50", 0 0, L_0x1feac40;  1 drivers
v0x1fe60b0_0 .net *"_ivl_52", 0 0, L_0x1feae30;  1 drivers
v0x1fe6190_0 .net *"_ivl_54", 0 0, L_0x1feaea0;  1 drivers
v0x1fe6270_0 .net *"_ivl_56", 0 0, L_0x1feb000;  1 drivers
v0x1fe6350_0 .net *"_ivl_58", 0 0, L_0x1feb110;  1 drivers
v0x1fe6430_0 .net *"_ivl_6", 0 0, L_0x1fe9420;  1 drivers
v0x1fe6510_0 .net *"_ivl_60", 0 0, L_0x1feb280;  1 drivers
v0x1fe65f0_0 .net *"_ivl_8", 0 0, L_0x1fe95d0;  1 drivers
v0x1fe66d0_0 .net "a", 0 0, v0x1fe4100_0;  alias, 1 drivers
v0x1fe6770_0 .net "b", 0 0, v0x1fe41a0_0;  alias, 1 drivers
v0x1fe6860_0 .net "c", 0 0, v0x1fe4240_0;  alias, 1 drivers
v0x1fe6b60_0 .net "d", 0 0, v0x1fe4380_0;  alias, 1 drivers
v0x1fe6c50_0 .net "out_pos", 0 0, L_0x1feb390;  alias, 1 drivers
v0x1fe6d10_0 .net "out_sop", 0 0, L_0x1fea150;  alias, 1 drivers
S_0x1fe6e90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f9d880;
 .timescale -12 -12;
E_0x1f859f0 .event anyedge, v0x1fe7c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fe7c80_0;
    %nor/r;
    %assign/vec4 v0x1fe7c80_0, 0;
    %wait E_0x1f859f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fe35d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe4470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe4510_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fe35d0;
T_4 ;
    %wait E_0x1f9c060;
    %load/vec4 v0x1fe45b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fe4470_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fe35d0;
T_5 ;
    %wait E_0x1f9bf00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %wait E_0x1f9bf00;
    %load/vec4 v0x1fe4470_0;
    %store/vec4 v0x1fe4510_0, 0, 1;
    %fork t_1, S_0x1fe3900;
    %jmp t_0;
    .scope S_0x1fe3900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fe3b40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fe3b40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f9bf00;
    %load/vec4 v0x1fe3b40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe3b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fe3b40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fe35d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9c060;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe4380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe41a0_0, 0;
    %assign/vec4 v0x1fe4100_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fe4470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fe4510_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f9d880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe7c80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f9d880;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fe7820_0;
    %inv;
    %store/vec4 v0x1fe7820_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f9d880;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fe42e0_0, v0x1fe7df0_0, v0x1fe7640_0, v0x1fe76e0_0, v0x1fe7780_0, v0x1fe78c0_0, v0x1fe7b40_0, v0x1fe7aa0_0, v0x1fe7a00_0, v0x1fe7960_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f9d880;
T_9 ;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f9d880;
T_10 ;
    %wait E_0x1f9c060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe7be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe7be0_0, 4, 32;
    %load/vec4 v0x1fe7d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe7be0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe7be0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe7be0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fe7b40_0;
    %load/vec4 v0x1fe7b40_0;
    %load/vec4 v0x1fe7aa0_0;
    %xor;
    %load/vec4 v0x1fe7b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe7be0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe7be0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fe7a00_0;
    %load/vec4 v0x1fe7a00_0;
    %load/vec4 v0x1fe7960_0;
    %xor;
    %load/vec4 v0x1fe7a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe7be0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fe7be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe7be0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
