Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'tx_start' has no actual or default value [C:/Users/adamp/Digital.electronics.1/labs/projekt/project/project.srcs/sources_1/new/top.vhd:11]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
