{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638225392100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638225392109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 16:36:31 2021 " "Processing started: Mon Nov 29 16:36:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638225392109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225392109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bonusLab -c bonusLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off bonusLab -c bonusLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225392110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638225392649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638225392649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file w_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_and-w_and_logic " "Found design unit 1: w_and-w_and_logic" {  } { { "w_and.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/w_and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401778 ""} { "Info" "ISGN_ENTITY_NAME" "1 w_and " "Found entity 1: w_and" {  } { { "w_and.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/w_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225401778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-logic " "Found design unit 1: full_adder-logic" {  } { { "full_adder.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401780 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225401780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_shiftreg-Vshftreg_arch " "Found design unit 1: four_shiftreg-Vshftreg_arch" {  } { { "four_shiftreg.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/four_shiftreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401782 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_shiftreg " "Found entity 1: four_shiftreg" {  } { { "four_shiftreg.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/four_shiftreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225401782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bonuslab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bonuslab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder-four_bit_adder_arch " "Found design unit 1: four_bit_adder-four_bit_adder_arch" {  } { { "bonusLab.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401785 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "bonusLab.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225401785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-logic " "Found design unit 1: dflipflop-logic" {  } { { "dflipflop.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401787 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638225401787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225401787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_adder " "Elaborating entity \"four_bit_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638225401820 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carry bonusLab.vhd(10) " "VHDL Signal Declaration warning at bonusLab.vhd(10): used implicit default value for signal \"carry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bonusLab.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638225401820 "|four_bit_adder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fa_cout bonusLab.vhd(41) " "VHDL Signal Declaration warning at bonusLab.vhd(41): used implicit default value for signal \"fa_cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bonusLab.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638225401821 "|four_bit_adder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_signal_rin bonusLab.vhd(43) " "VHDL Signal Declaration warning at bonusLab.vhd(43): used implicit default value for signal \"internal_signal_rin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bonusLab.vhd" "" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638225401821 "|four_bit_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_shiftreg four_shiftreg:Asr " "Elaborating entity \"four_shiftreg\" for hierarchy \"four_shiftreg:Asr\"" {  } { { "bonusLab.vhd" "Asr" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638225401821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_and w_and:Fa_clock " "Elaborating entity \"w_and\" for hierarchy \"w_and:Fa_clock\"" {  } { { "bonusLab.vhd" "Fa_clock" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638225401823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop dflipflop:Fa_dff " "Elaborating entity \"dflipflop\" for hierarchy \"dflipflop:Fa_dff\"" {  } { { "bonusLab.vhd" "Fa_dff" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638225401824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:adder " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:adder\"" {  } { { "bonusLab.vhd" "adder" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638225401837 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "full_adder:adder Cout Input Output " "Port direction mismatch for entity \"full_adder:adder\" at port \"Cout\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "bonusLab.vhd" "full_adder:adder" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 55 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1638225401848 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "full_adder:adder S Input Output " "Port direction mismatch for entity \"full_adder:adder\" at port \"S\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "bonusLab.vhd" "full_adder:adder" { Text "C:/Users/audre/Documents/ECE380/bonusLab/bonusLab.vhd" 55 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Analysis & Synthesis" 0 -1 1638225401848 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638225401854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638225401985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 29 16:36:41 2021 " "Processing ended: Mon Nov 29 16:36:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638225401985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638225401985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638225401985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225401985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638225402620 ""}
