// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"

// DATE "06/15/2024 16:54:07"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fsm_mem (
	clk,
	wren_s,
	q_s,
	data_s,
	address_s,
	data_1,
	data_2,
	data_3,
	data_2_out,
	data_3_out,
	address_1,
	address_2,
	address_3,
	request_1,
	request_2,
	request_3,
	wrt_2,
	wrt_3,
	finished_1,
	finished_2,
	finished_3);
input 	clk;
output 	wren_s;
input 	[7:0] q_s;
output 	[7:0] data_s;
output 	[7:0] address_s;
input 	[7:0] data_1;
input 	[7:0] data_2;
input 	[7:0] data_3;
output 	[7:0] data_2_out;
output 	[7:0] data_3_out;
input 	[7:0] address_1;
input 	[7:0] address_2;
input 	[7:0] address_3;
input 	request_1;
input 	request_2;
input 	request_3;
input 	wrt_2;
input 	wrt_3;
output 	finished_1;
output 	finished_2;
output 	finished_3;

// Design Ports Information
// wren_s	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[3]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[5]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_s[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[1]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[4]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[5]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[6]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_s[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2_out[7]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[1]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3_out[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finished_1	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finished_2	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finished_3	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[0]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[1]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[3]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[4]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[5]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[6]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_3[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_2[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_1[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[3]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[3]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[4]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[5]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[6]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[6]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_3[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_2[7]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_1[7]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_s[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrt_3	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// request_3	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// request_2	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// request_1	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrt_2	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \request_2~input_o ;
wire \request_1~input_o ;
wire \Equal11~0_combout ;
wire \WideNor1~0_combout ;
wire \state~1_combout ;
wire \state[3]~DUPLICATE_q ;
wire \Equal9~0_combout ;
wire \Equal18~0_combout ;
wire \state~0_combout ;
wire \Equal8~0_combout ;
wire \Selector3~0_combout ;
wire \wrt_3~input_o ;
wire \wrt_2~input_o ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \Equal8~1_combout ;
wire \Equal0~0_combout ;
wire \Equal4~0_combout ;
wire \Equal12~0_combout ;
wire \Equal7~0_combout ;
wire \Equal7~1_combout ;
wire \Selector0~0_combout ;
wire \Equal0~1_combout ;
wire \Selector2~1_combout ;
wire \Selector1~0_combout ;
wire \Equal13~0_combout ;
wire \Equal13~1_combout ;
wire \request_3~input_o ;
wire \Selector4~4_combout ;
wire \Selector2~0_combout ;
wire \Equal14~0_combout ;
wire \Equal14~1_combout ;
wire \Selector2~2_combout ;
wire \Selector1~1_combout ;
wire \Selector1~3_combout ;
wire \Selector4~5_combout ;
wire \Selector1~2_combout ;
wire \Selector1~4_combout ;
wire \WideOr11~0_combout ;
wire \Selector4~0_combout ;
wire \Selector4~2_combout ;
wire \Selector4~1_combout ;
wire \Selector4~3_combout ;
wire \WideOr10~0_combout ;
wire \state[0]~DUPLICATE_q ;
wire \data_3[0]~input_o ;
wire \data_2[0]~input_o ;
wire \data_1[0]~input_o ;
wire \Equal6~0_combout ;
wire \Selector20~0_combout ;
wire \WideOr12~combout ;
wire \data_s[0]~reg0_q ;
wire \data_2[1]~input_o ;
wire \data_1[1]~input_o ;
wire \data_3[1]~input_o ;
wire \Selector19~0_combout ;
wire \data_s[1]~reg0_q ;
wire \data_2[2]~input_o ;
wire \data_3[2]~input_o ;
wire \data_1[2]~input_o ;
wire \Selector18~0_combout ;
wire \data_s[2]~reg0_q ;
wire \data_2[3]~input_o ;
wire \data_3[3]~input_o ;
wire \data_1[3]~input_o ;
wire \Selector17~0_combout ;
wire \data_s[3]~reg0_q ;
wire \data_1[4]~input_o ;
wire \data_3[4]~input_o ;
wire \data_2[4]~input_o ;
wire \Selector16~0_combout ;
wire \data_s[4]~reg0_q ;
wire \data_1[5]~input_o ;
wire \data_3[5]~input_o ;
wire \data_2[5]~input_o ;
wire \Selector15~0_combout ;
wire \data_s[5]~reg0_q ;
wire \data_2[6]~input_o ;
wire \data_3[6]~input_o ;
wire \data_1[6]~input_o ;
wire \Selector14~0_combout ;
wire \data_s[6]~reg0_q ;
wire \data_1[7]~input_o ;
wire \data_2[7]~input_o ;
wire \data_3[7]~input_o ;
wire \Selector13~0_combout ;
wire \data_s[7]~reg0_q ;
wire \address_s~1_combout ;
wire \address_s~0_combout ;
wire \address_3[0]~input_o ;
wire \address_1[0]~input_o ;
wire \address_2[0]~input_o ;
wire \Selector12~0_combout ;
wire \WideOr11~combout ;
wire \address_s[0]~reg0_q ;
wire \address_2[1]~input_o ;
wire \address_1[1]~input_o ;
wire \address_3[1]~input_o ;
wire \Selector11~0_combout ;
wire \address_s[1]~reg0_q ;
wire \address_2[2]~input_o ;
wire \address_1[2]~input_o ;
wire \address_3[2]~input_o ;
wire \Selector10~0_combout ;
wire \address_s[2]~reg0_q ;
wire \address_3[3]~input_o ;
wire \address_2[3]~input_o ;
wire \address_1[3]~input_o ;
wire \Selector9~0_combout ;
wire \address_s[3]~reg0_q ;
wire \address_2[4]~input_o ;
wire \address_3[4]~input_o ;
wire \address_1[4]~input_o ;
wire \Selector8~0_combout ;
wire \address_s[4]~reg0_q ;
wire \address_1[5]~input_o ;
wire \address_3[5]~input_o ;
wire \address_2[5]~input_o ;
wire \Selector7~0_combout ;
wire \address_s[5]~reg0_q ;
wire \address_2[6]~input_o ;
wire \address_1[6]~input_o ;
wire \address_3[6]~input_o ;
wire \Selector6~0_combout ;
wire \address_s[6]~reg0_q ;
wire \address_2[7]~input_o ;
wire \address_3[7]~input_o ;
wire \address_1[7]~input_o ;
wire \Selector5~0_combout ;
wire \address_s[7]~reg0_q ;
wire \q_s[0]~input_o ;
wire \data_2_out[0]~reg0feeder_combout ;
wire \data_2_out[0]~reg0_q ;
wire \q_s[1]~input_o ;
wire \data_2_out[1]~reg0_q ;
wire \q_s[2]~input_o ;
wire \data_2_out[2]~reg0feeder_combout ;
wire \data_2_out[2]~reg0_q ;
wire \q_s[3]~input_o ;
wire \data_2_out[3]~reg0_q ;
wire \q_s[4]~input_o ;
wire \data_2_out[4]~reg0_q ;
wire \q_s[5]~input_o ;
wire \data_2_out[5]~reg0_q ;
wire \q_s[6]~input_o ;
wire \data_2_out[6]~reg0_q ;
wire \q_s[7]~input_o ;
wire \data_2_out[7]~reg0_q ;
wire \data_3_out[0]~reg0feeder_combout ;
wire \Equal19~0_combout ;
wire \data_3_out[0]~reg0_q ;
wire \data_3_out[1]~reg0_q ;
wire \data_3_out[2]~reg0feeder_combout ;
wire \data_3_out[2]~reg0_q ;
wire \data_3_out[3]~reg0feeder_combout ;
wire \data_3_out[3]~reg0_q ;
wire \data_3_out[4]~reg0_q ;
wire \data_3_out[5]~reg0_q ;
wire \data_3_out[6]~reg0feeder_combout ;
wire \data_3_out[6]~reg0_q ;
wire \data_3_out[7]~reg0_q ;
wire [9:0] state;


// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \wren_s~output (
	.i(\state[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wren_s),
	.obar());
// synopsys translate_off
defparam \wren_s~output .bus_hold = "false";
defparam \wren_s~output .open_drain_output = "false";
defparam \wren_s~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \data_s[0]~output (
	.i(\data_s[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[0]),
	.obar());
// synopsys translate_off
defparam \data_s[0]~output .bus_hold = "false";
defparam \data_s[0]~output .open_drain_output = "false";
defparam \data_s[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \data_s[1]~output (
	.i(\data_s[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[1]),
	.obar());
// synopsys translate_off
defparam \data_s[1]~output .bus_hold = "false";
defparam \data_s[1]~output .open_drain_output = "false";
defparam \data_s[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \data_s[2]~output (
	.i(\data_s[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[2]),
	.obar());
// synopsys translate_off
defparam \data_s[2]~output .bus_hold = "false";
defparam \data_s[2]~output .open_drain_output = "false";
defparam \data_s[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \data_s[3]~output (
	.i(\data_s[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[3]),
	.obar());
// synopsys translate_off
defparam \data_s[3]~output .bus_hold = "false";
defparam \data_s[3]~output .open_drain_output = "false";
defparam \data_s[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \data_s[4]~output (
	.i(\data_s[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[4]),
	.obar());
// synopsys translate_off
defparam \data_s[4]~output .bus_hold = "false";
defparam \data_s[4]~output .open_drain_output = "false";
defparam \data_s[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \data_s[5]~output (
	.i(\data_s[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[5]),
	.obar());
// synopsys translate_off
defparam \data_s[5]~output .bus_hold = "false";
defparam \data_s[5]~output .open_drain_output = "false";
defparam \data_s[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \data_s[6]~output (
	.i(\data_s[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[6]),
	.obar());
// synopsys translate_off
defparam \data_s[6]~output .bus_hold = "false";
defparam \data_s[6]~output .open_drain_output = "false";
defparam \data_s[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \data_s[7]~output (
	.i(\data_s[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_s[7]),
	.obar());
// synopsys translate_off
defparam \data_s[7]~output .bus_hold = "false";
defparam \data_s[7]~output .open_drain_output = "false";
defparam \data_s[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \address_s[0]~output (
	.i(\address_s[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[0]),
	.obar());
// synopsys translate_off
defparam \address_s[0]~output .bus_hold = "false";
defparam \address_s[0]~output .open_drain_output = "false";
defparam \address_s[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \address_s[1]~output (
	.i(\address_s[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[1]),
	.obar());
// synopsys translate_off
defparam \address_s[1]~output .bus_hold = "false";
defparam \address_s[1]~output .open_drain_output = "false";
defparam \address_s[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \address_s[2]~output (
	.i(\address_s[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[2]),
	.obar());
// synopsys translate_off
defparam \address_s[2]~output .bus_hold = "false";
defparam \address_s[2]~output .open_drain_output = "false";
defparam \address_s[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \address_s[3]~output (
	.i(\address_s[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[3]),
	.obar());
// synopsys translate_off
defparam \address_s[3]~output .bus_hold = "false";
defparam \address_s[3]~output .open_drain_output = "false";
defparam \address_s[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \address_s[4]~output (
	.i(\address_s[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[4]),
	.obar());
// synopsys translate_off
defparam \address_s[4]~output .bus_hold = "false";
defparam \address_s[4]~output .open_drain_output = "false";
defparam \address_s[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \address_s[5]~output (
	.i(\address_s[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[5]),
	.obar());
// synopsys translate_off
defparam \address_s[5]~output .bus_hold = "false";
defparam \address_s[5]~output .open_drain_output = "false";
defparam \address_s[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \address_s[6]~output (
	.i(\address_s[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[6]),
	.obar());
// synopsys translate_off
defparam \address_s[6]~output .bus_hold = "false";
defparam \address_s[6]~output .open_drain_output = "false";
defparam \address_s[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \address_s[7]~output (
	.i(\address_s[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_s[7]),
	.obar());
// synopsys translate_off
defparam \address_s[7]~output .bus_hold = "false";
defparam \address_s[7]~output .open_drain_output = "false";
defparam \address_s[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \data_2_out[0]~output (
	.i(\data_2_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[0]),
	.obar());
// synopsys translate_off
defparam \data_2_out[0]~output .bus_hold = "false";
defparam \data_2_out[0]~output .open_drain_output = "false";
defparam \data_2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \data_2_out[1]~output (
	.i(\data_2_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[1]),
	.obar());
// synopsys translate_off
defparam \data_2_out[1]~output .bus_hold = "false";
defparam \data_2_out[1]~output .open_drain_output = "false";
defparam \data_2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \data_2_out[2]~output (
	.i(\data_2_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[2]),
	.obar());
// synopsys translate_off
defparam \data_2_out[2]~output .bus_hold = "false";
defparam \data_2_out[2]~output .open_drain_output = "false";
defparam \data_2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \data_2_out[3]~output (
	.i(\data_2_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[3]),
	.obar());
// synopsys translate_off
defparam \data_2_out[3]~output .bus_hold = "false";
defparam \data_2_out[3]~output .open_drain_output = "false";
defparam \data_2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \data_2_out[4]~output (
	.i(\data_2_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[4]),
	.obar());
// synopsys translate_off
defparam \data_2_out[4]~output .bus_hold = "false";
defparam \data_2_out[4]~output .open_drain_output = "false";
defparam \data_2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \data_2_out[5]~output (
	.i(\data_2_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[5]),
	.obar());
// synopsys translate_off
defparam \data_2_out[5]~output .bus_hold = "false";
defparam \data_2_out[5]~output .open_drain_output = "false";
defparam \data_2_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \data_2_out[6]~output (
	.i(\data_2_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[6]),
	.obar());
// synopsys translate_off
defparam \data_2_out[6]~output .bus_hold = "false";
defparam \data_2_out[6]~output .open_drain_output = "false";
defparam \data_2_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \data_2_out[7]~output (
	.i(\data_2_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_2_out[7]),
	.obar());
// synopsys translate_off
defparam \data_2_out[7]~output .bus_hold = "false";
defparam \data_2_out[7]~output .open_drain_output = "false";
defparam \data_2_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \data_3_out[0]~output (
	.i(\data_3_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[0]),
	.obar());
// synopsys translate_off
defparam \data_3_out[0]~output .bus_hold = "false";
defparam \data_3_out[0]~output .open_drain_output = "false";
defparam \data_3_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \data_3_out[1]~output (
	.i(\data_3_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[1]),
	.obar());
// synopsys translate_off
defparam \data_3_out[1]~output .bus_hold = "false";
defparam \data_3_out[1]~output .open_drain_output = "false";
defparam \data_3_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \data_3_out[2]~output (
	.i(\data_3_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[2]),
	.obar());
// synopsys translate_off
defparam \data_3_out[2]~output .bus_hold = "false";
defparam \data_3_out[2]~output .open_drain_output = "false";
defparam \data_3_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \data_3_out[3]~output (
	.i(\data_3_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[3]),
	.obar());
// synopsys translate_off
defparam \data_3_out[3]~output .bus_hold = "false";
defparam \data_3_out[3]~output .open_drain_output = "false";
defparam \data_3_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \data_3_out[4]~output (
	.i(\data_3_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[4]),
	.obar());
// synopsys translate_off
defparam \data_3_out[4]~output .bus_hold = "false";
defparam \data_3_out[4]~output .open_drain_output = "false";
defparam \data_3_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \data_3_out[5]~output (
	.i(\data_3_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[5]),
	.obar());
// synopsys translate_off
defparam \data_3_out[5]~output .bus_hold = "false";
defparam \data_3_out[5]~output .open_drain_output = "false";
defparam \data_3_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \data_3_out[6]~output (
	.i(\data_3_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[6]),
	.obar());
// synopsys translate_off
defparam \data_3_out[6]~output .bus_hold = "false";
defparam \data_3_out[6]~output .open_drain_output = "false";
defparam \data_3_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \data_3_out[7]~output (
	.i(\data_3_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_3_out[7]),
	.obar());
// synopsys translate_off
defparam \data_3_out[7]~output .bus_hold = "false";
defparam \data_3_out[7]~output .open_drain_output = "false";
defparam \data_3_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \finished_1~output (
	.i(state[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finished_1),
	.obar());
// synopsys translate_off
defparam \finished_1~output .bus_hold = "false";
defparam \finished_1~output .open_drain_output = "false";
defparam \finished_1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \finished_2~output (
	.i(state[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finished_2),
	.obar());
// synopsys translate_off
defparam \finished_2~output .bus_hold = "false";
defparam \finished_2~output .open_drain_output = "false";
defparam \finished_2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \finished_3~output (
	.i(\state[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finished_3),
	.obar());
// synopsys translate_off
defparam \finished_3~output .bus_hold = "false";
defparam \finished_3~output .open_drain_output = "false";
defparam \finished_3~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \request_2~input (
	.i(request_2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\request_2~input_o ));
// synopsys translate_off
defparam \request_2~input .bus_hold = "false";
defparam \request_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \request_1~input (
	.i(request_1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\request_1~input_o ));
// synopsys translate_off
defparam \request_1~input .bus_hold = "false";
defparam \request_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = ( state[6] & ( state[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!state[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~0 .extended_lut = "off";
defparam \Equal11~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = ( \Equal11~0_combout  & ( (!state[4] & \Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[4]),
	.datad(!\Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor1~0 .extended_lut = "off";
defparam \WideNor1~0 .lut_mask = 64'h0000000000F000F0;
defparam \WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N59
dffeas \state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WideOr10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = ( state[5] & ( state[8] & ( (\Equal8~0_combout  & (!state[4] & (!state[7] & state[0]))) ) ) ) # ( !state[5] & ( state[8] & ( (\Equal8~0_combout  & (!state[4] & (!state[7] & !state[0]))) ) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!state[4]),
	.datac(!state[7]),
	.datad(!state[0]),
	.datae(!state[5]),
	.dataf(!state[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~1 .extended_lut = "off";
defparam \state~1 .lut_mask = 64'h0000000040000040;
defparam \state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N11
dffeas \state[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[3]~DUPLICATE .is_wysiwyg = "true";
defparam \state[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( state[5] & ( \Equal8~0_combout  & ( (!state[4] & (state[7] & (!state[8] & \state[0]~DUPLICATE_q ))) ) ) )

	.dataa(!state[4]),
	.datab(!state[7]),
	.datac(!state[8]),
	.datad(!\state[0]~DUPLICATE_q ),
	.datae(!state[5]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'h0000000000000020;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = ( state[7] & ( (!state[6] & (!state[4] & \Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!state[6]),
	.datac(!state[4]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!state[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~0 .extended_lut = "off";
defparam \Equal18~0 .lut_mask = 64'h0000000000C000C0;
defparam \Equal18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N45
cyclonev_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = ( \Equal18~0_combout  ) # ( !\Equal18~0_combout  & ( \Equal9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal9~0_combout ),
	.datae(gnd),
	.dataf(!\Equal18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~0 .extended_lut = "off";
defparam \state~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N47
dffeas \state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( !state[6] & ( (!state[1] & (!\state[3]~DUPLICATE_q  & !state[2])) ) )

	.dataa(!state[1]),
	.datab(gnd),
	.datac(!\state[3]~DUPLICATE_q ),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'hA000A00000000000;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( state[5] & ( \state[0]~DUPLICATE_q  & ( (\Equal8~0_combout  & (!state[4] & ((!state[7]) # (!state[8])))) ) ) )

	.dataa(!state[7]),
	.datab(!state[8]),
	.datac(!\Equal8~0_combout ),
	.datad(!state[4]),
	.datae(!state[5]),
	.dataf(!\state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0000000000000E00;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \wrt_3~input (
	.i(wrt_3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrt_3~input_o ));
// synopsys translate_off
defparam \wrt_3~input .bus_hold = "false";
defparam \wrt_3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \wrt_2~input (
	.i(wrt_2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrt_2~input_o ));
// synopsys translate_off
defparam \wrt_2~input .bus_hold = "false";
defparam \wrt_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \wrt_2~input_o  & ( \Equal0~0_combout  & ( (state[4] & (state[7] & (!\wrt_3~input_o  & state[6]))) ) ) ) # ( !\wrt_2~input_o  & ( \Equal0~0_combout  & ( (state[4] & (state[6] & ((!state[7]) # (!\wrt_3~input_o )))) ) ) )

	.dataa(!state[4]),
	.datab(!state[7]),
	.datac(!\wrt_3~input_o ),
	.datad(!state[6]),
	.datae(!\wrt_2~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h0000000000540010;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \Selector3~1_combout  & ( \WideOr10~0_combout  ) ) # ( !\Selector3~1_combout  & ( \WideOr10~0_combout  ) ) # ( \Selector3~1_combout  & ( !\WideOr10~0_combout  ) ) # ( !\Selector3~1_combout  & ( !\WideOr10~0_combout  & ( 
// ((\WideOr11~0_combout ) # (\Selector3~0_combout )) # (\WideNor1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\WideNor1~0_combout ),
	.datac(!\Selector3~0_combout ),
	.datad(!\WideOr11~0_combout ),
	.datae(!\Selector3~1_combout ),
	.dataf(!\WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h3FFFFFFFFFFFFFFF;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N2
dffeas \state[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[5]),
	.prn(vcc));
// synopsys translate_off
defparam \state[5] .is_wysiwyg = "true";
defparam \state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = ( state[5] & ( \Equal8~0_combout  & ( (\state[0]~DUPLICATE_q  & (!state[7] & (!state[4] & !state[8]))) ) ) )

	.dataa(!\state[0]~DUPLICATE_q ),
	.datab(!state[7]),
	.datac(!state[4]),
	.datad(!state[8]),
	.datae(!state[5]),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~1 .extended_lut = "off";
defparam \Equal8~1 .lut_mask = 64'h0000000000004000;
defparam \Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N50
dffeas \state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !state[0] & ( !state[8] & ( (!state[1] & (!\state[3]~DUPLICATE_q  & (!state[5] & !state[2]))) ) ) )

	.dataa(!state[1]),
	.datab(!\state[3]~DUPLICATE_q ),
	.datac(!state[5]),
	.datad(!state[2]),
	.datae(!state[0]),
	.dataf(!state[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( \Equal0~0_combout  & ( (state[7] & (state[6] & state[4])) ) )

	.dataa(!state[7]),
	.datab(!state[6]),
	.datac(gnd),
	.datad(!state[4]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0000000000110011;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N39
cyclonev_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = ( state[4] & ( \Equal11~0_combout  & ( (state[7] & \Equal0~1_combout ) ) ) )

	.dataa(!state[7]),
	.datab(gnd),
	.datac(!\Equal0~1_combout ),
	.datad(gnd),
	.datae(!state[4]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal12~0 .extended_lut = "off";
defparam \Equal12~0 .lut_mask = 64'h0000000000000505;
defparam \Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( !state[5] & ( !state[7] & ( (state[8] & !state[0]) ) ) )

	.dataa(gnd),
	.datab(!state[8]),
	.datac(!state[0]),
	.datad(gnd),
	.datae(!state[5]),
	.dataf(!state[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h3030000000000000;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ( \Equal8~0_combout  & ( (state[4] & \Equal7~0_combout ) ) )

	.dataa(!state[4]),
	.datab(gnd),
	.datac(!\Equal7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1 .extended_lut = "off";
defparam \Equal7~1 .lut_mask = 64'h0000000005050505;
defparam \Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \state~1_combout  ) # ( !\state~1_combout  & ( (((\Equal4~0_combout  & \wrt_3~input_o )) # (\Equal7~1_combout )) # (\Equal12~0_combout ) ) )

	.dataa(!\Equal4~0_combout ),
	.datab(!\wrt_3~input_o ),
	.datac(!\Equal12~0_combout ),
	.datad(!\Equal7~1_combout ),
	.datae(gnd),
	.dataf(!\state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N14
dffeas \state[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[8]),
	.prn(vcc));
// synopsys translate_off
defparam \state[8] .is_wysiwyg = "true";
defparam \state[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N10
dffeas \state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !state[1] & ( (!\state[0]~DUPLICATE_q  & (!state[8] & (!state[3] & !state[2]))) ) )

	.dataa(!\state[0]~DUPLICATE_q ),
	.datab(!state[8]),
	.datac(!state[3]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000800000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \Equal0~1_combout  & ( state[5] & ( (state[6] & (!state[4] & !state[7])) ) ) ) # ( \Equal0~1_combout  & ( !state[5] & ( (!\request_1~input_o  & (!state[6] & (!state[4] & !state[7]))) ) ) )

	.dataa(!\request_1~input_o ),
	.datab(!state[6]),
	.datac(!state[4]),
	.datad(!state[7]),
	.datae(!\Equal0~1_combout ),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h0000800000003000;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \Equal0~1_combout  & ( state[4] & ( (!\wrt_3~input_o  & (state[7] & (!state[5] & state[6]))) ) ) ) # ( \Equal0~1_combout  & ( !state[4] & ( (state[7] & (state[5] & state[6])) ) ) )

	.dataa(!\wrt_3~input_o ),
	.datab(!state[7]),
	.datac(!state[5]),
	.datad(!state[6]),
	.datae(!\Equal0~1_combout ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0000000300000020;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \Equal13~0 (
// Equation(s):
// \Equal13~0_combout  = ( state[5] & ( !\state[0]~DUPLICATE_q  & ( (!state[6] & (state[4] & (!state[8] & !\state[3]~DUPLICATE_q ))) ) ) )

	.dataa(!state[6]),
	.datab(!state[4]),
	.datac(!state[8]),
	.datad(!\state[3]~DUPLICATE_q ),
	.datae(!state[5]),
	.dataf(!\state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal13~0 .extended_lut = "off";
defparam \Equal13~0 .lut_mask = 64'h0000200000000000;
defparam \Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \Equal13~1 (
// Equation(s):
// \Equal13~1_combout  = ( !state[2] & ( (!state[7] & (\Equal13~0_combout  & state[1])) ) )

	.dataa(gnd),
	.datab(!state[7]),
	.datac(!\Equal13~0_combout ),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal13~1 .extended_lut = "off";
defparam \Equal13~1 .lut_mask = 64'h000C000C00000000;
defparam \Equal13~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \request_3~input (
	.i(request_3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\request_3~input_o ));
// synopsys translate_off
defparam \request_3~input .bus_hold = "false";
defparam \request_3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = ( \Equal0~0_combout  & ( !state[4] & ( (\request_3~input_o  & (state[6] & state[7])) ) ) )

	.dataa(gnd),
	.datab(!\request_3~input_o ),
	.datac(!state[6]),
	.datad(!state[7]),
	.datae(!\Equal0~0_combout ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~4 .extended_lut = "off";
defparam \Selector4~4 .lut_mask = 64'h0000000300000000;
defparam \Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( state[4] & ( (state[6] & (!\wrt_2~input_o  & (!state[7] & \Equal0~0_combout ))) ) ) # ( !state[4] & ( (state[6] & (!state[7] & \Equal0~0_combout )) ) )

	.dataa(!state[6]),
	.datab(!\wrt_2~input_o ),
	.datac(!state[7]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0050005000400040;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = ( state[2] & ( !state[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~0 .extended_lut = "off";
defparam \Equal14~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = ( state[7] & ( (\Equal13~0_combout  & \Equal14~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal13~0_combout ),
	.datad(!\Equal14~0_combout ),
	.datae(gnd),
	.dataf(!state[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~1 .extended_lut = "off";
defparam \Equal14~1 .lut_mask = 64'h00000000000F000F;
defparam \Equal14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \Selector2~0_combout  & ( \Equal14~1_combout  ) ) # ( !\Selector2~0_combout  & ( \Equal14~1_combout  ) ) # ( \Selector2~0_combout  & ( !\Equal14~1_combout  ) ) # ( !\Selector2~0_combout  & ( !\Equal14~1_combout  & ( 
// (((\Selector4~4_combout ) # (\Equal13~1_combout )) # (\Selector1~0_combout )) # (\Selector2~1_combout ) ) ) )

	.dataa(!\Selector2~1_combout ),
	.datab(!\Selector1~0_combout ),
	.datac(!\Equal13~1_combout ),
	.datad(!\Selector4~4_combout ),
	.datae(!\Selector2~0_combout ),
	.dataf(!\Equal14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N56
dffeas \state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[6]),
	.prn(vcc));
// synopsys translate_off
defparam \state[6] .is_wysiwyg = "true";
defparam \state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Equal0~0_combout  & ( !state[4] & ( (!\request_2~input_o  & (state[6] & !state[7])) ) ) )

	.dataa(!\request_2~input_o ),
	.datab(!state[6]),
	.datac(!state[7]),
	.datad(gnd),
	.datae(!\Equal0~0_combout ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h0000202000000000;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = ( \Equal0~1_combout  & ( state[5] & ( (state[4] & (!state[7] & state[6])) ) ) ) # ( \Equal0~1_combout  & ( !state[5] & ( (state[4] & ((!state[7] & (\wrt_2~input_o  & state[6])) # (state[7] & ((!state[6]))))) ) ) )

	.dataa(!state[4]),
	.datab(!state[7]),
	.datac(!\wrt_2~input_o ),
	.datad(!state[6]),
	.datae(!\Equal0~1_combout ),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~3 .extended_lut = "off";
defparam \Selector1~3 .lut_mask = 64'h0000110400000044;
defparam \Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = ( state[6] & ( \request_3~input_o  ) )

	.dataa(!\request_3~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!state[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~5 .extended_lut = "off";
defparam \Selector4~5 .lut_mask = 64'h0000555500005555;
defparam \Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \Equal0~0_combout  & ( state[4] & ( (\Equal13~0_combout  & (\Equal14~0_combout  & state[7])) ) ) ) # ( !\Equal0~0_combout  & ( state[4] & ( (\Equal13~0_combout  & (\Equal14~0_combout  & state[7])) ) ) ) # ( \Equal0~0_combout  & ( 
// !state[4] & ( (state[7] & (((\Equal13~0_combout  & \Equal14~0_combout )) # (\Selector4~5_combout ))) ) ) ) # ( !\Equal0~0_combout  & ( !state[4] & ( (\Equal13~0_combout  & (\Equal14~0_combout  & state[7])) ) ) )

	.dataa(!\Equal13~0_combout ),
	.datab(!\Selector4~5_combout ),
	.datac(!\Equal14~0_combout ),
	.datad(!state[7]),
	.datae(!\Equal0~0_combout ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h0005003700050005;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = ( \Equal9~0_combout  & ( \Selector1~2_combout  ) ) # ( !\Equal9~0_combout  & ( \Selector1~2_combout  ) ) # ( \Equal9~0_combout  & ( !\Selector1~2_combout  ) ) # ( !\Equal9~0_combout  & ( !\Selector1~2_combout  & ( 
// (((\Equal18~0_combout ) # (\Selector1~3_combout )) # (\Selector1~0_combout )) # (\Selector1~1_combout ) ) ) )

	.dataa(!\Selector1~1_combout ),
	.datab(!\Selector1~0_combout ),
	.datac(!\Selector1~3_combout ),
	.datad(!\Equal18~0_combout ),
	.datae(!\Equal9~0_combout ),
	.dataf(!\Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~4 .extended_lut = "off";
defparam \Selector1~4 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N44
dffeas \state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[7]),
	.prn(vcc));
// synopsys translate_off
defparam \state[7] .is_wysiwyg = "true";
defparam \state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( \Equal8~0_combout  & ( \Equal0~0_combout  & ( (!state[4] & (((state[7] & !state[6])) # (\Equal7~0_combout ))) ) ) ) # ( !\Equal8~0_combout  & ( \Equal0~0_combout  & ( (state[7] & (!state[6] & !state[4])) ) ) ) # ( 
// \Equal8~0_combout  & ( !\Equal0~0_combout  & ( (\Equal7~0_combout  & !state[4]) ) ) )

	.dataa(!state[7]),
	.datab(!state[6]),
	.datac(!\Equal7~0_combout ),
	.datad(!state[4]),
	.datae(!\Equal8~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h00000F0044004F00;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( state[7] & ( state[4] & ( (\wrt_3~input_o  & (\Equal0~0_combout  & state[6])) ) ) )

	.dataa(!\wrt_3~input_o ),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(!state[6]),
	.datae(!state[7]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0000000000000005;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( !state[7] & ( \Equal0~0_combout  & ( (!state[4] & (((\request_1~input_o  & !state[6])))) # (state[4] & (\wrt_2~input_o  & ((state[6])))) ) ) )

	.dataa(!state[4]),
	.datab(!\wrt_2~input_o ),
	.datac(!\request_1~input_o ),
	.datad(!state[6]),
	.datae(!state[7]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h000000000A110000;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( state[7] & ( \Equal0~0_combout  & ( (state[6] & (!state[4] & \request_3~input_o )) ) ) ) # ( !state[7] & ( \Equal0~0_combout  & ( (\request_2~input_o  & (state[6] & !state[4])) ) ) )

	.dataa(!\request_2~input_o ),
	.datab(!state[6]),
	.datac(!state[4]),
	.datad(!\request_3~input_o ),
	.datae(!state[7]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h0000000010100030;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = ( \Selector4~1_combout  & ( \Selector3~0_combout  ) ) # ( !\Selector4~1_combout  & ( \Selector3~0_combout  ) ) # ( \Selector4~1_combout  & ( !\Selector3~0_combout  ) ) # ( !\Selector4~1_combout  & ( !\Selector3~0_combout  & ( 
// (((\Selector4~2_combout ) # (\WideNor1~0_combout )) # (\Selector4~0_combout )) # (\WideOr11~0_combout ) ) ) )

	.dataa(!\WideOr11~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\WideNor1~0_combout ),
	.datad(!\Selector4~2_combout ),
	.datae(!\Selector4~1_combout ),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~3 .extended_lut = "off";
defparam \Selector4~3 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N32
dffeas \state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state[4] .is_wysiwyg = "true";
defparam \state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( \Equal8~0_combout  & ( (state[4] & (((!state[6] & \Equal0~0_combout )) # (\Equal7~0_combout ))) ) ) # ( !\Equal8~0_combout  & ( (state[4] & (!state[6] & \Equal0~0_combout )) ) )

	.dataa(!state[4]),
	.datab(!\Equal7~0_combout ),
	.datac(!state[6]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h0050005011511151;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N58
dffeas \state[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WideOr10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \data_3[0]~input (
	.i(data_3[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[0]~input_o ));
// synopsys translate_off
defparam \data_3[0]~input .bus_hold = "false";
defparam \data_3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \data_2[0]~input (
	.i(data_2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[0]~input_o ));
// synopsys translate_off
defparam \data_2[0]~input .bus_hold = "false";
defparam \data_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \data_1[0]~input (
	.i(data_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[0]~input_o ));
// synopsys translate_off
defparam \data_1[0]~input .bus_hold = "false";
defparam \data_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N27
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( state[4] & ( (!state[6] & (state[7] & \Equal0~0_combout )) ) )

	.dataa(!state[6]),
	.datab(!state[7]),
	.datac(gnd),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h0000000000220022;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \Equal7~1_combout  & ( \Equal6~0_combout  & ( \data_3[0]~input_o  ) ) ) # ( !\Equal7~1_combout  & ( \Equal6~0_combout  & ( \data_2[0]~input_o  ) ) ) # ( \Equal7~1_combout  & ( !\Equal6~0_combout  & ( \data_3[0]~input_o  ) ) ) # 
// ( !\Equal7~1_combout  & ( !\Equal6~0_combout  & ( \data_1[0]~input_o  ) ) )

	.dataa(!\data_3[0]~input_o ),
	.datab(!\data_2[0]~input_o ),
	.datac(!\data_1[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal7~1_combout ),
	.dataf(!\Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0F0F555533335555;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb WideOr12(
// Equation(s):
// \WideOr12~combout  = ( \Equal8~0_combout  & ( \Equal7~0_combout  & ( state[4] ) ) ) # ( !\Equal8~0_combout  & ( \Equal7~0_combout  & ( (state[4] & (\Equal0~0_combout  & !state[6])) ) ) ) # ( \Equal8~0_combout  & ( !\Equal7~0_combout  & ( (state[4] & 
// (\Equal0~0_combout  & !state[6])) ) ) ) # ( !\Equal8~0_combout  & ( !\Equal7~0_combout  & ( (state[4] & (\Equal0~0_combout  & !state[6])) ) ) )

	.dataa(!state[4]),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(!state[6]),
	.datae(!\Equal8~0_combout ),
	.dataf(!\Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr12.extended_lut = "off";
defparam WideOr12.lut_mask = 64'h0500050005005555;
defparam WideOr12.shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \data_s[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[0]~reg0 .is_wysiwyg = "true";
defparam \data_s[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \data_2[1]~input (
	.i(data_2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[1]~input_o ));
// synopsys translate_off
defparam \data_2[1]~input .bus_hold = "false";
defparam \data_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \data_1[1]~input (
	.i(data_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[1]~input_o ));
// synopsys translate_off
defparam \data_1[1]~input .bus_hold = "false";
defparam \data_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \data_3[1]~input (
	.i(data_3[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[1]~input_o ));
// synopsys translate_off
defparam \data_3[1]~input .bus_hold = "false";
defparam \data_3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \data_3[1]~input_o  & ( ((!\Equal6~0_combout  & ((\data_1[1]~input_o ))) # (\Equal6~0_combout  & (\data_2[1]~input_o ))) # (\Equal7~1_combout ) ) ) # ( !\data_3[1]~input_o  & ( (!\Equal7~1_combout  & ((!\Equal6~0_combout  & 
// ((\data_1[1]~input_o ))) # (\Equal6~0_combout  & (\data_2[1]~input_o )))) ) )

	.dataa(!\Equal7~1_combout ),
	.datab(!\Equal6~0_combout ),
	.datac(!\data_2[1]~input_o ),
	.datad(!\data_1[1]~input_o ),
	.datae(gnd),
	.dataf(!\data_3[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N31
dffeas \data_s[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[1]~reg0 .is_wysiwyg = "true";
defparam \data_s[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \data_2[2]~input (
	.i(data_2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[2]~input_o ));
// synopsys translate_off
defparam \data_2[2]~input .bus_hold = "false";
defparam \data_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N18
cyclonev_io_ibuf \data_3[2]~input (
	.i(data_3[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[2]~input_o ));
// synopsys translate_off
defparam \data_3[2]~input .bus_hold = "false";
defparam \data_3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \data_1[2]~input (
	.i(data_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[2]~input_o ));
// synopsys translate_off
defparam \data_1[2]~input .bus_hold = "false";
defparam \data_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \data_1[2]~input_o  & ( (!\Equal7~1_combout  & ((!\Equal6~0_combout ) # ((\data_2[2]~input_o )))) # (\Equal7~1_combout  & (((\data_3[2]~input_o )))) ) ) # ( !\data_1[2]~input_o  & ( (!\Equal7~1_combout  & (\Equal6~0_combout  & 
// (\data_2[2]~input_o ))) # (\Equal7~1_combout  & (((\data_3[2]~input_o )))) ) )

	.dataa(!\Equal7~1_combout ),
	.datab(!\Equal6~0_combout ),
	.datac(!\data_2[2]~input_o ),
	.datad(!\data_3[2]~input_o ),
	.datae(gnd),
	.dataf(!\data_1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N34
dffeas \data_s[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[2]~reg0 .is_wysiwyg = "true";
defparam \data_s[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \data_2[3]~input (
	.i(data_2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[3]~input_o ));
// synopsys translate_off
defparam \data_2[3]~input .bus_hold = "false";
defparam \data_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \data_3[3]~input (
	.i(data_3[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[3]~input_o ));
// synopsys translate_off
defparam \data_3[3]~input .bus_hold = "false";
defparam \data_3[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \data_1[3]~input (
	.i(data_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[3]~input_o ));
// synopsys translate_off
defparam \data_1[3]~input .bus_hold = "false";
defparam \data_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \data_1[3]~input_o  & ( (!\Equal7~1_combout  & ((!\Equal6~0_combout ) # ((\data_2[3]~input_o )))) # (\Equal7~1_combout  & (((\data_3[3]~input_o )))) ) ) # ( !\data_1[3]~input_o  & ( (!\Equal7~1_combout  & (\Equal6~0_combout  & 
// (\data_2[3]~input_o ))) # (\Equal7~1_combout  & (((\data_3[3]~input_o )))) ) )

	.dataa(!\Equal7~1_combout ),
	.datab(!\Equal6~0_combout ),
	.datac(!\data_2[3]~input_o ),
	.datad(!\data_3[3]~input_o ),
	.datae(gnd),
	.dataf(!\data_1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N16
dffeas \data_s[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[3]~reg0 .is_wysiwyg = "true";
defparam \data_s[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \data_1[4]~input (
	.i(data_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[4]~input_o ));
// synopsys translate_off
defparam \data_1[4]~input .bus_hold = "false";
defparam \data_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \data_3[4]~input (
	.i(data_3[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[4]~input_o ));
// synopsys translate_off
defparam \data_3[4]~input .bus_hold = "false";
defparam \data_3[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \data_2[4]~input (
	.i(data_2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[4]~input_o ));
// synopsys translate_off
defparam \data_2[4]~input .bus_hold = "false";
defparam \data_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N39
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \data_2[4]~input_o  & ( (!\Equal7~1_combout  & (((\data_1[4]~input_o )) # (\Equal6~0_combout ))) # (\Equal7~1_combout  & (((\data_3[4]~input_o )))) ) ) # ( !\data_2[4]~input_o  & ( (!\Equal7~1_combout  & (!\Equal6~0_combout  & 
// (\data_1[4]~input_o ))) # (\Equal7~1_combout  & (((\data_3[4]~input_o )))) ) )

	.dataa(!\Equal7~1_combout ),
	.datab(!\Equal6~0_combout ),
	.datac(!\data_1[4]~input_o ),
	.datad(!\data_3[4]~input_o ),
	.datae(gnd),
	.dataf(!\data_2[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N40
dffeas \data_s[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[4]~reg0 .is_wysiwyg = "true";
defparam \data_s[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \data_1[5]~input (
	.i(data_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[5]~input_o ));
// synopsys translate_off
defparam \data_1[5]~input .bus_hold = "false";
defparam \data_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \data_3[5]~input (
	.i(data_3[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[5]~input_o ));
// synopsys translate_off
defparam \data_3[5]~input .bus_hold = "false";
defparam \data_3[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \data_2[5]~input (
	.i(data_2[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[5]~input_o ));
// synopsys translate_off
defparam \data_2[5]~input .bus_hold = "false";
defparam \data_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Equal6~0_combout  & ( (!\Equal7~1_combout  & ((\data_2[5]~input_o ))) # (\Equal7~1_combout  & (\data_3[5]~input_o )) ) ) # ( !\Equal6~0_combout  & ( (!\Equal7~1_combout  & (\data_1[5]~input_o )) # (\Equal7~1_combout  & 
// ((\data_3[5]~input_o ))) ) )

	.dataa(!\data_1[5]~input_o ),
	.datab(!\data_3[5]~input_o ),
	.datac(!\data_2[5]~input_o ),
	.datad(!\Equal7~1_combout ),
	.datae(gnd),
	.dataf(!\Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h553355330F330F33;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N16
dffeas \data_s[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[5]~reg0 .is_wysiwyg = "true";
defparam \data_s[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \data_2[6]~input (
	.i(data_2[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[6]~input_o ));
// synopsys translate_off
defparam \data_2[6]~input .bus_hold = "false";
defparam \data_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \data_3[6]~input (
	.i(data_3[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[6]~input_o ));
// synopsys translate_off
defparam \data_3[6]~input .bus_hold = "false";
defparam \data_3[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \data_1[6]~input (
	.i(data_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[6]~input_o ));
// synopsys translate_off
defparam \data_1[6]~input .bus_hold = "false";
defparam \data_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \data_1[6]~input_o  & ( (!\Equal7~1_combout  & ((!\Equal6~0_combout ) # ((\data_2[6]~input_o )))) # (\Equal7~1_combout  & (((\data_3[6]~input_o )))) ) ) # ( !\data_1[6]~input_o  & ( (!\Equal7~1_combout  & (\Equal6~0_combout  & 
// (\data_2[6]~input_o ))) # (\Equal7~1_combout  & (((\data_3[6]~input_o )))) ) )

	.dataa(!\Equal7~1_combout ),
	.datab(!\Equal6~0_combout ),
	.datac(!\data_2[6]~input_o ),
	.datad(!\data_3[6]~input_o ),
	.datae(gnd),
	.dataf(!\data_1[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \data_s[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[6]~reg0 .is_wysiwyg = "true";
defparam \data_s[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \data_1[7]~input (
	.i(data_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_1[7]~input_o ));
// synopsys translate_off
defparam \data_1[7]~input .bus_hold = "false";
defparam \data_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \data_2[7]~input (
	.i(data_2[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_2[7]~input_o ));
// synopsys translate_off
defparam \data_2[7]~input .bus_hold = "false";
defparam \data_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \data_3[7]~input (
	.i(data_3[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_3[7]~input_o ));
// synopsys translate_off
defparam \data_3[7]~input .bus_hold = "false";
defparam \data_3[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \data_3[7]~input_o  & ( ((!\Equal6~0_combout  & (\data_1[7]~input_o )) # (\Equal6~0_combout  & ((\data_2[7]~input_o )))) # (\Equal7~1_combout ) ) ) # ( !\data_3[7]~input_o  & ( (!\Equal7~1_combout  & ((!\Equal6~0_combout  & 
// (\data_1[7]~input_o )) # (\Equal6~0_combout  & ((\data_2[7]~input_o ))))) ) )

	.dataa(!\Equal7~1_combout ),
	.datab(!\Equal6~0_combout ),
	.datac(!\data_1[7]~input_o ),
	.datad(!\data_2[7]~input_o ),
	.datae(gnd),
	.dataf(!\data_3[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N37
dffeas \data_s[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_s[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_s[7]~reg0 .is_wysiwyg = "true";
defparam \data_s[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \address_s~1 (
// Equation(s):
// \address_s~1_combout  = ( state[5] & ( (!state[7] & (state[6] & (\Equal0~1_combout  & !state[4]))) ) ) # ( !state[5] & ( (state[7] & (!state[6] & (\Equal0~1_combout  & state[4]))) ) )

	.dataa(!state[7]),
	.datab(!state[6]),
	.datac(!\Equal0~1_combout ),
	.datad(!state[4]),
	.datae(gnd),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_s~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_s~1 .extended_lut = "off";
defparam \address_s~1 .lut_mask = 64'h0004000402000200;
defparam \address_s~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \address_s~0 (
// Equation(s):
// \address_s~0_combout  = ( \Equal8~0_combout  & ( \Equal11~0_combout  & ( (!state[4] & (((\Equal0~1_combout  & state[7])))) # (state[4] & (\Equal7~0_combout )) ) ) ) # ( !\Equal8~0_combout  & ( \Equal11~0_combout  & ( (\Equal0~1_combout  & (state[7] & 
// !state[4])) ) ) ) # ( \Equal8~0_combout  & ( !\Equal11~0_combout  & ( (\Equal7~0_combout  & state[4]) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!state[7]),
	.datad(!state[4]),
	.datae(!\Equal8~0_combout ),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_s~0 .extended_lut = "off";
defparam \address_s~0 .lut_mask = 64'h0000005503000355;
defparam \address_s~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \address_3[0]~input (
	.i(address_3[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[0]~input_o ));
// synopsys translate_off
defparam \address_3[0]~input .bus_hold = "false";
defparam \address_3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \address_1[0]~input (
	.i(address_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[0]~input_o ));
// synopsys translate_off
defparam \address_1[0]~input .bus_hold = "false";
defparam \address_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \address_2[0]~input (
	.i(address_2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[0]~input_o ));
// synopsys translate_off
defparam \address_2[0]~input .bus_hold = "false";
defparam \address_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \address_2[0]~input_o  & ( (!\address_s~0_combout  & (((\address_1[0]~input_o )) # (\address_s~1_combout ))) # (\address_s~0_combout  & (((\address_3[0]~input_o )))) ) ) # ( !\address_2[0]~input_o  & ( (!\address_s~0_combout  & 
// (!\address_s~1_combout  & ((\address_1[0]~input_o )))) # (\address_s~0_combout  & (((\address_3[0]~input_o )))) ) )

	.dataa(!\address_s~1_combout ),
	.datab(!\address_s~0_combout ),
	.datac(!\address_3[0]~input_o ),
	.datad(!\address_1[0]~input_o ),
	.datae(gnd),
	.dataf(!\address_2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb WideOr11(
// Equation(s):
// \WideOr11~combout  = ( !\WideOr11~0_combout  & ( (\WideNor1~0_combout ) # (\WideOr10~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr10~0_combout ),
	.datad(!\WideNor1~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr11.extended_lut = "off";
defparam WideOr11.lut_mask = 64'h0FFF0FFF00000000;
defparam WideOr11.shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \address_s[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[0]~reg0 .is_wysiwyg = "true";
defparam \address_s[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \address_2[1]~input (
	.i(address_2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[1]~input_o ));
// synopsys translate_off
defparam \address_2[1]~input .bus_hold = "false";
defparam \address_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \address_1[1]~input (
	.i(address_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[1]~input_o ));
// synopsys translate_off
defparam \address_1[1]~input .bus_hold = "false";
defparam \address_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \address_3[1]~input (
	.i(address_3[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[1]~input_o ));
// synopsys translate_off
defparam \address_3[1]~input .bus_hold = "false";
defparam \address_3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N57
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \address_s~0_combout  & ( \address_3[1]~input_o  ) ) # ( !\address_s~0_combout  & ( (!\address_s~1_combout  & ((\address_1[1]~input_o ))) # (\address_s~1_combout  & (\address_2[1]~input_o )) ) )

	.dataa(!\address_s~1_combout ),
	.datab(!\address_2[1]~input_o ),
	.datac(!\address_1[1]~input_o ),
	.datad(!\address_3[1]~input_o ),
	.datae(gnd),
	.dataf(!\address_s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N58
dffeas \address_s[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[1]~reg0 .is_wysiwyg = "true";
defparam \address_s[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \address_2[2]~input (
	.i(address_2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[2]~input_o ));
// synopsys translate_off
defparam \address_2[2]~input .bus_hold = "false";
defparam \address_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \address_1[2]~input (
	.i(address_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[2]~input_o ));
// synopsys translate_off
defparam \address_1[2]~input .bus_hold = "false";
defparam \address_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \address_3[2]~input (
	.i(address_3[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[2]~input_o ));
// synopsys translate_off
defparam \address_3[2]~input .bus_hold = "false";
defparam \address_3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \address_3[2]~input_o  & ( ((!\address_s~1_combout  & ((\address_1[2]~input_o ))) # (\address_s~1_combout  & (\address_2[2]~input_o ))) # (\address_s~0_combout ) ) ) # ( !\address_3[2]~input_o  & ( (!\address_s~0_combout  & 
// ((!\address_s~1_combout  & ((\address_1[2]~input_o ))) # (\address_s~1_combout  & (\address_2[2]~input_o )))) ) )

	.dataa(!\address_s~1_combout ),
	.datab(!\address_s~0_combout ),
	.datac(!\address_2[2]~input_o ),
	.datad(!\address_1[2]~input_o ),
	.datae(gnd),
	.dataf(!\address_3[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N10
dffeas \address_s[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[2]~reg0 .is_wysiwyg = "true";
defparam \address_s[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \address_3[3]~input (
	.i(address_3[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[3]~input_o ));
// synopsys translate_off
defparam \address_3[3]~input .bus_hold = "false";
defparam \address_3[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \address_2[3]~input (
	.i(address_2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[3]~input_o ));
// synopsys translate_off
defparam \address_2[3]~input .bus_hold = "false";
defparam \address_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \address_1[3]~input (
	.i(address_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[3]~input_o ));
// synopsys translate_off
defparam \address_1[3]~input .bus_hold = "false";
defparam \address_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \address_1[3]~input_o  & ( (!\address_s~0_combout  & ((!\address_s~1_combout ) # ((\address_2[3]~input_o )))) # (\address_s~0_combout  & (((\address_3[3]~input_o )))) ) ) # ( !\address_1[3]~input_o  & ( (!\address_s~0_combout  & 
// (\address_s~1_combout  & ((\address_2[3]~input_o )))) # (\address_s~0_combout  & (((\address_3[3]~input_o )))) ) )

	.dataa(!\address_s~1_combout ),
	.datab(!\address_s~0_combout ),
	.datac(!\address_3[3]~input_o ),
	.datad(!\address_2[3]~input_o ),
	.datae(gnd),
	.dataf(!\address_1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \address_s[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[3]~reg0 .is_wysiwyg = "true";
defparam \address_s[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \address_2[4]~input (
	.i(address_2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[4]~input_o ));
// synopsys translate_off
defparam \address_2[4]~input .bus_hold = "false";
defparam \address_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \address_3[4]~input (
	.i(address_3[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[4]~input_o ));
// synopsys translate_off
defparam \address_3[4]~input .bus_hold = "false";
defparam \address_3[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \address_1[4]~input (
	.i(address_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[4]~input_o ));
// synopsys translate_off
defparam \address_1[4]~input .bus_hold = "false";
defparam \address_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \address_1[4]~input_o  & ( (!\address_s~0_combout  & ((!\address_s~1_combout ) # ((\address_2[4]~input_o )))) # (\address_s~0_combout  & (((\address_3[4]~input_o )))) ) ) # ( !\address_1[4]~input_o  & ( (!\address_s~0_combout  & 
// (\address_s~1_combout  & (\address_2[4]~input_o ))) # (\address_s~0_combout  & (((\address_3[4]~input_o )))) ) )

	.dataa(!\address_s~1_combout ),
	.datab(!\address_s~0_combout ),
	.datac(!\address_2[4]~input_o ),
	.datad(!\address_3[4]~input_o ),
	.datae(gnd),
	.dataf(!\address_1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N22
dffeas \address_s[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[4]~reg0 .is_wysiwyg = "true";
defparam \address_s[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \address_1[5]~input (
	.i(address_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[5]~input_o ));
// synopsys translate_off
defparam \address_1[5]~input .bus_hold = "false";
defparam \address_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N1
cyclonev_io_ibuf \address_3[5]~input (
	.i(address_3[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[5]~input_o ));
// synopsys translate_off
defparam \address_3[5]~input .bus_hold = "false";
defparam \address_3[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \address_2[5]~input (
	.i(address_2[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[5]~input_o ));
// synopsys translate_off
defparam \address_2[5]~input .bus_hold = "false";
defparam \address_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \address_2[5]~input_o  & ( (!\address_s~0_combout  & (((\address_1[5]~input_o )) # (\address_s~1_combout ))) # (\address_s~0_combout  & (((\address_3[5]~input_o )))) ) ) # ( !\address_2[5]~input_o  & ( (!\address_s~0_combout  & 
// (!\address_s~1_combout  & (\address_1[5]~input_o ))) # (\address_s~0_combout  & (((\address_3[5]~input_o )))) ) )

	.dataa(!\address_s~1_combout ),
	.datab(!\address_s~0_combout ),
	.datac(!\address_1[5]~input_o ),
	.datad(!\address_3[5]~input_o ),
	.datae(gnd),
	.dataf(!\address_2[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \address_s[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[5]~reg0 .is_wysiwyg = "true";
defparam \address_s[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \address_2[6]~input (
	.i(address_2[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[6]~input_o ));
// synopsys translate_off
defparam \address_2[6]~input .bus_hold = "false";
defparam \address_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \address_1[6]~input (
	.i(address_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[6]~input_o ));
// synopsys translate_off
defparam \address_1[6]~input .bus_hold = "false";
defparam \address_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \address_3[6]~input (
	.i(address_3[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[6]~input_o ));
// synopsys translate_off
defparam \address_3[6]~input .bus_hold = "false";
defparam \address_3[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \address_s~0_combout  & ( \address_3[6]~input_o  ) ) # ( !\address_s~0_combout  & ( (!\address_s~1_combout  & ((\address_1[6]~input_o ))) # (\address_s~1_combout  & (\address_2[6]~input_o )) ) )

	.dataa(!\address_2[6]~input_o ),
	.datab(!\address_1[6]~input_o ),
	.datac(!\address_s~1_combout ),
	.datad(!\address_3[6]~input_o ),
	.datae(gnd),
	.dataf(!\address_s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h3535353500FF00FF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N50
dffeas \address_s[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[6]~reg0 .is_wysiwyg = "true";
defparam \address_s[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \address_2[7]~input (
	.i(address_2[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_2[7]~input_o ));
// synopsys translate_off
defparam \address_2[7]~input .bus_hold = "false";
defparam \address_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \address_3[7]~input (
	.i(address_3[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_3[7]~input_o ));
// synopsys translate_off
defparam \address_3[7]~input .bus_hold = "false";
defparam \address_3[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \address_1[7]~input (
	.i(address_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_1[7]~input_o ));
// synopsys translate_off
defparam \address_1[7]~input .bus_hold = "false";
defparam \address_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N27
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \address_1[7]~input_o  & ( (!\address_s~0_combout  & ((!\address_s~1_combout ) # ((\address_2[7]~input_o )))) # (\address_s~0_combout  & (((\address_3[7]~input_o )))) ) ) # ( !\address_1[7]~input_o  & ( (!\address_s~0_combout  & 
// (\address_s~1_combout  & (\address_2[7]~input_o ))) # (\address_s~0_combout  & (((\address_3[7]~input_o )))) ) )

	.dataa(!\address_s~1_combout ),
	.datab(!\address_s~0_combout ),
	.datac(!\address_2[7]~input_o ),
	.datad(!\address_3[7]~input_o ),
	.datae(gnd),
	.dataf(!\address_1[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N28
dffeas \address_s[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_s[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_s[7]~reg0 .is_wysiwyg = "true";
defparam \address_s[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \q_s[0]~input (
	.i(q_s[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[0]~input_o ));
// synopsys translate_off
defparam \q_s[0]~input .bus_hold = "false";
defparam \q_s[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \data_2_out[0]~reg0feeder (
// Equation(s):
// \data_2_out[0]~reg0feeder_combout  = ( \q_s[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\q_s[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_2_out[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_2_out[0]~reg0feeder .extended_lut = "off";
defparam \data_2_out[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_2_out[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N46
dffeas \data_2_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_2_out[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[0]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \q_s[1]~input (
	.i(q_s[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[1]~input_o ));
// synopsys translate_off
defparam \q_s[1]~input .bus_hold = "false";
defparam \q_s[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y3_N46
dffeas \data_2_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[1]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \q_s[2]~input (
	.i(q_s[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[2]~input_o ));
// synopsys translate_off
defparam \q_s[2]~input .bus_hold = "false";
defparam \q_s[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \data_2_out[2]~reg0feeder (
// Equation(s):
// \data_2_out[2]~reg0feeder_combout  = ( \q_s[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\q_s[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_2_out[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_2_out[2]~reg0feeder .extended_lut = "off";
defparam \data_2_out[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_2_out[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N58
dffeas \data_2_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_2_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[2]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \q_s[3]~input (
	.i(q_s[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[3]~input_o ));
// synopsys translate_off
defparam \q_s[3]~input .bus_hold = "false";
defparam \q_s[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y3_N52
dffeas \data_2_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[3]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \q_s[4]~input (
	.i(q_s[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[4]~input_o ));
// synopsys translate_off
defparam \q_s[4]~input .bus_hold = "false";
defparam \q_s[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y3_N16
dffeas \data_2_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[4]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \q_s[5]~input (
	.i(q_s[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[5]~input_o ));
// synopsys translate_off
defparam \q_s[5]~input .bus_hold = "false";
defparam \q_s[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y3_N55
dffeas \data_2_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[5]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \q_s[6]~input (
	.i(q_s[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[6]~input_o ));
// synopsys translate_off
defparam \q_s[6]~input .bus_hold = "false";
defparam \q_s[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y3_N41
dffeas \data_2_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[6]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \q_s[7]~input (
	.i(q_s[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\q_s[7]~input_o ));
// synopsys translate_off
defparam \q_s[7]~input .bus_hold = "false";
defparam \q_s[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y3_N52
dffeas \data_2_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_2_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_2_out[7]~reg0 .is_wysiwyg = "true";
defparam \data_2_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \data_3_out[0]~reg0feeder (
// Equation(s):
// \data_3_out[0]~reg0feeder_combout  = ( \q_s[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\q_s[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_3_out[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_3_out[0]~reg0feeder .extended_lut = "off";
defparam \data_3_out[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_3_out[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = ( \Equal8~0_combout  & ( \Equal7~0_combout  & ( !state[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!state[4]),
	.datae(!\Equal8~0_combout ),
	.dataf(!\Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~0 .extended_lut = "off";
defparam \Equal19~0 .lut_mask = 64'h000000000000FF00;
defparam \Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \data_3_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_3_out[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[0]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \data_3_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[1]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \data_3_out[2]~reg0feeder (
// Equation(s):
// \data_3_out[2]~reg0feeder_combout  = ( \q_s[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\q_s[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_3_out[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_3_out[2]~reg0feeder .extended_lut = "off";
defparam \data_3_out[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_3_out[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \data_3_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_3_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[2]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \data_3_out[3]~reg0feeder (
// Equation(s):
// \data_3_out[3]~reg0feeder_combout  = ( \q_s[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\q_s[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_3_out[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_3_out[3]~reg0feeder .extended_lut = "off";
defparam \data_3_out[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_3_out[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N28
dffeas \data_3_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_3_out[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[3]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N40
dffeas \data_3_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[4]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N22
dffeas \data_3_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[5]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \data_3_out[6]~reg0feeder (
// Equation(s):
// \data_3_out[6]~reg0feeder_combout  = ( \q_s[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\q_s[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_3_out[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_3_out[6]~reg0feeder .extended_lut = "off";
defparam \data_3_out[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_3_out[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N35
dffeas \data_3_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_3_out[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[6]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \data_3_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\q_s[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_3_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_3_out[7]~reg0 .is_wysiwyg = "true";
defparam \data_3_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y73_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
