<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>7285</id>
	<dc:title xml:lang="en-US">Low Randomness Masking and Shuffling: An Evaluation Using Mutual Information</dc:title>
	<dc:creator>Papagiannopoulos, Kostas</dc:creator>
	<dc:subject xml:lang="en-US">SCA</dc:subject>
	<dc:subject xml:lang="en-US">RNG</dc:subject>
	<dc:subject xml:lang="en-US">masking</dc:subject>
	<dc:subject xml:lang="en-US">shuffling</dc:subject>
	<dc:description xml:lang="en-US">Side-channel countermeasure designers often face severe performance overheads when trying to protect a device. Widely applied countermeasures such as masking and shuffling entail generating a large amount of random numbers, which can result in a computational bottleneck. To mitigate the randomness cost, this work evaluates low-randomness versions of both masking and shuffling, namely Recycled Randomness Masking (RRM) and Reduced Randomness Shuffling (RRS). These countermeasures employ memory units to store generated random numbers and reuse them in subsequent computations,making them primarily suitable for implementation on devices with sufficient memory. Both RRM and RRS are evaluated using the MI-based framework in the context of horizontal attacks. The evaluation exhibits the tradeoff between the randomness cost and the noisy leakage security level offered by the countermeasures, enabling the designer to fine-tune a masking or shuffling scheme and maximize the security level achieved for a certain cost.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universit√§t Bochum</dc:publisher>
	<dc:date>2018-08-16</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/7285</dc:identifier>
	<dc:identifier>10.13154/tches.v2018.i3.524-546</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2018, Issue 3; 524-546</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/7285/6462</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/7285/7958</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/7285/7959</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2018 Kostas Papagiannopoulos</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0</dc:rights>
</oai_dc:dc>