<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>
defines: 
time_elapsed: 0.964s
ram usage: 41900 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2akhekyx/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/c2i_buf.v:40</a>: Compile module &#34;work@c2i_buf&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html#l-42" target="file-frame">third_party/tests/utd-sv/c2i_buf.v:42</a>: Implicit port type (wire) for &#34;ucb_buf_acpt&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html#l-40" target="file-frame">third_party/tests/utd-sv/c2i_buf.v:40</a>: Top level module &#34;work@c2i_buf&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html#l-100" target="file-frame">third_party/tests/utd-sv/c2i_buf.v:100</a>: Cannot find a module definition for &#34;work@c2i_buf::dbl_buf&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html#l-109" target="file-frame">third_party/tests/utd-sv/c2i_buf.v:109</a>: Cannot find a module definition for &#34;work@c2i_buf::ucb_bus_out&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp2akhekyx/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_c2i_buf
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2akhekyx/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2akhekyx/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@c2i_buf)
 |vpiName:work@c2i_buf
 |uhdmallPackages:
 \_package: builtin, parent:work@c2i_buf
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@c2i_buf, file:<a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>, line:40, parent:work@c2i_buf
   |vpiDefName:work@c2i_buf
   |vpiFullName:work@c2i_buf
   |vpiPort:
   \_port: (ucb_buf_acpt), line:42
     |vpiName:ucb_buf_acpt
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ucb_buf_acpt), line:42
         |vpiName:ucb_buf_acpt
         |vpiFullName:work@c2i_buf.ucb_buf_acpt
   |vpiPort:
   \_port: (iob_ucb_vld), line:42
     |vpiName:iob_ucb_vld
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ucb_vld), line:42
         |vpiName:iob_ucb_vld
         |vpiFullName:work@c2i_buf.iob_ucb_vld
   |vpiPort:
   \_port: (iob_ucb_data), line:42
     |vpiName:iob_ucb_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ucb_data), line:42
         |vpiName:iob_ucb_data
         |vpiFullName:work@c2i_buf.iob_ucb_data
   |vpiPort:
   \_port: (rst_l), line:44
     |vpiName:rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_l), line:44
         |vpiName:rst_l
         |vpiFullName:work@c2i_buf.rst_l
   |vpiPort:
   \_port: (clk), line:44
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:44
         |vpiName:clk
         |vpiFullName:work@c2i_buf.clk
   |vpiPort:
   \_port: (c2i_packet_vld), line:44
     |vpiName:c2i_packet_vld
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c2i_packet_vld), line:44
         |vpiName:c2i_packet_vld
         |vpiFullName:work@c2i_buf.c2i_packet_vld
   |vpiPort:
   \_port: (ucb_sel), line:44
     |vpiName:ucb_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ucb_sel), line:44
         |vpiName:ucb_sel
         |vpiFullName:work@c2i_buf.ucb_sel
   |vpiPort:
   \_port: (c2i_packet), line:44
     |vpiName:c2i_packet
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c2i_packet), line:44
         |vpiName:c2i_packet
         |vpiFullName:work@c2i_buf.c2i_packet
   |vpiPort:
   \_port: (ucb_iob_stall), line:44
     |vpiName:ucb_iob_stall
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ucb_iob_stall), line:44
         |vpiName:ucb_iob_stall
         |vpiFullName:work@c2i_buf.ucb_iob_stall
   |vpiContAssign:
   \_cont_assign: , line:93
     |vpiRhs:
     \_operation: , line:93
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:93
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (c2i_packet_vld), line:93
           |vpiName:c2i_packet_vld
           |vpiFullName:work@c2i_buf.c2i_packet_vld
         |vpiOperand:
         \_ref_obj: (ucb_sel), line:93
           |vpiName:ucb_sel
           |vpiFullName:work@c2i_buf.ucb_sel
       |vpiOperand:
       \_operation: , line:93
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (dbl_buf_full), line:93
           |vpiName:dbl_buf_full
           |vpiFullName:work@c2i_buf.dbl_buf_full
     |vpiLhs:
     \_ref_obj: (dbl_buf_wr), line:93
       |vpiName:dbl_buf_wr
       |vpiFullName:work@c2i_buf.dbl_buf_wr
       |vpiActual:
       \_logic_net: (dbl_buf_wr), line:78
         |vpiName:dbl_buf_wr
         |vpiFullName:work@c2i_buf.dbl_buf_wr
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:94
     |vpiRhs:
     \_ref_obj: (dbl_buf_wr), line:94
       |vpiName:dbl_buf_wr
       |vpiFullName:work@c2i_buf.dbl_buf_wr
       |vpiActual:
       \_logic_net: (dbl_buf_wr), line:78
     |vpiLhs:
     \_ref_obj: (ucb_buf_acpt), line:94
       |vpiName:ucb_buf_acpt
       |vpiFullName:work@c2i_buf.ucb_buf_acpt
   |vpiContAssign:
   \_cont_assign: , line:95
     |vpiRhs:
     \_operation: , line:95
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (dbl_buf_vld), line:95
         |vpiName:dbl_buf_vld
         |vpiFullName:work@c2i_buf.dbl_buf_vld
       |vpiOperand:
       \_operation: , line:95
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (outdata_buf_busy), line:95
           |vpiName:outdata_buf_busy
           |vpiFullName:work@c2i_buf.outdata_buf_busy
     |vpiLhs:
     \_ref_obj: (dbl_buf_rd), line:95
       |vpiName:dbl_buf_rd
       |vpiFullName:work@c2i_buf.dbl_buf_rd
       |vpiActual:
       \_logic_net: (dbl_buf_rd), line:79
         |vpiName:dbl_buf_rd
         |vpiFullName:work@c2i_buf.dbl_buf_rd
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:96
     |vpiRhs:
     \_ref_obj: (dbl_buf_rd), line:96
       |vpiName:dbl_buf_rd
       |vpiFullName:work@c2i_buf.dbl_buf_rd
       |vpiActual:
       \_logic_net: (dbl_buf_rd), line:79
     |vpiLhs:
     \_ref_obj: (outdata_buf_wr), line:96
       |vpiName:outdata_buf_wr
       |vpiFullName:work@c2i_buf.outdata_buf_wr
       |vpiActual:
       \_logic_net: (outdata_buf_wr), line:83
         |vpiName:outdata_buf_wr
         |vpiFullName:work@c2i_buf.outdata_buf_wr
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:97
     |vpiRhs:
     \_operation: , line:97
       |vpiOpType:34
       |vpiOperand:
       \_operation: , line:97
         |vpiOpType:12
         |vpiOperand:
         \_operation: , line:97
           |vpiOpType:24
           |vpiOperand:
           \_ref_obj: (REG_WIDTH), line:97
             |vpiName:REG_WIDTH
           |vpiOperand:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:64
             |vpiSize:32
             |INT:64
         |vpiOperand:
         \_ref_obj: (IOB_UCB_WIDTH), line:97
           |vpiName:IOB_UCB_WIDTH
       |vpiOperand:
       \_constant: , line:97
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiLhs:
     \_ref_obj: (outdata_vec_in), line:97
       |vpiName:outdata_vec_in
       |vpiFullName:work@c2i_buf.outdata_vec_in
       |vpiActual:
       \_logic_net: (outdata_vec_in), line:85
         |vpiName:outdata_vec_in
         |vpiFullName:work@c2i_buf.outdata_vec_in
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (dbl_buf_wr), line:78
   |vpiNet:
   \_logic_net: (dbl_buf_rd), line:79
   |vpiNet:
   \_logic_net: (dbl_buf_vld), line:80
     |vpiName:dbl_buf_vld
     |vpiFullName:work@c2i_buf.dbl_buf_vld
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dbl_buf_full), line:81
     |vpiName:dbl_buf_full
     |vpiFullName:work@c2i_buf.dbl_buf_full
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (outdata_buf_wr), line:83
   |vpiNet:
   \_logic_net: (outdata_buf_in), line:84
     |vpiName:outdata_buf_in
     |vpiFullName:work@c2i_buf.outdata_buf_in
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (outdata_vec_in), line:85
   |vpiNet:
   \_logic_net: (outdata_buf_busy), line:86
     |vpiName:outdata_buf_busy
     |vpiFullName:work@c2i_buf.outdata_buf_busy
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ucb_buf_acpt), line:42
   |vpiNet:
   \_logic_net: (iob_ucb_vld), line:42
   |vpiNet:
   \_logic_net: (iob_ucb_data), line:42
   |vpiNet:
   \_logic_net: (rst_l), line:44
   |vpiNet:
   \_logic_net: (clk), line:44
   |vpiNet:
   \_logic_net: (c2i_packet_vld), line:44
   |vpiNet:
   \_logic_net: (ucb_sel), line:44
   |vpiNet:
   \_logic_net: (c2i_packet), line:44
   |vpiNet:
   \_logic_net: (ucb_iob_stall), line:44
   |vpiParamAssign:
   \_param_assign: , line:49
     |vpiRhs:
     \_constant: , line:49
       |vpiConstType:7
       |vpiDecompile:64
       |vpiSize:32
       |INT:64
     |vpiLhs:
     \_parameter: (REG_WIDTH), line:49
       |vpiName:REG_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:50
     |vpiRhs:
     \_constant: , line:50
       |vpiConstType:7
       |vpiDecompile:32
       |vpiSize:32
       |INT:32
     |vpiLhs:
     \_parameter: (IOB_UCB_WIDTH), line:50
       |vpiName:IOB_UCB_WIDTH
   |vpiParameter:
   \_parameter: (REG_WIDTH), line:49
   |vpiParameter:
   \_parameter: (IOB_UCB_WIDTH), line:50
 |uhdmtopModules:
 \_module: work@c2i_buf (work@c2i_buf), file:<a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>, line:40
   |vpiDefName:work@c2i_buf
   |vpiName:work@c2i_buf
   |vpiPort:
   \_port: (ucb_buf_acpt), line:42, parent:work@c2i_buf
     |vpiName:ucb_buf_acpt
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ucb_buf_acpt), line:42, parent:work@c2i_buf
         |vpiName:ucb_buf_acpt
         |vpiFullName:work@c2i_buf.ucb_buf_acpt
   |vpiPort:
   \_port: (iob_ucb_vld), line:42, parent:work@c2i_buf
     |vpiName:iob_ucb_vld
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ucb_vld), line:42, parent:work@c2i_buf
         |vpiName:iob_ucb_vld
         |vpiFullName:work@c2i_buf.iob_ucb_vld
   |vpiPort:
   \_port: (iob_ucb_data), line:42, parent:work@c2i_buf
     |vpiName:iob_ucb_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iob_ucb_data), line:42, parent:work@c2i_buf
         |vpiName:iob_ucb_data
         |vpiFullName:work@c2i_buf.iob_ucb_data
   |vpiPort:
   \_port: (rst_l), line:44, parent:work@c2i_buf
     |vpiName:rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_l), line:44, parent:work@c2i_buf
         |vpiName:rst_l
         |vpiFullName:work@c2i_buf.rst_l
   |vpiPort:
   \_port: (clk), line:44, parent:work@c2i_buf
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:44, parent:work@c2i_buf
         |vpiName:clk
         |vpiFullName:work@c2i_buf.clk
   |vpiPort:
   \_port: (c2i_packet_vld), line:44, parent:work@c2i_buf
     |vpiName:c2i_packet_vld
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c2i_packet_vld), line:44, parent:work@c2i_buf
         |vpiName:c2i_packet_vld
         |vpiFullName:work@c2i_buf.c2i_packet_vld
   |vpiPort:
   \_port: (ucb_sel), line:44, parent:work@c2i_buf
     |vpiName:ucb_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ucb_sel), line:44, parent:work@c2i_buf
         |vpiName:ucb_sel
         |vpiFullName:work@c2i_buf.ucb_sel
   |vpiPort:
   \_port: (c2i_packet), line:44, parent:work@c2i_buf
     |vpiName:c2i_packet
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c2i_packet), line:44, parent:work@c2i_buf
         |vpiName:c2i_packet
         |vpiFullName:work@c2i_buf.c2i_packet
   |vpiPort:
   \_port: (ucb_iob_stall), line:44, parent:work@c2i_buf
     |vpiName:ucb_iob_stall
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ucb_iob_stall), line:44, parent:work@c2i_buf
         |vpiName:ucb_iob_stall
         |vpiFullName:work@c2i_buf.ucb_iob_stall
   |vpiModule:
   \_module: work@c2i_buf::dbl_buf (dbl_buf), file:<a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>, line:100, parent:work@c2i_buf
     |vpiDefName:work@c2i_buf::dbl_buf
     |vpiName:dbl_buf
     |vpiFullName:work@c2i_buf.dbl_buf
     |vpiPort:
     \_port: (rst_l), parent:dbl_buf
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:100
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:44, parent:work@c2i_buf
     |vpiPort:
     \_port: (clk), parent:dbl_buf
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:101
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:44, parent:work@c2i_buf
     |vpiPort:
     \_port: (wr), parent:dbl_buf
       |vpiName:wr
       |vpiHighConn:
       \_ref_obj: (dbl_buf_wr), line:102
         |vpiName:dbl_buf_wr
         |vpiActual:
         \_logic_net: (dbl_buf_wr), line:78, parent:work@c2i_buf
           |vpiName:dbl_buf_wr
           |vpiFullName:work@c2i_buf.dbl_buf_wr
           |vpiNetType:1
     |vpiPort:
     \_port: (din), parent:dbl_buf
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (c2i_packet), line:103
         |vpiName:c2i_packet
         |vpiActual:
         \_logic_net: (c2i_packet), line:44, parent:work@c2i_buf
     |vpiPort:
     \_port: (rd), parent:dbl_buf
       |vpiName:rd
       |vpiHighConn:
       \_ref_obj: (dbl_buf_rd), line:104
         |vpiName:dbl_buf_rd
         |vpiActual:
         \_logic_net: (dbl_buf_rd), line:79, parent:work@c2i_buf
           |vpiName:dbl_buf_rd
           |vpiFullName:work@c2i_buf.dbl_buf_rd
           |vpiNetType:1
     |vpiPort:
     \_port: (dout), parent:dbl_buf
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (outdata_buf_in), line:105
         |vpiName:outdata_buf_in
         |vpiActual:
         \_logic_net: (outdata_buf_in), line:84, parent:work@c2i_buf
           |vpiName:outdata_buf_in
           |vpiFullName:work@c2i_buf.outdata_buf_in
           |vpiNetType:1
           |vpiRange:
           \_range: , line:84
             |vpiLeftRange:
             \_constant: , line:84
               |vpiConstType:7
               |vpiDecompile:127
               |vpiSize:32
               |INT:127
             |vpiRightRange:
             \_constant: , line:84
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (vld), parent:dbl_buf
       |vpiName:vld
       |vpiHighConn:
       \_ref_obj: (dbl_buf_vld), line:106
         |vpiName:dbl_buf_vld
         |vpiActual:
         \_logic_net: (dbl_buf_vld), line:80, parent:work@c2i_buf
           |vpiName:dbl_buf_vld
           |vpiFullName:work@c2i_buf.dbl_buf_vld
           |vpiNetType:1
     |vpiPort:
     \_port: (full), parent:dbl_buf
       |vpiName:full
       |vpiHighConn:
       \_ref_obj: (dbl_buf_full), line:107
         |vpiName:dbl_buf_full
         |vpiActual:
         \_logic_net: (dbl_buf_full), line:81, parent:work@c2i_buf
           |vpiName:dbl_buf_full
           |vpiFullName:work@c2i_buf.dbl_buf_full
           |vpiNetType:1
     |vpiInstance:
     \_module: work@c2i_buf (work@c2i_buf), file:<a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>, line:40
   |vpiModule:
   \_module: work@c2i_buf::ucb_bus_out (ucb_bus_out), file:<a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>, line:109, parent:work@c2i_buf
     |vpiDefName:work@c2i_buf::ucb_bus_out
     |vpiName:ucb_bus_out
     |vpiFullName:work@c2i_buf.ucb_bus_out
     |vpiPort:
     \_port: (rst_l), parent:ucb_bus_out
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:109
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:44, parent:work@c2i_buf
     |vpiPort:
     \_port: (clk), parent:ucb_bus_out
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:110
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:44, parent:work@c2i_buf
     |vpiPort:
     \_port: (outdata_buf_wr), parent:ucb_bus_out
       |vpiName:outdata_buf_wr
       |vpiHighConn:
       \_ref_obj: (outdata_buf_wr), line:111
         |vpiName:outdata_buf_wr
         |vpiActual:
         \_logic_net: (outdata_buf_wr), line:83, parent:work@c2i_buf
           |vpiName:outdata_buf_wr
           |vpiFullName:work@c2i_buf.outdata_buf_wr
           |vpiNetType:1
     |vpiPort:
     \_port: (outdata_buf_in), parent:ucb_bus_out
       |vpiName:outdata_buf_in
       |vpiHighConn:
       \_ref_obj: (outdata_buf_in), line:112
         |vpiName:outdata_buf_in
         |vpiActual:
         \_logic_net: (outdata_buf_in), line:84, parent:work@c2i_buf
     |vpiPort:
     \_port: (outdata_vec_in), parent:ucb_bus_out
       |vpiName:outdata_vec_in
       |vpiHighConn:
       \_ref_obj: (outdata_vec_in), line:113
         |vpiName:outdata_vec_in
         |vpiActual:
         \_logic_net: (outdata_vec_in), line:85, parent:work@c2i_buf
           |vpiName:outdata_vec_in
           |vpiFullName:work@c2i_buf.outdata_vec_in
           |vpiNetType:1
           |vpiRange:
           \_range: , line:85
             |vpiLeftRange:
             \_constant: , line:85
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:85
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (outdata_buf_busy), parent:ucb_bus_out
       |vpiName:outdata_buf_busy
       |vpiHighConn:
       \_ref_obj: (outdata_buf_busy), line:114
         |vpiName:outdata_buf_busy
         |vpiActual:
         \_logic_net: (outdata_buf_busy), line:86, parent:work@c2i_buf
           |vpiName:outdata_buf_busy
           |vpiFullName:work@c2i_buf.outdata_buf_busy
           |vpiNetType:1
     |vpiPort:
     \_port: (vld), parent:ucb_bus_out
       |vpiName:vld
       |vpiHighConn:
       \_ref_obj: (iob_ucb_vld), line:115
         |vpiName:iob_ucb_vld
         |vpiActual:
         \_logic_net: (iob_ucb_vld), line:42, parent:work@c2i_buf
     |vpiPort:
     \_port: (data), parent:ucb_bus_out
       |vpiName:data
       |vpiHighConn:
       \_ref_obj: (iob_ucb_data), line:116
         |vpiName:iob_ucb_data
         |vpiActual:
         \_logic_net: (iob_ucb_data), line:42, parent:work@c2i_buf
     |vpiPort:
     \_port: (stall), parent:ucb_bus_out
       |vpiName:stall
       |vpiHighConn:
       \_ref_obj: (ucb_iob_stall), line:117
         |vpiName:ucb_iob_stall
         |vpiActual:
         \_logic_net: (ucb_iob_stall), line:44, parent:work@c2i_buf
     |vpiInstance:
     \_module: work@c2i_buf (work@c2i_buf), file:<a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>, line:40
   |vpiNet:
   \_logic_net: (dbl_buf_wr), line:78, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (dbl_buf_rd), line:79, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (dbl_buf_vld), line:80, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (dbl_buf_full), line:81, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (outdata_buf_wr), line:83, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (outdata_buf_in), line:84, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (outdata_vec_in), line:85, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (outdata_buf_busy), line:86, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (ucb_buf_acpt), line:42, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (iob_ucb_vld), line:42, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (iob_ucb_data), line:42, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (rst_l), line:44, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (clk), line:44, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (c2i_packet_vld), line:44, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (ucb_sel), line:44, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (c2i_packet), line:44, parent:work@c2i_buf
   |vpiNet:
   \_logic_net: (ucb_iob_stall), line:44, parent:work@c2i_buf
   |vpiParameter:
   \_parameter: (IOB_UCB_WIDTH), line:50
     |vpiName:IOB_UCB_WIDTH
     |INT:32
   |vpiParameter:
   \_parameter: (REG_WIDTH), line:49
     |vpiName:REG_WIDTH
     |INT:64
Object: \work_c2i_buf of type 3000
Object: \work_c2i_buf of type 32
Object: \ucb_buf_acpt of type 44
Object: \iob_ucb_vld of type 44
Object: \iob_ucb_data of type 44
Object: \rst_l of type 44
Object: \clk of type 44
Object: \c2i_packet_vld of type 44
Object: \ucb_sel of type 44
Object: \c2i_packet of type 44
Object: \ucb_iob_stall of type 44
Object: \dbl_buf of type 32
Object: \rst_l of type 44
Object: \clk of type 44
Object: \wr of type 44
Object: \din of type 44
Object: \rd of type 44
Object: \dout of type 44
Object: \vld of type 44
Object: \full of type 44
Object: \ucb_bus_out of type 32
Object: \rst_l of type 44
Object: \clk of type 44
Object: \outdata_buf_wr of type 44
Object: \outdata_buf_in of type 44
Object: \outdata_vec_in of type 44
Object: \outdata_buf_busy of type 44
Object: \vld of type 44
Object: \data of type 44
Object: \stall of type 44
Object: \IOB_UCB_WIDTH of type 41
Object: \REG_WIDTH of type 41
Object: \dbl_buf_wr of type 36
Object: \dbl_buf_rd of type 36
Object: \dbl_buf_vld of type 36
Object: \dbl_buf_full of type 36
Object: \outdata_buf_wr of type 36
Object: \outdata_buf_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_vec_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outdata_buf_busy of type 36
Object: \ucb_buf_acpt of type 36
Object: \iob_ucb_vld of type 36
Object: \iob_ucb_data of type 36
Object: \rst_l of type 36
Object: \clk of type 36
Object: \c2i_packet_vld of type 36
Object: \ucb_sel of type 36
Object: \c2i_packet of type 36
Object: \ucb_iob_stall of type 36
Object: \work_c2i_buf of type 32
Object:  of type 8
Object: \dbl_buf_wr of type 608
Object: \dbl_buf_wr of type 36
Object:  of type 39
Object:  of type 39
Object: \c2i_packet_vld of type 608
Object: \ucb_sel of type 608
Object:  of type 39
Object: \dbl_buf_full of type 608
Object:  of type 8
Object: \ucb_buf_acpt of type 608
Object: \dbl_buf_wr of type 608
Object: \dbl_buf_wr of type 36
Object:  of type 8
Object: \dbl_buf_rd of type 608
Object: \dbl_buf_rd of type 36
Object:  of type 39
Object: \dbl_buf_vld of type 608
Object:  of type 39
Object: \outdata_buf_busy of type 608
Object:  of type 8
Object: \outdata_buf_wr of type 608
Object: \outdata_buf_wr of type 36
Object: \dbl_buf_rd of type 608
Object: \dbl_buf_rd of type 36
Object:  of type 8
Object: \outdata_vec_in of type 608
Object: \outdata_vec_in of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \REG_WIDTH of type 608
Object:  of type 7
Object: \IOB_UCB_WIDTH of type 608
ERROR: Encountered unhandled operation: 12

</pre>
</body>