############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deeptector_main"
set_directive_interface -mode m_axi -depth 477587 "spike_deeptector_main" mem
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deeptector_main" mem_params
set_directive_interface -mode m_axi -depth 6 "spike_deeptector_main" electrodes_offset
set_directive_interface -mode m_axi -depth 1 "spike_deeptector_main" n_neural_channels
set_directive_interface -mode m_axi -depth 6 "spike_deeptector_main" neural_channels
set_directive_interface -mode s_axilite -bundle CTRL_BUS "spike_deeptector_main" params
