{
    "DESIGN_NAME": "VexRiscv",
    "VERILOG_FILES": ["VexRiscv_MinDebugCache.v"],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 16.5,
    "PDK": "sky130A",
    "pdk::sky130A": {
        "MAX_FANOUT_CONSTRAINT": 6,
        "FP_CORE_UTIL": 40,
        "PL_TARGET_DENSITY_PCT": "expr::($FP_CORE_UTIL + 10.0)"
    }
}
