`timescale 1ns/1ps
module tbnot_mux;
    reg  A;
    wire Y;

 
    not_mux dut (
        .A(A),
        .Y(Y)
    );
    initial begin
        $dumpfile("not_mux.vcd");
        $dumpvars(0, tbnot_mux);
    end
    initial begin
        A = 0; #10;
        A = 1; #10;
        A = 0; #10;
        $finish;
    end

    initial begin
        $monitor("Time=%0t ns | A=%b => Y=%b", $time, A, Y);
    end
endmodule
