#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd70fc7b0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x7fffd711d340_0 .var "a", 0 0;
v0x7fffd711d400_0 .var "b", 0 0;
v0x7fffd711d4d0_0 .var "c", 0 0;
v0x7fffd711d5d0_0 .var "d", 0 0;
v0x7fffd711d6a0_0 .net "s0", 0 0, v0x7fffd711cbf0_0;  1 drivers
v0x7fffd711d740_0 .net "s1", 0 0, v0x7fffd711cd00_0;  1 drivers
v0x7fffd711d810_0 .net "s2", 0 0, v0x7fffd711cdc0_0;  1 drivers
v0x7fffd711d8e0_0 .net "s3", 0 0, v0x7fffd711ce80_0;  1 drivers
v0x7fffd711d9b0_0 .net "s4", 0 0, v0x7fffd711cf40_0;  1 drivers
v0x7fffd711da80_0 .net "s5", 0 0, v0x7fffd711d000_0;  1 drivers
v0x7fffd711db50_0 .net "s6", 0 0, v0x7fffd711d0c0_0;  1 drivers
S_0x7fffd70fc930 .scope module, "ex_instancia1" "Notas" 2 7, 3 1 0, S_0x7fffd70fc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
    .port_info 6 /OUTPUT 1 "s2"
    .port_info 7 /NODIR 0 ""
    .port_info 8 /OUTPUT 1 "s3"
    .port_info 9 /OUTPUT 1 "s4"
    .port_info 10 /OUTPUT 1 "s5"
    .port_info 11 /OUTPUT 1 "s6"
v0x7fffd70fcc90_0 .net "a", 0 0, v0x7fffd711d340_0;  1 drivers
v0x7fffd711c9d0_0 .net "b", 0 0, v0x7fffd711d400_0;  1 drivers
v0x7fffd711ca90_0 .net "c", 0 0, v0x7fffd711d4d0_0;  1 drivers
v0x7fffd711cb30_0 .net "d", 0 0, v0x7fffd711d5d0_0;  1 drivers
v0x7fffd711cbf0_0 .var "s0", 0 0;
v0x7fffd711cd00_0 .var "s1", 0 0;
v0x7fffd711cdc0_0 .var "s2", 0 0;
v0x7fffd711ce80_0 .var "s3", 0 0;
v0x7fffd711cf40_0 .var "s4", 0 0;
v0x7fffd711d000_0 .var "s5", 0 0;
v0x7fffd711d0c0_0 .var "s6", 0 0;
E_0x7fffd70dd410 .event edge, v0x7fffd70fcc90_0, v0x7fffd711c9d0_0, v0x7fffd711ca90_0, v0x7fffd711cb30_0;
    .scope S_0x7fffd70fc930;
T_0 ;
    %wait E_0x7fffd70dd410;
    %load/vec4 v0x7fffd70fcc90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffd711c9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711cbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711cd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711cdc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711cf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d0c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd711cb30_0;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %or;
    %inv;
    %store/vec4 v0x7fffd711cbf0_0, 0, 1;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %and;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711c9d0_0;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711ca90_0;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %inv;
    %store/vec4 v0x7fffd711cd00_0, 0, 1;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711c9d0_0;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd711c9d0_0;
    %load/vec4 v0x7fffd711cb30_0;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711ca90_0;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %and;
    %or;
    %inv;
    %store/vec4 v0x7fffd711cdc0_0, 0, 1;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %inv;
    %store/vec4 v0x7fffd711ce80_0, 0, 1;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711c9d0_0;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd711c9d0_0;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %and;
    %or;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %load/vec4 v0x7fffd711ca90_0;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %inv;
    %store/vec4 v0x7fffd711cf40_0, 0, 1;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %load/vec4 v0x7fffd711cb30_0;
    %and;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711c9d0_0;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %inv;
    %store/vec4 v0x7fffd711d000_0, 0, 1;
    %load/vec4 v0x7fffd70fcc90_0;
    %inv;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711c9d0_0;
    %inv;
    %and;
    %load/vec4 v0x7fffd711cb30_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x7fffd70fcc90_0;
    %load/vec4 v0x7fffd711c9d0_0;
    %and;
    %load/vec4 v0x7fffd711ca90_0;
    %and;
    %or;
    %inv;
    %store/vec4 v0x7fffd711d0c0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd70fc7b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %vpi_call 2 15 "$dumpfile", "ondas_xylo.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$display", "a b c d = s0 s1 s2 s3 s4 s5 s6" {0 0 0};
    %vpi_call 2 19 "$monitor", "%b%b%b%b = %b %b %b %b %b %b %b", v0x7fffd711d340_0, v0x7fffd711d400_0, v0x7fffd711d4d0_0, v0x7fffd711d5d0_0, v0x7fffd711d6a0_0, v0x7fffd711d740_0, v0x7fffd711d810_0, v0x7fffd711d8e0_0, v0x7fffd711d9b0_0, v0x7fffd711da80_0, v0x7fffd711db50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd711d5d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./modulo.v";
