; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_native_batch_norm_backward_relu_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 7, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = and i32 %12, 127, !dbg !12
  %14 = or disjoint i32 %11, %13, !dbg !13
  %15 = icmp slt i32 %14, 15360, !dbg !14
  %.frozen = freeze i32 %14, !dbg !15
  %16 = sdiv i32 %.frozen, 8, !dbg !15
  %17 = mul i32 %16, 8, !dbg !16
  %.decomposed = sub i32 %.frozen, %17, !dbg !16
  %18 = sdiv i32 %14, 64, !dbg !17
  %19 = srem i32 %18, 60, !dbg !18
  %20 = shl nsw i32 %.decomposed, 1, !dbg !19
  %21 = shl i32 %16, 5, !dbg !20
  %22 = add i32 %20, %21, !dbg !21
  %23 = sext i32 %22 to i64, !dbg !22
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !22
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %15) #3, !dbg !23
  %26 = or disjoint i32 %22, 1, !dbg !24
  %27 = sext i32 %26 to i64, !dbg !25
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !25
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %15) #3, !dbg !26
  %30 = add i32 %22, 16, !dbg !27
  %31 = sext i32 %30 to i64, !dbg !28
  %32 = getelementptr float, ptr addrspace(1) %0, i64 %31, !dbg !28
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %15) #3, !dbg !29
  %34 = add i32 %22, 17, !dbg !30
  %35 = sext i32 %34 to i64, !dbg !31
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !31
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %15) #3, !dbg !32
  %38 = sext i32 %19 to i64, !dbg !33
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !33
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %15) #3, !dbg !34
  %41 = getelementptr float, ptr addrspace(1) %2, i64 %38, !dbg !35
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %15) #3, !dbg !36
  %43 = bitcast i32 %42 to float, !dbg !36
  %44 = getelementptr float, ptr addrspace(1) %3, i64 %38, !dbg !37
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %15) #3, !dbg !38
  %46 = getelementptr float, ptr addrspace(1) %4, i64 %38, !dbg !39
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %15) #3, !dbg !40
  %48 = fadd float %43, 0x3EE4F8B580000000, !dbg !41
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i = icmp eq i32 %49, 0, !dbg !42
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !42
  %.not1.i = icmp eq i32 %50, 0, !dbg !42
  br i1 %.not.i, label %56, label %51, !dbg !42

51:                                               ; preds = %9
  br i1 %.not1.i, label %54, label %52, !dbg !42

52:                                               ; preds = %51
  %53 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %48) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

54:                                               ; preds = %51
  %55 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %48) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

56:                                               ; preds = %9
  br i1 %.not1.i, label %59, label %57, !dbg !42

57:                                               ; preds = %56
  %58 = tail call float @llvm.nvvm.sqrt.rn.f(float %48) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

59:                                               ; preds = %56
  %60 = tail call float @llvm.nvvm.sqrt.approx.f(float %48) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

__nv_sqrtf.exit:                                  ; preds = %52, %54, %57, %59
  %.0.i = phi float [ %53, %52 ], [ %55, %54 ], [ %58, %57 ], [ %60, %59 ], !dbg !42
  %61 = bitcast i32 %29 to float, !dbg !26
  %62 = bitcast i32 %25 to float, !dbg !23
  %63 = fcmp ogt float %61, %62, !dbg !43
  %64 = fcmp uno float %61, 0.000000e+00, !dbg !44
  %65 = or i1 %63, %64, !dbg !48
  %66 = select i1 %65, float %61, float %62, !dbg !49
  %67 = bitcast i32 %33 to float, !dbg !29
  %68 = fcmp olt float %66, %67, !dbg !50
  %69 = fcmp uno float %67, 0.000000e+00, !dbg !51
  %70 = or i1 %69, %68, !dbg !53
  %71 = select i1 %70, float %67, float %66, !dbg !54
  %72 = bitcast i32 %37 to float, !dbg !32
  %73 = fcmp olt float %71, %72, !dbg !55
  %74 = fcmp uno float %72, 0.000000e+00, !dbg !56
  %75 = or i1 %74, %73, !dbg !58
  %76 = select i1 %75, float %72, float %71, !dbg !59
  %77 = bitcast i32 %40 to float, !dbg !34
  %78 = fsub float %76, %77, !dbg !60
  %79 = zext i1 %63 to i8, !dbg !61
  %80 = select i1 %68, i8 2, i8 %79, !dbg !62
  %81 = select i1 %73, i8 3, i8 %80, !dbg !63
  %82 = bitcast i32 %47 to float, !dbg !40
  %83 = bitcast i32 %45 to float, !dbg !38
  %84 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !64
  %85 = fmul float %78, %84, !dbg !65
  %86 = fmul float %85, %83, !dbg !66
  %87 = fadd float %86, %82, !dbg !67
  %88 = fcmp olt float %87, 0.000000e+00, !dbg !68
  %89 = select i1 %88, float 0.000000e+00, float %87, !dbg !70
  %90 = sext i32 %14 to i64, !dbg !71
  %91 = getelementptr i8, ptr addrspace(1) %5, i64 %90, !dbg !71
  tail call void asm sideeffect "@$2 st.global.b8 [ $1 + 0 ], { $0 };", "c,l,b"(i8 %81, ptr addrspace(1) %91, i1 %15) #3, !dbg !72
  %92 = getelementptr float, ptr addrspace(1) %6, i64 %90, !dbg !73
  %93 = bitcast float %89 to i32, !dbg !74
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %93, ptr addrspace(1) %92, i1 %15) #3, !dbg !74
  %94 = getelementptr float, ptr addrspace(1) %7, i64 %90, !dbg !75
  %95 = bitcast float %78 to i32, !dbg !76
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %95, ptr addrspace(1) %94, i1 %15) #3, !dbg !76
  ret void, !dbg !77
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "csdcdsbkpasmfqa5dejqmaeza3gycwnn4tmm6wuy5snpqca55lfe.py", directory: "inductor_cache/sd")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_native_batch_norm_backward_relu_9, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_native_batch_norm_backward_relu_9, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_native_batch_norm_backward_relu_9", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_native_batch_norm_backward_relu_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 21, scope: !7)
!18 = !DILocation(line: 27, column: 27, scope: !7)
!19 = !DILocation(line: 28, column: 32, scope: !7)
!20 = !DILocation(line: 28, column: 40, scope: !7)
!21 = !DILocation(line: 28, column: 37, scope: !7)
!22 = !DILocation(line: 28, column: 30, scope: !7)
!23 = !DILocation(line: 28, column: 45, scope: !7)
!24 = !DILocation(line: 29, column: 41, scope: !7)
!25 = !DILocation(line: 29, column: 30, scope: !7)
!26 = !DILocation(line: 29, column: 49, scope: !7)
!27 = !DILocation(line: 30, column: 42, scope: !7)
!28 = !DILocation(line: 30, column: 30, scope: !7)
!29 = !DILocation(line: 30, column: 50, scope: !7)
!30 = !DILocation(line: 31, column: 43, scope: !7)
!31 = !DILocation(line: 31, column: 31, scope: !7)
!32 = !DILocation(line: 31, column: 51, scope: !7)
!33 = !DILocation(line: 32, column: 31, scope: !7)
!34 = !DILocation(line: 32, column: 36, scope: !7)
!35 = !DILocation(line: 33, column: 31, scope: !7)
!36 = !DILocation(line: 33, column: 36, scope: !7)
!37 = !DILocation(line: 34, column: 31, scope: !7)
!38 = !DILocation(line: 34, column: 36, scope: !7)
!39 = !DILocation(line: 35, column: 31, scope: !7)
!40 = !DILocation(line: 35, column: 36, scope: !7)
!41 = !DILocation(line: 51, column: 20, scope: !7)
!42 = !DILocation(line: 52, column: 27, scope: !7)
!43 = !DILocation(line: 36, column: 18, scope: !7)
!44 = !DILocation(line: 120, column: 21, scope: !45, inlinedAt: !47)
!45 = distinct !DILexicalBlockFile(scope: !7, file: !46, discriminator: 0)
!46 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!47 = !DILocation(line: 40, column: 40, scope: !7)
!48 = !DILocation(line: 120, column: 16, scope: !45, inlinedAt: !47)
!49 = !DILocation(line: 121, column: 29, scope: !45, inlinedAt: !47)
!50 = !DILocation(line: 41, column: 18, scope: !7)
!51 = !DILocation(line: 120, column: 21, scope: !45, inlinedAt: !52)
!52 = !DILocation(line: 44, column: 41, scope: !7)
!53 = !DILocation(line: 120, column: 16, scope: !45, inlinedAt: !52)
!54 = !DILocation(line: 121, column: 29, scope: !45, inlinedAt: !52)
!55 = !DILocation(line: 45, column: 20, scope: !7)
!56 = !DILocation(line: 120, column: 21, scope: !45, inlinedAt: !57)
!57 = !DILocation(line: 48, column: 42, scope: !7)
!58 = !DILocation(line: 120, column: 16, scope: !45, inlinedAt: !57)
!59 = !DILocation(line: 121, column: 29, scope: !45, inlinedAt: !57)
!60 = !DILocation(line: 49, column: 20, scope: !7)
!61 = !DILocation(line: 39, column: 32, scope: !7)
!62 = !DILocation(line: 43, column: 33, scope: !7)
!63 = !DILocation(line: 47, column: 35, scope: !7)
!64 = !DILocation(line: 54, column: 20, scope: !7)
!65 = !DILocation(line: 57, column: 20, scope: !7)
!66 = !DILocation(line: 58, column: 20, scope: !7)
!67 = !DILocation(line: 59, column: 20, scope: !7)
!68 = !DILocation(line: 118, column: 15, scope: !45, inlinedAt: !69)
!69 = !DILocation(line: 61, column: 42, scope: !7)
!70 = !DILocation(line: 121, column: 29, scope: !45, inlinedAt: !69)
!71 = !DILocation(line: 62, column: 25, scope: !7)
!72 = !DILocation(line: 62, column: 37, scope: !7)
!73 = !DILocation(line: 63, column: 25, scope: !7)
!74 = !DILocation(line: 63, column: 37, scope: !7)
!75 = !DILocation(line: 64, column: 25, scope: !7)
!76 = !DILocation(line: 64, column: 37, scope: !7)
!77 = !DILocation(line: 64, column: 4, scope: !7)
