aag 1120 38 51 1 1031
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78 1
80 30
82 10
84 58
86 70
88 1513
90 56
92 52
94 1881
96 12
98 54
100 50
102 60
104 14
106 68
108 1899
110 48
112 64
114 16
116 46
118 66
120 18
122 72
124 44
126 20
128 76
130 62
132 42
134 22
136 2
138 1921
140 36
142 40
144 24
146 4
148 2117
150 2123
152 2129
154 2135
156 2141
158 6
160 2235
162 2241
164 38
166 26
168 34
170 569
172 28
174 8
176 32
178 74
1464
180 177 78
182 176 78
184 181 78
186 97 78
188 96 78
190 187 78
192 191 182
194 192 33
196 188 32
198 197 195
200 169 78
202 168 78
204 201 78
206 105 78
208 104 78
210 207 78
212 211 202
214 212 35
216 215 198
218 208 34
220 219 216
222 165 78
224 164 78
226 223 78
228 115 78
230 114 78
232 229 78
234 233 224
236 234 39
238 237 220
240 230 38
242 241 238
244 143 78
246 142 78
248 245 78
250 121 78
252 120 78
254 251 78
256 255 246
258 256 41
260 259 242
262 252 40
264 263 260
266 133 78
268 132 78
270 267 78
272 127 78
274 126 78
276 273 78
278 277 268
280 278 43
282 281 264
284 274 42
286 285 282
288 125 78
290 124 78
292 289 78
294 135 78
296 134 78
298 295 78
300 299 290
302 300 45
304 303 286
306 296 44
308 307 304
310 117 78
312 116 78
314 311 78
316 145 78
318 144 78
320 317 78
322 321 312
324 322 47
326 325 308
328 318 46
330 329 326
332 111 78
334 110 78
336 333 78
338 167 78
340 166 78
342 339 78
344 343 334
346 344 49
348 347 330
350 340 48
352 351 348
354 101 78
356 100 78
358 355 78
360 173 78
362 172 78
364 361 78
366 365 356
368 366 51
370 369 352
372 362 50
374 373 370
376 93 78
378 92 78
380 377 78
382 81 78
384 80 78
386 383 78
388 387 378
390 388 53
392 391 374
394 384 52
396 395 392
398 99 78
400 98 78
402 399 78
404 103 78
406 102 78
408 405 78
410 409 400
412 410 55
414 413 396
416 406 54
418 417 414
420 91 78
422 90 78
424 421 78
426 113 78
428 112 78
430 427 78
432 431 422
434 432 57
436 435 418
438 428 56
440 439 436
442 85 78
444 84 78
446 443 78
448 119 78
450 118 78
452 449 78
454 453 444
456 454 59
458 457 440
460 450 58
462 461 458
464 175 78
466 174 78
468 465 78
470 469 74
472 471 462
474 179 78
476 178 78
478 475 78
480 476 466
482 480 75
484 483 472
486 83 78
488 82 78
490 487 78
492 491 70
494 493 484
496 87 78
498 86 78
500 497 78
502 498 488
504 502 71
506 505 494
508 131 78
510 130 78
512 509 78
514 159 78
516 158 78
518 515 78
520 519 510
522 520 69
524 523 506
526 516 513
528 526 36
530 529 524
532 527 521
534 141 78
536 140 78
538 535 78
540 539 36
542 536 37
544 543 541
546 107 78
548 106 78
550 547 78
552 551 68
554 548 69
556 555 553
558 556 544
560 559 532
562 561 530
564 171 78
566 565 78
568 567 562
570 185 32
572 570 12
574 191 185
576 574 12
578 577 573
580 188 182
582 580 13
584 583 578
586 14 12
588 587 584
590 16 12
592 591 588
594 18 12
596 595 592
598 20 12
600 599 596
602 22 12
604 603 600
606 24 12
608 607 604
610 26 12
612 611 608
614 28 12
616 615 612
618 30 12
620 619 616
622 60 12
624 623 620
626 64 12
628 627 624
630 66 12
632 631 628
634 205 34
636 634 14
638 637 632
640 211 205
642 640 14
644 643 638
646 208 202
648 646 15
650 649 644
652 16 14
654 653 650
656 18 14
658 657 654
660 20 14
662 661 658
664 22 14
666 665 662
668 24 14
670 669 666
672 26 14
674 673 670
676 28 14
678 677 674
680 30 14
682 681 678
684 60 14
686 685 682
688 64 14
690 689 686
692 66 14
694 693 690
696 227 38
698 696 16
700 699 694
702 233 227
704 702 16
706 705 700
708 230 224
710 708 17
712 711 706
714 18 16
716 715 712
718 20 16
720 719 716
722 22 16
724 723 720
726 24 16
728 727 724
730 26 16
732 731 728
734 28 16
736 735 732
738 30 16
740 739 736
742 60 16
744 743 740
746 64 16
748 747 744
750 66 16
752 751 748
754 249 40
756 754 18
758 757 752
760 255 249
762 760 18
764 763 758
766 252 246
768 766 19
770 769 764
772 20 18
774 773 770
776 22 18
778 777 774
780 24 18
782 781 778
784 26 18
786 785 782
788 28 18
790 789 786
792 30 18
794 793 790
796 60 18
798 797 794
800 64 18
802 801 798
804 66 18
806 805 802
808 271 42
810 808 20
812 811 806
814 277 271
816 814 20
818 817 812
820 274 268
822 820 21
824 823 818
826 22 20
828 827 824
830 24 20
832 831 828
834 26 20
836 835 832
838 28 20
840 839 836
842 30 20
844 843 840
846 60 20
848 847 844
850 64 20
852 851 848
854 66 20
856 855 852
858 293 44
860 858 22
862 861 856
864 299 293
866 864 22
868 867 862
870 296 290
872 870 23
874 873 868
876 24 22
878 877 874
880 26 22
882 881 878
884 28 22
886 885 882
888 30 22
890 889 886
892 60 22
894 893 890
896 64 22
898 897 894
900 66 22
902 901 898
904 315 46
906 904 24
908 907 902
910 321 315
912 910 24
914 913 908
916 318 312
918 916 25
920 919 914
922 26 24
924 923 920
926 28 24
928 927 924
930 30 24
932 931 928
934 60 24
936 935 932
938 64 24
940 939 936
942 66 24
944 943 940
946 337 48
948 946 26
950 949 944
952 343 337
954 952 26
956 955 950
958 340 334
960 958 27
962 961 956
964 28 26
966 965 962
968 30 26
970 969 966
972 60 26
974 973 970
976 64 26
978 977 974
980 66 26
982 981 978
984 359 50
986 984 28
988 987 982
990 365 359
992 990 28
994 993 988
996 362 356
998 996 29
1000 999 994
1002 30 28
1004 1003 1000
1006 60 28
1008 1007 1004
1010 64 28
1012 1011 1008
1014 66 28
1016 1015 1012
1018 381 52
1020 1018 30
1022 1021 1016
1024 387 381
1026 1024 30
1028 1027 1022
1030 384 378
1032 1030 31
1034 1033 1028
1036 60 30
1038 1037 1034
1040 64 30
1042 1041 1038
1044 66 30
1046 1045 1042
1048 403 54
1050 1048 60
1052 1051 1046
1054 409 403
1056 1054 60
1058 1057 1052
1060 406 400
1062 1060 61
1064 1063 1058
1066 64 60
1068 1067 1064
1070 66 60
1072 1071 1068
1074 425 56
1076 1074 64
1078 1077 1072
1080 431 425
1082 1080 64
1084 1083 1078
1086 428 422
1088 1086 65
1090 1089 1084
1092 66 64
1094 1093 1090
1096 447 58
1098 1096 66
1100 1099 1094
1102 453 447
1104 1102 66
1106 1105 1100
1108 450 444
1110 1108 67
1112 1111 1106
1114 479 466
1116 1114 9
1118 1117 1112
1120 10 8
1122 1121 1118
1124 476 8
1126 1125 1122
1128 501 488
1130 1128 11
1132 1131 1126
1134 498 10
1136 1135 1132
1138 488 466
1140 1139 1136
1142 109 78
1144 108 78
1146 1143 78
1148 88 78
1150 1148 1144
1152 1150 466
1154 1153 1140
1156 1148 1147
1158 1156 488
1160 1159 1154
1162 191 12
1164 1162 63
1166 1165 1160
1168 77 73
1170 1168 3
1172 1170 5
1174 1173 1162
1176 1175 1166
1178 211 14
1180 1178 63
1182 1181 1176
1184 77 72
1186 1184 3
1188 1186 5
1190 1188 1179
1192 1189 1178
1194 1193 1191
1196 1194 1182
1198 233 16
1200 1198 63
1202 1201 1196
1204 76 73
1206 1204 3
1208 1206 5
1210 1208 1199
1212 1209 1198
1214 1213 1211
1216 1214 1202
1218 255 18
1220 1218 63
1222 1221 1216
1224 76 72
1226 1224 3
1228 1226 5
1230 1228 1219
1232 1229 1218
1234 1233 1231
1236 1234 1222
1238 277 20
1240 1238 63
1242 1241 1236
1244 1168 2
1246 1244 5
1248 1246 1239
1250 1247 1238
1252 1251 1249
1254 1252 1242
1256 299 22
1258 1256 63
1260 1259 1254
1262 1184 2
1264 1262 5
1266 1264 1257
1268 1265 1256
1270 1269 1267
1272 1270 1260
1274 321 24
1276 1274 63
1278 1277 1272
1280 1204 2
1282 1280 5
1284 1282 1275
1286 1283 1274
1288 1287 1285
1290 1288 1278
1292 343 26
1294 1292 63
1296 1295 1290
1298 1224 2
1300 1298 5
1302 1300 1293
1304 1301 1292
1306 1305 1303
1308 1306 1296
1310 365 28
1312 1310 63
1314 1313 1308
1316 1170 4
1318 1316 1311
1320 1317 1310
1322 1321 1319
1324 1322 1314
1326 387 30
1328 1326 63
1330 1329 1324
1332 1186 4
1334 1332 1327
1336 1333 1326
1338 1337 1335
1340 1338 1330
1342 409 60
1344 1342 63
1346 1345 1340
1348 1206 4
1350 1348 1343
1352 1349 1342
1354 1353 1351
1356 1354 1346
1358 431 64
1360 1358 63
1362 1361 1356
1364 1226 4
1366 1364 1359
1368 1365 1358
1370 1369 1367
1372 1370 1362
1374 453 66
1376 1374 63
1378 1377 1372
1380 1244 4
1382 1380 1375
1384 1381 1374
1386 1385 1383
1388 1386 1378
1390 1179 1163
1392 1390 1199
1394 1392 1219
1396 1394 1239
1398 1396 1257
1400 1398 1275
1402 1400 1293
1404 1402 1311
1406 1404 1327
1408 1406 1343
1410 1408 1359
1412 1410 1375
1414 1412 62
1416 1415 1388
1418 476 75
1420 1418 7
1422 1421 1416
1424 498 71
1426 1424 7
1428 1427 1422
1430 1425 1419
1432 1430 6
1434 1433 1428
1436 36 7
1438 1436 62
1440 1439 1434
1442 69 6
1444 1443 1440
1446 163 78
1448 162 78
1450 1447 78
1452 161 78
1454 160 78
1456 1453 78
1458 1455 1450
1460 1459 1451
1462 1460 1444
1464 1463 568
1466 1144 469
1468 1466 488
1470 1147 466
1472 1470 491
1474 1466 491
1476 1147 469
1478 1476 491
1480 1472 1469
1482 1481 1469
1484 1473 1469
1486 1484 1474
1488 1487 1482
1490 1484 1475
1492 1490 1478
1494 1493 1488
1496 1479 1148
1498 1497 1479
1500 1499 1475
1502 1501 1475
1504 1503 1473
1506 1504 1469
1508 1506 1495
1510 1494 1148
1512 1511 1509
1514 149 78
1516 148 78
1518 1515 78
1520 151 78
1522 150 78
1524 1521 78
1526 153 78
1528 152 78
1530 1527 78
1532 155 78
1534 154 78
1536 1533 78
1538 156 78
1540 1523 1517
1542 1540 1529
1544 1542 1535
1546 1544 1539
1548 33 12
1550 32 13
1552 1551 1549
1554 1552 1546
1556 1523 1518
1558 1556 1529
1560 1558 1535
1562 1560 1539
1564 35 14
1566 34 15
1568 1567 1565
1570 1568 1562
1572 1524 1517
1574 1572 1529
1576 1574 1535
1578 1576 1539
1580 39 16
1582 38 17
1584 1583 1581
1586 1584 1578
1588 1524 1518
1590 1588 1529
1592 1590 1535
1594 1592 1539
1596 41 18
1598 40 19
1600 1599 1597
1602 1600 1594
1604 1540 1530
1606 1604 1535
1608 1606 1539
1610 43 20
1612 42 21
1614 1613 1611
1616 1614 1608
1618 1556 1530
1620 1618 1535
1622 1620 1539
1624 45 22
1626 44 23
1628 1627 1625
1630 1628 1622
1632 1572 1530
1634 1632 1535
1636 1634 1539
1638 47 24
1640 46 25
1642 1641 1639
1644 1642 1636
1646 1588 1530
1648 1646 1535
1650 1648 1539
1652 49 26
1654 48 27
1656 1655 1653
1658 1656 1650
1660 1542 1536
1662 1660 1539
1664 51 28
1666 50 29
1668 1667 1665
1670 1668 1662
1672 1558 1536
1674 1672 1539
1676 53 30
1678 52 31
1680 1679 1677
1682 1680 1674
1684 1574 1536
1686 1684 1539
1688 60 55
1690 61 54
1692 1691 1689
1694 1692 1686
1696 1590 1536
1698 1696 1539
1700 64 57
1702 65 56
1704 1703 1701
1706 1704 1698
1708 1604 1536
1710 1708 1539
1712 66 59
1714 67 58
1716 1715 1713
1718 1716 1710
1720 1618 1536
1722 1720 1539
1724 139 78
1726 138 78
1728 1725 78
1730 1729 1722
1732 95 78
1734 94 78
1736 1733 78
1738 74 9
1740 75 8
1742 1741 1739
1744 1742 1737
1746 70 11
1748 71 10
1750 1749 1747
1752 1750 1734
1754 1570 1555
1756 1755 1555
1758 1571 1555
1760 1758 1586
1762 1761 1756
1764 1758 1587
1766 1764 1602
1768 1767 1762
1770 1764 1603
1772 1770 1616
1774 1773 1768
1776 1770 1617
1778 1776 1630
1780 1779 1774
1782 1776 1631
1784 1782 1644
1786 1785 1780
1788 1782 1645
1790 1788 1658
1792 1791 1786
1794 1788 1659
1796 1794 1670
1798 1797 1792
1800 1794 1671
1802 1800 1682
1804 1803 1798
1806 1800 1683
1808 1806 1694
1810 1809 1804
1812 1806 1695
1814 1812 1706
1816 1815 1810
1818 1812 1707
1820 1818 1718
1822 1821 1816
1824 1818 1719
1826 1824 1730
1828 1827 1822
1830 1824 1731
1832 1830 1744
1834 1833 1828
1836 1830 1745
1838 1836 1752
1840 1839 1834
1842 1753 1734
1844 1842 1745
1846 1845 1745
1848 1847 1731
1850 1848 1719
1852 1850 1707
1854 1852 1695
1856 1854 1683
1858 1856 1671
1860 1858 1659
1862 1860 1645
1864 1862 1631
1866 1864 1617
1868 1866 1603
1870 1868 1587
1872 1870 1571
1874 1872 1555
1876 1874 1841
1878 1840 1734
1880 1879 1877
1882 1479 1144
1884 1882 1475
1886 1885 1475
1888 1887 1473
1890 1889 1473
1892 1891 1469
1894 1892 1495
1896 1494 1144
1898 1897 1895
1900 1729 548
1902 1900 519
1904 1726 516
1906 1904 1903
1908 1907 1903
1910 1905 1726
1912 1910 1903
1914 1913 1903
1916 1915 1909
1918 1908 1726
1920 1919 1917
1922 1731 1516
1924 1922 1719
1926 1925 1719
1928 1927 1707
1930 1928 1695
1932 1931 1695
1934 1933 1683
1936 1934 1671
1938 1937 1671
1940 1939 1659
1942 1940 1645
1944 1943 1645
1946 1945 1631
1948 1946 1617
1950 1949 1617
1952 1951 1603
1954 1952 1587
1956 1955 1587
1958 1957 1571
1960 1958 1555
1962 1961 1555
1964 1731 1522
1966 1964 1719
1968 1966 1707
1970 1968 1695
1972 1971 1695
1974 1973 1683
1976 1975 1683
1978 1977 1671
1980 1978 1659
1982 1980 1645
1984 1983 1645
1986 1985 1631
1988 1987 1631
1990 1989 1617
1992 1990 1603
1994 1992 1587
1996 1995 1587
1998 1997 1571
2000 1999 1571
2002 2001 1555
2004 1731 1528
2006 2004 1719
2008 2007 1719
2010 2009 1707
2012 2011 1707
2014 2013 1695
2016 2014 1683
2018 2016 1671
2020 2018 1659
2022 2020 1645
2024 2023 1645
2026 2025 1631
2028 2027 1631
2030 2029 1617
2032 2031 1617
2034 2033 1603
2036 2035 1603
2038 2037 1587
2040 2038 1571
2042 2040 1555
2044 1731 1534
2046 2044 1719
2048 2047 1719
2050 2049 1707
2052 2051 1707
2054 2053 1695
2056 2055 1695
2058 2057 1683
2060 2059 1683
2062 2061 1671
2064 2063 1671
2066 2065 1659
2068 2067 1659
2070 2069 1645
2072 2070 1631
2074 2072 1617
2076 2074 1603
2078 2076 1587
2080 2078 1571
2082 2080 1555
2084 1731 1538
2086 2084 1719
2088 2086 1707
2090 2088 1695
2092 2090 1683
2094 2092 1671
2096 2094 1659
2098 2096 1645
2100 2098 1631
2102 2100 1617
2104 2102 1603
2106 2104 1587
2108 2106 1571
2110 2108 1555
2112 1963 1829
2114 1828 1516
2116 2115 2113
2118 2002 1829
2120 1828 1522
2122 2121 2119
2124 2042 1829
2126 1828 1528
2128 2127 2125
2130 2082 1829
2132 1828 1534
2134 2133 2131
2136 2110 1829
2138 1828 1538
2140 2139 2137
2142 1839 1828
2144 1752 1457
2146 1753 1454
2148 2147 2145
2150 1744 1454
2152 2149 1745
2154 2153 2151
2156 2155 1731
2158 2156 1719
2160 2158 1707
2162 2160 1695
2164 2162 1683
2166 2164 1671
2168 2166 1659
2170 2168 1645
2172 2170 1631
2174 2172 1617
2176 2174 1603
2178 2176 1587
2180 2178 1571
2182 2180 1555
2184 1454 1451
2186 1455 1448
2188 2187 2185
2190 2189 1752
2192 1753 1448
2194 2193 2191
2196 1744 1448
2198 2195 1745
2200 2199 2197
2202 2201 1731
2204 2202 1719
2206 2204 1707
2208 2206 1695
2210 2208 1683
2212 2210 1671
2214 2212 1659
2216 2214 1645
2218 2216 1631
2220 2218 1617
2222 2220 1603
2224 2222 1587
2226 2224 1571
2228 2226 1555
2230 2182 2143
2232 2142 1454
2234 2233 2231
2236 2228 2143
2238 2142 1448
2240 2239 2237
i0 controllable_SLC2
i1 controllable_SLC3
i2 controllable_DEQ
i3 controllable_BtoR_REQ0
i4 controllable_BtoR_REQ1
i5 controllable_BtoS_ACK0
i6 controllable_BtoS_ACK1
i7 controllable_BtoS_ACK2
i8 controllable_BtoS_ACK3
i9 controllable_BtoS_ACK4
i10 controllable_BtoS_ACK5
i11 controllable_BtoS_ACK6
i12 controllable_BtoS_ACK7
i13 controllable_BtoS_ACK8
i14 controllable_BtoS_ACK9
i15 i_StoB_REQ0
i16 i_StoB_REQ1
i17 i_FULL
i18 i_StoB_REQ2
i19 i_StoB_REQ3
i20 i_StoB_REQ4
i21 i_StoB_REQ5
i22 i_StoB_REQ6
i23 i_StoB_REQ7
i24 i_StoB_REQ8
i25 i_StoB_REQ9
i26 i_StoB_REQ10
i27 i_StoB_REQ11
i28 i_StoB_REQ12
i29 controllable_BtoS_ACK10
i30 controllable_ENQ
i31 controllable_BtoS_ACK11
i32 controllable_BtoS_ACK12
i33 i_nEMPTY
i34 i_RtoB_ACK1
i35 controllable_SLC0
i36 i_RtoB_ACK0
i37 controllable_SLC1
l0 n79
l1 reg_controllable_BtoS_ACK9_out
l2 reg_controllable_BtoR_REQ1_out
l3 reg_i_StoB_REQ12_out
l4 reg_i_RtoB_ACK1_out
l5 reg_stateG7_0_out
l6 reg_i_StoB_REQ11_out
l7 reg_i_StoB_REQ9_out
l8 next_env_fair_out
l9 reg_controllable_BtoS_ACK0_out
l10 reg_i_StoB_REQ10_out
l11 reg_i_StoB_REQ8_out
l12 reg_controllable_BtoS_ACK10_out
l13 reg_controllable_BtoS_ACK1_out
l14 reg_i_nEMPTY_out
l15 reg_nstateG7_1_out
l16 reg_i_StoB_REQ7_out
l17 reg_controllable_BtoS_ACK11_out
l18 reg_controllable_BtoS_ACK2_out
l19 reg_i_StoB_REQ6_out
l20 reg_controllable_BtoS_ACK12_out
l21 reg_controllable_BtoS_ACK3_out
l22 reg_controllable_SLC0_out
l23 reg_i_StoB_REQ5_out
l24 reg_controllable_BtoS_ACK4_out
l25 reg_controllable_SLC1_out
l26 reg_controllable_ENQ_out
l27 reg_i_StoB_REQ4_out
l28 reg_controllable_BtoS_ACK5_out
l29 reg_controllable_SLC2_out
l30 reg_stateG12_out
l31 reg_i_FULL_out
l32 reg_i_StoB_REQ3_out
l33 reg_controllable_BtoS_ACK6_out
l34 reg_controllable_SLC3_out
l35 next_sys_fair<0>_out
l36 next_sys_fair<1>_out
l37 next_sys_fair<2>_out
l38 next_sys_fair<3>_out
l39 next_sys_fair<4>_out
l40 reg_controllable_DEQ_out
l41 fair_cnt<0>_out
l42 fair_cnt<1>_out
l43 reg_i_StoB_REQ2_out
l44 reg_controllable_BtoS_ACK7_out
l45 reg_i_StoB_REQ1_out
l46 env_safe_err_happened_out
l47 reg_controllable_BtoS_ACK8_out
l48 reg_controllable_BtoR_REQ0_out
l49 reg_i_StoB_REQ0_out
l50 reg_i_RtoB_ACK0_out
o0 o_err
c
genbuf_13_new_2
This file was written by ABC on Sat Aug 31 20:25:10 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv genbuf13c2unreal.v   ---gives--> genbuf13c2unreal.mv
> abc -c "read_blif_mv genbuf13c2unreal.mv; write_aiger -s genbuf13c2unrealn.aig"   ---gives--> genbuf13c2unrealn.aig
> aigtoaig genbuf13c2unrealn.aig genbuf13c2unrealn.aag   ---gives--> genbuf13c2unrealn.aag (this file)
Content of genbuf13c2unreal.v:
module genbuf_13_new_2(
        o_err,
        i_clk,
        i_StoB_REQ0,
        controllable_BtoS_ACK0,
        i_StoB_REQ1,
        controllable_BtoS_ACK1,
        i_StoB_REQ2,
        controllable_BtoS_ACK2,
        i_StoB_REQ3,
        controllable_BtoS_ACK3,
        i_StoB_REQ4,
        controllable_BtoS_ACK4,
        i_StoB_REQ5,
        controllable_BtoS_ACK5,
        i_StoB_REQ6,
        controllable_BtoS_ACK6,
        i_StoB_REQ7,
        controllable_BtoS_ACK7,
        i_StoB_REQ8,
        controllable_BtoS_ACK8,
        i_StoB_REQ9,
        controllable_BtoS_ACK9,
        i_StoB_REQ10,
        controllable_BtoS_ACK10,
        i_StoB_REQ11,
        controllable_BtoS_ACK11,
        i_StoB_REQ12,
        controllable_BtoS_ACK12,
        i_RtoB_ACK0,
        controllable_BtoR_REQ0,
        i_RtoB_ACK1,
        controllable_BtoR_REQ1,
        i_FULL,
        i_nEMPTY,
        controllable_ENQ,
        controllable_DEQ,
        controllable_SLC0,
        controllable_SLC1,
        controllable_SLC2,
        controllable_SLC3);

input i_clk;
input i_StoB_REQ0;
input controllable_BtoS_ACK0;
input i_StoB_REQ1;
input controllable_BtoS_ACK1;
input i_StoB_REQ2;
input controllable_BtoS_ACK2;
input i_StoB_REQ3;
input controllable_BtoS_ACK3;
input i_StoB_REQ4;
input controllable_BtoS_ACK4;
input i_StoB_REQ5;
input controllable_BtoS_ACK5;
input i_StoB_REQ6;
input controllable_BtoS_ACK6;
input i_StoB_REQ7;
input controllable_BtoS_ACK7;
input i_StoB_REQ8;
input controllable_BtoS_ACK8;
input i_StoB_REQ9;
input controllable_BtoS_ACK9;
input i_StoB_REQ10;
input controllable_BtoS_ACK10;
input i_StoB_REQ11;
input controllable_BtoS_ACK11;
input i_StoB_REQ12;
input controllable_BtoS_ACK12;
input i_RtoB_ACK0;
input controllable_BtoR_REQ0;
input i_RtoB_ACK1;
input controllable_BtoR_REQ1;
input i_FULL;
input i_nEMPTY;
input controllable_ENQ;
input controllable_DEQ;
input controllable_SLC0;
input controllable_SLC1;
input controllable_SLC2;
input controllable_SLC3;
output o_err;

reg reg_i_StoB_REQ0;
reg reg_controllable_BtoS_ACK0;
reg reg_i_StoB_REQ1;
reg reg_controllable_BtoS_ACK1;
reg reg_i_StoB_REQ2;
reg reg_controllable_BtoS_ACK2;
reg reg_i_StoB_REQ3;
reg reg_controllable_BtoS_ACK3;
reg reg_i_StoB_REQ4;
reg reg_controllable_BtoS_ACK4;
reg reg_i_StoB_REQ5;
reg reg_controllable_BtoS_ACK5;
reg reg_i_StoB_REQ6;
reg reg_controllable_BtoS_ACK6;
reg reg_i_StoB_REQ7;
reg reg_controllable_BtoS_ACK7;
reg reg_i_StoB_REQ8;
reg reg_controllable_BtoS_ACK8;
reg reg_i_StoB_REQ9;
reg reg_controllable_BtoS_ACK9;
reg reg_i_StoB_REQ10;
reg reg_controllable_BtoS_ACK10;
reg reg_i_StoB_REQ11;
reg reg_controllable_BtoS_ACK11;
reg reg_i_StoB_REQ12;
reg reg_controllable_BtoS_ACK12;
reg reg_i_RtoB_ACK0;
reg reg_controllable_BtoR_REQ0;
reg reg_i_RtoB_ACK1;
reg reg_controllable_BtoR_REQ1;
reg reg_i_FULL;
reg reg_i_nEMPTY;
reg reg_controllable_ENQ;
reg reg_controllable_DEQ;
reg reg_controllable_SLC0;
reg reg_controllable_SLC1;
reg reg_controllable_SLC2;
reg reg_controllable_SLC3;
reg reg_stateG7_0;
reg reg_nstateG7_1;
reg reg_stateG12;
reg env_safe_err_happened;
reg next_env_fair;
reg [1:0] fair_cnt;
reg [4:0] next_sys_fair;

wire env_safe_err0;
wire env_safe_err1;
wire env_safe_err2;
wire env_safe_err3;
wire env_safe_err4;
wire env_safe_err5;
wire env_safe_err6;
wire env_safe_err7;
wire env_safe_err8;
wire env_safe_err9;
wire env_safe_err10;
wire env_safe_err11;
wire env_safe_err12;
wire env_safe_err13;
wire env_safe_err14;
wire env_safe_err15;
wire env_safe_err16;
wire env_safe_err17;
wire env_safe_err18;
wire env_safe_err19;
wire env_safe_err20;
wire env_safe_err21;
wire env_safe_err22;
wire env_safe_err23;
wire env_safe_err24;
wire env_safe_err25;
wire env_safe_err26;
wire env_safe_err27;
wire env_safe_err28;
wire env_safe_err29;
wire env_safe_err30;
wire env_safe_err31;
wire env_safe_err32;
wire env_safe_err;

wire sys_safe_err0;
wire sys_safe_err1;
wire sys_safe_err2;
wire sys_safe_err3;
wire sys_safe_err4;
wire sys_safe_err5;
wire sys_safe_err6;
wire sys_safe_err7;
wire sys_safe_err8;
wire sys_safe_err9;
wire sys_safe_err10;
wire sys_safe_err11;
wire sys_safe_err12;
wire sys_safe_err13;
wire sys_safe_err14;
wire sys_safe_err15;
wire sys_safe_err16;
wire sys_safe_err17;
wire sys_safe_err18;
wire sys_safe_err19;
wire sys_safe_err20;
wire sys_safe_err21;
wire sys_safe_err22;
wire sys_safe_err23;
wire sys_safe_err24;
wire sys_safe_err25;
wire sys_safe_err26;
wire sys_safe_err27;
wire sys_safe_err28;
wire sys_safe_err29;
wire sys_safe_err30;
wire sys_safe_err31;
wire sys_safe_err32;
wire sys_safe_err33;
wire sys_safe_err34;
wire sys_safe_err35;
wire sys_safe_err36;
wire sys_safe_err37;
wire sys_safe_err38;
wire sys_safe_err39;
wire sys_safe_err40;
wire sys_safe_err41;
wire sys_safe_err42;
wire sys_safe_err43;
wire sys_safe_err44;
wire sys_safe_err45;
wire sys_safe_err46;
wire sys_safe_err47;
wire sys_safe_err48;
wire sys_safe_err49;
wire sys_safe_err50;
wire sys_safe_err51;
wire sys_safe_err52;
wire sys_safe_err53;
wire sys_safe_err54;
wire sys_safe_err55;
wire sys_safe_err56;
wire sys_safe_err57;
wire sys_safe_err58;
wire sys_safe_err59;
wire sys_safe_err60;
wire sys_safe_err61;
wire sys_safe_err62;
wire sys_safe_err63;
wire sys_safe_err64;
wire sys_safe_err65;
wire sys_safe_err66;
wire sys_safe_err67;
wire sys_safe_err68;
wire sys_safe_err69;
wire sys_safe_err70;
wire sys_safe_err71;
wire sys_safe_err72;
wire sys_safe_err73;
wire sys_safe_err74;
wire sys_safe_err75;
wire sys_safe_err76;
wire sys_safe_err77;
wire sys_safe_err78;
wire sys_safe_err79;
wire sys_safe_err80;
wire sys_safe_err81;
wire sys_safe_err82;
wire sys_safe_err83;
wire sys_safe_err84;
wire sys_safe_err85;
wire sys_safe_err86;
wire sys_safe_err87;
wire sys_safe_err88;
wire sys_safe_err89;
wire sys_safe_err90;
wire sys_safe_err91;
wire sys_safe_err92;
wire sys_safe_err93;
wire sys_safe_err94;
wire sys_safe_err95;
wire sys_safe_err96;
wire sys_safe_err97;
wire sys_safe_err98;
wire sys_safe_err99;
wire sys_safe_err100;
wire sys_safe_err101;
wire sys_safe_err102;
wire sys_safe_err103;
wire sys_safe_err104;
wire sys_safe_err105;
wire sys_safe_err106;
wire sys_safe_err107;
wire sys_safe_err108;
wire sys_safe_err109;
wire sys_safe_err110;
wire sys_safe_err111;
wire sys_safe_err112;
wire sys_safe_err113;
wire sys_safe_err114;
wire sys_safe_err115;
wire sys_safe_err116;
wire sys_safe_err117;
wire sys_safe_err118;
wire sys_safe_err119;
wire sys_safe_err120;
wire sys_safe_err121;
wire sys_safe_err122;
wire sys_safe_err123;
wire sys_safe_err124;
wire sys_safe_err125;
wire sys_safe_err126;
wire sys_safe_err127;
wire sys_safe_err128;
wire sys_safe_err129;
wire sys_safe_err130;
wire sys_safe_err131;
wire sys_safe_err132;
wire sys_safe_err133;
wire sys_safe_err134;
wire sys_safe_err135;
wire sys_safe_err136;
wire sys_safe_err137;
wire sys_safe_err138;
wire sys_safe_err139;
wire sys_safe_err140;
wire sys_safe_err141;
wire sys_safe_err142;
wire sys_safe_err143;
wire sys_safe_err144;
wire sys_safe_err145;
wire sys_safe_err146;
wire sys_safe_err147;
wire sys_safe_err148;
wire sys_safe_err149;
wire sys_safe_err150;
wire sys_safe_err151;
wire sys_safe_err152;
wire sys_safe_err153;
wire sys_safe_err154;
wire sys_safe_err155;
wire sys_safe_err156;
wire sys_safe_err;

wire env_fair0;
wire env_fair1;

wire sys_fair0;
wire sys_fair1;
wire sys_fair2;
wire sys_fair3;
wire sys_fair4;
wire sys_fair5;
wire sys_fair6;
wire sys_fair7;
wire sys_fair8;
wire sys_fair9;
wire sys_fair10;
wire sys_fair11;
wire sys_fair12;
wire sys_fair13;
wire fair_err;
wire o_err;

// =============================================================
//                        ENV_TRANSITION:
// =============================================================
// G((StoB_REQ0=1 * BtoS_ACK0=0) -> X(StoB_REQ0=1));	#A1
assign env_safe_err0 = ~((~(reg_i_StoB_REQ0 & ~reg_controllable_BtoS_ACK0)) | i_StoB_REQ0);

// G(BtoS_ACK0=1 -> X(StoB_REQ0=0));	#A1
assign env_safe_err1 = ~((~(reg_controllable_BtoS_ACK0)) | ~i_StoB_REQ0);

// G((StoB_REQ1=1 * BtoS_ACK1=0) -> X(StoB_REQ1=1));	#A1
assign env_safe_err2 = ~((~(reg_i_StoB_REQ1 & ~reg_controllable_BtoS_ACK1)) | i_StoB_REQ1);

// G(BtoS_ACK1=1 -> X(StoB_REQ1=0));	#A1
assign env_safe_err3 = ~((~(reg_controllable_BtoS_ACK1)) | ~i_StoB_REQ1);

// G((StoB_REQ2=1 * BtoS_ACK2=0) -> X(StoB_REQ2=1));	#A1
assign env_safe_err4 = ~((~(reg_i_StoB_REQ2 & ~reg_controllable_BtoS_ACK2)) | i_StoB_REQ2);

// G(BtoS_ACK2=1 -> X(StoB_REQ2=0));	#A1
assign env_safe_err5 = ~((~(reg_controllable_BtoS_ACK2)) | ~i_StoB_REQ2);

// G((StoB_REQ3=1 * BtoS_ACK3=0) -> X(StoB_REQ3=1));	#A1
assign env_safe_err6 = ~((~(reg_i_StoB_REQ3 & ~reg_controllable_BtoS_ACK3)) | i_StoB_REQ3);

// G(BtoS_ACK3=1 -> X(StoB_REQ3=0));	#A1
assign env_safe_err7 = ~((~(reg_controllable_BtoS_ACK3)) | ~i_StoB_REQ3);

// G((StoB_REQ4=1 * BtoS_ACK4=0) -> X(StoB_REQ4=1));	#A1
assign env_safe_err8 = ~((~(reg_i_StoB_REQ4 & ~reg_controllable_BtoS_ACK4)) | i_StoB_REQ4);

// G(BtoS_ACK4=1 -> X(StoB_REQ4=0));	#A1
assign env_safe_err9 = ~((~(reg_controllable_BtoS_ACK4)) | ~i_StoB_REQ4);

// G((StoB_REQ5=1 * BtoS_ACK5=0) -> X(StoB_REQ5=1));	#A1
assign env_safe_err10 = ~((~(reg_i_StoB_REQ5 & ~reg_controllable_BtoS_ACK5)) | i_StoB_REQ5);

// G(BtoS_ACK5=1 -> X(StoB_REQ5=0));	#A1
assign env_safe_err11 = ~((~(reg_controllable_BtoS_ACK5)) | ~i_StoB_REQ5);

// G((StoB_REQ6=1 * BtoS_ACK6=0) -> X(StoB_REQ6=1));	#A1
assign env_safe_err12 = ~((~(reg_i_StoB_REQ6 & ~reg_controllable_BtoS_ACK6)) | i_StoB_REQ6);

// G(BtoS_ACK6=1 -> X(StoB_REQ6=0));	#A1
assign env_safe_err13 = ~((~(reg_controllable_BtoS_ACK6)) | ~i_StoB_REQ6);

// G((StoB_REQ7=1 * BtoS_ACK7=0) -> X(StoB_REQ7=1));	#A1
assign env_safe_err14 = ~((~(reg_i_StoB_REQ7 & ~reg_controllable_BtoS_ACK7)) | i_StoB_REQ7);

// G(BtoS_ACK7=1 -> X(StoB_REQ7=0));	#A1
assign env_safe_err15 = ~((~(reg_controllable_BtoS_ACK7)) | ~i_StoB_REQ7);

// G((StoB_REQ8=1 * BtoS_ACK8=0) -> X(StoB_REQ8=1));	#A1
assign env_safe_err16 = ~((~(reg_i_StoB_REQ8 & ~reg_controllable_BtoS_ACK8)) | i_StoB_REQ8);

// G(BtoS_ACK8=1 -> X(StoB_REQ8=0));	#A1
assign env_safe_err17 = ~((~(reg_controllable_BtoS_ACK8)) | ~i_StoB_REQ8);

// G((StoB_REQ9=1 * BtoS_ACK9=0) -> X(StoB_REQ9=1));	#A1
assign env_safe_err18 = ~((~(reg_i_StoB_REQ9 & ~reg_controllable_BtoS_ACK9)) | i_StoB_REQ9);

// G(BtoS_ACK9=1 -> X(StoB_REQ9=0));	#A1
assign env_safe_err19 = ~((~(reg_controllable_BtoS_ACK9)) | ~i_StoB_REQ9);

// G((StoB_REQ10=1 * BtoS_ACK10=0) -> X(StoB_REQ10=1));	#A1
assign env_safe_err20 = ~((~(reg_i_StoB_REQ10 & ~reg_controllable_BtoS_ACK10)) | i_StoB_REQ10);

// G(BtoS_ACK10=1 -> X(StoB_REQ10=0));	#A1
assign env_safe_err21 = ~((~(reg_controllable_BtoS_ACK10)) | ~i_StoB_REQ10);

// G((StoB_REQ11=1 * BtoS_ACK11=0) -> X(StoB_REQ11=1));	#A1
assign env_safe_err22 = ~((~(reg_i_StoB_REQ11 & ~reg_controllable_BtoS_ACK11)) | i_StoB_REQ11);

// G(BtoS_ACK11=1 -> X(StoB_REQ11=0));	#A1
assign env_safe_err23 = ~((~(reg_controllable_BtoS_ACK11)) | ~i_StoB_REQ11);

// G((StoB_REQ12=1 * BtoS_ACK12=0) -> X(StoB_REQ12=1));	#A1
assign env_safe_err24 = ~((~(reg_i_StoB_REQ12 & ~reg_controllable_BtoS_ACK12)) | i_StoB_REQ12);

// G(BtoS_ACK12=1 -> X(StoB_REQ12=0));	#A1
assign env_safe_err25 = ~((~(reg_controllable_BtoS_ACK12)) | ~i_StoB_REQ12);

// G(BtoR_REQ0=0 -> X(RtoB_ACK0=0));	#A3
assign env_safe_err26 = ~(reg_controllable_BtoR_REQ0 | ~i_RtoB_ACK0);

// G((BtoR_REQ0=1 * RtoB_ACK0=1) -> X(RtoB_ACK0=1));	#A4
assign env_safe_err27 = ~((~(reg_controllable_BtoR_REQ0 & reg_i_RtoB_ACK0)) | i_RtoB_ACK0);

// G(BtoR_REQ1=0 -> X(RtoB_ACK1=0));	#A3
assign env_safe_err28 = ~(reg_controllable_BtoR_REQ1 | ~i_RtoB_ACK1);

// G((BtoR_REQ1=1 * RtoB_ACK1=1) -> X(RtoB_ACK1=1));	#A4
assign env_safe_err29 = ~((~(reg_controllable_BtoR_REQ1 & reg_i_RtoB_ACK1)) | i_RtoB_ACK1);

// G((ENQ=1 * DEQ=0) -> X(EMPTY=0));	#A4
assign env_safe_err30 = ~(~(reg_controllable_ENQ & ~reg_controllable_DEQ) | i_nEMPTY);

// G((DEQ=1 * ENQ=0) -> X(FULL=0));	#A4
assign env_safe_err31 = ~(~(reg_controllable_DEQ & ~reg_controllable_ENQ) | ~i_FULL);

// G((ENQ=1 <-> DEQ=1) -> ((FULL=1 <-> X(FULL=1)) *
//                         (EMPTY=1 <-> X(EMPTY=1))));	#A4
assign env_safe_err32 = ~(~(reg_controllable_ENQ ^~ reg_controllable_DEQ) | ((reg_i_FULL ^~ i_FULL) &  (reg_i_nEMPTY ^~ i_nEMPTY)) );

// collecting together the safety error bits:
assign env_safe_err = env_safe_err0 |
                      env_safe_err1 |
                      env_safe_err2 |
                      env_safe_err3 |
                      env_safe_err4 |
                      env_safe_err5 |
                      env_safe_err6 |
                      env_safe_err7 |
                      env_safe_err8 |
                      env_safe_err9 |
                      env_safe_err10 |
                      env_safe_err11 |
                      env_safe_err12 |
                      env_safe_err13 |
                      env_safe_err14 |
                      env_safe_err15 |
                      env_safe_err16 |
                      env_safe_err17 |
                      env_safe_err18 |
                      env_safe_err19 |
                      env_safe_err20 |
                      env_safe_err21 |
                      env_safe_err22 |
                      env_safe_err23 |
                      env_safe_err24 |
                      env_safe_err25 |
                      env_safe_err26 |
                      env_safe_err27 |
                      env_safe_err28 |
                      env_safe_err29 |
                      env_safe_err30 |
                      env_safe_err31 |
                      env_safe_err32;

// =============================================================
//                        SYS_TRANSITION:
// =============================================================
// G((StoB_REQ0=0 * X(StoB_REQ0=1)) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err0 = ~((~(~reg_i_StoB_REQ0 & i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=0 * StoB_REQ0=0) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err1 = ~((~(~reg_controllable_BtoS_ACK0 & ~reg_i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=1 * StoB_REQ0=1) -> X(BtoS_ACK0=1));	#G4
assign sys_safe_err2 = ~((~(reg_controllable_BtoS_ACK0 & reg_i_StoB_REQ0 )) | controllable_BtoS_ACK0);

// G((BtoS_ACK0=0) + (BtoS_ACK1=0));	#G5
assign sys_safe_err3 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK1);

// G((BtoS_ACK0=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err4 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK0=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err5 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK0=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err6 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK0=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err7 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK0=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err8 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK0=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err9 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK0=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err10 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK0=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err11 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK0=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err12 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK0=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err13 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK0=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err14 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK12);

// G((StoB_REQ1=0 * X(StoB_REQ1=1)) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err15 = ~((~(~reg_i_StoB_REQ1 & i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=0 * StoB_REQ1=0) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err16 = ~((~(~reg_controllable_BtoS_ACK1 & ~reg_i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=1 * StoB_REQ1=1) -> X(BtoS_ACK1=1));	#G4
assign sys_safe_err17 = ~((~(reg_controllable_BtoS_ACK1 & reg_i_StoB_REQ1 )) | controllable_BtoS_ACK1);

// G((BtoS_ACK1=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err18 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK1=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err19 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK1=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err20 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK1=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err21 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK1=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err22 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK1=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err23 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK1=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err24 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK1=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err25 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK1=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err26 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK1=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err27 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK1=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err28 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK12);

// G((StoB_REQ2=0 * X(StoB_REQ2=1)) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err29 = ~((~(~reg_i_StoB_REQ2 & i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=0 * StoB_REQ2=0) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err30 = ~((~(~reg_controllable_BtoS_ACK2 & ~reg_i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=1 * StoB_REQ2=1) -> X(BtoS_ACK2=1));	#G4
assign sys_safe_err31 = ~((~(reg_controllable_BtoS_ACK2 & reg_i_StoB_REQ2 )) | controllable_BtoS_ACK2);

// G((BtoS_ACK2=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err32 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK2=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err33 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK2=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err34 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK2=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err35 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK2=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err36 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK2=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err37 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK2=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err38 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK2=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err39 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK2=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err40 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK2=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err41 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK12);

// G((StoB_REQ3=0 * X(StoB_REQ3=1)) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err42 = ~((~(~reg_i_StoB_REQ3 & i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=0 * StoB_REQ3=0) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err43 = ~((~(~reg_controllable_BtoS_ACK3 & ~reg_i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=1 * StoB_REQ3=1) -> X(BtoS_ACK3=1));	#G4
assign sys_safe_err44 = ~((~(reg_controllable_BtoS_ACK3 & reg_i_StoB_REQ3 )) | controllable_BtoS_ACK3);

// G((BtoS_ACK3=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err45 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK3=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err46 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK3=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err47 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK3=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err48 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK3=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err49 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK3=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err50 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK3=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err51 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK3=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err52 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK3=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err53 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK12);

// G((StoB_REQ4=0 * X(StoB_REQ4=1)) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err54 = ~((~(~reg_i_StoB_REQ4 & i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=0 * StoB_REQ4=0) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err55 = ~((~(~reg_controllable_BtoS_ACK4 & ~reg_i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=1 * StoB_REQ4=1) -> X(BtoS_ACK4=1));	#G4
assign sys_safe_err56 = ~((~(reg_controllable_BtoS_ACK4 & reg_i_StoB_REQ4 )) | controllable_BtoS_ACK4);

// G((BtoS_ACK4=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err57 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK4=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err58 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK4=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err59 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK4=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err60 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK4=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err61 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK4=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err62 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK4=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err63 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK4=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err64 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK12);

// G((StoB_REQ5=0 * X(StoB_REQ5=1)) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err65 = ~((~(~reg_i_StoB_REQ5 & i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=0 * StoB_REQ5=0) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err66 = ~((~(~reg_controllable_BtoS_ACK5 & ~reg_i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=1 * StoB_REQ5=1) -> X(BtoS_ACK5=1));	#G4
assign sys_safe_err67 = ~((~(reg_controllable_BtoS_ACK5 & reg_i_StoB_REQ5 )) | controllable_BtoS_ACK5);

// G((BtoS_ACK5=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err68 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK5=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err69 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK5=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err70 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK5=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err71 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK5=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err72 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK5=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err73 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK5=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err74 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK12);

// G((StoB_REQ6=0 * X(StoB_REQ6=1)) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err75 = ~((~(~reg_i_StoB_REQ6 & i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=0 * StoB_REQ6=0) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err76 = ~((~(~reg_controllable_BtoS_ACK6 & ~reg_i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=1 * StoB_REQ6=1) -> X(BtoS_ACK6=1));	#G4
assign sys_safe_err77 = ~((~(reg_controllable_BtoS_ACK6 & reg_i_StoB_REQ6 )) | controllable_BtoS_ACK6);

// G((BtoS_ACK6=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err78 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK6=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err79 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK6=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err80 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK6=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err81 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK6=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err82 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK6=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err83 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK12);

// G((StoB_REQ7=0 * X(StoB_REQ7=1)) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err84 = ~((~(~reg_i_StoB_REQ7 & i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=0 * StoB_REQ7=0) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err85 = ~((~(~reg_controllable_BtoS_ACK7 & ~reg_i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=1 * StoB_REQ7=1) -> X(BtoS_ACK7=1));	#G4
assign sys_safe_err86 = ~((~(reg_controllable_BtoS_ACK7 & reg_i_StoB_REQ7 )) | controllable_BtoS_ACK7);

// G((BtoS_ACK7=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err87 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK7=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err88 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK7=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err89 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK7=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err90 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK7=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err91 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK12);

// G((StoB_REQ8=0 * X(StoB_REQ8=1)) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err92 = ~((~(~reg_i_StoB_REQ8 & i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=0 * StoB_REQ8=0) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err93 = ~((~(~reg_controllable_BtoS_ACK8 & ~reg_i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=1 * StoB_REQ8=1) -> X(BtoS_ACK8=1));	#G4
assign sys_safe_err94 = ~((~(reg_controllable_BtoS_ACK8 & reg_i_StoB_REQ8 )) | controllable_BtoS_ACK8);

// G((BtoS_ACK8=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err95 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK8=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err96 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK8=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err97 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK8=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err98 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK12);

// G((StoB_REQ9=0 * X(StoB_REQ9=1)) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err99 = ~((~(~reg_i_StoB_REQ9 & i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=0 * StoB_REQ9=0) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err100 = ~((~(~reg_controllable_BtoS_ACK9 & ~reg_i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=1 * StoB_REQ9=1) -> X(BtoS_ACK9=1));	#G4
assign sys_safe_err101 = ~((~(reg_controllable_BtoS_ACK9 & reg_i_StoB_REQ9 )) | controllable_BtoS_ACK9);

// G((BtoS_ACK9=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err102 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK9=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err103 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK9=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err104 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK12);

// G((StoB_REQ10=0 * X(StoB_REQ10=1)) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err105 = ~((~(~reg_i_StoB_REQ10 & i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=0 * StoB_REQ10=0) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err106 = ~((~(~reg_controllable_BtoS_ACK10 & ~reg_i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=1 * StoB_REQ10=1) -> X(BtoS_ACK10=1));	#G4
assign sys_safe_err107 = ~((~(reg_controllable_BtoS_ACK10 & reg_i_StoB_REQ10 )) | controllable_BtoS_ACK10);

// G((BtoS_ACK10=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err108 = ~(~controllable_BtoS_ACK10 | ~controllable_BtoS_ACK11);

// G((BtoS_ACK10=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err109 = ~(~controllable_BtoS_ACK10 | ~controllable_BtoS_ACK12);

// G((StoB_REQ11=0 * X(StoB_REQ11=1)) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err110 = ~((~(~reg_i_StoB_REQ11 & i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=0 * StoB_REQ11=0) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err111 = ~((~(~reg_controllable_BtoS_ACK11 & ~reg_i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=1 * StoB_REQ11=1) -> X(BtoS_ACK11=1));	#G4
assign sys_safe_err112 = ~((~(reg_controllable_BtoS_ACK11 & reg_i_StoB_REQ11 )) | controllable_BtoS_ACK11);

// G((BtoS_ACK11=0) + (BtoS_ACK12=0));	#G5
assign sys_safe_err113 = ~(~controllable_BtoS_ACK11 | ~controllable_BtoS_ACK12);

// G((StoB_REQ12=0 * X(StoB_REQ12=1)) -> X(BtoS_ACK12=0));	#G2
assign sys_safe_err114 = ~((~(~reg_i_StoB_REQ12 & i_StoB_REQ12 )) | ~controllable_BtoS_ACK12);

// G((BtoS_ACK12=0 * StoB_REQ12=0) -> X(BtoS_ACK12=0));	#G2
assign sys_safe_err115 = ~((~(~reg_controllable_BtoS_ACK12 & ~reg_i_StoB_REQ12 )) | ~controllable_BtoS_ACK12);

// G((BtoS_ACK12=1 * StoB_REQ12=1) -> X(BtoS_ACK12=1));	#G4
assign sys_safe_err116 = ~((~(reg_controllable_BtoS_ACK12 & reg_i_StoB_REQ12 )) | controllable_BtoS_ACK12);

// G((BtoR_REQ0=1 * RtoB_ACK0=0) -> X(BtoR_REQ0=1));	#G6
assign sys_safe_err117 = ~((~(reg_controllable_BtoR_REQ0 & ~reg_i_RtoB_ACK0)) | controllable_BtoR_REQ0);

// G((BtoR_REQ0=0) + (BtoR_REQ1=0));	#G7
assign sys_safe_err118 = ~(~controllable_BtoR_REQ0 | ~controllable_BtoR_REQ1);

// G(RtoB_ACK0=1 -> X(BtoR_REQ0=0));	#G8
assign sys_safe_err119 = ~(~reg_i_RtoB_ACK0 | ~controllable_BtoR_REQ0);

// G((BtoR_REQ1=1 * RtoB_ACK1=0) -> X(BtoR_REQ1=1));	#G6
assign sys_safe_err120 = ~((~(reg_controllable_BtoR_REQ1 & ~reg_i_RtoB_ACK1)) | controllable_BtoR_REQ1);

// G(RtoB_ACK1=1 -> X(BtoR_REQ1=0));	#G8
assign sys_safe_err121 = ~(~reg_i_RtoB_ACK1 | ~controllable_BtoR_REQ1);

// G((BtoR_REQ0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err122 = reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1;

// G((stateG7_1=0 * stateG7_0=1 * BtoR_REQ0=1) -> FALSE);	#G7
assign sys_safe_err123 = reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ0;

// G((stateG7_1=1 * stateG7_0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err124 = ~reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ1;

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1)) -> X(ENQ=1));	#G9
assign sys_safe_err125 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | controllable_ENQ);

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1))  -> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err126 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) -> X(ENQ=1));	#G9
assign sys_safe_err127 = ~(~((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) | controllable_ENQ);

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err128 = ~(((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) -> X(ENQ=1));	#G9
assign sys_safe_err129 = ~(~((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) | controllable_ENQ);

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err130 = ~(((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) -> X(ENQ=1));	#G9
assign sys_safe_err131 = ~(~((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) | controllable_ENQ);

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err132 = ~(((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) -> X(ENQ=1));	#G9
assign sys_safe_err133 = ~(~((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) | controllable_ENQ);

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err134 = ~(((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) -> X(ENQ=1));	#G9
assign sys_safe_err135 = ~(~((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) | controllable_ENQ);

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err136 = ~(((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) ^~ (controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) -> X(ENQ=1));	#G9
assign sys_safe_err137 = ~(~((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) | controllable_ENQ);

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err138 = ~(((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) ^~ (~controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) -> X(ENQ=1));	#G9
assign sys_safe_err139 = ~(~((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) | controllable_ENQ);

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err140 = ~(((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) ^~ (controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) -> X(ENQ=1));	#G9
assign sys_safe_err141 = ~(~((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) | controllable_ENQ);

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err142 = ~(((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) -> X(ENQ=1));	#G9
assign sys_safe_err143 = ~(~((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) | controllable_ENQ);

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err144 = ~(((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) -> X(ENQ=1));	#G9
assign sys_safe_err145 = ~(~((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) | controllable_ENQ);

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err146 = ~(((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) -> X(ENQ=1));	#G9
assign sys_safe_err147 = ~(~((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) | controllable_ENQ);

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err148 = ~(((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK12=0 * X(BtoS_ACK12=1)) -> X(ENQ=1));	#G9
assign sys_safe_err149 = ~(~((~reg_controllable_BtoS_ACK12 & controllable_BtoS_ACK12)) | controllable_ENQ);

// G((BtoS_ACK12=0 * X(BtoS_ACK12=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=1 * SLC3=1));	#G9
assign sys_safe_err150 = ~(((~reg_controllable_BtoS_ACK12 & controllable_BtoS_ACK12)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & controllable_SLC3));

// G(((BtoS_ACK0=1 + X(BtoS_ACK0=0)) * (BtoS_ACK1=1 + X(BtoS_ACK1=0)) * (BtoS_ACK2=1 + X(BtoS_ACK2=0)) * (BtoS_ACK3=1 + X(BtoS_ACK3=0)) * (BtoS_ACK4=1 + X(BtoS_ACK4=0)) * (BtoS_ACK5=1 + X(BtoS_ACK5=0)) * (BtoS_ACK6=1 + X(BtoS_ACK6=0)) * (BtoS_ACK7=1 + X(BtoS_ACK7=0)) * (BtoS_ACK8=1 + X(BtoS_ACK8=0)) * (BtoS_ACK9=1 + X(BtoS_ACK9=0)) * (BtoS_ACK10=1 + X(BtoS_ACK10=0)) * (BtoS_ACK11=1 + X(BtoS_ACK11=0)) * (BtoS_ACK12=1 + X(BtoS_ACK12=0))) -> X(ENQ=0));	#G9
assign sys_safe_err151 = ~(~((reg_controllable_BtoS_ACK0 | ~controllable_BtoS_ACK0) & (reg_controllable_BtoS_ACK1 | ~controllable_BtoS_ACK1) & (reg_controllable_BtoS_ACK2 | ~controllable_BtoS_ACK2) & (reg_controllable_BtoS_ACK3 | ~controllable_BtoS_ACK3) & (reg_controllable_BtoS_ACK4 | ~controllable_BtoS_ACK4) & (reg_controllable_BtoS_ACK5 | ~controllable_BtoS_ACK5) & (reg_controllable_BtoS_ACK6 | ~controllable_BtoS_ACK6) & (reg_controllable_BtoS_ACK7 | ~controllable_BtoS_ACK7) & (reg_controllable_BtoS_ACK8 | ~controllable_BtoS_ACK8) & (reg_controllable_BtoS_ACK9 | ~controllable_BtoS_ACK9) & (reg_controllable_BtoS_ACK10 | ~controllable_BtoS_ACK10) & (reg_controllable_BtoS_ACK11 | ~controllable_BtoS_ACK11) & (reg_controllable_BtoS_ACK12 | ~controllable_BtoS_ACK12)) | ~controllable_ENQ);

// G((RtoB_ACK0=1 * X(RtoB_ACK0=0)) -> X(DEQ=1));	#G10
assign sys_safe_err152 = ~(~(reg_i_RtoB_ACK0 & ~i_RtoB_ACK0) | controllable_DEQ);

// G((RtoB_ACK1=1 * X(RtoB_ACK1=0)) -> X(DEQ=1));	#G10
assign sys_safe_err153 = ~(~(reg_i_RtoB_ACK1 & ~i_RtoB_ACK1) | controllable_DEQ);

// G(((RtoB_ACK0=0 + X(RtoB_ACK0=1)) * (RtoB_ACK1=0 + X(RtoB_ACK1=1))) -> X(DEQ=0));	#G10
assign sys_safe_err154 = ~(~((~reg_i_RtoB_ACK0 | i_RtoB_ACK0) & (~reg_i_RtoB_ACK1 | i_RtoB_ACK1)) | ~controllable_DEQ);

// G((FULL=1 * DEQ=0) -> ENQ=0);	#G11
assign sys_safe_err155 = ~(~(i_FULL & ~controllable_DEQ) | ~controllable_ENQ);

// G(EMPTY=1 -> DEQ=0);	#G11
assign sys_safe_err156 = ~( i_nEMPTY | ~controllable_DEQ);

// collecting together the safety error bits:
assign sys_safe_err = sys_safe_err0 |
                      sys_safe_err1 |
                      sys_safe_err2 |
                      sys_safe_err3 |
                      sys_safe_err4 |
                      sys_safe_err5 |
                      sys_safe_err6 |
                      sys_safe_err7 |
                      sys_safe_err8 |
                      sys_safe_err9 |
                      sys_safe_err10 |
                      sys_safe_err11 |
                      sys_safe_err12 |
                      sys_safe_err13 |
                      sys_safe_err14 |
                      sys_safe_err15 |
                      sys_safe_err16 |
                      sys_safe_err17 |
                      sys_safe_err18 |
                      sys_safe_err19 |
                      sys_safe_err20 |
                      sys_safe_err21 |
                      sys_safe_err22 |
                      sys_safe_err23 |
                      sys_safe_err24 |
                      sys_safe_err25 |
                      sys_safe_err26 |
                      sys_safe_err27 |
                      sys_safe_err28 |
                      sys_safe_err29 |
                      sys_safe_err30 |
                      sys_safe_err31 |
                      sys_safe_err32 |
                      sys_safe_err33 |
                      sys_safe_err34 |
                      sys_safe_err35 |
                      sys_safe_err36 |
                      sys_safe_err37 |
                      sys_safe_err38 |
                      sys_safe_err39 |
                      sys_safe_err40 |
                      sys_safe_err41 |
                      sys_safe_err42 |
                      sys_safe_err43 |
                      sys_safe_err44 |
                      sys_safe_err45 |
                      sys_safe_err46 |
                      sys_safe_err47 |
                      sys_safe_err48 |
                      sys_safe_err49 |
                      sys_safe_err50 |
                      sys_safe_err51 |
                      sys_safe_err52 |
                      sys_safe_err53 |
                      sys_safe_err54 |
                      sys_safe_err55 |
                      sys_safe_err56 |
                      sys_safe_err57 |
                      sys_safe_err58 |
                      sys_safe_err59 |
                      sys_safe_err60 |
                      sys_safe_err61 |
                      sys_safe_err62 |
                      sys_safe_err63 |
                      sys_safe_err64 |
                      sys_safe_err65 |
                      sys_safe_err66 |
                      sys_safe_err67 |
                      sys_safe_err68 |
                      sys_safe_err69 |
                      sys_safe_err70 |
                      sys_safe_err71 |
                      sys_safe_err72 |
                      sys_safe_err73 |
                      sys_safe_err74 |
                      sys_safe_err75 |
                      sys_safe_err76 |
                      sys_safe_err77 |
                      sys_safe_err78 |
                      sys_safe_err79 |
                      sys_safe_err80 |
                      sys_safe_err81 |
                      sys_safe_err82 |
                      sys_safe_err83 |
                      sys_safe_err84 |
                      sys_safe_err85 |
                      sys_safe_err86 |
                      sys_safe_err87 |
                      sys_safe_err88 |
                      sys_safe_err89 |
                      sys_safe_err90 |
                      sys_safe_err91 |
                      sys_safe_err92 |
                      sys_safe_err93 |
                      sys_safe_err94 |
                      sys_safe_err95 |
                      sys_safe_err96 |
                      sys_safe_err97 |
                      sys_safe_err98 |
                      sys_safe_err99 |
                      sys_safe_err100 |
                      sys_safe_err101 |
                      sys_safe_err102 |
                      sys_safe_err103 |
                      sys_safe_err104 |
                      sys_safe_err105 |
                      sys_safe_err106 |
                      sys_safe_err107 |
                      sys_safe_err108 |
                      sys_safe_err109 |
                      sys_safe_err110 |
                      sys_safe_err111 |
                      sys_safe_err112 |
                      sys_safe_err113 |
                      sys_safe_err114 |
                      sys_safe_err115 |
                      sys_safe_err116 |
                      sys_safe_err117 |
                      sys_safe_err118 |
                      sys_safe_err119 |
                      sys_safe_err120 |
                      sys_safe_err121 |
                      sys_safe_err122 |
                      sys_safe_err123 |
                      sys_safe_err124 |
                      sys_safe_err125 |
                      sys_safe_err126 |
                      sys_safe_err127 |
                      sys_safe_err128 |
                      sys_safe_err129 |
                      sys_safe_err130 |
                      sys_safe_err131 |
                      sys_safe_err132 |
                      sys_safe_err133 |
                      sys_safe_err134 |
                      sys_safe_err135 |
                      sys_safe_err136 |
                      sys_safe_err137 |
                      sys_safe_err138 |
                      sys_safe_err139 |
                      sys_safe_err140 |
                      sys_safe_err141 |
                      sys_safe_err142 |
                      sys_safe_err143 |
                      sys_safe_err144 |
                      sys_safe_err145 |
                      sys_safe_err146 |
                      sys_safe_err147 |
                      sys_safe_err148 |
                      sys_safe_err149 |
                      sys_safe_err150 |
                      sys_safe_err151 |
                      sys_safe_err152 |
                      sys_safe_err153 |
                      sys_safe_err154 |
                      sys_safe_err155 |
                      sys_safe_err156;

// =============================================================
//                          ENV_FAIRNESS:
// =============================================================
// G(F(BtoR_REQ0=1 <-> RtoB_ACK0=1));	#A2
assign env_fair0 = controllable_BtoR_REQ0 ^~ i_RtoB_ACK0;

// G(F(BtoR_REQ1=1 <-> RtoB_ACK1=1));	#A2
assign env_fair1 = controllable_BtoR_REQ1 ^~ i_RtoB_ACK1;


// =============================================================
//                          SYS_FAIRNESS:
// =============================================================
// G(F(StoB_REQ0=1 <-> BtoS_ACK0=1));	#G1+G2
assign sys_fair0 = i_StoB_REQ0 ^~ controllable_BtoS_ACK0;

// G(F(StoB_REQ1=1 <-> BtoS_ACK1=1));	#G1+G2
assign sys_fair1 = i_StoB_REQ1 ^~ controllable_BtoS_ACK1;

// G(F(StoB_REQ2=1 <-> BtoS_ACK2=1));	#G1+G2
assign sys_fair2 = i_StoB_REQ2 ^~ controllable_BtoS_ACK2;

// G(F(StoB_REQ3=1 <-> BtoS_ACK3=1));	#G1+G2
assign sys_fair3 = i_StoB_REQ3 ^~ controllable_BtoS_ACK3;

// G(F(StoB_REQ4=1 <-> BtoS_ACK4=1));	#G1+G2
assign sys_fair4 = i_StoB_REQ4 ^~ controllable_BtoS_ACK4;

// G(F(StoB_REQ5=1 <-> BtoS_ACK5=1));	#G1+G2
assign sys_fair5 = i_StoB_REQ5 ^~ controllable_BtoS_ACK5;

// G(F(StoB_REQ6=1 <-> BtoS_ACK6=1));	#G1+G2
assign sys_fair6 = i_StoB_REQ6 ^~ controllable_BtoS_ACK6;

// G(F(StoB_REQ7=1 <-> BtoS_ACK7=1));	#G1+G2
assign sys_fair7 = i_StoB_REQ7 ^~ controllable_BtoS_ACK7;

// G(F(StoB_REQ8=1 <-> BtoS_ACK8=1));	#G1+G2
assign sys_fair8 = i_StoB_REQ8 ^~ controllable_BtoS_ACK8;

// G(F(StoB_REQ9=1 <-> BtoS_ACK9=1));	#G1+G2
assign sys_fair9 = i_StoB_REQ9 ^~ controllable_BtoS_ACK9;

// G(F(StoB_REQ10=1 <-> BtoS_ACK10=1));	#G1+G2
assign sys_fair10 = i_StoB_REQ10 ^~ controllable_BtoS_ACK10;

// G(F(StoB_REQ11=1 <-> BtoS_ACK11=1));	#G1+G2
assign sys_fair11 = i_StoB_REQ11 ^~ controllable_BtoS_ACK11;

// G(F(StoB_REQ12=1 <-> BtoS_ACK12=1));	#G1+G2
assign sys_fair12 = i_StoB_REQ12 ^~ controllable_BtoS_ACK12;

// G(F(stateG12=0));	#G12
assign sys_fair13 = ~reg_stateG12;

assign fair_err = (fair_cnt >= 2'b10);

// computing the error output bit:
assign o_err = ~env_safe_err & ~env_safe_err_happened & (sys_safe_err | fair_err);
initial
 begin
  reg_i_StoB_REQ0 = 0;
  reg_controllable_BtoS_ACK0 = 0;
  reg_i_StoB_REQ1 = 0;
  reg_controllable_BtoS_ACK1 = 0;
  reg_i_StoB_REQ2 = 0;
  reg_controllable_BtoS_ACK2 = 0;
  reg_i_StoB_REQ3 = 0;
  reg_controllable_BtoS_ACK3 = 0;
  reg_i_StoB_REQ4 = 0;
  reg_controllable_BtoS_ACK4 = 0;
  reg_i_StoB_REQ5 = 0;
  reg_controllable_BtoS_ACK5 = 0;
  reg_i_StoB_REQ6 = 0;
  reg_controllable_BtoS_ACK6 = 0;
  reg_i_StoB_REQ7 = 0;
  reg_controllable_BtoS_ACK7 = 0;
  reg_i_StoB_REQ8 = 0;
  reg_controllable_BtoS_ACK8 = 0;
  reg_i_StoB_REQ9 = 0;
  reg_controllable_BtoS_ACK9 = 0;
  reg_i_StoB_REQ10 = 0;
  reg_controllable_BtoS_ACK10 = 0;
  reg_i_StoB_REQ11 = 0;
  reg_controllable_BtoS_ACK11 = 0;
  reg_i_StoB_REQ12 = 0;
  reg_controllable_BtoS_ACK12 = 0;
  reg_i_RtoB_ACK0 = 0;
  reg_controllable_BtoR_REQ0 = 0;
  reg_i_RtoB_ACK1 = 0;
  reg_controllable_BtoR_REQ1 = 0;
  reg_i_FULL = 0;
  reg_i_nEMPTY = 0;
  reg_controllable_ENQ = 0;
  reg_controllable_DEQ = 0;
  reg_controllable_SLC0 = 0;
  reg_controllable_SLC1 = 0;
  reg_controllable_SLC2 = 0;
  reg_controllable_SLC3 = 0;
  reg_stateG7_0 = 0;
  reg_nstateG7_1 = 0;
  reg_stateG12 = 0;
  env_safe_err_happened = 0;
  next_env_fair = 0;
  fair_cnt = 0;
  next_sys_fair = 0;
 end


always @(posedge i_clk)
 begin
   // We remember if an environment error occurred:
   env_safe_err_happened = env_safe_err_happened | env_safe_err;

   // Updating the fairness counters: 
   if((next_sys_fair == 0) & sys_fair0)
    begin
      next_sys_fair = 1;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 1) & sys_fair1)
    begin
      next_sys_fair = 2;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 2) & sys_fair2)
    begin
      next_sys_fair = 3;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 3) & sys_fair3)
    begin
      next_sys_fair = 4;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 4) & sys_fair4)
    begin
      next_sys_fair = 5;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 5) & sys_fair5)
    begin
      next_sys_fair = 6;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 6) & sys_fair6)
    begin
      next_sys_fair = 7;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 7) & sys_fair7)
    begin
      next_sys_fair = 8;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 8) & sys_fair8)
    begin
      next_sys_fair = 9;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 9) & sys_fair9)
    begin
      next_sys_fair = 10;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 10) & sys_fair10)
    begin
      next_sys_fair = 11;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 11) & sys_fair11)
    begin
      next_sys_fair = 12;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 12) & sys_fair12)
    begin
      next_sys_fair = 13;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 13) & sys_fair13)
    begin
      next_sys_fair = 0;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if(~next_env_fair & env_fair0)
    begin
      next_env_fair = 1;
    end
   else if(next_env_fair & env_fair1)
    begin
      next_env_fair = 0;
      fair_cnt = fair_cnt + 1;
    end

   // Updating the automata: 
   // Automaton G7: 
   if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b0;
    end
   else if(~reg_nstateG7_1 & reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b0;
    end
   else if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b1;
    end
   else if(~reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b1;
    end

   // Automaton G12: 
   if(~reg_stateG12 & reg_i_nEMPTY & ~reg_controllable_DEQ)
      reg_stateG12 = 1'b1;
   else if(reg_stateG12 & reg_controllable_DEQ)
      reg_stateG12 = 1'b0;

   // Latching the previous input:
   reg_i_StoB_REQ0 =  i_StoB_REQ0;
   reg_controllable_BtoS_ACK0 =  controllable_BtoS_ACK0;
   reg_i_StoB_REQ1 =  i_StoB_REQ1;
   reg_controllable_BtoS_ACK1 =  controllable_BtoS_ACK1;
   reg_i_StoB_REQ2 =  i_StoB_REQ2;
   reg_controllable_BtoS_ACK2 =  controllable_BtoS_ACK2;
   reg_i_StoB_REQ3 =  i_StoB_REQ3;
   reg_controllable_BtoS_ACK3 =  controllable_BtoS_ACK3;
   reg_i_StoB_REQ4 =  i_StoB_REQ4;
   reg_controllable_BtoS_ACK4 =  controllable_BtoS_ACK4;
   reg_i_StoB_REQ5 =  i_StoB_REQ5;
   reg_controllable_BtoS_ACK5 =  controllable_BtoS_ACK5;
   reg_i_StoB_REQ6 =  i_StoB_REQ6;
   reg_controllable_BtoS_ACK6 =  controllable_BtoS_ACK6;
   reg_i_StoB_REQ7 =  i_StoB_REQ7;
   reg_controllable_BtoS_ACK7 =  controllable_BtoS_ACK7;
   reg_i_StoB_REQ8 =  i_StoB_REQ8;
   reg_controllable_BtoS_ACK8 =  controllable_BtoS_ACK8;
   reg_i_StoB_REQ9 =  i_StoB_REQ9;
   reg_controllable_BtoS_ACK9 =  controllable_BtoS_ACK9;
   reg_i_StoB_REQ10 =  i_StoB_REQ10;
   reg_controllable_BtoS_ACK10 =  controllable_BtoS_ACK10;
   reg_i_StoB_REQ11 =  i_StoB_REQ11;
   reg_controllable_BtoS_ACK11 =  controllable_BtoS_ACK11;
   reg_i_StoB_REQ12 =  i_StoB_REQ12;
   reg_controllable_BtoS_ACK12 =  controllable_BtoS_ACK12;
   reg_i_RtoB_ACK0 =  i_RtoB_ACK0;
   reg_controllable_BtoR_REQ0 =  controllable_BtoR_REQ0;
   reg_i_RtoB_ACK1 =  i_RtoB_ACK1;
   reg_controllable_BtoR_REQ1 =  controllable_BtoR_REQ1;
   reg_i_FULL =  i_FULL;
   reg_i_nEMPTY =  i_nEMPTY;
   reg_controllable_ENQ =  controllable_ENQ;
   reg_controllable_DEQ =  controllable_DEQ;
   reg_controllable_SLC0 =  controllable_SLC0;
   reg_controllable_SLC1 =  controllable_SLC1;
   reg_controllable_SLC2 =  controllable_SLC2;
   reg_controllable_SLC3 =  controllable_SLC3;

 end
endmodule

-------------------------------
#!SYNTCOMP
STATUS : unrealizable
SOLVED_BY : 6/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 2.90418 [SYNTCOMP2014-RealSeq]
#.
