/* Copyright 2019 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */
/* ----------------------------------- */
/* ----------------------------------- */

#ifndef METAL_PLATFORM_H
#define METAL_PLATFORM_H

/* From subsystem_pbus_clock */
#define METAL_FIXED_CLOCK__SUBSYSTEM_PBUS_CLOCK 20000000UL

/* From qspi_clock */
#define METAL_FIXED_CLOCK__QSPI_CLOCK 6660000UL

/* From emmc_clock */
#define METAL_FIXED_CLOCK__EMMC_CLOCK 100000000UL

/* From otp_clock */
#define METAL_FIXED_CLOCK__OTP_CLOCK 26000000UL

#define METAL_FIXED_CLOCK

/* From clint@2000000 */
#define METAL_RISCV_CLINT0_2000000_BASE_ADDRESS 33554432ULL
#define METAL_RISCV_CLINT0_0_BASE_ADDRESS 33554432ULL
#define METAL_RISCV_CLINT0_2000000_SIZE 65536ULL
#define METAL_RISCV_CLINT0_0_SIZE 65536ULL

#define METAL_RISCV_CLINT0
#define METAL_RISCV_CLINT0_MSIP_BASE 0UL
#define METAL_RISCV_CLINT0_MTIMECMP_BASE 16384UL
#define METAL_RISCV_CLINT0_MTIME 49144UL

/* From interrupt_controller@c000000 */
#define METAL_RISCV_PLIC0_C000000_BASE_ADDRESS 201326592ULL
#define METAL_RISCV_PLIC0_0_BASE_ADDRESS 201326592ULL
#define METAL_RISCV_PLIC0_C000000_SIZE 67108864ULL
#define METAL_RISCV_PLIC0_0_SIZE 67108864ULL
#define METAL_RISCV_PLIC0_C000000_RISCV_MAX_PRIORITY 7UL
#define METAL_RISCV_PLIC0_0_RISCV_MAX_PRIORITY 7UL
#define METAL_RISCV_PLIC0_C000000_RISCV_NDEV 138UL
#define METAL_RISCV_PLIC0_0_RISCV_NDEV 138UL

#define METAL_RISCV_PLIC0
#define METAL_RISCV_PLIC0_PRIORITY_BASE 0UL
#define METAL_RISCV_PLIC0_PENDING_BASE 4096UL
#define METAL_RISCV_PLIC0_ENABLE_BASE 8192UL
#define METAL_RISCV_PLIC0_ENABLE_PER_HART 128UL
#define METAL_RISCV_PLIC0_CONTEXT_BASE 2097152UL
#define METAL_RISCV_PLIC0_CONTEXT_PER_HART 4096UL
#define METAL_RISCV_PLIC0_CONTEXT_THRESHOLD 0UL
#define METAL_RISCV_PLIC0_CONTEXT_CLAIM 4UL

/* From bus_error_unit@1700000 */
#define METAL_SIFIVE_BUSERROR0_1700000_BASE_ADDRESS 24117248ULL
#define METAL_SIFIVE_BUSERROR0_0_BASE_ADDRESS 24117248ULL
#define METAL_SIFIVE_BUSERROR0_1700000_SIZE 4096ULL
#define METAL_SIFIVE_BUSERROR0_0_SIZE 4096ULL

/* From bus_error_unit@1701000 */
#define METAL_SIFIVE_BUSERROR0_1701000_BASE_ADDRESS 24121344ULL
#define METAL_SIFIVE_BUSERROR0_1_BASE_ADDRESS 24121344ULL
#define METAL_SIFIVE_BUSERROR0_1701000_SIZE 4096ULL
#define METAL_SIFIVE_BUSERROR0_1_SIZE 4096ULL

/* From bus_error_unit@1702000 */
#define METAL_SIFIVE_BUSERROR0_1702000_BASE_ADDRESS 24125440ULL
#define METAL_SIFIVE_BUSERROR0_2_BASE_ADDRESS 24125440ULL
#define METAL_SIFIVE_BUSERROR0_1702000_SIZE 4096ULL
#define METAL_SIFIVE_BUSERROR0_2_SIZE 4096ULL

/* From bus_error_unit@1703000 */
#define METAL_SIFIVE_BUSERROR0_1703000_BASE_ADDRESS 24129536ULL
#define METAL_SIFIVE_BUSERROR0_3_BASE_ADDRESS 24129536ULL
#define METAL_SIFIVE_BUSERROR0_1703000_SIZE 4096ULL
#define METAL_SIFIVE_BUSERROR0_3_SIZE 4096ULL

#define METAL_SIFIVE_BUSERROR0
#define METAL_SIFIVE_BUSERROR0_CAUSE 0UL
#define METAL_SIFIVE_BUSERROR0_VALUE 8UL
#define METAL_SIFIVE_BUSERROR0_ENABLE 16UL
#define METAL_SIFIVE_BUSERROR0_PLATFORM_INTERRUPT 24UL
#define METAL_SIFIVE_BUSERROR0_ACCRUED 32UL
#define METAL_SIFIVE_BUSERROR0_LOCAL_INTERRUPT 40UL

/* From cache_controller@2010000 */
#define METAL_SIFIVE_CCACHE0_2010000_BASE_ADDRESS 33619968ULL
#define METAL_SIFIVE_CCACHE0_0_BASE_ADDRESS 33619968ULL
#define METAL_SIFIVE_CCACHE0_2010000_SIZE 16384ULL
#define METAL_SIFIVE_CCACHE0_0_SIZE 16384ULL

#define METAL_SIFIVE_CCACHE0
#define METAL_SIFIVE_CCACHE0_CONFIG 0UL
#define METAL_SIFIVE_CCACHE0_WAYENABLE 8UL
#define METAL_SIFIVE_CCACHE0_ECCINJECTERROR 64UL
#define METAL_SIFIVE_CCACHE0_DIRECCFIXLOW 256UL
#define METAL_SIFIVE_CCACHE0_DIRECCFIXHIGH 260UL
#define METAL_SIFIVE_CCACHE0_DIRECCFIXCOUNT 264UL
#define METAL_SIFIVE_CCACHE0_DIRECCFAILLOW 288UL
#define METAL_SIFIVE_CCACHE0_DIRECCFAILHIGH 292UL
#define METAL_SIFIVE_CCACHE0_DIRECCFAILCOUNT 296UL
#define METAL_SIFIVE_CCACHE0_DATECCFIXLOW 320UL
#define METAL_SIFIVE_CCACHE0_DATECCFIXHIGH 324UL
#define METAL_SIFIVE_CCACHE0_DATECCFIXCOUNT 328UL
#define METAL_SIFIVE_CCACHE0_DATECCFAILLOW 352UL
#define METAL_SIFIVE_CCACHE0_DATECCFAILHIGH 356UL
#define METAL_SIFIVE_CCACHE0_DATECCFAILCOUNT 360UL
#define METAL_SIFIVE_CCACHE0_FLUSH64 512UL
#define METAL_SIFIVE_CCACHE0_FLUSH32 576UL
#define METAL_SIFIVE_CCACHE0_WAYMASK0 2048UL
#define METAL_SIFIVE_CCACHE0_PMEVENTSELECT0 8192UL
#define METAL_SIFIVE_CCACHE0_PMCLIENTFILTER 10240UL
#define METAL_SIFIVE_CCACHE0_PMEVENTCOUNTER0 12288UL

/* From error_device@3000 */
#define METAL_SIFIVE_ERROR0_3000_BASE_ADDRESS 12288ULL
#define METAL_SIFIVE_ERROR0_0_BASE_ADDRESS 12288ULL
#define METAL_SIFIVE_ERROR0_3000_SIZE 4096ULL
#define METAL_SIFIVE_ERROR0_0_SIZE 4096ULL

#define METAL_SIFIVE_ERROR0

/* From global_external_interrupts */

#define METAL_SIFIVE_GLOBAL_EXTERNAL_INTERRUPTS0

/* From local_external_interrupts_0 */

/* From local_external_interrupts_1 */

/* From local_external_interrupts_2 */

/* From local_external_interrupts_3 */

#define METAL_SIFIVE_LOCAL_EXTERNAL_INTERRUPTS0

/* From teststatus@4000 */
#define METAL_SIFIVE_TEST0_4000_BASE_ADDRESS 16384ULL
#define METAL_SIFIVE_TEST0_0_BASE_ADDRESS 16384ULL
#define METAL_SIFIVE_TEST0_4000_SIZE 4096ULL
#define METAL_SIFIVE_TEST0_0_SIZE 4096ULL

#define METAL_SIFIVE_TEST0
#define METAL_SIFIVE_TEST0_FINISHER_OFFSET 0UL

/* From trace_encoder_0@10000000 */
#define METAL_SIFIVE_TRACE_10000000_BASE_ADDRESS 268435456ULL
#define METAL_SIFIVE_TRACE_0_BASE_ADDRESS 268435456ULL
#define METAL_SIFIVE_TRACE_10000000_SIZE 4096ULL
#define METAL_SIFIVE_TRACE_0_SIZE 4096ULL

/* From trace_encoder_1@10001000 */
#define METAL_SIFIVE_TRACE_10001000_BASE_ADDRESS 268439552ULL
#define METAL_SIFIVE_TRACE_1_BASE_ADDRESS 268439552ULL
#define METAL_SIFIVE_TRACE_10001000_SIZE 4096ULL
#define METAL_SIFIVE_TRACE_1_SIZE 4096ULL

/* From trace_encoder_2@10002000 */
#define METAL_SIFIVE_TRACE_10002000_BASE_ADDRESS 268443648ULL
#define METAL_SIFIVE_TRACE_2_BASE_ADDRESS 268443648ULL
#define METAL_SIFIVE_TRACE_10002000_SIZE 4096ULL
#define METAL_SIFIVE_TRACE_2_SIZE 4096ULL

/* From trace_encoder_3@10003000 */
#define METAL_SIFIVE_TRACE_10003000_BASE_ADDRESS 268447744ULL
#define METAL_SIFIVE_TRACE_3_BASE_ADDRESS 268447744ULL
#define METAL_SIFIVE_TRACE_10003000_SIZE 4096ULL
#define METAL_SIFIVE_TRACE_3_SIZE 4096ULL

/* From trace_funnel@10008000 */
#define METAL_SIFIVE_TRACE_10008000_BASE_ADDRESS 268468224ULL
#define METAL_SIFIVE_TRACE_4_BASE_ADDRESS 268468224ULL
#define METAL_SIFIVE_TRACE_10008000_SIZE 4096ULL
#define METAL_SIFIVE_TRACE_4_SIZE 4096ULL

#define METAL_SIFIVE_TRACE
#define METAL_SIFIVE_TRACE_TECONTROL 0UL
#define METAL_SIFIVE_TRACE_TEIMPL 4UL
#define METAL_SIFIVE_TRACE_TESINKBASE 16UL
#define METAL_SIFIVE_TRACE_TESINKBASEHIGH 20UL
#define METAL_SIFIVE_TRACE_TESINKBASELIMIT 24UL
#define METAL_SIFIVE_TRACE_TESINKSINKWP 28UL
#define METAL_SIFIVE_TRACE_TESINKSINKRP 32UL
#define METAL_SIFIVE_TRACE_TESINKSINKDATA 36UL
#define METAL_SIFIVE_TRACE_TSCONTROL 64UL
#define METAL_SIFIVE_TRACE_TSLOWER 68UL
#define METAL_SIFIVE_TRACE_TSUPPER 72UL
#define METAL_SIFIVE_TRACE_XTICONTROL 80UL
#define METAL_SIFIVE_TRACE_XTOCONTROL 84UL
#define METAL_SIFIVE_TRACE_WPCONTROL 88UL
#define METAL_SIFIVE_TRACE_ITCTRACEENABLE 96UL
#define METAL_SIFIVE_TRACE_ITCTRIGENABLE 100UL
#define METAL_SIFIVE_TRACE_ITCSTIMULUS 128UL
#define METAL_SIFIVE_TRACE_ATBSINK 3584UL
#define METAL_SIFIVE_TRACE_PBISINK 3840UL

/* From hca@20000000 */
#define METAL_SIFIVE_HCA_VERSION 1283UL

#define METAL_SIFIVE_HCA_20000000_BASE_ADDRESS 536870912ULL
#define METAL_SIFIVE_HCA_0_BASE_ADDRESS 536870912ULL
#define METAL_SIFIVE_HCA_20000000_SIZE 4096ULL
#define METAL_SIFIVE_HCA_0_SIZE 4096ULL

#define METAL_SIFIVE_HCA_CR 0UL
#define METAL_SIFIVE_HCA_AES_CR 16UL
#define METAL_SIFIVE_HCA_AES_ALEN 32UL
#define METAL_SIFIVE_HCA_AES_PDLEN 40UL
#define METAL_SIFIVE_HCA_AES_KEY 48UL
#define METAL_SIFIVE_HCA_AES_INITV 80UL
#define METAL_SIFIVE_HCA_SHA_CR 96UL
#define METAL_SIFIVE_HCA_FIFO_IN 112UL
#define METAL_SIFIVE_HCA_AES_OUT 128UL
#define METAL_SIFIVE_HCA_AES_AUTH 144UL
#define METAL_SIFIVE_HCA_HASH 160UL
#define METAL_SIFIVE_HCA_TRNG_CR 224UL
#define METAL_SIFIVE_HCA_TRNG_SR 228UL
#define METAL_SIFIVE_HCA_TRNG_DATA 232UL
#define METAL_SIFIVE_HCA_TRNG_TRIM 236UL
#define METAL_SIFIVE_HCA_DMA_CR 272UL
#define METAL_SIFIVE_HCA_DMA_LEN 276UL
#define METAL_SIFIVE_HCA_DMA_SRC 280UL
#define METAL_SIFIVE_HCA_DMA_DEST 284UL
#define METAL_SIFIVE_HCA_HCA_REV 512UL
#define METAL_SIFIVE_HCA_AES_REV 516UL
#define METAL_SIFIVE_HCA_SHA_REV 520UL
#define METAL_SIFIVE_HCA_TRNG_REV 524UL

/* From nb2emmc@301007000 */
#define METAL_SIFIVE_NB2EMMC_301007000_BASE_ADDRESS 12901707776ULL
#define METAL_SIFIVE_NB2EMMC_0_BASE_ADDRESS 12901707776ULL
#define METAL_SIFIVE_NB2EMMC_301007000_SIZE 4096ULL
#define METAL_SIFIVE_NB2EMMC_0_SIZE 4096ULL

#define METAL_SIFIVE_NB2EMMC
#define METAL_SIFIVE_NB2EMMC_HRS00 0UL
#define METAL_SIFIVE_NB2EMMC_HRS01 4UL
#define METAL_SIFIVE_NB2EMMC_HRS02 8UL
#define METAL_SIFIVE_NB2EMMC_HRS03 12UL
#define METAL_SIFIVE_NB2EMMC_HRS04 16UL
#define METAL_SIFIVE_NB2EMMC_HRS05 20UL
#define METAL_SIFIVE_NB2EMMC_HRS06 24UL
#define METAL_SIFIVE_NB2EMMC_HRS07 28UL
#define METAL_SIFIVE_NB2EMMC_HRS30 120UL
#define METAL_SIFIVE_NB2EMMC_HRS31 124UL
#define METAL_SIFIVE_NB2EMMC_HRS32 128UL
#define METAL_SIFIVE_NB2EMMC_HRS33 132UL
#define METAL_SIFIVE_NB2EMMC_HRS34 136UL
#define METAL_SIFIVE_NB2EMMC_HRS35 140UL
#define METAL_SIFIVE_NB2EMMC_HRS36 144UL
#define METAL_SIFIVE_NB2EMMC_HRS37 148UL
#define METAL_SIFIVE_NB2EMMC_HRS38 152UL
#define METAL_SIFIVE_NB2EMMC_CRS63 252UL
#define METAL_SIFIVE_NB2EMMC_SRS00 512UL
#define METAL_SIFIVE_NB2EMMC_SRS01 516UL
#define METAL_SIFIVE_NB2EMMC_SRS02 520UL
#define METAL_SIFIVE_NB2EMMC_SRS03 524UL
#define METAL_SIFIVE_NB2EMMC_SRS04 528UL
#define METAL_SIFIVE_NB2EMMC_SRS05 532UL
#define METAL_SIFIVE_NB2EMMC_SRS06 536UL
#define METAL_SIFIVE_NB2EMMC_SRS07 540UL
#define METAL_SIFIVE_NB2EMMC_SRS08 544UL
#define METAL_SIFIVE_NB2EMMC_SRS09 548UL
#define METAL_SIFIVE_NB2EMMC_SRS10 552UL
#define METAL_SIFIVE_NB2EMMC_SRS11 556UL
#define METAL_SIFIVE_NB2EMMC_SRS12 560UL
#define METAL_SIFIVE_NB2EMMC_SRS13 564UL
#define METAL_SIFIVE_NB2EMMC_SRS14 568UL
#define METAL_SIFIVE_NB2EMMC_SRS15 572UL
#define METAL_SIFIVE_NB2EMMC_SRS16 576UL
#define METAL_SIFIVE_NB2EMMC_SRS17 580UL
#define METAL_SIFIVE_NB2EMMC_SRS18 584UL
#define METAL_SIFIVE_NB2EMMC_SRS19 588UL
#define METAL_SIFIVE_NB2EMMC_SRS20 592UL
#define METAL_SIFIVE_NB2EMMC_SRS21 596UL
#define METAL_SIFIVE_NB2EMMC_SRS22 600UL
#define METAL_SIFIVE_NB2EMMC_SRS23 604UL
#define METAL_SIFIVE_NB2EMMC_SRS24 608UL
#define METAL_SIFIVE_NB2EMMC_SRS25 612UL
#define METAL_SIFIVE_NB2EMMC_SRS26 616UL
#define METAL_SIFIVE_NB2EMMC_SRS27 620UL
#define METAL_SIFIVE_NB2EMMC_SRS28 624UL
#define METAL_SIFIVE_NB2EMMC_SRS29 628UL
#define METAL_SIFIVE_NB2EMMC_CQRS00 1024UL
#define METAL_SIFIVE_NB2EMMC_CQRS01 1028UL
#define METAL_SIFIVE_NB2EMMC_CQRS02 1032UL
#define METAL_SIFIVE_NB2EMMC_CORS03 1036UL
#define METAL_SIFIVE_NB2EMMC_CQRS04 1040UL
#define METAL_SIFIVE_NB2EMMC_CQRS05 1044UL
#define METAL_SIFIVE_NB2EMMC_CQRS06 1048UL
#define METAL_SIFIVE_NB2EMMC_CQRS07 1052UL
#define METAL_SIFIVE_NB2EMMC_CQRS08 1056UL
#define METAL_SIFIVE_NB2EMMC_CQRS09 1060UL
#define METAL_SIFIVE_NB2EMMC_CQRS10 1064UL
#define METAL_SIFIVE_NB2EMMC_CQRS11 1068UL
#define METAL_SIFIVE_NB2EMMC_CQRS12 1072UL
#define METAL_SIFIVE_NB2EMMC_CQRS13 1076UL
#define METAL_SIFIVE_NB2EMMC_CQRS14 1080UL
#define METAL_SIFIVE_NB2EMMC_CQRS16 1088UL
#define METAL_SIFIVE_NB2EMMC_CQRS17 1092UL
#define METAL_SIFIVE_NB2EMMC_CQRS18 1096UL
#define METAL_SIFIVE_NB2EMMC_CQRS19 1100UL
#define METAL_SIFIVE_NB2EMMC_CQRS20 1104UL
#define METAL_SIFIVE_NB2EMMC_CQRS21 1108UL
#define METAL_SIFIVE_NB2EMMC_CQRS22 1112UL
#define METAL_SIFIVE_NB2EMMC_CQRS23 1116UL

/* From nb2qspi0@261010000 */
#define METAL_SIFIVE_NB2QSPI0_261010000_BASE_ADDRESS 10217390080ULL
#define METAL_SIFIVE_NB2QSPI0_0_BASE_ADDRESS 10217390080ULL
#define METAL_SIFIVE_NB2QSPI0_261010000_SIZE 4096ULL
#define METAL_SIFIVE_NB2QSPI0_0_SIZE 4096ULL

#define METAL_SIFIVE_NB2QSPI0
#define METAL_SIFIVE_NB2QSPI0_COMMAND_REG 0UL
#define METAL_SIFIVE_NB2QSPI0_ADDRESS_REG 4UL
#define METAL_SIFIVE_NB2QSPI0_DUMMY_DLP_REG 8UL
#define METAL_SIFIVE_NB2QSPI0_MODE_REG 12UL
#define METAL_SIFIVE_NB2QSPI0_CMD_CFG_REG 16UL
#define METAL_SIFIVE_NB2QSPI0_TX_DATA_REG 20UL
#define METAL_SIFIVE_NB2QSPI0_RX_DATA_REG 24UL
#define METAL_SIFIVE_NB2QSPI0_START_CMD_REG 28UL
#define METAL_SIFIVE_NB2QSPI0_CUSTOM_CMD_REG 32UL
#define METAL_SIFIVE_NB2QSPI0_INTR_STAT_REG 36UL
#define METAL_SIFIVE_NB2QSPI0_INTR_MASK_CLR_REG 40UL
#define METAL_SIFIVE_NB2QSPI0_BAUD_RATE_REG 44UL
#define METAL_SIFIVE_NB2QSPI0_BURST_CTRL_REG 48UL
#define METAL_SIFIVE_NB2QSPI0_SYSTEM_STATUS_REG 52UL

/* From nb2uart0@302011000 */
#define METAL_SIFIVE_NB2UART0_302011000_BASE_ADDRESS 12918525952ULL
#define METAL_SIFIVE_NB2UART0_0_BASE_ADDRESS 12918525952ULL
#define METAL_SIFIVE_NB2UART0_302011000_SIZE 4096ULL
#define METAL_SIFIVE_NB2UART0_0_SIZE 4096ULL

/* From nb2uart0@302012000 */
#define METAL_SIFIVE_NB2UART0_302012000_BASE_ADDRESS 12918530048ULL
#define METAL_SIFIVE_NB2UART0_1_BASE_ADDRESS 12918530048ULL
#define METAL_SIFIVE_NB2UART0_302012000_SIZE 4096ULL
#define METAL_SIFIVE_NB2UART0_1_SIZE 4096ULL

#define METAL_SIFIVE_NB2UART0
#define METAL_SIFIVE_NB2UART0_RBR 0UL
#define METAL_SIFIVE_NB2UART0_DLL 0UL
#define METAL_SIFIVE_NB2UART0_THR 0UL
#define METAL_SIFIVE_NB2UART0_DLH 4UL
#define METAL_SIFIVE_NB2UART0_IER 4UL
#define METAL_SIFIVE_NB2UART0_FCR 8UL
#define METAL_SIFIVE_NB2UART0_IIR 8UL
#define METAL_SIFIVE_NB2UART0_LCR 12UL
#define METAL_SIFIVE_NB2UART0_MCR 16UL
#define METAL_SIFIVE_NB2UART0_LSR 20UL
#define METAL_SIFIVE_NB2UART0_MSR 24UL
#define METAL_SIFIVE_NB2UART0_SCR 28UL
#define METAL_SIFIVE_NB2UART0_LPDLL 32UL
#define METAL_SIFIVE_NB2UART0_LPDLH 36UL
#define METAL_SIFIVE_NB2UART0_FAR 112UL
#define METAL_SIFIVE_NB2UART0_TFR 116UL
#define METAL_SIFIVE_NB2UART0_RFW 120UL
#define METAL_SIFIVE_NB2UART0_USR 124UL
#define METAL_SIFIVE_NB2UART0_TFL 128UL
#define METAL_SIFIVE_NB2UART0_RFL 132UL
#define METAL_SIFIVE_NB2UART0_SRR 136UL
#define METAL_SIFIVE_NB2UART0_SRTS 140UL
#define METAL_SIFIVE_NB2UART0_SBCR 144UL
#define METAL_SIFIVE_NB2UART0_SDMAM 148UL
#define METAL_SIFIVE_NB2UART0_SFE 152UL
#define METAL_SIFIVE_NB2UART0_SRT 156UL
#define METAL_SIFIVE_NB2UART0_STET 160UL
#define METAL_SIFIVE_NB2UART0_HTX 164UL
#define METAL_SIFIVE_NB2UART0_DMASA 168UL
#define METAL_SIFIVE_NB2UART0_TCR 172UL
#define METAL_SIFIVE_NB2UART0_DE_EN 176UL
#define METAL_SIFIVE_NB2UART0_RE_EN 180UL
#define METAL_SIFIVE_NB2UART0_DET 184UL
#define METAL_SIFIVE_NB2UART0_TAT 188UL
#define METAL_SIFIVE_NB2UART0_DLF 192UL
#define METAL_SIFIVE_NB2UART0_RAR 196UL
#define METAL_SIFIVE_NB2UART0_TAR 200UL
#define METAL_SIFIVE_NB2UART0_LCR_EXT 204UL
#define METAL_SIFIVE_NB2UART0_UART_PROT_LEVEL 208UL
#define METAL_SIFIVE_NB2UART0_REG_TIMEOUT_RST 212UL
#define METAL_SIFIVE_NB2UART0_CPR 244UL
#define METAL_SIFIVE_NB2UART0_UCV 248UL
#define METAL_SIFIVE_NB2UART0_CTR 252UL

/* From nb2wdt@302058000 */
#define METAL_SIFIVE_NB2WDT_302058000_BASE_ADDRESS 12918816768ULL
#define METAL_SIFIVE_NB2WDT_0_BASE_ADDRESS 12918816768ULL
#define METAL_SIFIVE_NB2WDT_302058000_SIZE 4096ULL
#define METAL_SIFIVE_NB2WDT_0_SIZE 4096ULL

#define METAL_SIFIVE_NB2WDT
#define METAL_SIFIVE_NB2WDT_WDT_ENABLE 1UL
#define METAL_SIFIVE_NB2WDT_WDT_DISABLE 0UL
#define METAL_SIFIVE_NB2WDT_WDT_RESTART 118UL
#define METAL_SIFIVE_NB2WDT_WDT_CR 0UL
#define METAL_SIFIVE_NB2WDT_WDT_TORR 4UL
#define METAL_SIFIVE_NB2WDT_WDT_CCVR 8UL
#define METAL_SIFIVE_NB2WDT_WDT_CRR 12UL
#define METAL_SIFIVE_NB2WDT_WDT_STAT 16UL
#define METAL_SIFIVE_NB2WDT_WDT_EOI 20UL

/* From nb2otp@4F0004000 */
#define METAL_SIFIVE_NB2OTP_4F0004000_BASE_ADDRESS 21206417408ULL
#define METAL_SIFIVE_NB2OTP_0_BASE_ADDRESS 21206417408ULL
#define METAL_SIFIVE_NB2OTP_4F0004000_SIZE 4096ULL
#define METAL_SIFIVE_NB2OTP_0_SIZE 4096ULL

#define METAL_SIFIVE_NB2OTP
#define METAL_SIFIVE_NB2OTP_PCSS_SCR_OTP_CONFG_0 36UL
#define METAL_SIFIVE_NB2OTP_PCSS_SCR_OTP_1 40UL
#define METAL_SIFIVE_NB2OTP_PCSS_SCR_OTP_2 44UL
#define METAL_SIFIVE_NB2OTP_PCSS_SCR_OTP_3 48UL
#define METAL_SIFIVE_NB2OTP_PCSS_SCR_OTP_4 52UL

#ifndef __PCSS_CONFIG_REGISTERS_AON_COUNTER_H__
#define __PCSS_CONFIG_REGISTERS_AON_COUNTER_H__

/*aon counter control register*/
#define aon_count_IO_CONF_REG_CONTROL 0x0 // RO Reset Val=27'b0
#define BITP_aon_count_IO_CONF_REG_CONTROL_RSVD_00 5
#define BITW_aon_count_IO_CONF_REG_CONTROL_RSVD_00 27
#define BITP_CONTROL_ENABLE 4
#define BITW_CONTROL_ENABLE 1
#define BITP_CONTROL_TRIGGER 3
#define BITW_CONTROL_TRIGGER 1
#define BITP_CONTROL_UP_DOWN 2
#define BITW_CONTROL_UP_DOWN 1
#define BITP_CONTROL_PRESET 1
#define BITW_CONTROL_PRESET 1
#define BITP_CONTROL_HALT_RSRT 0
#define BITW_CONTROL_HALT_RSRT 1

/*preset value lower 32 bit*/
#define aon_count_IO_CONF_REG_PRESET_LOW 0x4 // RO Reset Val=32'b0
#define BITP_PRESET_LOW_PRESET_LOW 0
#define BITW_PRESET_LOW_PRESET_LOW 32

/*preset value higher 32 bit*/
#define aon_count_IO_CONF_REG_PRESET_HIGH 0x8 // RO Reset Val=32'b0
#define BITP_PRESET_HIGH_PRESET_HIGH 0
#define BITW_PRESET_HIGH_PRESET_HIGH 32

/*binary count lower 32 bits*/
#define aon_count_IO_CONF_REG_COUNT_LOW 0xC // RW Reset Val=32'b0
#define BITP_COUNT_LOW_COUNT_LOW 0
#define BITW_COUNT_LOW_COUNT_LOW 32

/*binary count higher 32 bits*/
#define aon_count_IO_CONF_REG_COUNT_HIGH 0x10 // RW Reset Val=32'b0
#define BITP_COUNT_HIGH_COUNT_HIGH 0
#define BITW_COUNT_HIGH_COUNT_HIGH 32

/*Grey count lower 32 bits*/
#define aon_count_IO_CONF_REG_GREYCOUNT_LOW 0x14 // RW Reset Val=32'b0
#define BITP_GREYCOUNT_LOW_GREY_LOW 0
#define BITW_GREYCOUNT_LOW_GREY_LOW 32

/*Grey count higher 32 bits*/
#define aon_count_IO_CONF_REG_GREYCOUNT_HIGH 0x18 // RW Reset Val=32'b0
#define BITP_GREYCOUNT_HIGH_GREY_HIGH 0
#define BITW_GREYCOUNT_HIGH_GREY_HIGH 32

#define aon_count_IO_CONF_REG_INTERRUPT 0x1C // RW Reset Val=31'b0
#define BITP_aon_count_IO_CONF_REG_INTERRUPT_RSVD_00 1
#define BITW_aon_count_IO_CONF_REG_INTERRUPT_RSVD_00 31
#define BITP_INTERRUPT_INTR 0
#define BITW_INTERRUPT_INTR 1
#endif

/* Copyright 2021 OpenFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */

#ifndef __PCSS_CONFIG_REGISTERS_CSTM_H__
#define __PCSS_CONFIG_REGISTERS_CSTM_H__

/*SLEEP indication to PMIC*/
#define PCSS_SCR_SLEEP_N 0x0 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_SLEEP_N_RSVD_00 1
#define BITW_PCSS_SCR_SLEEP_N_RSVD_00 31
#define BITP_PCSS_SCR_SLEEP_N 0
#define BITW_PCSS_SCR_SLEEP_N 1

/*To store the reason for the last system reset. This register should be
 * modified asynchronously by the reset signals. Every reset source should set
 * its own bit and reset other bits. This register can be a Clear on Read
 * register.*/
#define PCSS_SCR_RESET_REASON 0x4 // RO Reset Val=27'h0
#define BITP_PCSS_SCR_RESET_REASON_RSVD_00 5
#define BITW_PCSS_SCR_RESET_REASON_RSVD_00 27
#define BITP_PCSS_SCR_RESET_REASON_POR_RESET_N 4
#define BITW_PCSS_SCR_RESET_REASON_POR_RESET_N 1
#define BITP_PCSS_SCR_RESET_REASON_U74_NDRESET 3
#define BITW_PCSS_SCR_RESET_REASON_U74_NDRESET 1
#define BITP_PCSS_SCR_RESET_REASON_S21_NDRESET 2
#define BITW_PCSS_SCR_RESET_REASON_S21_NDRESET 1
#define BITP_PCSS_SCR_RESET_REASON_LSPERIPHSS_WDT1 1
#define BITW_PCSS_SCR_RESET_REASON_LSPERIPHSS_WDT1 1
#define BITP_PCSS_SCR_RESET_REASON_PCSS_WDT0 0
#define BITW_PCSS_SCR_RESET_REASON_PCSS_WDT0 1

/*To control the reset for the S21 core.*/
#define S21_POR_CONTROL_ADDR 0x8 // RW Reset Val=31'h0
#define BITP_S21_POR_CONTROL_ADDR_RSVD_00 1
#define BITW_S21_POR_CONTROL_ADDR_RSVD_00 31
#define BITP_PCSS_SCR_S21_POR_RESET 0
#define BITW_PCSS_SCR_S21_POR_RESET 1

/*Cpuss reset register*/
#define U74_POR_CONTROL_ADDR 0xC // RW Reset Val=31'h0
#define BITP_U74_POR_CONTROL_ADDR_RSVD_00 1
#define BITW_U74_POR_CONTROL_ADDR_RSVD_00 31
#define BITP_PCSS_CPUSS_SCR_U74_POR_RESET 0
#define BITW_PCSS_CPUSS_SCR_U74_POR_RESET 1

/*Flag bit to indicate that the Platform Management Unit (PMU) FW has been
 * loaded. This FW runs on S21 and is loaded by U74.*/
#define PCSS_SCR_PMU_FW_LOADED 0x10 // WO Reset Val=31'h0
#define BITP_PCSS_SCR_PMU_FW_LOADED_RSVD_00 1
#define BITW_PCSS_SCR_PMU_FW_LOADED_RSVD_00 31
#define BITP_PCSS_SCR_PMU_FW_LOADED 0
#define BITW_PCSS_SCR_PMU_FW_LOADED 1

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_0 0x14 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_0 0
#define BITW_PCSS_SCR_MSG_U2S_0 32

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_1 0x18 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_1 0
#define BITW_PCSS_SCR_MSG_U2S_1 32

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_2 0x1C // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_2 0
#define BITW_PCSS_SCR_MSG_U2S_2 32

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_3 0x20 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_3 0
#define BITW_PCSS_SCR_MSG_U2S_3 32

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_4 0x24 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_4 0
#define BITW_PCSS_SCR_MSG_U2S_4 32

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_5 0x28 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_5 0
#define BITW_PCSS_SCR_MSG_U2S_5 32

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_6 0x2C // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_6 0
#define BITW_PCSS_SCR_MSG_U2S_6 32

/*Registers for U74 to write messages for S21, SW defined message format.*/
#define PCSS_SCR_MSG_U2S_7 0x30 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_U2S_7 0
#define BITW_PCSS_SCR_MSG_U2S_7 32

/*Message pending service indication to S21. 4 bits are used, each bit
 * corresponding to a register pair (see above). These outputs should be OR ed
 * and connected to the S21 interrupt pin.*/
#define PCSS_SCR_MSG_U2S_STATUS 0x34 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_MSG_U2S_STATUS_RSVD_00 4
#define BITW_PCSS_SCR_MSG_U2S_STATUS_RSVD_00 28
#define BITP_PCSS_SCR_MSG_U2S_STATUS_3 3
#define BITW_PCSS_SCR_MSG_U2S_STATUS_3 1
#define BITP_PCSS_SCR_MSG_U2S_STATUS_2 2
#define BITW_PCSS_SCR_MSG_U2S_STATUS_2 1
#define BITP_PCSS_SCR_MSG_U2S_STATUS_1 1
#define BITW_PCSS_SCR_MSG_U2S_STATUS_1 1
#define BITP_PCSS_SCR_MSG_U2S_STATUS_0 0
#define BITW_PCSS_SCR_MSG_U2S_STATUS_0 1

/*Message acknowledge indication from U74 to S21. One bit per message, bits are
 * ORed to connect to the appropriate S21 interrupt pin.*/
#define PCSS_SCR_MSG_S2U_ACK 0x38 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_MSG_S2U_ACK_RSVD_00 4
#define BITW_PCSS_SCR_MSG_S2U_ACK_RSVD_00 28
#define BITP_PCSS_SCR_MSG_S2U_ACK_3 3
#define BITW_PCSS_SCR_MSG_S2U_ACK_3 1
#define BITP_PCSS_SCR_MSG_S2U_ACK_2 2
#define BITW_PCSS_SCR_MSG_S2U_ACK_2 1
#define BITP_PCSS_SCR_MSG_S2U_ACK_1 1
#define BITW_PCSS_SCR_MSG_S2U_ACK_1 1
#define BITP_PCSS_SCR_MSG_S2U_ACK_0 0
#define BITW_PCSS_SCR_MSG_S2U_ACK_0 1

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_0 0x3C // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_0 0
#define BITW_PCSS_SCR_MSG_S2U_0 32

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_1 0x40 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_1 0
#define BITW_PCSS_SCR_MSG_S2U_1 32

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_2 0x44 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_2 0
#define BITW_PCSS_SCR_MSG_S2U_2 32

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_3 0x48 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_3 0
#define BITW_PCSS_SCR_MSG_S2U_3 32

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_4 0x4C // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_4 0
#define BITW_PCSS_SCR_MSG_S2U_4 32

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_5 0x50 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_5 0
#define BITW_PCSS_SCR_MSG_S2U_5 32

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_6 0x54 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_6 0
#define BITW_PCSS_SCR_MSG_S2U_6 32

/*Registers for S21 to write messages for U74, SW defined message format. */
#define PCSS_SCR_MSG_S2U_7 0x58 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_MSG_S2U_7 0
#define BITW_PCSS_SCR_MSG_S2U_7 32

/*Message pending service indication to U74. 4 bits are used, each bit
 * corresponding to a register pair (see above). These outputs should be OR ed
 * and connected to the U74 interrupt pin.*/
#define PCSS_SCR_MSG_S2U_STATUS 0x5C // RW Reset Val=28'h0
#define BITP_PCSS_SCR_MSG_S2U_STATUS_RSVD_00 20
#define BITW_PCSS_SCR_MSG_S2U_STATUS_RSVD_00 12
#define BITP_PCSS_SCR_MSG_S2U_STATUS_3 3
#define BITW_PCSS_SCR_MSG_S2U_STATUS_3 1
#define BITP_PCSS_SCR_MSG_S2U_STATUS_2 2
#define BITW_PCSS_SCR_MSG_S2U_STATUS_2 1
#define BITP_PCSS_SCR_MSG_S2U_STATUS_1 1
#define BITW_PCSS_SCR_MSG_S2U_STATUS_1 1
#define BITP_PCSS_SCR_MSG_S2U_STATUS_0 0
#define BITW_PCSS_SCR_MSG_S2U_STATUS_0 1

/*Message acknowledge indication from S21 to U74. One bit per message, bits are
 * ORed to connect to the appropriate U74 interrupt pin.*/
#define PCSS_SCR_MSG_U2S_ACK 0x60 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_MSG_U2S_ACK_RSVD_00 4
#define BITW_PCSS_SCR_MSG_U2S_ACK_RSVD_00 28
#define BITP_PCSS_SCR_MSG_U2S_ACK_3 3
#define BITW_PCSS_SCR_MSG_U2S_ACK_3 1
#define BITP_PCSS_SCR_MSG_U2S_ACK_2 2
#define BITW_PCSS_SCR_MSG_U2S_ACK_2 1
#define BITP_PCSS_SCR_MSG_U2S_ACK_1 1
#define BITW_PCSS_SCR_MSG_U2S_ACK_1 1
#define BITP_PCSS_SCR_MSG_U2S_ACK_0 0
#define BITW_PCSS_SCR_MSG_U2S_ACK_0 1

/*Retention enable for PADs*/
#define PCSS_SCR_AON_PAD_RET_EN 0x64 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_AON_PAD_RET_EN_RSVD_00 1
#define BITW_PCSS_SCR_AON_PAD_RET_EN_RSVD_00 31
#define BITP_AON_PAD_RTE_EN 0
#define BITW_AON_PAD_RTE_EN 1

/*Enable or disable U74 access to the DTIM and ITIM inside S21, called S21 IDTIM
 * Lock.*/
#define PCSS_SCR_S21_ITIM_DTIM_ADDR_FILTER_EN 0x68 // WO Reset Val=31'h0
#define BITP_PCSS_SCR_S21_ITIM_DTIM_ADDR_FILTER_EN_RSVD_00 2
#define BITW_PCSS_SCR_S21_ITIM_DTIM_ADDR_FILTER_EN_RSVD_00 30
#define BITP_PCSS_PNOCSS_SCR_S21_ADDR_FILTERS21IDTIM_LOCK 0
#define BITW_PCSS_PNOCSS_SCR_S21_ADDR_FILTERS21IDTIM_LOCK 2

/*Enable or disable filtering; separate bits for read and write filtering
 * control, called OTP Readlock and OTP WriteLock.*/
#define PCSS_SCR_OTP_ADDRESS_FILTER_EN 0x70 // WO Reset Val=28'h0
#define BITP_PCSS_SCR_OTP_ADDRESS_FILTER_EN_RSVD_00 2
#define BITW_PCSS_SCR_OTP_ADDRESS_FILTER_EN_RSVD_00 30
#define BITP_PCSS_PNOCSS_SCR_OTP_ADDR_FILTER_EN_WRITELOCK 1
#define BITW_PCSS_PNOCSS_SCR_OTP_ADDR_FILTER_EN_WRITELOCK 1
#define BITP_PCSS_PNOCSS_SCR_OTP_ADDR_FILTER_EN_READLOCK 0
#define BITW_PCSS_PNOCSS_SCR_OTP_ADDR_FILTER_EN_READLOCK 1

#endif

#ifndef __PCSS_CONFIG_REGISTERS_IOMUX_H__
#define __PCSS_CONFIG_REGISTERS_IOMUX_H__

/*Values taken from NB2_Pinmux v0.8.xls (AON pads sheet)*/
#define PCSS_SCR_IOMUX_CONFIG_POWERGOOD_IN 0x0 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_POWERGOOD_IN 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_POWERGOOD_IN 32

#define PCSS_SCR_IOMUX_CONFIG_RESET_N 0x4 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_RESET_N 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_RESET_N 32

#define PCSS_SCR_IOMUX_CONFIG_SLEEP_N 0x8 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_SLEEP_N 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SLEEP_N 32

#define PCSS_SCR_IOMUX_CONFIG_UART0_TXD 0xC // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART0_TXD 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART0_TXD 32

#define PCSS_SCR_IOMUX_CONFIG_UART0_RXD 0x10 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART0_RXD 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART0_RXD 32

#define PCSS_SCR_IOMUX_CONFIG_UART0_RTS 0x14 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART0_RTS 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART0_RTS 32

#define PCSS_SCR_IOMUX_CONFIG_UART0_CTS 0x18 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART0_CTS 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART0_CTS 32

#define PCSS_SCR_IOMUX_CONFIG_UART1_TXD 0x1C // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART1_TXD 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART1_TXD 32

#define PCSS_SCR_IOMUX_CONFIG_UART1_RTS 0x20 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART1_RTS 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART1_RTS 32

#define PCSS_SCR_IOMUX_CONFIG_UART1_RXD 0x24 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART1_RXD 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART1_RXD 32

#define PCSS_SCR_IOMUX_CONFIG_UART1_CTS 0x28 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_UART1_CTS 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_UART1_CTS 32

#define PCSS_SCR_IOMUX_CONFIG_PWR_I2C_SCL 0x2C // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_PWR_I2C_SCL 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_PWR_I2C_SCL 32

#define PCSS_SCR_IOMUX_CONFIG_PWR_I2C_SDA 0x30 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_PWR_I2C_SDA 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_PWR_I2C_SDA 32

#define PCSS_SCR_IOMUX_CONFIG_SPI1_MISO 0x34 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_SPI1_MISO 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SPI1_MISO 32

#define PCSS_SCR_IOMUX_CONFIG_SPI1_CS0 0x38 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SPI1_CS0 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SPI1_CS0 32

#define PCSS_SCR_IOMUX_CONFIG_SPI1_CS1 0x3C // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SPI1_CS1 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SPI1_CS1 32

#define PCSS_SCR_IOMUX_CONFIG_SPI2_CS0 0x40 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_SPI2_CS0 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SPI2_CS0 32

#define PCSS_SCR_IOMUX_CONFIG_SPI3_CS0 0x44 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_SPI3_CS0 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SPI3_CS0 32

#define PCSS_SCR_IOMUX_CONFIG_WIFI_INT 0x48 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_WIFI_INT 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_WIFI_INT 32

#define PCSS_SCR_IOMUX_CONFIG_BT_INT 0x4C // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_BT_INT 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_BT_INT 32

#define PCSS_SCR_IOMUX_CONFIG_POWER_ON 0x50 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_POWER_ON 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_POWER_ON 32

#define PCSS_SCR_IOMUX_CONFIG_POWER_INT_N 0x54 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_POWER_INT_N 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_POWER_INT_N 32

#define PCSS_SCR_IOMUX_CONFIG_BUTTON 0x58 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_BUTTON 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_BUTTON 32

#define PCSS_SCR_IOMUX_CONFIG_TOUCHSCREEN_INT 0x5C // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_TOUCHSCREEN_INT 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_TOUCHSCREEN_INT 32

#define PCSS_SCR_IOMUX_CONFIG_TOUCHKEY_INT 0x60 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_TOUCHKEY_INT 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_TOUCHKEY_INT 32

#define PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO0 0x64 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO0 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO0 32

#define PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO1 0x68 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO1 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO1 32

#define PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO2 0x6C // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO2 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO2 32

#define PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO3 0x70 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO3 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SENSOR_GPIO3 32

#define PCSS_SCR_IOMUX_CONFIG_BACKLIGHT_PWM 0x74 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_BACKLIGHT_PWM 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_BACKLIGHT_PWM 32

#define PCSS_SCR_IOMUX_CONFIG_SDMMC0_CD_N 0x78 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SDMMC0_CD_N 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SDMMC0_CD_N 32

#define PCSS_SCR_IOMUX_CONFIG_SDMMC0_WP_N 0x7C // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SDMMC0_WP_N 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SDMMC0_WP_N 32

#define PCSS_SCR_IOMUX_CONFIG_SDMMC0_CARD_PWR_EN                               \
    0x80 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_SDMMC0_CARD_PWR_EN 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_SDMMC0_CARD_PWR_EN 32

#define PCSS_SCR_IOMUX_CONFIG_MODEM_HOST_WAKE 0x84 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_MODEM_HOST_WAKE 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_MODEM_HOST_WAKE 32

#define PCSS_SCR_IOMUX_CONFIG_USB0_VBUS_EN_OC 0x88 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_USB0_VBUS_EN_OC 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_USB0_VBUS_EN_OC 32

#define PCSS_SCR_IOMUX_CONFIG_USB1_VBUS_EN_OC 0x8C // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_USB1_VBUS_EN_OC 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_USB1_VBUS_EN_OC 32

#define PCSS_SCR_IOMUX_CONFIG_USB2_VBUS_EN_OC 0x90 // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_USB2_VBUS_EN_OC 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_USB2_VBUS_EN_OC 32

#define PCSS_SCR_IOMUX_CONFIG_USB3_VBUS_EN_OC 0x94 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_USB3_VBUS_EN_OC 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_USB3_VBUS_EN_OC 32

#define PCSS_SCR_IOMUX_CONFIG_THERMAL_SHUTDOWN 0x98 // RW Reset Val=32'h00000301
#define BITP_PCSS_SCR_IOMUX_CONFIG_THERMAL_SHUTDOWN 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_THERMAL_SHUTDOWN 32

#define PCSS_SCR_IOMUX_CONFIG_GBE0_INT 0x9C // RW Reset Val=32'h00000300
#define BITP_PCSS_SCR_IOMUX_CONFIG_GBE0_INT 0
#define BITW_PCSS_SCR_IOMUX_CONFIG_GBE0_INT 32

/*Values taken from NB2_Pinmux v0.8.xls (LS SS pads sheet)*/
#define LSSS_SCR_IOMUX_CONFIG_UART2_TXD 0x0 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART2_TXD 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART2_TXD 32

#define LSSS_SCR_IOMUX_CONFIG_UART2_RXD 0x4 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART2_RXD 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART2_RXD 32

#define LSSS_SCR_IOMUX_CONFIG_UART2_RTS 0x8 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART2_RTS 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART2_RTS 32

#define LSSS_SCR_IOMUX_CONFIG_UART2_CTS 0xC // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART2_CTS 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART2_CTS 32

#define LSSS_SCR_IOMUX_CONFIG_UART3_TXD 0x10 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART3_TXD 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART3_TXD 32

#define LSSS_SCR_IOMUX_CONFIG_UART3_RXD 0x14 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART3_RXD 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART3_RXD 32

#define LSSS_SCR_IOMUX_CONFIG_UART3_RTS 0x18 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART3_RTS 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART3_RTS 32

#define LSSS_SCR_IOMUX_CONFIG_UART3_CTS 0x1C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_UART3_CTS 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_UART3_CTS 32

#define LSSS_SCR_IOMUX_CONFIG_I2C1_SCL 0x20 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2C1_SCL 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2C1_SCL 32

#define LSSS_SCR_IOMUX_CONFIG_I2C1_SDA 0x24 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2C1_SDA 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2C1_SDA 32

#define LSSS_SCR_IOMUX_CONFIG_I2C2_SCL 0x28 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2C2_SCL 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2C2_SCL 32

#define LSSS_SCR_IOMUX_CONFIG_I2C2_SDA 0x2C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2C2_SDA 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2C2_SDA 32

#define LSSS_SCR_IOMUX_CONFIG_I2C3_SCL 0x30 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2C3_SCL 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2C3_SCL 32

#define LSSS_SCR_IOMUX_CONFIG_I2C3_SDA 0x34 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2C3_SDA 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2C3_SDA 32

#define LSSS_SCR_IOMUX_CONFIG_SPI0_SCK 0x38 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI0_SCK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI0_SCK 32

#define LSSS_SCR_IOMUX_CONFIG_SPI0_MOSI 0x3C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI0_MOSI 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI0_MOSI 32

#define LSSS_SCR_IOMUX_CONFIG_SPI0_MISO 0x40 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI0_MISO 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI0_MISO 32

#define LSSS_SCR_IOMUX_CONFIG_SPI0_CS0 0x44 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI0_CS0 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI0_CS0 32

#define LSSS_SCR_IOMUX_CONFIG_SPI0_CS1 0x48 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI0_CS1 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI0_CS1 32

#define LSSS_SCR_IOMUX_CONFIG_SPI1_SCK 0x4C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI1_SCK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI1_SCK 32

#define LSSS_SCR_IOMUX_CONFIG_SPI1_MOSI 0x50 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI1_MOSI 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI1_MOSI 32

#define LSSS_SCR_IOMUX_CONFIG_SPI2_SCK 0x54 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI2_SCK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI2_SCK 32

#define LSSS_SCR_IOMUX_CONFIG_SPI2_MOSI 0x58 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI2_MOSI 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI2_MOSI 32

#define LSSS_SCR_IOMUX_CONFIG_SPI2_MISO 0x5C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI2_MISO 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI2_MISO 32

#define LSSS_SCR_IOMUX_CONFIG_SPI3_SCK 0x60 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI3_SCK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI3_SCK 32

#define LSSS_SCR_IOMUX_CONFIG_SPI3_MOSI 0x64 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI3_MOSI 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI3_MOSI 32

#define LSSS_SCR_IOMUX_CONFIG_SPI3_MISO 0x68 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_SPI3_MISO 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_SPI3_MISO 32

#define LSSS_SCR_IOMUX_CONFIG_LINE_OUTL_P 0x6C // RW Reset Val=32'h00000300
#define BITP_LSSS_SCR_IOMUX_CONFIG_LINE_OUTL_P 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_LINE_OUTL_P 32

#define LSSS_SCR_IOMUX_CONFIG_LINE_OUTL_N 0x70 // RW Reset Val=32'h00000300
#define BITP_LSSS_SCR_IOMUX_CONFIG_LINE_OUTL_N 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_LINE_OUTL_N 32

#define LSSS_SCR_IOMUX_CONFIG_LINE_OUTR_P 0x74 // RW Reset Val=32'h00000300
#define BITP_LSSS_SCR_IOMUX_CONFIG_LINE_OUTR_P 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_LINE_OUTR_P 32

#define LSSS_SCR_IOMUX_CONFIG_LINE_OUTR_N 0x78 // RW Reset Val=32'h00000300
#define BITP_LSSS_SCR_IOMUX_CONFIG_LINE_OUTR_N 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_LINE_OUTR_N 32

#define LSSS_SCR_IOMUX_CONFIG_AUDIO_MCLK 0x7C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_AUDIO_MCLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_AUDIO_MCLK 32

#define LSSS_SCR_IOMUX_CONFIG_I2S0_CLK 0x80 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S0_CLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S0_CLK 32

#define LSSS_SCR_IOMUX_CONFIG_I2S0_LRCLK 0x84 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S0_LRCLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S0_LRCLK 32

#define LSSS_SCR_IOMUX_CONFIG_I2S0_DOUT 0x88 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S0_DOUT 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S0_DOUT 32

#define LSSS_SCR_IOMUX_CONFIG_I2S0_DIN 0x8C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S0_DIN 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S0_DIN 32

#define LSSS_SCR_IOMUX_CONFIG_I2S1_CLK 0x90 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S1_CLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S1_CLK 32

#define LSSS_SCR_IOMUX_CONFIG_I2S1_LRCLK 0x94 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S1_LRCLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S1_LRCLK 32

#define LSSS_SCR_IOMUX_CONFIG_I2S1_DOUT 0x98 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S1_DOUT 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S1_DOUT 32

#define LSSS_SCR_IOMUX_CONFIG_I2S1_DIN 0x9C // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S1_DIN 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S1_DIN 32

#define LSSS_SCR_IOMUX_CONFIG_PDM_IN0_CLK 0xA0 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_PDM_IN0_CLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_PDM_IN0_CLK 32

#define LSSS_SCR_IOMUX_CONFIG_PDM_IN0_DATA 0xA4 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_PDM_IN0_DATA 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_PDM_IN0_DATA 32

#define LSSS_SCR_IOMUX_CONFIG_PDM_IN1_CLK 0xA8 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_PDM_IN1_CLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_PDM_IN1_CLK 32

#define LSSS_SCR_IOMUX_CONFIG_PDM_IN1_DATA 0xAC // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_PDM_IN1_DATA 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_PDM_IN1_DATA 32

#define LSSS_SCR_IOMUX_CONFIG_I2S3_CLK 0xB0 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S3_CLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S3_CLK 32

#define LSSS_SCR_IOMUX_CONFIG_I2S3_LRCLK 0xB4 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S3_LRCLK 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S3_LRCLK 32

#define LSSS_SCR_IOMUX_CONFIG_I2S3_DOUT 0xB8 // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S3_DOUT 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S3_DOUT 32

#define LSSS_SCR_IOMUX_CONFIG_I2S3_DIN 0xBC // RW Reset Val=32'h00000301
#define BITP_LSSS_SCR_IOMUX_CONFIG_I2S3_DIN 0
#define BITW_LSSS_SCR_IOMUX_CONFIG_I2S3_DIN 32

/*Values taken from NB2_Pinmux v0.8.xls (HS pads sheet)*/
#define HSSS_SCR_IOMUX_CONFIG_WIFI_RST 0x0 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_WIFI_RST 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_WIFI_RST 32

#define HSSS_SCR_IOMUX_CONFIG_WIFI_EN 0x4 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_WIFI_EN 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_WIFI_EN 32

#define HSSS_SCR_IOMUX_CONFIG_WIFI_DEV_WAKE 0x8 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_WIFI_DEV_WAKE 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_WIFI_DEV_WAKE 32

#define HSSS_SCR_IOMUX_CONFIG_BT_RST 0xC // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_BT_RST 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_BT_RST 32

#define HSSS_SCR_IOMUX_CONFIG_BT_DEV_WAKE 0x10 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_BT_DEV_WAKE 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_BT_DEV_WAKE 32

#define HSSS_SCR_IOMUX_CONFIG_DISPLAY_EN 0x14 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_DISPLAY_EN 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_DISPLAY_EN 32

#define HSSS_SCR_IOMUX_CONFIG_DISPLAY_RST 0x18 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_DISPLAY_RST 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_DISPLAY_RST 32

#define HSSS_SCR_IOMUX_CONFIG_BACKLIGHT_EN 0x1C // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_BACKLIGHT_EN 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_BACKLIGHT_EN 32

#define HSSS_SCR_IOMUX_CONFIG_MODEM_POWER_ON 0x20 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_MODEM_POWER_ON 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_MODEM_POWER_ON 32

#define HSSS_SCR_IOMUX_CONFIG_MODEM_RST 0x24 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_MODEM_RST 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_MODEM_RST 32

#define HSSS_SCR_IOMUX_CONFIG_MODEM_DEV_WAKE 0x28 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_MODEM_DEV_WAKE 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_MODEM_DEV_WAKE 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC0_CLK 0x2C // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC0_CLK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC0_CLK 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC0_CMD 0x30 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC0_CMD 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC0_CMD 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT0 0x34 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT0 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT1 0x38 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT1 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT2 0x3C // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT2 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT3 0x40 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC0_DAT3 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC1_CLK 0x44 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC1_CLK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC1_CLK 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC1_CMD 0x48 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC1_CMD 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC1_CMD 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT0 0x4C // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT0 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT1 0x50 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT1 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT2 0x54 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT2 32

#define HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT3 0x58 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_SDMMC1_DAT3 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_CLK 0x5C // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_CLK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_CLK 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_CMD 0x60 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_CMD 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_CMD 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT0 0x64 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT0 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT1 0x68 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT1 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT2 0x6C // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT2 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT3 0x70 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT3 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT4 0x74 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT4 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT4 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT5 0x78 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT5 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT5 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT6 0x7C // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT6 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT6 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT7 0x80 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT7 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DAT7 32

#define HSSS_SCR_IOMUX_CONFIG_EMMC0_DS 0x84 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_EMMC0_DS 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_EMMC0_DS 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_TX_CLK 0x88 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_TX_CLK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_TX_CLK 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_TX_CTL 0x8C // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_TX_CTL 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_TX_CTL 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_TXD0 0x90 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD0 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_TXD1 0x94 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD1 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_TXD2 0x98 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD2 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_TXD3 0x9C // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_TXD3 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_RX_CLK 0xA0 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_RX_CLK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_RX_CLK 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_RX_CTL 0xA4 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_RX_CTL 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_RX_CTL 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_RXD0 0xA8 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD0 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_RXD1 0xAC // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD1 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_RXD2 0xB0 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD2 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_RXD3 0xB4 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_RXD3 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_MDC 0xB8 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_MDC 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_MDC 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_MDIO 0xBC // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_MDIO 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_MDIO 32

#define HSSS_SCR_IOMUX_CONFIG_GBE0_RST 0xC0 // RW Reset Val=32'h00000300
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE0_RST 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE0_RST 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_TX_CLK 0xC4 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_TX_CLK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_TX_CLK 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_TX_CTL 0xC8 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_TX_CTL 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_TX_CTL 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_TXD0 0xCC // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD0 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_TXD1 0xD0 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD1 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_TXD2 0xD4 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD2 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_TXD3 0xD8 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_TXD3 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_RX_CLK 0xDC // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_RX_CLK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_RX_CLK 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_RX_CTL 0xE0 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_RX_CTL 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_RX_CTL 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_RXD0 0xE4 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD0 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_RXD1 0xE8 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD1 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_RXD2 0xEC // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD2 32

#define HSSS_SCR_IOMUX_CONFIG_GBE1_RXD3 0xF0 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_GBE1_RXD3 32

#define HSSS_SCR_IOMUX_CONFIG_USB0_VBUS_DET 0xF4 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_USB0_VBUS_DET 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_USB0_VBUS_DET 32

#define HSSS_SCR_IOMUX_CONFIG_QSPI0_SCK 0xF8 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_QSPI0_SCK 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_QSPI0_SCK 32

#define HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ0 0xFC // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ0 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ0 32

#define HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ1 0x100 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ1 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ1 32

#define HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ2 0x104 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ2 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ2 32

#define HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ3 0x108 // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ3 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_QSPI0_DQ3 32

#define HSSS_SCR_IOMUX_CONFIG_QSPI0_CS 0x10C // RW Reset Val=32'h00000301
#define BITP_HSSS_SCR_IOMUX_CONFIG_QSPI0_CS 0
#define BITW_HSSS_SCR_IOMUX_CONFIG_QSPI0_CS 32
#endif

#ifndef __PCSS_CONFIG_REGISTERS_RESET_H__
#define __PCSS_CONFIG_REGISTERS_RESET_H__

/*PNOCSS reset register*/
#define PCSS_SCR_PNOCSS_RESET 0x0 // RW Reset Val=21'h0
#define BITP_PCSS_SCR_PNOCSS_RESET_RSVD_03 11
#define BITW_PCSS_SCR_PNOCSS_RESET_RSVD_03 21
#define BITP_PCSS_PNOCSS_PNOC_HSNOC_NSP_ACLK_RESET_N 10
#define BITW_PCSS_PNOCSS_PNOC_HSNOC_NSP_ACLK_RESET_N 1
#define BITP_PCSS_PNOCSS_HSNOC_PNOC_NSP_ACLK_RESET_N 9
#define BITW_PCSS_PNOCSS_HSNOC_PNOC_NSP_ACLK_RESET_N 1
#define BITP_PCSS_SCR_PNOCSS_RESET_RSVD_02 8
#define BITW_PCSS_SCR_PNOCSS_RESET_RSVD_02 1
#define BITP_PCSS_SCR_PNOCSS_RESET_RSVD_01 7
#define BITW_PCSS_SCR_PNOCSS_RESET_RSVD_01 1
#define BITP_PCSS_SCR_PNOCSS_RESET_RSVD_00 6
#define BITW_PCSS_SCR_PNOCSS_RESET_RSVD_00 1
#define BITP_PCSS_PNOCSS_LSPERIPH_PNOC_NSP_CLK_RESET_N 5
#define BITW_PCSS_PNOCSS_LSPERIPH_PNOC_NSP_CLK_RESET_N 1
#define BITP_PCSS_PNOCSS_LSPERIPH_DMA1_SYSPLL_HCLK_RESET_N 4
#define BITW_PCSS_PNOCSS_LSPERIPH_DMA1_SYSPLL_HCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_LSPERIPH_DMA1_SYSPLL_CLK_RESET_N 3
#define BITW_PCSS_PNOCSS_LSPERIPH_DMA1_SYSPLL_CLK_RESET_N 1
#define BITP_PCSS_PNOCSS_LSPERIPH_DMA2_SYSPLL_HCLK_RESET_N 2
#define BITW_PCSS_PNOCSS_LSPERIPH_DMA2_SYSPLL_HCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_LSPERIPH_DMA2_SYSPLL_CLK_RESET_N 1
#define BITW_PCSS_PNOCSS_LSPERIPH_DMA2_SYSPLL_CLK_RESET_N 1
#define BITP_PCSS_PNOCSS_SERVICEPORT_SYSPLL_CLK_RESET_N 0
#define BITW_PCSS_PNOCSS_SERVICEPORT_SYSPLL_CLK_RESET_N 1

/*PCSS MISC reset register*/
#define PCSS_SCR_PCSS_MISC_NIU_RESET 0x4 // RW Reset Val=20'h0
#define BITP_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_04 12
#define BITW_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_04 20
#define BITP_PRCM_PCSS_PCNOC_SYSCNTR_PCLK_RESET_N 11
#define BITW_PRCM_PCSS_PCNOC_SYSCNTR_PCLK_RESET_N 1
#define BITP_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_03 10
#define BITW_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_03 1
#define BITP_PRCM_PCSS_PCNOC_EFUSE_PCLK_RESET_N 9
#define BITW_PRCM_PCSS_PCNOC_EFUSE_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_PCNOC_GPIO0_PCLK_RESET_N 8
#define BITW_PRCM_PCSS_PCNOC_GPIO0_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_PCNOC_RTC_PCLK_RESET_N 7
#define BITW_PRCM_PCSS_PCNOC_RTC_PCLK_RESET_N 1
#define BITP_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_02 6
#define BITW_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_02 1
#define BITP_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_01 5
#define BITW_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_01 1
#define BITP_PRCM_PCSS_PCNOC_TMR_PCLK_RESET_N 4
#define BITW_PRCM_PCSS_PCNOC_TMR_PCLK_RESET_N 1
#define BITP_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_00 3
#define BITW_PCSS_SCR_PCSS_MISC_NIU_RESET_RSVD_00 1
#define BITP_PRCM_PCSS_PCNOC_I2C0_PCLK_RESET_N 2
#define BITW_PRCM_PCSS_PCNOC_I2C0_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_PCNOC_UART0_PCLK_RESET_N 1
#define BITW_PRCM_PCSS_PCNOC_UART0_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_PCNOC_WDT_PCLK_RESET_N 0
#define BITW_PRCM_PCSS_PCNOC_WDT_PCLK_RESET_N 1

/*gpuss niu reset register*/
#define PCSS_CONF_REG_GPUSS_NIU_RESET_N 0x8 // RW Reset Val=31'b0
#define BITP_PCSS_CONF_REG_GPUSS_NIU_RESET_N_RSVD_00 1
#define BITW_PCSS_CONF_REG_GPUSS_NIU_RESET_N_RSVD_00 31
#define BITP_PCSS_PNOCSS_GPUSS_RESET_N 0
#define BITW_PCSS_PNOCSS_GPUSS_RESET_N 1

/*DDR Resets*/
#define PCSS_SCR_DDRSS_DDR0_DDR1_NIU_RESET 0xC // RW Reset Val=26'h0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_NIU_RESET_RSVD_01 6
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_NIU_RESET_RSVD_01 26
#define BITP_PCSS_DDRSS_DDRNOC_NSP_DDRACLK_RESET_N 5
#define BITW_PCSS_DDRSS_DDRNOC_NSP_DDRACLK_RESET_N 1
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_NIU_RESET_RSVD_00 4
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_NIU_RESET_RSVD_00 1
#define BITP_PCSS_PNOCSS_DDRSS_DDRP_PCLK_RESET_N 3
#define BITW_PCSS_PNOCSS_DDRSS_DDRP_PCLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDRNOC_DDR1_DDRACLK_RESET_N 2
#define BITW_PCSS_DDRSS_DDRNOC_DDR1_DDRACLK_RESET_N 1
#define BITP_PCSS_PNOCSS_DDRSS_DDRC_PCLK_RESET_N 1
#define BITW_PCSS_PNOCSS_DDRSS_DDRC_PCLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDRNOC_DDR0_DDRACLK_RESET_N 0
#define BITW_PCSS_DDRSS_DDRNOC_DDR0_DDRACLK_RESET_N 1

/*AISS reset register*/
#define PCSS_SCR_AISS_NIU_RESET 0x10 // RW Reset Val=13'h0
#define BITP_PCSS_SCR_AISS_NIU_RESET_RSVD_02 19
#define BITW_PCSS_SCR_AISS_NIU_RESET_RSVD_02 13
#define BITP_PCSS_PNOCSS_AISS_SCR_PCLK_RESET_N 18
#define BITW_PCSS_PNOCSS_AISS_SCR_PCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_UART6_PCLK_RESET_N 17
#define BITW_PCSS_PNOCSS_UART6_PCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_AISRAM_ACLK_RESET_N 16
#define BITW_PCSS_PNOCSS_AISRAM_ACLK_RESET_N 1
#define BITP_PCSS_SCR_AISS_NIU_RESET_RSVD_01 9
#define BITW_PCSS_SCR_AISS_NIU_RESET_RSVD_01 7
#define BITP_PCSS_PNOCSS_CEVANPP_ENGINE_GLBL_RESET_N 8
#define BITW_PCSS_PNOCSS_CEVANPP_ENGINE_GLBL_RESET_N 1
#define BITP_PCSS_SCR_AISS_NIU_RESET_RSVD_00 1
#define BITW_PCSS_SCR_AISS_NIU_RESET_RSVD_00 7
#define BITP_PCSS_PNOCSS_CEVANPP_GLBL_RESET_N 0
#define BITW_PCSS_PNOCSS_CEVANPP_GLBL_RESET_N 1

/*PMISCSS BX2 reset register*/
#define PCSS_SCR_PMISCSS_BX2_NIU_RESET 0x14 // RW Reset Val=27'h0
#define BITP_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_04 5
#define BITW_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_04 27
#define BITP_PCSS_PNOCSS_PMISCSS_BX2_GLBL_RESET_N 4
#define BITW_PCSS_PNOCSS_PMISCSS_BX2_GLBL_RESET_N 1
#define BITP_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_03 3
#define BITW_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_03 1
#define BITP_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_02 2
#define BITW_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_02 1
#define BITP_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_01 0
#define BITW_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_01 2
#define BITP_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_00 0
#define BITW_PCSS_SCR_PMISCSS_BX2_NIU_RESET_RSVD_00 1

/*PMISCSS QSPI reset register*/
#define PCSS_SCR_PMISCSS_QSPI_NIU_RESET 0x18 // RW Reset Val=27'h0
#define BITP_PCSS_SCR_PMISCSS_QSPI_NIU_RESET_RSVD_01 3
#define BITW_PCSS_SCR_PMISCSS_QSPI_NIU_RESET_RSVD_01 29
#define BITP_PCSS_PNOCSS_PMISCSS_QSPI_PCLK_RESET_N 2
#define BITW_PCSS_PNOCSS_PMISCSS_QSPI_PCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_PMISCSS_QSPI_ACLK_RESET_N 1
#define BITW_PCSS_PNOCSS_PMISCSS_QSPI_ACLK_RESET_N 1
#define BITP_PCSS_SCR_PMISCSS_QSPI_NIU_RESET_RSVD_00 0
#define BITW_PCSS_SCR_PMISCSS_QSPI_NIU_RESET_RSVD_00 1

/*PMISCSS MISC reset register*/
#define PCSS_SCR_PMISCSS_MISC_NIU_RESET 0x1C // RW Reset Val=29'h0
#define BITP_PCSS_SCR_PMISCSS_MISC_NIU_RESET_RSVD_00 4
#define BITW_PCSS_SCR_PMISCSS_MISC_NIU_RESET_RSVD_00 28
#define BITP_PCSS_PNOCSS_PMISCSS_DMA0_HCLK_RESET_N 3
#define BITW_PCSS_PNOCSS_PMISCSS_DMA0_HCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_PMISCSS_DMA0_CORE_CLK_RESET_N 2
#define BITW_PCSS_PNOCSS_PMISCSS_DMA0_CORE_CLK_RESET_N 1
#define BITP_PCSS_PNOCSS_PMISCSS_UART7_PCLK_RESET_N 1
#define BITW_PCSS_PNOCSS_PMISCSS_UART7_PCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_PMISCSS_SPAD_ACLK_RESET_N 0
#define BITW_PCSS_PNOCSS_PMISCSS_SPAD_ACLK_RESET_N 1

/*VIDEOSS reset register*/
#define PCSS_SCR_VIDEOSS_NIU_RESET 0x20 // RW Reset Val=18'h0
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_08 14
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_08 18
#define BITP_PCSS_PNOCSS_VIDEOSS_JPEG_PCLK_RESET_N 13
#define BITW_PCSS_PNOCSS_VIDEOSS_JPEG_PCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_VIDEOSS_JPEG_ACLK_RESET_N 12
#define BITW_PCSS_PNOCSS_VIDEOSS_JPEG_ACLK_RESET_N 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_07 11
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_07 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_06 10
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_06 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_05 9
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_05 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_04 8
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_04 1
#define BITP_PCSS_PNOCSS_VIDEOSS_VDEC_ACLK_RESET_N 7
#define BITW_PCSS_PNOCSS_VIDEOSS_VDEC_ACLK_RESET_N 1
#define BITP_PCSS_PNOCSS_VIDEOSS_VDEC_PCLK_RESET_N 6
#define BITW_PCSS_PNOCSS_VIDEOSS_VDEC_PCLK_RESET_N 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_03 5
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_03 1
#define BITP_PCSS_PNOCSS_VIDEOSS_VENC_PCLK_RESET_N 4
#define BITW_PCSS_PNOCSS_VIDEOSS_VENC_PCLK_RESET_N 1
#define BITP_PCSS_PNOCSS_VIDEOSS_VENC_ACLK_RESET_N 3
#define BITW_PCSS_PNOCSS_VIDEOSS_VENC_ACLK_RESET_N 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_02 2
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_02 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_01 1
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_01 1
#define BITP_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_00 0
#define BITW_PCSS_SCR_VIDEOSS_NIU_RESET_RSVD_00 1

/*LSPERIPHSS I2S reset register*/
#define PCSS_SCR_LSPERIPHSS_I2S_NIU_RESET 0x24 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_LSPERIPHSS_I2S_NIU_RESET_RSVD_00 4
#define BITW_PCSS_SCR_LSPERIPHSS_I2S_NIU_RESET_RSVD_00 28
#define BITP_PCSS_LSPERIPHSS_LSNOC_I2S0_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_LSNOC_I2S0_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_I2S1_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_LSNOC_I2S1_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_I2S2_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_LSNOC_I2S2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_I2S3_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_LSNOC_I2S3_PCLK_RESET_N 1

/*LSPERIPHSS PWM reset register*/
#define PCSS_SCR_LSPERIPHSS_PWM_NIU_RESET 0x28 // RW Reset Val=26'h0
#define BITP_PCSS_SCR_LSPERIPHSS_PWM_NIU_RESET_RSVD_00 6
#define BITW_PCSS_SCR_LSPERIPHSS_PWM_NIU_RESET_RSVD_00 26
#define BITP_PCSS_LSPERIPHSS_LSNOC_PWM5_PCLK_RESET_N 5
#define BITW_PCSS_LSPERIPHSS_LSNOC_PWM5_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_PWM4_PCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_LSNOC_PWM4_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_PWM3_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_LSNOC_PWM3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_PWM2_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_LSNOC_PWM2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_PWM1_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_LSNOC_PWM1_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_PWM0_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_LSNOC_PWM0_PCLK_RESET_N 1

/*LSPERIPHSS UART reset register*/
#define PCSS_SCR_LSPERIPHSS_UART_NIU_RESET 0x2C // RW Reset Val=27'h0
#define BITP_PCSS_SCR_LSPERIPHSS_UART_NIU_RESET_RSVD_00 5
#define BITW_PCSS_SCR_LSPERIPHSS_UART_NIU_RESET_RSVD_00 27
#define BITP_PCSS_LSPERIPHSS_LSNOC_UART5_PCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_LSNOC_UART5_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_UART4_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_LSNOC_UART4_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_UART3_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_LSNOC_UART3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_UART2_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_LSNOC_UART2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_UART1_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_LSNOC_UART1_PCLK_RESET_N 1

/*LSPERIPHSS SPI reset register*/
#define PCSS_SCR_LSPERIPHSS_SPI_NIU_RESET 0x30 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_LSPERIPHSS_SPI_NIU_RESET_RSVD_00 4
#define BITW_PCSS_SCR_LSPERIPHSS_SPI_NIU_RESET_RSVD_00 28
#define BITP_PCSS_LSPERIPHSS_LSNOC_SPI3_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_LSNOC_SPI3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_SPI2_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_LSNOC_SPI2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_SPI1_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_LSNOC_SPI1_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_SPI0_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_LSNOC_SPI0_PCLK_RESET_N 1

/*LSPERIPHSS I2C reset register*/
#define PCSS_SCR_LSPERIPHSS_I2C_NIU_RESET 0x34 // RW Reset Val=29'h0
#define BITP_PCSS_SCR_LSPERIPHSS_I2C_NIU_RESET_RSVD_00 3
#define BITW_PCSS_SCR_LSPERIPHSS_I2C_NIU_RESET_RSVD_00 29
#define BITP_PCSS_LSPERIPHSS_LSNOC_I2C3_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_LSNOC_I2C3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_I2C2_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_LSNOC_I2C2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_I2C1_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_LSNOC_I2C1_PCLK_RESET_N 1

/*LSPERIPHSS AUDIO reset register*/
#define PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET 0x38 // RW Reset Val=20'h0
#define BITP_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_03 6
#define BITW_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_03 26
#define BITP_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_02 5
#define BITW_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_02 1
#define BITP_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_01 4
#define BITW_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_01 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_PDM0_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_LSNOC_PDM0_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_PDM1_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_LSNOC_PDM1_PCLK_RESET_N 1
#define BITP_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_00 1
#define BITW_PCSS_SCR_LSPERIPHSS_AUDIO_NIU_RESET_RSVD_00 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_STEREODAC_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_LSNOC_STEREODAC_PCLK_RESET_N 1

/*LSPERIPHSS MISC reset register*/
#define PCSS_SCR_LSPERIPHSS_MISC_NIU_RESET 0x3C // RW Reset Val=20'h0
#define BITP_PCSS_SCR_LSPERIPHSS_MISC_NIU_RESET_RSVD_02 12
#define BITW_PCSS_SCR_LSPERIPHSS_MISC_NIU_RESET_RSVD_02 20
#define BITP_PCSS_LSPERIPHSS_AUDIO_CLK_DIVIDERS_RESET_N 11
#define BITW_PCSS_LSPERIPHSS_AUDIO_CLK_DIVIDERS_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_XO_RESET_N 10
#define BITW_PCSS_LSPERIPHSS_LSNOC_XO_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_SERVICEPORT_PCLK_RESET_N 9
#define BITW_PCSS_LSPERIPHSS_LSNOC_SERVICEPORT_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_SYSTEM_PRMRY_CLK_DIVIDERS_RESET_N 8
#define BITW_PCSS_LSPERIPHSS_SYSTEM_PRMRY_CLK_DIVIDERS_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_IOMUX_XO_RESET_N 7
#define BITW_PCSS_LSPERIPHSS_LSNOC_IOMUX_XO_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_NSP_CLK_RESET_N 6
#define BITW_PCSS_LSPERIPHSS_LSNOC_NSP_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_ADC_CLK_RESET_N 5
#define BITW_PCSS_LSPERIPHSS_LSNOC_ADC_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_WDT_PCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_LSNOC_WDT_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_GPIO2_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_LSNOC_GPIO2_PCLK_RESET_N 1
#define BITP_PCSS_SCR_LSPERIPHSS_MISC_NIU_RESET_RSVD_01 2
#define BITW_PCSS_SCR_LSPERIPHSS_MISC_NIU_RESET_RSVD_01 1
#define BITP_PCSS_SCR_LSPERIPHSS_MISC_NIU_RESET_RSVD_00 1
#define BITW_PCSS_SCR_LSPERIPHSS_MISC_NIU_RESET_RSVD_00 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_TMR_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_LSNOC_TMR_PCLK_RESET_N 1

/*HSPERIPHSS reset register*/
#define PCSS_SCR_HSPERIPHSS_NIU_RESET 0x40 // RW Reset Val=25'h0
#define BITP_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_04 7
#define BITW_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_04 25
#define BITP_PCSS_HSNOC_RESET_N_SOC_DOMAIN 6
#define BITW_PCSS_HSNOC_RESET_N_SOC_DOMAIN 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_PINMUX_SCR_SYSPLL_PCLK_RESET_N 5
#define BITW_PCSS_HSPERIPHSS_HSNOC_PINMUX_SCR_SYSPLL_PCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_GPIO1_PCLK_RESET_N 4
#define BITW_PCSS_HSPERIPHSS_HSNOC_GPIO1_PCLK_RESET_N 1
#define BITP_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_03 3
#define BITW_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_03 1
#define BITP_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_02 2
#define BITW_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_02 1
#define BITP_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_01 1
#define BITW_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_01 1
#define BITP_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_00 0
#define BITW_PCSS_SCR_HSPERIPHSS_NIU_RESET_RSVD_00 1

/*USB reset register*/
#define PCSS_SCR_USB_NIU_RESET 0x44 // RW Reset Val=26'h0
#define BITP_PCSS_SCR_USB_NIU_RESET_RSVD_00 6
#define BITW_PCSS_SCR_USB_NIU_RESET_RSVD_00 26
#define BITP_PCSS_HSPERIPHSS_HSNOC_USBHOST_APB_PHY0_RESET_N 5
#define BITW_PCSS_HSPERIPHSS_HSNOC_USBHOST_APB_PHY0_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_USBHOST_APB_PHY1_RESET_N 4
#define BITW_PCSS_HSPERIPHSS_HSNOC_USBHOST_APB_PHY1_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_USBHOST_APB_PHY2_RESET_N 3
#define BITW_PCSS_HSPERIPHSS_HSNOC_USBHOST_APB_PHY2_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_USBOTG_APB_PHY3_RESET_N 2
#define BITW_PCSS_HSPERIPHSS_HSNOC_USBOTG_APB_PHY3_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_USBOTG_VCC_RESET_N 1
#define BITW_PCSS_HSPERIPHSS_HSNOC_USBOTG_VCC_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_USBHOST_VCC_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_HSNOC_USBHOST_VCC_RESET_N 1

/*EMMC SDIO reset register*/
#define PCSS_SCR_EMMC_SDIO_NIU_RESET 0x48 // RW Reset Val=23'h0
#define BITP_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_06 9
#define BITW_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_06 23
#define BITP_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_05 8
#define BITW_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_05 1
#define BITP_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_04 7
#define BITW_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_04 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_SDIO1_CLK_RESET_N 6
#define BITW_PCSS_HSPERIPHSS_HSNOC_SDIO1_CLK_RESET_N 1
#define BITP_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_03 5
#define BITW_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_03 1
#define BITP_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_02 4
#define BITW_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_02 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_SDIO0_CLK_RESET_N 3
#define BITW_PCSS_HSPERIPHSS_HSNOC_SDIO0_CLK_RESET_N 1
#define BITP_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_01 2
#define BITW_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_01 1
#define BITP_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_00 1
#define BITW_PCSS_SCR_EMMC_SDIO_NIU_RESET_RSVD_00 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_EMMC_CLK_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_HSNOC_EMMC_CLK_RESET_N 1

/*GBESS reset register*/
#define PCSS_SCR_GBESS_NIU_RESET 0x4C // RW Reset Val=23'b0
#define BITP_PCSS_SCR_GBESS_NIU_RESET_RSVD_01 9
#define BITW_PCSS_SCR_GBESS_NIU_RESET_RSVD_01 23
#define BITP_PCSS_HSPERIPHSS_HSNOC_GBESS1_ACLK_RESET_N 8
#define BITW_PCSS_HSPERIPHSS_HSNOC_GBESS1_ACLK_RESET_N 1
#define BITP_PCSS_SCR_GBESS_NIU_RESET_RSVD_00 1
#define BITW_PCSS_SCR_GBESS_NIU_RESET_RSVD_00 7
#define BITP_PCSS_HSPERIPHSS_HSNOC_GBESS0_ACLK_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_HSNOC_GBESS0_ACLK_RESET_N 1

/*DISPLAY reset register*/
#define PCSS_SCR_DISPLAY_NIU_RESET 0x50 // RW Reset Val=25'h0
#define BITP_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_05 7
#define BITW_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_05 25
#define BITP_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_04 6
#define BITW_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_04 1
#define BITP_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_03 5
#define BITW_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_03 1
#define BITP_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_02 4
#define BITW_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_02 1
#define BITP_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_01 3
#define BITW_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_01 1
#define BITP_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_00 2
#define BITW_PCSS_SCR_DISPLAY_NIU_RESET_RSVD_00 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_DISPLAY_SYSPLL_DSI_PCLK_RESET_N 1
#define BITW_PCSS_HSPERIPHSS_HSNOC_DISPLAY_SYSPLL_DSI_PCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_DISPLAY_SYSPLL_DISCTL_ACLK_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_HSNOC_DISPLAY_SYSPLL_DISCTL_ACLK_RESET_N 1

#endif

#ifndef __PCSS_CONFIG_REGISTERS_SECURE_H__
#define __PCSS_CONFIG_REGISTERS_SECURE_H__

/*xm6 epp frontport address filter configuration*/
#define AISS_SCR_XM6_EPP_FP_ADDR_FILTER 0xC // RW Reset Val=12'h602
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_ULIMIT 20
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_ULIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_LLIMIT 8
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_LLIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_NIBBLE 4
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_NIBBLE 4
#define BITP_AISS_SCR_XM6_EPP_FP_ADDR_FILTER_RSVD_00 0
#define BITW_AISS_SCR_XM6_EPP_FP_ADDR_FILTER_RSVD_00 4

/*xm6 epp frontport address filter configuration*/
#define AISS_SCR_XM6_EPP_FP_ADDR_FILTER_EN 0x10 // WO Reset Val=31'h0
#define BITP_AISS_SCR_XM6_EPP_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_AISS_SCR_XM6_EPP_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_ADDRFILT_EN 0
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_FRONTPORT_ADDRFILT_EN 1

/*xm6 epp aisram address filter configuration*/
#define AISS_SCR_XM6_EPP_SRAM_ADDR_FILTER 0x14 // RW Reset Val=12'h606
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_ULIMIT 20
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_ULIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_LLIMIT 8
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_LLIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_NIBBLE 4
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_NIBBLE 4
#define BITP_AISS_SCR_XM6_EPP_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_AISS_SCR_XM6_EPP_SRAM_ADDR_FILTER_RSVD_00 4

/*xm6 epp aisram address filter configuration*/
#define AISS_SCR_XM6_EPP_SRAM_ADDR_FILTER_EN 0x18 // WO Reset Val=31'h0
#define BITP_AISS_SCR_XM6_EPP_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_AISS_SCR_XM6_EPP_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_ADDRFILT_EN 0
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_SRAM_ADDRFILT_EN 1

/*xm6 epp ddr address filter configuration*/
#define AISS_SCR_XM6_EPP_DDR_ADDR_FILTER 0x1C // RW Reset Val=28'h0
#define BITP_AISS_SCR_XM6_EPP_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_AISS_SCR_XM6_EPP_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_AISS_ADDRCONV_VPUEPP_DDR_NIBBLE 0
#define BITW_PCSS_AISS_ADDRCONV_VPUEPP_DDR_NIBBLE 4

/*xm6 edp frontport address filter configuration*/
#define AISS_SCR_XM6_EDP_FP_ADDR_FILTER 0x20 // RW Reset Val=12'h602
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_ULIMIT 20
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_ULIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_LLIMIT 8
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_LLIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_NIBBLE 4
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_NIBBLE 4
#define BITP_AISS_SCR_XM6_EDP_FP_ADDR_FILTER_RSVD_00 0
#define BITW_AISS_SCR_XM6_EDP_FP_ADDR_FILTER_RSVD_00 4

/*xm6 edp frontport address filter configuration*/
#define AISS_SCR_XM6_EDP_FP_ADDR_FILTER_EN 0x24 // WO Reset Val=31'h0
#define BITP_AISS_SCR_XM6_EDP_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_AISS_SCR_XM6_EDP_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_ADDRFILT_EN 0
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_FRONTPORT_ADDRFILT_EN 1

/*xm6 edp aisram address filter configuration*/
#define AISS_SCR_XM6_EDP_SRAM_ADDR_FILTER 0x28 // RW Reset Val=12'h606
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_ULIMIT 20
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_ULIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_LLIMIT 8
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_LLIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_NIBBLE 4
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_NIBBLE 4
#define BITP_AISS_SCR_XM6_EDP_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_AISS_SCR_XM6_EDP_SRAM_ADDR_FILTER_RSVD_00 4

/*xm6 edp aisram address filter configuration*/
#define AISS_SCR_XM6_EDP_SRAM_ADDR_FILTER_EN 0x2C // WO Reset Val=31'h0
#define BITP_AISS_SCR_XM6_EDP_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_AISS_SCR_XM6_EDP_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_ADDRFILT_EN 0
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_SRAM_ADDRFILT_EN 1

/*xm6 edp ddr address filter configuration*/
#define AISS_SCR_XM6_EDP_DDR_ADDR_FILTER 0x30 // RW Reset Val=28'h0
#define BITP_AISS_SCR_XM6_EDP_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_AISS_SCR_XM6_EDP_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_AISS_ADDRCONV_VPUEDP_DDR_NIBBLE 0
#define BITW_PCSS_AISS_ADDRCONV_VPUEDP_DDR_NIBBLE 4

/*nps edp frontport address filter configuration*/
#define AISS_SCR_NPS_EDP_FP_ADDR_FILTER 0x34 // RW Reset Val=12'h602
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_ULIMIT 20
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_ULIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_LLIMIT 8
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_LLIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_NIBBLE 4
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_NIBBLE 4
#define BITP_AISS_SCR_NPS_EDP_FP_ADDR_FILTER_RSVD_00 0
#define BITW_AISS_SCR_NPS_EDP_FP_ADDR_FILTER_RSVD_00 4

/*nps edp frontport address filter configuration*/
#define AISS_SCR_NPS_EDP_FP_ADDR_FILTER_EN 0x38 // WO Reset Val=31'h0
#define BITP_AISS_SCR_NPS_EDP_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_AISS_SCR_NPS_EDP_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_ADDRFILT_EN 0
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_FRONTPORT_ADDRFILT_EN 1

/*nps edp aisram address filter configuration*/
#define AISS_SCR_NPS_EDP_SRAM_ADDR_FILTER 0x3C // RW Reset Val=12'h606
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_ULIMIT 20
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_ULIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_LLIMIT 8
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_LLIMIT 12
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_NIBBLE 4
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_NIBBLE 4
#define BITP_AISS_SCR_NPS_EDP_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_AISS_SCR_NPS_EDP_SRAM_ADDR_FILTER_RSVD_00 4

/*nps edp aisram address filter configuration*/
#define AISS_SCR_NPS_EDP_SRAM_ADDR_FILTER_EN 0x40 // WO Reset Val=31'h0
#define BITP_AISS_SCR_NPS_EDP_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_AISS_SCR_NPS_EDP_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_ADDRFILT_EN 0
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_SRAM_ADDRFILT_EN 1

/*nps edp ddr address filter configuration*/
#define AISS_SCR_NPS_EDP_DDR_ADDR_FILTER 0x44 // RW Reset Val=28'h0
#define BITP_AISS_SCR_NPS_EDP_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_AISS_SCR_NPS_EDP_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_AISS_ADDRCONV_ENGINEEDP_DDR_NIBBLE 0
#define BITW_PCSS_AISS_ADDRCONV_ENGINEEDP_DDR_NIBBLE 4

/*jpeg frontport address filter configuration*/
#define VIDEOSS_SCR_JPEG_FP_ADDR_FILTER 0x48 // RW Reset Val=12'h0
#define BITP_PCSS_VIDEOSS_JPEG_FRONTPORT_UPPER_LIMIT 20
#define BITW_PCSS_VIDEOSS_JPEG_FRONTPORT_UPPER_LIMIT 12
#define BITP_PCSS_VIDEOSS_JPEG_FRONTPORT_LOWER_LIMIT 8
#define BITW_PCSS_VIDEOSS_JPEG_FRONTPORT_LOWER_LIMIT 12
#define BITP_PCSS_VIDEOSS_JPEG_FRONTPORT_NIBBLE 4
#define BITW_PCSS_VIDEOSS_JPEG_FRONTPORT_NIBBLE 4
#define BITP_VIDEOSS_SCR_JPEG_FP_ADDR_FILTER_RSVD_00 0
#define BITW_VIDEOSS_SCR_JPEG_FP_ADDR_FILTER_RSVD_00 4

/*jpeg frontport address filter configuration*/
#define VIDEOSS_SCR_JPEG_FP_ADDR_FILTER_EN 0x4C // WO Reset Val=31'h0
#define BITP_VIDEOSS_SCR_JPEG_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_VIDEOSS_SCR_JPEG_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_VIDEOSS_JPEG_FRONTPORT_ADDRESS_FILTER_EN 0
#define BITW_PCSS_VIDEOSS_JPEG_FRONTPORT_ADDRESS_FILTER_EN 1

/*jpeg frontport sram filter configuration*/
#define VIDEOSS_SCR_JPEG_SRAM_ADDR_FILTER 0x50 // RW Reset Val=12'h0
#define BITP_PCSS_VIDEOSS_JPEG_SRAM_UPPER_LIMIT 20
#define BITW_PCSS_VIDEOSS_JPEG_SRAM_UPPER_LIMIT 12
#define BITP_PCSS_VIDEOSS_JPEG_SRAM_LOWER_LIMIT 8
#define BITW_PCSS_VIDEOSS_JPEG_SRAM_LOWER_LIMIT 12
#define BITP_PCSS_VIDEOSS_JPEG_SRAM_NIBBLE 4
#define BITW_PCSS_VIDEOSS_JPEG_SRAM_NIBBLE 4
#define BITP_VIDEOSS_SCR_JPEG_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_VIDEOSS_SCR_JPEG_SRAM_ADDR_FILTER_RSVD_00 4

/*jpeg frontport sram filter configuration*/
#define VIDEOSS_SCR_JPEG_SRAM_ADDR_FILTER_EN 0x54 // WO Reset Val=31'h0
#define BITP_VIDEOSS_SCR_JPEG_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_VIDEOSS_SCR_JPEG_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_VIDEOSS_JPEG_SRAM_ADDRESS_FILTER_EN 0
#define BITW_PCSS_VIDEOSS_JPEG_SRAM_ADDRESS_FILTER_EN 1

/*jpeg ddr nibble*/
#define VIDEOSS_SCR_JPEG_DDR_ADDR_FILTER 0x58 // RW Reset Val=28'h0
#define BITP_VIDEOSS_SCR_JPEG_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_VIDEOSS_SCR_JPEG_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_VIDEOSS_JPEG_DDR_NIBBLE 0
#define BITW_PCSS_VIDEOSS_JPEG_DDR_NIBBLE 4

/*venc frontport address filter configuration*/
#define VIDEOSS_SCR_VENC_FP_ADDR_FILTER 0x5C // RW Reset Val=12'h0
#define BITP_PCSS_VIDEOSS_VENC_FRONTPORT_UPPER_LIMIT 20
#define BITW_PCSS_VIDEOSS_VENC_FRONTPORT_UPPER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VENC_FRONTPORT_LOWER_LIMIT 8
#define BITW_PCSS_VIDEOSS_VENC_FRONTPORT_LOWER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VENC_FRONTPORT_NIBBLE 4
#define BITW_PCSS_VIDEOSS_VENC_FRONTPORT_NIBBLE 4
#define BITP_VIDEOSS_SCR_VENC_FP_ADDR_FILTER_RSVD_00 0
#define BITW_VIDEOSS_SCR_VENC_FP_ADDR_FILTER_RSVD_00 4

/*venc frontport address filter configuration*/
#define VIDEOSS_SCR_VENC_FP_ADDR_FILTER_EN 0x60 // WO Reset Val=31'h0
#define BITP_VIDEOSS_SCR_VENC_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_VIDEOSS_SCR_VENC_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_VIDEOSS_VENC_FRONTPORT_ADDRESS_FILTER_EN 0
#define BITW_PCSS_VIDEOSS_VENC_FRONTPORT_ADDRESS_FILTER_EN 1

/*venc frontport sram filter configuration*/
#define VIDEOSS_SCR_VENC_SRAM_ADDR_FILTER 0x64 // RW Reset Val=12'h0
#define BITP_PCSS_VIDEOSS_VENC_SRAM_UPPER_LIMIT 20
#define BITW_PCSS_VIDEOSS_VENC_SRAM_UPPER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VENC_SRAM_LOWER_LIMIT 8
#define BITW_PCSS_VIDEOSS_VENC_SRAM_LOWER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VENC_SRAM_NIBBLE 4
#define BITW_PCSS_VIDEOSS_VENC_SRAM_NIBBLE 4
#define BITP_VIDEOSS_SCR_VENC_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_VIDEOSS_SCR_VENC_SRAM_ADDR_FILTER_RSVD_00 4

/*venc frontport sram filter configuration*/
#define VIDEOSS_SCR_VENC_SRAM_ADDR_FILTER_EN 0x68 // WO Reset Val=31'h0
#define BITP_VIDEOSS_SCR_VENC_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_VIDEOSS_SCR_VENC_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_VIDEOSS_VENC_SRAM_ADDRESS_FILTER_EN 0
#define BITW_PCSS_VIDEOSS_VENC_SRAM_ADDRESS_FILTER_EN 1

/*venc ddr nibble*/
#define VIDEOSS_SCR_VENC_DDR_ADDR_FILTER 0x6C // RW Reset Val=28'h0
#define BITP_VIDEOSS_SCR_VENC_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_VIDEOSS_SCR_VENC_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_VIDEOSS_VENC_DDR_NIBBLE 0
#define BITW_PCSS_VIDEOSS_VENC_DDR_NIBBLE 4

/*vdec frontport address filter configuration*/
#define VIDEOSS_SCR_VDEC_FP_ADDR_FILTER 0x70 // RW Reset Val=12'h0
#define BITP_PCSS_VIDEOSS_VDEC_FRONTPORT_UPPER_LIMIT 20
#define BITW_PCSS_VIDEOSS_VDEC_FRONTPORT_UPPER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VDEC_FRONTPORT_LOWER_LIMIT 8
#define BITW_PCSS_VIDEOSS_VDEC_FRONTPORT_LOWER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VDEC_FRONTPORT_NIBBLE 4
#define BITW_PCSS_VIDEOSS_VDEC_FRONTPORT_NIBBLE 4
#define BITP_VIDEOSS_SCR_VDEC_FP_ADDR_FILTER_RSVD_00 0
#define BITW_VIDEOSS_SCR_VDEC_FP_ADDR_FILTER_RSVD_00 4

/*vdec frontport address filter configuration*/
#define VIDEOSS_SCR_VDEC_FP_ADDR_FILTER_EN_EN 0x74 // WO Reset Val=31'h0
#define BITP_VIDEOSS_SCR_VDEC_FP_ADDR_FILTER_EN_EN_RSVD_00 1
#define BITW_VIDEOSS_SCR_VDEC_FP_ADDR_FILTER_EN_EN_RSVD_00 31
#define BITP_PCSS_VIDEOSS_VDEC_FRONTPORT_ADDRESS_FILTER_EN 0
#define BITW_PCSS_VIDEOSS_VDEC_FRONTPORT_ADDRESS_FILTER_EN 1

/*vdec frontport sram filter configuration*/
#define VIDEOSS_SCR_VDEC_SRAM_ADDR_FILTER 0x78 // RW Reset Val=12'h0
#define BITP_PCSS_VIDEOSS_VDEC_SRAM_UPPER_LIMIT 20
#define BITW_PCSS_VIDEOSS_VDEC_SRAM_UPPER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VDEC_SRAM_LOWER_LIMIT 8
#define BITW_PCSS_VIDEOSS_VDEC_SRAM_LOWER_LIMIT 12
#define BITP_PCSS_VIDEOSS_VDEC_SRAM_NIBBLE 4
#define BITW_PCSS_VIDEOSS_VDEC_SRAM_NIBBLE 4
#define BITP_VIDEOSS_SCR_VDEC_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_VIDEOSS_SCR_VDEC_SRAM_ADDR_FILTER_RSVD_00 4

/*vdec frontport sram filter configuration*/
#define VIDEOSS_SCR_VDEC_SRAM_ADDR_FILTER_EN 0x7C // WO Reset Val=31'h0
#define BITP_VIDEOSS_SCR_VDEC_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_VIDEOSS_SCR_VDEC_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_VIDEOSS_VDEC_SRAM_ADDRESS_FILTER_EN 0
#define BITW_PCSS_VIDEOSS_VDEC_SRAM_ADDRESS_FILTER_EN 1

/*vdec ddr nibble*/
#define VIDEOSS_SCR_VDEC_DDR_ADDR_FILTER 0x80 // RW Reset Val=28'h0
#define BITP_VIDEOSS_SCR_VDEC_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_VIDEOSS_SCR_VDEC_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_VIDEOSS_VDEC_DDR_NIBBLE 0
#define BITW_PCSS_VIDEOSS_VDEC_DDR_NIBBLE 4

/*BX2 EPP Addr converter configuration*/
#define PMISCSS_SCR_BX2_EPP_FP_ADDR_FILTER 0x84 // RW Reset Val=12'h602
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_ULIMIT 20
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_ULIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_LLIMIT 8
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_LLIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_NIBBLE 4
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_NIBBLE 4
#define BITP_PMISCSS_SCR_BX2_EPP_FP_ADDR_FILTER_RSVD_00 0
#define BITW_PMISCSS_SCR_BX2_EPP_FP_ADDR_FILTER_RSVD_00 4

/*BX2 EPP Addr converter configuration*/
#define PMISCSS_SCR_BX2_EPP_FP_ADDR_FILTER_EN 0x88 // WO Reset Val=31'h0
#define BITP_PMISCSS_SCR_BX2_EPP_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_PMISCSS_SCR_BX2_EPP_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_ADDRFILT_EN 0
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_FRONTPORT_ADDRFILT_EN 1

/*BX2 EPP Addr converter configuration*/
#define PMISCSS_SCR_BX2_EPP_SRAM_ADDR_FILTER 0x8C // RW Reset Val=12'h606
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_ULIMIT 20
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_ULIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_LLIMIT 8
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_LLIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_NIBBLE 4
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_NIBBLE 4
#define BITP_PMISCSS_SCR_BX2_EPP_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_PMISCSS_SCR_BX2_EPP_SRAM_ADDR_FILTER_RSVD_00 4

/*BX2 EPP Addr converter configuration*/
#define PMISCSS_SCR_BX2_EPP_SRAM_ADDR_FILTER_EN 0x90 // WO Reset Val=31'h0
#define BITP_PMISCSS_SCR_BX2_EPP_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_PMISCSS_SCR_BX2_EPP_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_ADDRFILT_EN 0
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_SRAM_ADDRFILT_EN 1

/*BX2 EPP Addr converter configuration*/
#define PMISCSS_SCR_BX2_EPP_DDR_ADDR_FILTER 0x94 // RW Reset Val=28'h0
#define BITP_PMISCSS_SCR_BX2_EPP_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_PMISCSS_SCR_BX2_EPP_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_DDR_NIBBLE 0
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EPP_DDR_NIBBLE 4

/*BX2 EDP Frontport Addr filter configuration*/
#define PMISCSS_SCR_BX2_EDP_FP_ADDR_FILTER 0x98 // RW Reset Val=12'h602
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_ULIMIT 20
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_ULIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_LLIMIT 8
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_LLIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_NIBBLE 4
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_NIBBLE 4
#define BITP_PMISCSS_SCR_BX2_EDP_FP_ADDR_FILTER_RSVD_00 0
#define BITW_PMISCSS_SCR_BX2_EDP_FP_ADDR_FILTER_RSVD_00 4

/*BX2 EDP Frontport Addr filter configuration*/
#define PMISCSS_SCR_BX2_EDP_FP_ADDR_FILTER_EN 0x9C // WO Reset Val=31'h0
#define BITP_PMISCSS_SCR_BX2_EDP_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_PMISCSS_SCR_BX2_EDP_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_ADDRFILT_EN 0
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_FRONTPORT_ADDRFILT_EN 1

/*BX2 EDP SRAM Addr filter configuration*/
#define PMISCSS_SCR_BX2_EDP_SRAM_ADDR_FILTER 0xA0 // RW Reset Val=12'h606
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_ULIMIT 20
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_ULIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_LLIMIT 8
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_LLIMIT 12
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_NIBBLE 4
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_NIBBLE 4
#define BITP_PMISCSS_SCR_BX2_EDP_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_PMISCSS_SCR_BX2_EDP_SRAM_ADDR_FILTER_RSVD_00 4

/*BX2 EDP SRAM Addr filter configuration*/
#define PMISCSS_SCR_BX2_EDP_ADDR_SRAM_FILTER_EN 0xA4 // WO Reset Val=31'h0
#define BITP_PMISCSS_SCR_BX2_EDP_ADDR_SRAM_FILTER_EN_RSVD_00 1
#define BITW_PMISCSS_SCR_BX2_EDP_ADDR_SRAM_FILTER_EN_RSVD_00 31
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_ADDRFILT_EN 0
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_SRAM_ADDRFILT_EN 1

/*BX2 EDP DDR Addr filter configuration*/
#define PMISCSS_SCR_BX2_EDP_DDR_ADDR_FILTER 0xA8 // RW Reset Val=28'h0
#define BITP_PMISCSS_SCR_BX2_EDP_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_PMISCSS_SCR_BX2_EDP_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_DDR_NIBBLE 0
#define BITW_PCSS_PMISCSS_ADDRCONV_CEVAX_EDP_DDR_NIBBLE 4

/*DISPLAY Frontport Addr filter configuration*/
#define HSPERIPHSS_SCR_DISPLAY_FP_ADDR_FILTER 0xAC // RW Reset Val=12'h602
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_FRONTPORT_UPPER_LIMIT 20
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_FRONTPORT_UPPER_LIMIT 12
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_FRONTPORT_LOWER_LIMIT 8
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_FRONTPORT_LOWER_LIMIT 12
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_FRONTPORT_NIBBLE 4
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_FRONTPORT_NIBBLE 4
#define BITP_HSPERIPHSS_SCR_DISPLAY_FP_ADDR_FILTER_RSVD_00 0
#define BITW_HSPERIPHSS_SCR_DISPLAY_FP_ADDR_FILTER_RSVD_00 4

/*DISPLAY Frontport Addr filter configuration*/
#define HSPERIPHSS_SCR_DISPLAY_FP_ADDR_FILTER_EN 0xB0 // WO Reset Val=31'h0
#define BITP_HSPERIPHSS_SCR_DISPLAY_FP_ADDR_FILTER_EN_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_DISPLAY_FP_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_ADDRESS_FILTER_EN 0
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_ADDRESS_FILTER_EN 1

/*DISPLAY Frontport Addr filter configuration*/
#define HSPERIPHSS_SCR_DISPLAY_SRAM_ADDR_FILTER 0xB4 // RW Reset Val=12'h602
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_UPPER_LIMIT 20
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_UPPER_LIMIT 12
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_LOWER_LIMIT 8
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_LOWER_LIMIT 12
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_NIBBLE 4
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_NIBBLE 4
#define BITP_HSPERIPHSS_SCR_DISPLAY_SRAM_ADDR_FILTER_RSVD_00 0
#define BITW_HSPERIPHSS_SCR_DISPLAY_SRAM_ADDR_FILTER_RSVD_00 4

/*DISPLAY Frontport Addr filter configuration*/
#define HSPERIPHSS_SCR_DISPLAY_SRAM_ADDR_FILTER_EN 0xB8 // WO Reset Val=31'h0
#define BITP_HSPERIPHSS_SCR_DISPLAY_SRAM_ADDR_FILTER_EN_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_DISPLAY_SRAM_ADDR_FILTER_EN_RSVD_00 31
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_ADDRESS_FILTER_EN 0
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_SRAM_ADDRESS_FILTER_EN 1

/*DISPLAY DDR Addr filter configuration*/
#define HSPERIPHSS_SCR_DISPLAY_DDR_ADDR_FILTER 0xBC // RW Reset Val=28'h0
#define BITP_HSPERIPHSS_SCR_DISPLAY_DDR_ADDR_FILTER_RSVD_00 4
#define BITW_HSPERIPHSS_SCR_DISPLAY_DDR_ADDR_FILTER_RSVD_00 28
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DC_DDR_NIBBLE 0
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DC_DDR_NIBBLE 4

/*Cpuss reset vector 32:0*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE0_0 0xC0 // RW Reset Val=32'h00010000
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR0_0 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR0_0 32

/*Cpuss reset vector 33:36*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE0_1 0xC4 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_CPUSS_RESET_VECTOR_CORE0_1_RSVD_00 4
#define BITW_PCSS_SCR_CPUSS_RESET_VECTOR_CORE0_1_RSVD_00 28
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR0_1 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR0_1 4

/*Cpuss reset vector 32:0*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE1_0 0xC8 // RW Reset Val=32'h00010000
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR1_0 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR1_0 32

/*Cpuss reset vector 33:36*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE1_1 0xCC // RW Reset Val=28'h0
#define BITP_PCSS_SCR_CPUSS_RESET_VECTOR_CORE1_1_RSVD_00 4
#define BITW_PCSS_SCR_CPUSS_RESET_VECTOR_CORE1_1_RSVD_00 28
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR1_1 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR1_1 4

/*Cpuss reset vector 32:0*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE2_0 0xD0 // RW Reset Val=32'h00010000
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR2_0 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR2_0 32

/*Cpuss reset vector 33:36*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE2_1 0xD4 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_CPUSS_RESET_VECTOR_CORE2_1_RSVD_00 4
#define BITW_PCSS_SCR_CPUSS_RESET_VECTOR_CORE2_1_RSVD_00 28
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR2_1 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR2_1 4

/*Cpuss reset vector 32:0*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE3_0 0xD8 // RW Reset Val=32'h00010000
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR3_0 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR3_0 32

/*Cpuss reset vector 33:36*/
#define PCSS_SCR_CPUSS_RESET_VECTOR_CORE3_1 0xDC // RW Reset Val=28'h0
#define BITP_PCSS_SCR_CPUSS_RESET_VECTOR_CORE3_1_RSVD_00 4
#define BITW_PCSS_SCR_CPUSS_RESET_VECTOR_CORE3_1_RSVD_00 28
#define BITP_PCSS_CPUSS_SCR_RESET_VECTOR3_1 0
#define BITW_PCSS_CPUSS_SCR_RESET_VECTOR3_1 4

/*Reset vector for S21 core 32:0*/
#define PCSS_SCR_S21_RESET_VECTOR_LOWER_BITS 0xE0 // RW Reset Val=32'h00010000
#define BITP_PCSS_S21_SCR_RESET_VECTOR_0 0
#define BITW_PCSS_S21_SCR_RESET_VECTOR_0 32

/*Reset vector for S21 core 36:33*/
#define PCSS_SCR_S21_RESET_VECTOR_UPPER_NIBBLE 0xE4 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_S21_RESET_VECTOR_UPPER_NIBBLE_RSVD_00 4
#define BITW_PCSS_SCR_S21_RESET_VECTOR_UPPER_NIBBLE_RSVD_00 28
#define BITP_PCSS_S21_SCR_RESET_VECTOR_1 0
#define BITW_PCSS_S21_SCR_RESET_VECTOR_1 4

/*Reset vector for S21 core 32:0*/
#define PCSS_SCR_S21_RESET_VECTOR_JTAG_LOWER_BITS                              \
    0xE8 // RW Reset Val=32'h00010000
#define BITP_PCSS_S21_SCR_JTAG_RESET_VECTOR_0 0
#define BITW_PCSS_S21_SCR_JTAG_RESET_VECTOR_0 32

/*Reset vector for S21 core 36:33*/
#define PCSS_SCR_S21_RESET_VECTOR_JTAG_UPPER_NIBBLE 0xEC // RW Reset Val=28'h0
#define BITP_PCSS_SCR_S21_RESET_VECTOR_JTAG_UPPER_NIBBLE_RSVD_00 4
#define BITW_PCSS_SCR_S21_RESET_VECTOR_JTAG_UPPER_NIBBLE_RSVD_00 28
#define BITP_PCSS_S21_SCR_JTAG_RESET_VECTOR_1 0
#define BITW_PCSS_S21_SCR_JTAG_RESET_VECTOR_1 4

/*Isolation enable for signals crossing from SoC to AON power domain*/
#define PCSS_SCR_AON_INPUT_FENCE_SOC 0xF0 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_AON_INPUT_FENCE_SOC_RSVD_00 1
#define BITW_PCSS_SCR_AON_INPUT_FENCE_SOC_RSVD_00 31
#define BITP_SOC_AON_ISO_EN 0
#define BITW_SOC_AON_ISO_EN 1

/*Isolation enable for signals crossing from CPU to AON power domain*/
#define PCSS_SCR_AON_INPUT_FENCE_CPU 0xF4 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_AON_INPUT_FENCE_CPU_RSVD_00 1
#define BITW_PCSS_SCR_AON_INPUT_FENCE_CPU_RSVD_00 31
#define BITP_CPU_AON_ISO_EN 0
#define BITW_CPU_AON_ISO_EN 1

/*protection*/
#define DDRSS_SECURED_REG_PROT 0xF8 // RW Reset Val=26'h0
#define BITP_DDRSS_SECURED_REG_PROT_RSVD_00 6
#define BITW_DDRSS_SECURED_REG_PROT_RSVD_00 26
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_PPROT_PIN 3
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_PPROT_PIN 3
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_PPROT_PIN 0
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_PPROT_PIN 3

/*CPUSS NIU RESET*/
#define CPUSS_NIU_RESET 0xFC // RW Reset Val=31'h0
#define BITP_CPUSS_NIU_RESET_RSVD_00 1
#define BITW_CPUSS_NIU_RESET_RSVD_00 31
#define BITP_PCSS_PNOCSS_U74_RESET_N 0
#define BITW_PCSS_PNOCSS_U74_RESET_N 1
#endif


#ifndef __PCSS_CONFIG_REGISTERS_SCR_H__
#define __PCSS_CONFIG_REGISTERS_SCR_H__

/*To store the values of boot configuration based on both fuse setting and pins
 * sampled on reset deassertion (refer the boot document)*/
#define PCSS_SCR_BOOT_CONFIG 0x0 // RO Reset Val=27'h0
#define BITP_PCSS_SCR_BOOT_CONFIG_RSVD_00 5
#define BITW_PCSS_SCR_BOOT_CONFIG_RSVD_00 27
#define BITP_PCSS_SCR_BOOT_CONFIG_SUP_REQ 4
#define BITW_PCSS_SCR_BOOT_CONFIG_SUP_REQ 1
#define BITP_PCSS_SCR_BOOT_CONFIG_DDR_RAMCODE 2
#define BITW_PCSS_SCR_BOOT_CONFIG_DDR_RAMCODE 2
#define BITP_PCSS_SCR_BOOT_CONFIG_BOOTDEV 1
#define BITW_PCSS_SCR_BOOT_CONFIG_BOOTDEV 1
#define BITP_PCSS_SCR_BOOT_CONFIG_PMU_DBG_BOOT_MOD 0
#define BITW_PCSS_SCR_BOOT_CONFIG_PMU_DBG_BOOT_MOD 1

/*To store the values of boot configuration based on both fuse setting and pins
 * sampled on reset deassertion (refer the boot document)*/
#define OTP_SCR_BOOT_CONFIG 0x4 // RO Reset Val=25'h0
#define BITP_OTP_SCR_BOOT_CONFIG_RSVD_00 7
#define BITW_OTP_SCR_BOOT_CONFIG_RSVD_00 25
#define BITP_OTP_SCR_SUP_DISABLE 5
#define BITW_OTP_SCR_SUP_DISABLE 2
#define BITP_OTP_SCR_U74_DDR_RAMCODE 2
#define BITW_OTP_SCR_U74_DDR_RAMCODE 3
#define BITP_OTP_SCR_U74_BOOT_SEL 0
#define BITW_OTP_SCR_U74_BOOT_SEL 2

/*To prevent SW from changing FBDIV value and overclocking the system beyond the
 * SKU definition*/
#define OTP_PLL_FBDIV_MAX_CPU 0x8 // RO Reset Val=20'h00000
#define BITP_OTP_PLL_FBDIV_MAX_CPU_RSVD_00 12
#define BITW_OTP_PLL_FBDIV_MAX_CPU_RSVD_00 20
#define BITP_OTP_SCR_FBDIV_MAX_CPUPLL 0
#define BITW_OTP_SCR_FBDIV_MAX_CPUPLL 12

/*TBA*/
#define OTP_PLL_FBDIV_MAX_GPU 0xC // RO Reset Val=20'h00000
#define BITP_OTP_PLL_FBDIV_MAX_GPU_RSVD_00 12
#define BITW_OTP_PLL_FBDIV_MAX_GPU_RSVD_00 20
#define BITP_OTP_SCR_FBDIV_MAX_GPUPLL 0
#define BITW_OTP_SCR_FBDIV_MAX_GPUPLL 12

/*TBA*/
#define OTP_PLL_FBDIV_MAX_ML 0x10 // RO Reset Val=20'h00000
#define BITP_OTP_PLL_FBDIV_MAX_ML_RSVD_00 12
#define BITW_OTP_PLL_FBDIV_MAX_ML_RSVD_00 20
#define BITP_OTP_SCR_FBDIV_MAX_MLPLL 0
#define BITW_OTP_SCR_FBDIV_MAX_MLPLL 12

/*PLL start and lock delay from OTP*/
#define OTP_PLL_START_LOCK_DELAY 0x14 // RO Reset Val=8'h0
#define BITP_OTP_PLL_START_LOCK_DELAY_RSVD_00 24
#define BITW_OTP_PLL_START_LOCK_DELAY_RSVD_00 8
#define BITP_OTP_SCR_PLL_START_DELAY 12
#define BITW_OTP_SCR_PLL_START_DELAY 12
#define BITP_OTP_SCR_PLL_LOCK_DELAY 0
#define BITW_OTP_SCR_PLL_LOCK_DELAY 12

/*To enable/disable SoC features based on OTP settings. HW s/m will write to
 * this register based on eFuse settings. For example, quad core may be reduced
 * to dual core, GPU or AI engine can be enabled/disabled etc. If a bit is set,
 * then that particular IP must be kept in reset state by HW. Refer to reset
 * section of arch document and the boot document for more details.*/
#define OTP_PCSS_SCR_SKU_ENABLE 0x18 // RO Reset Val=27'h0
#define BITP_OTP_PCSS_SCR_SKU_ENABLE_RSVD_00 5
#define BITW_OTP_PCSS_SCR_SKU_ENABLE_RSVD_00 27
#define BITP_OTP_SCR_AI_ACC_EN 4
#define BITW_OTP_SCR_AI_ACC_EN 1
#define BITP_OTP_SCR_VISION_DSP_EN 3
#define BITW_OTP_SCR_VISION_DSP_EN 1
#define BITP_OTP_SCR_TILE1_ENABLE 2
#define BITW_OTP_SCR_TILE1_ENABLE 1
#define BITP_OTP_SCR_TILE2_ENABLE
#define BITW_OTP_SCR_TILE2_ENABLE
#define BITP_OTP_SCR_TILE3_ENABLE 0
#define BITW_OTP_SCR_TILE3_ENABLE 1

/*To identify the SoC LifeCycle state. Updated by HW s/m based on OTP settings
 * during boot. Once written, HW should detect the write and lock it. No further
 * writes should be allowed. This will contain bits like RMS CSK and RMA PMU SK
 * that can override disable related settings. Refer to detailed document for
 * details.*/
#define OTP_SCR_LIFECYCLE_STATE 0x1C // RO Reset Val=8'b0
#define BITP_OTP_SCR_ENA_RMA_ALL 24
#define BITW_OTP_SCR_ENA_RMA_ALL 8
#define BITP_OTP_SCR_ENA_RMA_CSK 16
#define BITW_OTP_SCR_ENA_RMA_CSK 8
#define BITP_OTP_SCR_LIFECYCLE_STATE_RSVD_00 8
#define BITW_OTP_SCR_LIFECYCLE_STATE_RSVD_00 8
#define BITP_OTP_SCR_SEC_LIFE_STATE 0
#define BITW_OTP_SCR_SEC_LIFE_STATE 8

/*To identify the SoC LifeCycle state (refer to boot document page 53)*/
#define OTP_SCR_DBG_DISABLE 0x20 // RO Reset Val=16'h0000
#define BITP_OTP_SCR_DBG_DISABLE_RSVD_00 16
#define BITW_OTP_SCR_DBG_DISABLE_RSVD_00 16
#define BITP_OTP_SCR_S21_DBG_DISABLE 8
#define BITW_OTP_SCR_S21_DBG_DISABLE 8
#define BITP_OTP_SCR_ALL_DBG_DISABLE 0
#define BITW_OTP_SCR_ALL_DBG_DISABLE 8

/*OTP Reg0*/
#define PCSS_SCR_OTP_CONFG_0 0x24 // RW Reset Val=26'h0
#define BITP_PCSS_SCR_OTP_CONFG_0_RSVD_00 6
#define BITW_PCSS_SCR_OTP_CONFG_0_RSVD_00 26
#define BITP_PCSS_SCR_OTP_ECC_BITS 0
#define BITW_PCSS_SCR_OTP_ECC_BITS 6

/*OTP Reg1*/
#define PCSS_SCR_OTP_1 0x28 // RW Reset Val=30'h0
#define BITP_PCSS_SCR_OTP_1_RSVD_00 1
#define BITW_PCSS_SCR_OTP_1_RSVD_00 31
#define BITP_PCSS_SCR_OTP_STBY_MODE 0
#define BITW_PCSS_SCR_OTP_STBY_MODE 1

/*OTP Reg2*/
#define PCSS_SCR_OTP_2 0x2C // RW Reset Val=4'b0
#define BITP_PCSS_SCR_OTP_2_RSVD_00 29
#define BITW_PCSS_SCR_OTP_2_RSVD_00 3
#define BITP_PCSS_SCR_OTP_TPPSH_BITS 20
#define BITW_PCSS_SCR_OTP_TPPSH_BITS 9
#define BITP_PCSS_SCR_OTP_TCD_BITS 18
#define BITW_PCSS_SCR_OTP_TCD_BITS 2
#define BITP_PCSS_SCR_OTP_TCS_BITS 5
#define BITW_PCSS_SCR_OTP_TCS_BITS 13
#define BITP_PCSS_SCR_OTP_PTM_BITS 1
#define BITW_PCSS_SCR_OTP_PTM_BITS 4
#define BITP_PCSS_SCR_OTP_PTR_BIT 0
#define BITW_PCSS_SCR_OTP_PTR_BIT 1

/*OTP Reg3*/
#define PCSS_SCR_OTP_3 0x30 // RW Reset Val=14'b0
#define BITP_PCSS_SCR_OTP_3_RSVD_00 18
#define BITW_PCSS_SCR_OTP_3_RSVD_00 14
#define BITP_PCSS_SCR_OTP_TPWL_BITS 9
#define BITW_PCSS_SCR_OTP_TPWL_BITS 9
#define BITP_PCSS_SCR_OTP_TPWH_BITS 0
#define BITW_PCSS_SCR_OTP_TPWH_BITS 9

/*OTP Reg4*/
#define PCSS_SCR_OTP_4 0x34 // RO Reset Val=26'b0
#define BITP_PCSS_SCR_OTP_4_RSVD_01 6
#define BITW_PCSS_SCR_OTP_4_RSVD_01 26
#define BITP_PCSS_SCR_OTP_4_RSVD_00 0
#define BITW_PCSS_SCR_OTP_4_RSVD_00 6

/*TBD*/
#define OTP_SCR_PMU_DBG_BOOT 0x38 // RO Reset Val=30'h0
#define BITP_OTP_SCR_PMU_DBG_BOOT_RSVD_00 2
#define BITW_OTP_SCR_PMU_DBG_BOOT_RSVD_00 30
#define BITP_OTP_SCR_NO_PMU_DBG_BOOT 0
#define BITW_OTP_SCR_NO_PMU_DBG_BOOT 2

/*TBD*/
#define OTP_SCR_SKU_VALUE 0x3C // RO Reset Val=32'h0
#define BITP_OTP_SCR_SKU_VALUE 0
#define BITW_OTP_SCR_SKU_VALUE 32

/*TBD*/
#define OTP_SCR_SAMPLE_ID 0x40 // RO Reset Val=24'h0
#define BITP_OTP_SCR_SAMPLE_ID_RSVD_00 8
#define BITW_OTP_SCR_SAMPLE_ID_RSVD_00 24
#define BITP_OTP_SCR_SAMPLE_ID 0
#define BITW_OTP_SCR_SAMPLE_ID 8

/*TBD*/
#define OTP_SCR_VERSION_NUM 0x44 // RO Reset Val=32'h0
#define BITP_OTP_SCR_VERSION_NUM 0
#define BITW_OTP_SCR_VERSION_NUM 32

/*TBD*/
#define OTP_SCR_TEST_MODE_DISABLE 0x48 // RO Reset Val=24'h0
#define BITP_OTP_SCR_TEST_MODE_DISABLE_RSVD_00 8
#define BITW_OTP_SCR_TEST_MODE_DISABLE_RSVD_00 24
#define BITP_OTP_SCR_TM_DISABLE 0
#define BITW_OTP_SCR_TM_DISABLE 8

/*TBD*/
#define OTP_SCR_U74_UNIZ_ID_NUM0 0x4C // RO Reset Val=32'h0
#define BITP_OTP_U74_UNIQ_ID_NUM_0 0
#define BITW_OTP_U74_UNIQ_ID_NUM_0 32

/*TBD*/
#define OTP_SCR_U74_UNIZ_ID_NUM1 0x50 // RO Reset Val=32'h0
#define BITP_OTP_U74_UNIQ_ID_NUM_1 0
#define BITW_OTP_U74_UNIQ_ID_NUM_1 32

/*TBD*/
#define OTP_SCR_U74_UNIZ_ID_NUM2 0x54 // RO Reset Val=32'h0
#define BITP_OTP_U74_UNIQ_ID_NUM_2 0
#define BITW_OTP_U74_UNIQ_ID_NUM_2 32

/*TBD*/
#define OTP_SCR_U74_UNIZ_ID_NUM3 0x58 // RO Reset Val=32'h0
#define BITP_OTP_U74_UNIQ_ID_NUM_3 0
#define BITW_OTP_U74_UNIQ_ID_NUM_3 32

/*TBD*/
#define OTP_SCR_CONFIG_SYS 0x5C // RO Reset Val=8'h0
#define BITP_OTP_SCR_CONFIG_SYS_RSVD_00 24
#define BITW_OTP_SCR_CONFIG_SYS_RSVD_00 8
#define BITP_OTP_SCR_POSTDIV2_SYSPLL 21
#define BITW_OTP_SCR_POSTDIV2_SYSPLL 3
#define BITP_OTP_SCR_POSTDIV1_SYSPLL 18
#define BITW_OTP_SCR_POSTDIV1_SYSPLL 3
#define BITP_OTP_SCR_FBDIV_SYSPLL 6
#define BITW_OTP_SCR_FBDIV_SYSPLL 12
#define BITP_OTP_SCR_REFDIV_SYSPLL 0
#define BITW_OTP_SCR_REFDIV_SYSPLL 6

/*TBD*/
#define OTP_SCR_CONFIG_CPU 0x60 // RO Reset Val=8'h0
#define BITP_OTP_SCR_CONFIG_CPU_RSVD_00 24
#define BITW_OTP_SCR_CONFIG_CPU_RSVD_00 8
#define BITP_OTP_SCR_POSTDIV2_CPUPLL 21
#define BITW_OTP_SCR_POSTDIV2_CPUPLL 3
#define BITP_OTP_SCR_POSTDIV1_CPUPLL 18
#define BITW_OTP_SCR_POSTDIV1_CPUPLL 3
#define BITP_OTP_SCR_FBDIV_CPUPLL 6
#define BITW_OTP_SCR_FBDIV_CPUPLL 12
#define BITP_OTP_SCR_REFDIV_CPUPLL 0
#define BITW_OTP_SCR_REFDIV_CPUPLL 6

/*powergood status reg*/
#define PCSS_SCR_POWERGOOD 0x64 // RO Reset Val=31'h0
#define BITP_PCSS_SCR_POWERGOOD_RSVD_00 1
#define BITW_PCSS_SCR_POWERGOOD_RSVD_00 31
#define BITP_PCSS_SCR_POWERGOOD 0
#define BITW_PCSS_SCR_POWERGOOD 1

/*PCSS MISC reset register*/
#define PCSS_SCR_PCSS_MISC_RESET 0x68 // RW Reset Val=20'h0
#define BITP_PCSS_SCR_PCSS_MISC_RESET_RSVD_00 12
#define BITW_PCSS_SCR_PCSS_MISC_RESET_RSVD_00 20
#define BITP_PCSS_SCR_PRCM_SYSTEM_MASTER_RESET_N 11
#define BITW_PCSS_SCR_PRCM_SYSTEM_MASTER_RESET_N 1
#define BITP_PRCM_PCSS_SYSCNTR_PCLK_RESET_N 10
#define BITW_PRCM_PCSS_SYSCNTR_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_EFUSE_PCLK_RESET_N 9
#define BITW_PRCM_PCSS_EFUSE_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_GPIO0_PCLK_RESET_N 8
#define BITW_PRCM_PCSS_GPIO0_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_RTC_PCLK_RESET_N 7
#define BITW_PRCM_PCSS_RTC_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_TMR1_PCLK_RESET_N 6
#define BITW_PRCM_PCSS_TMR1_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_TMR0_PCLK_RESET_N 5
#define BITW_PRCM_PCSS_TMR0_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_TMR_PCLK_RESET_N 4
#define BITW_PRCM_PCSS_TMR_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_I2C0_ICCLK_RESET_N 3
#define BITW_PRCM_PCSS_I2C0_ICCLK_RESET_N 1
#define BITP_PRCM_PCSS_I2C0_PCLK_RESET_N 2
#define BITW_PRCM_PCSS_I2C0_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_UART0_PCLK_RESET_N 1
#define BITW_PRCM_PCSS_UART0_PCLK_RESET_N 1
#define BITP_PRCM_PCSS_WDT_PCLK_RESET_N 0
#define BITW_PRCM_PCSS_WDT_PCLK_RESET_N 1

/*To control the reset for the S21 core.*/
#define PCSS_SCR_S21_RESET_CONTROL 0x6C // RW Reset Val=29'h0
#define BITP_PCSS_SCR_S21_RESET_CONTROL_RSVD_03 9
#define BITW_PCSS_SCR_S21_RESET_CONTROL_RSVD_03 23
#define BITP_PCSS_SCR_S21_RESET_CONTROL_RSVD_02 8
#define BITW_PCSS_SCR_S21_RESET_CONTROL_RSVD_02 1
#define BITP_PCSS_SCR_S21_RESET_CONTROL_RSVD_01 5
#define BITW_PCSS_SCR_S21_RESET_CONTROL_RSVD_01 3
#define BITP_PCSS_S21_SCR_RESET_CONTROL_CORE_RESET_0 4
#define BITW_PCSS_S21_SCR_RESET_CONTROL_CORE_RESET_0 1
#define BITP_PCSS_SCR_S21_RESET_CONTROL_RSVD_00 1
#define BITW_PCSS_SCR_S21_RESET_CONTROL_RSVD_00 3
#define BITP_PCSS_S21_SCR_RESET_CONTROL_RESET 0
#define BITW_PCSS_S21_SCR_RESET_CONTROL_RESET 1

/*Cpuss reset register*/
#define PCSS_CONF_REG_CPUSS_RESET 0x70 // RW Reset Val=26'h0
#define BITP_PCSS_CONF_REG_CPUSS_RESET_RSVD_01 5
#define BITW_PCSS_CONF_REG_CPUSS_RESET_RSVD_01 27
#define BITP_PCSS_SCR_PRCM_U74_MASTER_RESET 4
#define BITW_PCSS_SCR_PRCM_U74_MASTER_RESET 1
#define BITP_PCSS_CONF_REG_CPUSS_RESET_RSVD_00 1
#define BITW_PCSS_CONF_REG_CPUSS_RESET_RSVD_00 3
#define BITP_PCSS_CPUSS_SCR_U74_CLK_RESET 0
#define BITW_PCSS_CPUSS_SCR_U74_CLK_RESET 1

/*gpuss reset register*/
#define PCSS_CONF_REG_GPUSS_RESET_N 0x74 // RW Reset Val=31'b0
#define BITP_PCSS_CONF_REG_GPUSS_RESET_N_RSVD_00 2
#define BITW_PCSS_CONF_REG_GPUSS_RESET_N_RSVD_00 30
#define BITP_PCSS_SCR_PRCM_GPU_MASTER_RESET_N 1
#define BITW_PCSS_SCR_PRCM_GPU_MASTER_RESET_N 1
#define BITP_PCSS_GPUSS_SCR_RESET_N 0
#define BITW_PCSS_GPUSS_SCR_RESET_N 1

/*DDR Resets*/
#define PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET 0x78 // RW Reset Val=8'h0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_03 24
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_03 8
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_02 23
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_02 1
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_01 22
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_01 1
#define BITP_PCSS_SCR_PRCM_DDR_MASTER_RESET_N 21
#define BITW_PCSS_SCR_PRCM_DDR_MASTER_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRACLK1_RESET_N 20
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRACLK1_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRACLK2_RESET_N 19
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRACLK2_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRACLK3_RESET_N 18
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRACLK3_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRACLK4_RESET_N 17
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRACLK4_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRACLK5_RESET_N 16
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRACLK5_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_CORE_CLK_RESET_N 15
#define BITW_PCSS_DDRSS_DDR0_DDRC_CORE_CLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_PCLK_RESET_N 14
#define BITW_PCSS_DDRSS_DDR0_DDRC_PCLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_DFICLK_RESET 13
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_DFICLK_RESET 1
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_PCLK_RESET_N 12
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_PCLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_DFICLK_CLD_ARESET_N 11
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_DFICLK_CLD_ARESET_N 1
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_00 10
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_DDRNOC_RESET_RSVD_00 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRACLK1_RESET_N 9
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRACLK1_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRACLK2_RESET_N 8
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRACLK2_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRACLK3_RESET_N 7
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRACLK3_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRACLK4_RESET_N 6
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRACLK4_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRACLK5_RESET_N 5
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRACLK5_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_CORE_CLK_RESET_N 4
#define BITW_PCSS_DDRSS_DDR1_DDRC_CORE_CLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_PCLK_RESET_N 3
#define BITW_PCSS_DDRSS_DDR1_DDRC_PCLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_DFICLK_RESET 2
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_DFICLK_RESET 1
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_PCLK_RESET_N 1
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_PCLK_RESET_N 1
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_DFICLK_CLD_ARESET_N 0
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_DFICLK_CLD_ARESET_N 1

/*AISS reset register*/
#define PCSS_SCR_AISS_RESET 0x7C // RW Reset Val=11'h0
#define BITP_PCSS_SCR_AISS_RESET_RSVD_02 21
#define BITW_PCSS_SCR_AISS_RESET_RSVD_02 11
#define BITP_PCSS_SCR_PRCM_AISRAM_MASTER_RESET_N 20
#define BITW_PCSS_SCR_PRCM_AISRAM_MASTER_RESET_N 1
#define BITP_PCSS_SCR_PRCM_ML_MASTER_RESET_N 19
#define BITW_PCSS_SCR_PRCM_ML_MASTER_RESET_N 1
#define BITP_PCSS_AISS_SCR_RESET_N 18
#define BITW_PCSS_AISS_SCR_RESET_N 1
#define BITP_PCSS_AISS_UART6_PCLK_RESET_N 17
#define BITW_PCSS_AISS_UART6_PCLK_RESET_N 1
#define BITP_PCSS_AISS_AISRAM_ACLK_RESET_N 16
#define BITW_PCSS_AISS_AISRAM_ACLK_RESET_N 1
#define BITP_PCSS_SCR_AISS_RESET_RSVD_01 13
#define BITW_PCSS_SCR_AISS_RESET_RSVD_01 3
#define BITP_PCSS_AISS_CEVANPP_ENGINE_GLBL_RESET_N_SYSREG 12
#define BITW_PCSS_AISS_CEVANPP_ENGINE_GLBL_RESET_N_SYSREG 1
#define BITP_PCSS_AISS_CEVANPP_OCEM_RESET_N_SYSREG 11
#define BITW_PCSS_AISS_CEVANPP_OCEM_RESET_N_SYSREG 1
#define BITP_PCSS_AISS_CEVANPP_CORE_RESET_N_SYSREG 10
#define BITW_PCSS_AISS_CEVANPP_CORE_RESET_N_SYSREG 1
#define BITP_PCSS_AISS_CEVANPP_SYS_RESET_N_SYSREG 9
#define BITW_PCSS_AISS_CEVANPP_SYS_RESET_N_SYSREG 1
#define BITP_PCSS_AISS_CEVANPP_GLBL_RESET_N_SYSREG 8
#define BITW_PCSS_AISS_CEVANPP_GLBL_RESET_N_SYSREG 1
#define BITP_PCSS_SCR_AISS_RESET_RSVD_00 1
#define BITW_PCSS_SCR_AISS_RESET_RSVD_00 7
#define BITP_PCSS_AISS_PRIMARY_RESET_N_SYSREG 0
#define BITW_PCSS_AISS_PRIMARY_RESET_N_SYSREG 1

/*PMISCSS BX2 reset register*/
#define PCSS_SCR_PMISCSS_BX2_RESET 0x80 // RW Reset Val=25'h0
#define BITP_PCSS_SCR_PMISCSS_BX2_RESET_RSVD_00 7
#define BITW_PCSS_SCR_PMISCSS_BX2_RESET_RSVD_00 25
#define BITP_PCSS_PMISCSS_SYSPLL_DIV_RESET_N 6
#define BITW_PCSS_PMISCSS_SYSPLL_DIV_RESET_N 1
#define BITP_PCSS_SCR_PRCM_AUDIO_MASTER_RESET_N 5
#define BITW_PCSS_SCR_PRCM_AUDIO_MASTER_RESET_N 1
#define BITP_PCSS_PMISCSS_BX2_GLBL_RESET_N 4
#define BITW_PCSS_PMISCSS_BX2_GLBL_RESET_N 1
#define BITP_PCSS_PMISCSS_BX2_SYS_RESET_N 3
#define BITW_PCSS_PMISCSS_BX2_SYS_RESET_N 1
#define BITP_PCSS_PMISCSS_BX2_CORE_RESET_N 2
#define BITW_PCSS_PMISCSS_BX2_CORE_RESET_N 1
#define BITP_PCSS_PMISCSS_BX2_OCEM_RESET_N 1
#define BITW_PCSS_PMISCSS_BX2_OCEM_RESET_N 1
#define BITP_PCSS_PMISCSS_BX2_PRMRY_CLK_DIVIDERS_RESET_N 0
#define BITW_PCSS_PMISCSS_BX2_PRMRY_CLK_DIVIDERS_RESET_N 1

/*PMISCSS QSPI reset register*/
#define PCSS_SCR_PMISCSS_QSPI_RESET 0x84 // RW Reset Val=27'h0
#define BITP_PCSS_SCR_PMISCSS_QSPI_RESET_RSVD_00 3
#define BITW_PCSS_SCR_PMISCSS_QSPI_RESET_RSVD_00 29
#define BITP_PCSS_PMISCSS_QSPI_PCLK_RESET_N 2
#define BITW_PCSS_PMISCSS_QSPI_PCLK_RESET_N 1
#define BITP_PCSS_PMISCSS_QSPI_ACLK_RESET_N 1
#define BITW_PCSS_PMISCSS_QSPI_ACLK_RESET_N 1
#define BITP_PCSS_PMISCSS_QSPI_CLK_RESET_N 0
#define BITW_PCSS_PMISCSS_QSPI_CLK_RESET_N 1

/*PMISCSS MISC reset register*/
#define PCSS_SCR_PMISCSS_MISC_RESET 0x88 // RW Reset Val=29'h0
#define BITP_PCSS_SCR_PMISCSS_MISC_RESET_RSVD_00 4
#define BITW_PCSS_SCR_PMISCSS_MISC_RESET_RSVD_00 28
#define BITP_PCSS_PMISCSS_DMA0_HCLK_RESET_N 3
#define BITW_PCSS_PMISCSS_DMA0_HCLK_RESET_N 1
#define BITP_PCSS_PMISCSS_DMA0_CORE_CLK_RESET_N 2
#define BITW_PCSS_PMISCSS_DMA0_CORE_CLK_RESET_N 1
#define BITP_PCSS_PMISCSS_UART7_PCLK_RESET_N 1
#define BITW_PCSS_PMISCSS_UART7_PCLK_RESET_N 1
#define BITP_PCSS_PMISCSS_SPAD_ACLK_RESET_N 0
#define BITW_PCSS_PMISCSS_SPAD_ACLK_RESET_N 1

/*VIDEOSS reset register*/
#define PCSS_SCR_VIDEOSS_RESET 0x8C // RW Reset Val=18'h0
#define BITP_PCSS_SCR_VIDEOSS_RESET_RSVD_00 14
#define BITW_PCSS_SCR_VIDEOSS_RESET_RSVD_00 18
#define BITP_PCSS_SCR_PRCM_VIDEO_MASTER_RESET_N 13
#define BITW_PCSS_SCR_PRCM_VIDEO_MASTER_RESET_N 1
#define BITP_PCSS_VIDEOSS_JPEG_RESET_N 12
#define BITW_PCSS_VIDEOSS_JPEG_RESET_N 1
#define BITP_PCSS_VIDEOSS_JPEG_ACLK_RESET_N 11
#define BITW_PCSS_VIDEOSS_JPEG_ACLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_JPEG_PCLK_RESET_N 10
#define BITW_PCSS_VIDEOSS_JPEG_PCLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VDEC_CCLK_RESET_N 9
#define BITW_PCSS_VIDEOSS_VDEC_CCLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VDEC_BCLK_RESET_N 8
#define BITW_PCSS_VIDEOSS_VDEC_BCLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VDEC_ACLK_RESET_N 7
#define BITW_PCSS_VIDEOSS_VDEC_ACLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VDEC_PCLK_RESET_N 6
#define BITW_PCSS_VIDEOSS_VDEC_PCLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VENC_CCLK_RESET_N 5
#define BITW_PCSS_VIDEOSS_VENC_CCLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VENC_BCLK_RESET_N 4
#define BITW_PCSS_VIDEOSS_VENC_BCLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VENC_ACLK_RESET_N 3
#define BITW_PCSS_VIDEOSS_VENC_ACLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VENC_PCLK_RESET_N 2
#define BITW_PCSS_VIDEOSS_VENC_PCLK_RESET_N 1
#define BITP_PCSS_VIDEOSS_VENCRAM_ACLK_ARESET_N 1
#define BITW_PCSS_VIDEOSS_VENCRAM_ACLK_ARESET_N 1
#define BITP_PCSS_VIDEOSS_VDECRAM_ACLK_ARESET_N 0
#define BITW_PCSS_VIDEOSS_VDECRAM_ACLK_ARESET_N 1

/*LSPERIPHSS I2S reset register*/
#define PCSS_SCR_LSPERIPHSS_I2S_RESET 0x90 // RW Reset Val=24'h0
#define BITP_PCSS_SCR_LSPERIPHSS_I2S_RESET_RSVD_00 8
#define BITW_PCSS_SCR_LSPERIPHSS_I2S_RESET_RSVD_00 24
#define BITP_PCSS_LSPERIPHSS_I2S0_I2SCLK_RESET_N 7
#define BITW_PCSS_LSPERIPHSS_I2S0_I2SCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2S1_I2SCLK_RESET_N 6
#define BITW_PCSS_LSPERIPHSS_I2S1_I2SCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2S2_I2SCLK_RESET_N 5
#define BITW_PCSS_LSPERIPHSS_I2S2_I2SCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2S3_I2SCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_I2S3_I2SCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2S0_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_I2S0_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2S1_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_I2S1_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2S2_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_I2S2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2S3_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_I2S3_PCLK_RESET_N 1

/*LSPERIPHSS PWM reset register*/
#define PCSS_SCR_LSPERIPHSS_PWM_RESET 0x94 // RW Reset Val=26'h0
#define BITP_PCSS_SCR_LSPERIPHSS_PWM_RESET_RSVD_00 6
#define BITW_PCSS_SCR_LSPERIPHSS_PWM_RESET_RSVD_00 26
#define BITP_PCSS_LSPERIPHSS_PWM5_PCLK_RESET_N 5
#define BITW_PCSS_LSPERIPHSS_PWM5_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PWM4_PCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_PWM4_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PWM3_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_PWM3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PWM2_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_PWM2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PWM1_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_PWM1_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PWM0_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_PWM0_PCLK_RESET_N 1

/*LSPERIPHSS UART reset register*/
#define PCSS_SCR_LSPERIPHSS_UART_RESET 0x98 // RW Reset Val=27'h0
#define BITP_PCSS_SCR_LSPERIPHSS_UART_RESET_RSVD_00 5
#define BITW_PCSS_SCR_LSPERIPHSS_UART_RESET_RSVD_00 27
#define BITP_PCSS_LSPERIPHSS_UART5_PCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_UART5_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_UART4_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_UART4_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_UART3_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_UART3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_UART2_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_UART2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_UART1_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_UART1_PCLK_RESET_N 1

/*LSPERIPHSS SPI reset register*/
#define PCSS_SCR_LSPERIPHSS_SPI_RESET 0x9C // RW Reset Val=28'h0
#define BITP_PCSS_SCR_LSPERIPHSS_SPI_RESET_RSVD_00 4
#define BITW_PCSS_SCR_LSPERIPHSS_SPI_RESET_RSVD_00 28
#define BITP_PCSS_LSPERIPHSS_SPI3_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_SPI3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_SPI2_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_SPI2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_SPI1_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_SPI1_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_SPI0_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_SPI0_PCLK_RESET_N 1

/*LSPERIPHSS I2C reset register*/
#define PCSS_SCR_LSPERIPHSS_I2C_RESET 0xA0 // RW Reset Val=26'h0
#define BITP_PCSS_SCR_LSPERIPHSS_I2C_RESET_RSVD_00 6
#define BITW_PCSS_SCR_LSPERIPHSS_I2C_RESET_RSVD_00 26
#define BITP_PCSS_LSPERIPHSS_I2C3_ICCLK_RESET_N 5
#define BITW_PCSS_LSPERIPHSS_I2C3_ICCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2C2_ICCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_I2C2_ICCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2C1_ICCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_I2C1_ICCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2C3_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_I2C3_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2C2_PCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_I2C2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_I2C1_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_I2C1_PCLK_RESET_N 1

/*LSPERIPHSS AUDIO reset register*/
#define PCSS_SCR_LSPERIPHSS_AUDIO_RESET 0xA4 // RW Reset Val=20'h0
#define BITP_PCSS_SCR_LSPERIPHSS_AUDIO_RESET_RSVD_00 6
#define BITW_PCSS_SCR_LSPERIPHSS_AUDIO_RESET_RSVD_00 26
#define BITP_PCSS_LSPERIPHSS_PDM0_MCCLK_RESET_N 5
#define BITW_PCSS_LSPERIPHSS_PDM0_MCCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PDM1_MCCLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_PDM1_MCCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PDM0_PCLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_PDM0_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_PDM1_PCLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_PDM1_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_STEREODAC_MCCLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_STEREODAC_MCCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_STEREODAC_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_STEREODAC_PCLK_RESET_N 1

/*LSPERIPHSS MISC reset register*/
#define PCSS_SCR_LSPERIPHSS_MISC_RESET 0xA8 // RW Reset Val=18'h0
#define BITP_PCSS_SCR_LSPERIPHSS_MISC_RESET_RSVD_00 14
#define BITW_PCSS_SCR_LSPERIPHSS_MISC_RESET_RSVD_00 18
#define BITP_PCSS_LSPERIPHSS_DMA2_HCLK_RESET_N 13
#define BITW_PCSS_LSPERIPHSS_DMA2_HCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_DMA2_CORE_CLK_RESET_N 12
#define BITW_PCSS_LSPERIPHSS_DMA2_CORE_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_ADC_APB_CLK_RESET 11
#define BITW_PCSS_LSPERIPHSS_ADC_APB_CLK_RESET 1
#define BITP_PCSS_LSPERIPHSS_ADC_DIG_CLK_RESET 10
#define BITW_PCSS_LSPERIPHSS_ADC_DIG_CLK_RESET 1
#define BITP_PCSS_LSPERIPHSS_ADC_CKT_CLK_RESET 9
#define BITW_PCSS_LSPERIPHSS_ADC_CKT_CLK_RESET 1
#define BITP_PCSS_LSPERIPHSS_WDT_PCLK_RESET_N 8
#define BITW_PCSS_LSPERIPHSS_WDT_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_GPIO2_PCLK_RESET_N 7
#define BITW_PCSS_LSPERIPHSS_GPIO2_PCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_DMA1_HCLK_RESET_N 6
#define BITW_PCSS_LSPERIPHSS_DMA1_HCLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_DMA1_CORE_CLK_RESET_N 5
#define BITW_PCSS_LSPERIPHSS_DMA1_CORE_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_TMR3_CLK_RESET_N 4
#define BITW_PCSS_LSPERIPHSS_TMR3_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_TMR2_CLK_RESET_N 3
#define BITW_PCSS_LSPERIPHSS_TMR2_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_TMR1_CLK_RESET_N 2
#define BITW_PCSS_LSPERIPHSS_TMR1_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_TMR0_CLK_RESET_N 1
#define BITW_PCSS_LSPERIPHSS_TMR0_CLK_RESET_N 1
#define BITP_PCSS_LSPERIPHSS_TMR_PCLK_RESET_N 0
#define BITW_PCSS_LSPERIPHSS_TMR_PCLK_RESET_N 1

/*HSPERIPHSS reset register*/
#define PCSS_SCR_HSPERIPHSS_RESET 0xAC // RW Reset Val=25'h0
#define BITP_PCSS_SCR_HSPERIPHSS_RESET_RSVD_01 7
#define BITW_PCSS_SCR_HSPERIPHSS_RESET_RSVD_01 25
#define BITP_PCSS_HSPERIPHSS_HSNOC_SERVICEPORT_PCLK_RESET_N 6
#define BITW_PCSS_HSPERIPHSS_HSNOC_SERVICEPORT_PCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_PINMUX_SCR_SYSPLL_PCLK_RESET_N 5
#define BITW_PCSS_HSPERIPHSS_PINMUX_SCR_SYSPLL_PCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_GPIO1_PCLK_RESET_N 4
#define BITW_PCSS_HSPERIPHSS_GPIO1_PCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_DIV_RESET_N 3
#define BITW_PCSS_HSPERIPHSS_USBOTG_DIV_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_DIV_RESET_N 2
#define BITW_PCSS_HSPERIPHSS_USBHOST_DIV_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_SYSPLL_DIV_RESET_N 1
#define BITW_PCSS_HSPERIPHSS_SYSPLL_DIV_RESET_N 1
#define BITP_PCSS_SCR_HSPERIPHSS_RESET_RSVD_00 0
#define BITW_PCSS_SCR_HSPERIPHSS_RESET_RSVD_00 1

/*USB reset register*/
#define PCSS_SCR_USB_RESET 0xB0 // RW Reset Val=26'h0
#define BITP_PCSS_SCR_USB_RESET_RSVD_00 6
#define BITW_PCSS_SCR_USB_RESET_RSVD_00 26
#define BITP_PCSS_HSPERIPHSS_USBHOST_APB_PHY0_RESET_N 5
#define BITW_PCSS_HSPERIPHSS_USBHOST_APB_PHY0_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_APB_PHY1_RESET_N 4
#define BITW_PCSS_HSPERIPHSS_USBHOST_APB_PHY1_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_APB_PHY2_RESET_N 3
#define BITW_PCSS_HSPERIPHSS_USBHOST_APB_PHY2_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_APB_PHY3_RESET_N 2
#define BITW_PCSS_HSPERIPHSS_USBOTG_APB_PHY3_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_VCC_RESET_N 1
#define BITW_PCSS_HSPERIPHSS_USBOTG_VCC_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_VCC_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_USBHOST_VCC_RESET_N 1

/*EMMC SDIO reset register*/
#define PCSS_SCR_EMMC_SDIO_RESET 0xB4 // RW Reset Val=23'h0
#define BITP_PCSS_SCR_EMMC_SDIO_RESET_RSVD_00 9
#define BITW_PCSS_SCR_EMMC_SDIO_RESET_RSVD_00 23
#define BITP_PCSS_HSPERIPHSS_SDIO1_SYNCLK_RESET_N 8
#define BITW_PCSS_HSPERIPHSS_SDIO1_SYNCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_SDIO1_SDMCLK_RESET_N 7
#define BITW_PCSS_HSPERIPHSS_SDIO1_SDMCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_SDIO1_CLK_RESET_N 6
#define BITW_PCSS_HSPERIPHSS_SDIO1_CLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_SDIO0_SYNCLK_RESET_N 5
#define BITW_PCSS_HSPERIPHSS_SDIO0_SYNCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_SDIO0_SDMCLK_RESET_N 4
#define BITW_PCSS_HSPERIPHSS_SDIO0_SDMCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_SDIO0_CLK_RESET_N 3
#define BITW_PCSS_HSPERIPHSS_SDIO0_CLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_EMMC_SYNCLK_RESET_N 2
#define BITW_PCSS_HSPERIPHSS_EMMC_SYNCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_EMMC_SDMCLK_RESET_N 1
#define BITW_PCSS_HSPERIPHSS_EMMC_SDMCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_EMMC_CLK_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_EMMC_CLK_RESET_N 1

/*GBESS reset register*/
#define PCSS_SCR_GBESS_RESET 0xB8 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_GBESS_RESET_RSVD_00 4
#define BITW_PCSS_SCR_GBESS_RESET_RSVD_00 28
#define BITP_PCSS_HSPERIPHSS_GBESS0_ACLK_RESET_N 3
#define BITW_PCSS_HSPERIPHSS_GBESS0_ACLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_GBESS1_ACLK_RESET_N 2
#define BITW_PCSS_HSPERIPHSS_GBESS1_ACLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_GBESS0_SYS_CLK_RESET_N 1
#define BITW_PCSS_HSPERIPHSS_GBESS0_SYS_CLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_GBESS1_SYS_CLK_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_GBESS1_SYS_CLK_RESET_N 1

/*DISPLAY reset register*/
#define PCSS_SCR_DISPLAY_RESET 0xBC // RW Reset Val=24'h0
#define BITP_PCSS_SCR_DISPLAY_RESET_RSVD_00 8
#define BITW_PCSS_SCR_DISPLAY_RESET_RSVD_00 24
#define BITP_PCSS_SCR_PRCM_DISPLAY_MASTER_RESET_N 7
#define BITW_PCSS_SCR_PRCM_DISPLAY_MASTER_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_DISPLL_DIV_RESET_N 6
#define BITW_PCSS_HSPERIPHSS_DISPLL_DIV_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKX7_RESET_N 5
#define BITW_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKX7_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKIN_RESET_N 4
#define BITW_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKIN_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_APB_SYSREG_CLK_RESET_N 3
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_APB_SYSREG_CLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DPHY_REFCLK_IN_RESET_N 2
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DPHY_REFCLK_IN_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DSI_PCLK_RESET_N 1
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DSI_PCLK_RESET_N 1
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DISCTL_ACLK_RESET_N 0
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DISCTL_ACLK_RESET_N 1

/*To control the division ratio for REF CLK to ALL the PLLs FBDIV, POSTDIV1,
 * POSTDIV2*/
#define PCSS_SCR_PLL_REF_DIV 0xC0 // RW Reset Val=29'h00000
#define BITP_PCSS_SCR_PLL_REF_DIV_RSVD_00 14
#define BITW_PCSS_SCR_PLL_REF_DIV_RSVD_00 18
#define BITP_PCSS_SCR_PLL_CONFIG_FOUT4PHASEEN 6
#define BITW_PCSS_SCR_PLL_CONFIG_FOUT4PHASEEN 8
#define BITP_PCSS_SCR_PLL_CONFIG_REFDIV 0
#define BITW_PCSS_SCR_PLL_CONFIG_REFDIV 6

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_CPU 0xC4 // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_FBDIV_SYSREG 0
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_FBDIV_SYSREG 12

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_GPU 0xC8 // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_FBDIV_SYSREG 0
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_FBDIV_SYSREG 12

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_ML 0xCC // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_FBDIV_SYSREG 0
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_FBDIV_SYSREG 12

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_DISPLAY 0xD0 // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_FBDIV 0
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_FBDIV 12

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_VIDEO 0xD4 // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_FBDIV 0
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_FBDIV 12

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_AUDIO 0xD8 // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_FBDIV 0
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_FBDIV 12

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_DDR 0xDC // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_FBDIV 0
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_FBDIV 12

/*Feebdack divider controls the PLL output clock frequency. Hence the default
 * must be set based on max target clock frequency for the block. Platform
 * Controller may overwrite it during boot process based on eFuse settings for
 * frequency based fuse definitions.*/
#define PCSS_SCR_PLL_CONFIG0_SYS 0xE0 // RW Reset Val=10'h0
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_RSVD_00 22
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_RSVD_00 10
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_PLLBYPASS 21
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_PLLBYPASS 1
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSMEN 20
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSMEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DACEN 19
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DACEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_FOUTPOSTDIVEN 18
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_FOUTPOSTDIVEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_POSTDIV2 15
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_POSTDIV2 3
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_POSTDIV1 12
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_POSTDIV1 3
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_FBDIV 0
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_FBDIV 12

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_CPU 0xE4 // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_CPU_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_CPU_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_CPU_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_CPU_FRAC 24

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_GPU 0xE8 // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_GPU_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_GPU_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_GPU_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_GPU_FRAC 24

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_ML 0xEC // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_ML_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_ML_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_ML_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_ML_FRAC 24

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_DISPLAY 0xF0 // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_DISPLAY_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_DISPLAY_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_DISPLAY_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_DISPLAY_FRAC 24

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_VIDEO 0xF4 // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_VIDEO_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_VIDEO_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_VIDEO_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_VIDEO_FRAC 24

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_AUDIO 0xF8 // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_AUDIO_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_AUDIO_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_AUDIO_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_AUDIO_FRAC 24

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_DDR 0xFC // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_DDR_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_DDR_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_DDR_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_DDR_FRAC 24

/*TBA*/
#define PCSS_SCR_PLL_CONFIG1_SYS 0x100 // RW Reset Val=8'h0
#define BITP_PCSS_SCR_PLL_CONFIG1_SYS_RSVD_00 24
#define BITW_PCSS_SCR_PLL_CONFIG1_SYS_RSVD_00 8
#define BITP_PCSS_SCR_PLL_CONFIG1_SYS_FRAC 0
#define BITW_PCSS_SCR_PLL_CONFIG1_SYS_FRAC 24

/*Calibration programming for CPU PLL*/
#define PCSS_SCR_PLL_CONFIG2_CPU 0x104 // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_CPU_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_CPU_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALBYP 1

/*Calibration programming for GPU PLL*/
#define PCSS_SCR_PLL_CONFIG2_GPU 0x108 // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_GPU_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_GPU_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALBYP 1

/*Calibration programming for ML PLL*/
#define PCSS_SCR_PLL_CONFIG2_ML 0x10C // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_ML_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_ML_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALBYP 1

/*Calibration programming for DISPLAY PLL*/
#define PCSS_SCR_PLL_CONFIG2_DISPLAY 0x110 // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_DISPLAY_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_DISPLAY_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALBYP 1

/*Calibration programming for VIDEO PLL*/
#define PCSS_SCR_PLL_CONFIG2_VIDEO 0x114 // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_VIDEO_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_VIDEO_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALBYP 1

/*Calibration programming for AUDIO PLL*/
#define PCSS_SCR_PLL_CONFIG2_AUDIO 0x118 // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_AUDIO_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_AUDIO_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALBYP 1

/*Calibration programming for DDR PLL*/
#define PCSS_SCR_PLL_CONFIG2_DDR 0x11C // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_DDR_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_DDR_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALBYP 1

/*Calibration programming for SYS PLL*/
#define PCSS_SCR_PLL_CONFIG2_SYS 0x120 // RW Reset Val=4'h0
#define BITP_PCSS_SCR_PLL_CONFIG2_SYS_RSVD_00 28
#define BITW_PCSS_SCR_PLL_CONFIG2_SYS_RSVD_00 4
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_TESTCALIN 16
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_TESTCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALIN 4
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALIN 12
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALCNT 3
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALCNT 3
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWFASTCAL 2
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWFASTCAL 1
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALEN 1
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALEN 1
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALBYP 0
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALBYP 1

/*Calibration status for CPU PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_CPU 0x124 // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_CPU_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_CPU_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_CPU_DSKEWCALLOCK 1

/*Calibration status for GPU PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_GPU 0x128 // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_GPU_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_GPU_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_GPU_DSKEWCALLOCK 1

/*Calibration status for ML PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_ML 0x12C // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_ML_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_ML_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_ML_DSKEWCALLOCK 1

/*Calibration status for DISPLAY PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_DISPLAY 0x130 // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_DISPLAY_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_DISPLAY_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_DISPLAY_DSKEWCALLOCK 1

/*Calibration status for VIDEO PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_VIDEO 0x134 // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_VIDEO_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_VIDEO_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_VIDEO_DSKEWCALLOCK 1

/*Calibration status for AUDIO PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_AUDIO 0x138 // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_AUDIO_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_AUDIO_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_AUDIO_DSKEWCALLOCK 1

/*Calibration status for DDR PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_DDR 0x13C // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_DDR_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_DDR_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_DDR_DSKEWCALLOCK 1

/*Calibration status for SYS PLL*/
#define PCSS_SCR_PLL_DSKEW_STATUS_SYS 0x140 // RO Reset Val=3'h0
#define BITP_PCSS_SCR_PLL_DSKEW_STATUS_SYS_RSVD_00 29
#define BITW_PCSS_SCR_PLL_DSKEW_STATUS_SYS_RSVD_00 3
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_TESTCALOUT 17
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_TESTCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALOUT 5
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALOUT 12
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALLOCKCNT 1
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALLOCKCNT 4
#define BITP_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALLOCK 0
#define BITW_PCSS_SCR_PLL_CONFIG0_SYS_DSKEWCALLOCK 1

/*Enable PLLs*/
#define PCSS_SCR_PLL_EN 0x144 // RW Reset Val=24'h0
#define BITP_PCSS_SCR_PLL_EN_RSVD_00 8
#define BITW_PCSS_SCR_PLL_EN_RSVD_00 24
#define BITP_PCSS_SCR_PLL_EN_DDR 7
#define BITW_PCSS_SCR_PLL_EN_DDR 1
#define BITP_PCSS_SCR_PLL_EN_AUDIO 6
#define BITW_PCSS_SCR_PLL_EN_AUDIO 1
#define BITP_PCSS_SCR_PLL_EN_VIDEO 5
#define BITW_PCSS_SCR_PLL_EN_VIDEO 1
#define BITP_PCSS_SCR_PLL_EN_DISPLAY 4
#define BITW_PCSS_SCR_PLL_EN_DISPLAY 1
#define BITP_PCSS_SCR_PLL_EN_ML 3
#define BITW_PCSS_SCR_PLL_EN_ML 1
#define BITP_PCSS_SCR_PLL_EN_SYSTEM 2
#define BITW_PCSS_SCR_PLL_EN_SYSTEM 1
#define BITP_PCSS_SCR_PLL_EN_GPU 1
#define BITW_PCSS_SCR_PLL_EN_GPU 1
#define BITP_PCSS_SCR_PLL_EN_CPU 0
#define BITW_PCSS_SCR_PLL_EN_CPU 1

/*Lock output from PLLs are wired to this register, Platform Controller reads
 * this register to determine PLL Lock before switching clock to PLL output.*/
#define PCSS_SCR_PLL_STATUS 0x148 // RO Reset Val=24'h0
#define BITP_PCSS_SCR_PLL_STATUS_RSVD_00 8
#define BITW_PCSS_SCR_PLL_STATUS_RSVD_00 24
#define BITP_PCSS_SCR_PLL_STATUS_DDR_PLL_LOCK 7
#define BITW_PCSS_SCR_PLL_STATUS_DDR_PLL_LOCK 1
#define BITP_PCSS_SCR_PLL_STATUS_AUDIO_PLL_LOCK 6
#define BITW_PCSS_SCR_PLL_STATUS_AUDIO_PLL_LOCK 1
#define BITP_PCSS_SCR_PLL_STATUS_VIDEO_PLL_LOCK 5
#define BITW_PCSS_SCR_PLL_STATUS_VIDEO_PLL_LOCK 1
#define BITP_PCSS_SCR_PLL_STATUS_DISPLAY_PLL_LOCK 4
#define BITW_PCSS_SCR_PLL_STATUS_DISPLAY_PLL_LOCK 1
#define BITP_PCSS_SCR_PLL_STATUS_ML_PLL_LOCK 3
#define BITW_PCSS_SCR_PLL_STATUS_ML_PLL_LOCK 1
#define BITP_PCSS_SCR_PLL_STATUS_SYSTEM_PLL_LOCK 2
#define BITW_PCSS_SCR_PLL_STATUS_SYSTEM_PLL_LOCK 1
#define BITP_PCSS_SCR_PLL_STATUS_GPU_PLL_LOCK 1
#define BITW_PCSS_SCR_PLL_STATUS_GPU_PLL_LOCK 1
#define BITP_PCSS_SCR_PLL_STATUS_CPU_PLL_LOCK 0
#define BITW_PCSS_SCR_PLL_STATUS_CPU_PLL_LOCK 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_0_SYSCLK 0x14C // RW Reset Val=26'h0
#define BITP_PCSS_SCR_CLK_DIV_0_SYSCLK_RSVD_00 6
#define BITW_PCSS_SCR_CLK_DIV_0_SYSCLK_RSVD_00 26
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_QSPI_DIV_EN 5
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_QSPI_DIV_EN 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_QSPI_DIV_VAL 0
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_QSPI_DIV_VAL 5

/*TBA*/
#define PCSS_SCR_CLK_DIV_1_SYSCLK 0x150 // RW Reset Val=25'h0
#define BITP_PCSS_SCR_CLK_DIV_1_SYSCLK_RSVD_00 8
#define BITW_PCSS_SCR_CLK_DIV_1_SYSCLK_RSVD_00 24
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV10_EN 7
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV10_EN 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV5_EN 6
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV5_EN 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV4_EN 5
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV4_EN 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV2_EN 4
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV2_EN 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV10_SEL 3
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV10_SEL 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV5_SEL 2
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV5_SEL 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV4_SEL 1
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV4_SEL 1
#define BITP_PCSS_SCR_PRCM_SYSTEM_CLK_DIV2_SEL 0
#define BITW_PCSS_SCR_PRCM_SYSTEM_CLK_DIV2_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_CPUCLK 0x154 // RW Reset Val=30'h0
#define BITP_PCSS_SCR_CLK_DIV_CPUCLK_RSVD_00 2
#define BITW_PCSS_SCR_CLK_DIV_CPUCLK_RSVD_00 30
#define BITP_PCSS_SCR_PRCM_CPU_CLK_SPAD_DIV2_EN 1
#define BITW_PCSS_SCR_PRCM_CPU_CLK_SPAD_DIV2_EN 1
#define BITP_PCSS_SCR_PRCM_CPU_CLK_DIV2_SEL 0
#define BITW_PCSS_SCR_PRCM_CPU_CLK_DIV2_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_GPUCLK 0x158 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_CLK_DIV_GPUCLK_RSVD_00 1
#define BITW_PCSS_SCR_CLK_DIV_GPUCLK_RSVD_00 31
#define BITP_PCSS_SCR_PRCM_GPU_CLK_DIV2_SEL 0
#define BITW_PCSS_SCR_PRCM_GPU_CLK_DIV2_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_MLCLK 0x15C // RW Reset Val=17'h0
#define BITP_PCSS_SCR_CLK_DIV_MLCLK_RSVD_00 4
#define BITW_PCSS_SCR_CLK_DIV_MLCLK_RSVD_00 28
#define BITP_PCSS_SCR_PRCM_AISRAM_CLK_DIV_EN 3
#define BITW_PCSS_SCR_PRCM_AISRAM_CLK_DIV_EN 1
#define BITP_PCSS_SCR_PRCM_AISRAM_CLK_DIV32_SEL 1
#define BITW_PCSS_SCR_PRCM_AISRAM_CLK_DIV32_SEL 2
#define BITP_PCSS_SCR_PRCM_ML_CLK_DIV2_SEL 0
#define BITW_PCSS_SCR_PRCM_ML_CLK_DIV2_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_VIDEOCLK 0x160 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_CLK_DIV_VIDEOCLK_RSVD_00 1
#define BITW_PCSS_SCR_CLK_DIV_VIDEOCLK_RSVD_00 31
#define BITP_PCSS_SCR_PRCM_VIDEO_CLK_DIV2_SEL 0
#define BITW_PCSS_SCR_PRCM_VIDEO_CLK_DIV2_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_AUDIOCLK 0x164 // RW Reset Val=30'h0
#define BITP_PCSS_SCR_CLK_DIV_AUDIOCLK_RSVD_00 2
#define BITW_PCSS_SCR_CLK_DIV_AUDIOCLK_RSVD_00 30
#define BITP_PCSS_SCR_PRCM_AUDIO_CLK_DIV16_SEL 1
#define BITW_PCSS_SCR_PRCM_AUDIO_CLK_DIV16_SEL 1
#define BITP_PCSS_SCR_PRCM_AUDIO_CLK_DIV3_SEL 0
#define BITW_PCSS_SCR_PRCM_AUDIO_CLK_DIV3_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_DDRCLK 0x168 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_CLK_DIV_DDRCLK_RSVD_00 1
#define BITW_PCSS_SCR_CLK_DIV_DDRCLK_RSVD_00 31
#define BITP_PCSS_SCR_PRCM_DDR_CLK_DIV2_SEL 0
#define BITW_PCSS_SCR_PRCM_DDR_CLK_DIV2_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_DISPLAYCLK 0x16C // RW Reset Val=31'h0
#define BITP_PCSS_SCR_CLK_DIV_DISPLAYCLK_RSVD_00 1
#define BITW_PCSS_SCR_CLK_DIV_DISPLAYCLK_RSVD_00 31
#define BITP_PCSS_SCR_PRCM_DISPLAY_CLK_DIV2_SEL 0
#define BITW_PCSS_SCR_PRCM_DISPLAY_CLK_DIV2_SEL 1

/*TBA*/
#define PCSS_SCR_CLK_DIV_XO_CLK 0x170 // RW Reset Val=2'b0
#define BITP_PCSS_SCR_CLK_DIV_XO_CLK_RSVD_00 30
#define BITW_PCSS_SCR_CLK_DIV_XO_CLK_RSVD_00 2
#define BITP_PCSS_SCR_PRCM_RTC_CLK_SEL 30
#define BITW_PCSS_SCR_PRCM_RTC_CLK_SEL 1
#define BITP_PCSS_SCR_PRCM_TMR_CLK_EN 29
#define BITW_PCSS_SCR_PRCM_TMR_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_GPIO0_INTR_CLK_EN 28
#define BITW_PCSS_SCR_PRCM_GPIO0_INTR_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_GPIO0_CLK_EN 27
#define BITW_PCSS_SCR_PRCM_GPIO0_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_OTP_CLK_EN 26
#define BITW_PCSS_SCR_PRCM_OTP_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_SYSCNTR_CLK_EN 25
#define BITW_PCSS_SCR_PRCM_SYSCNTR_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_TMR1_CLK_EN 24
#define BITW_PCSS_SCR_PRCM_TMR1_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_TMR0_CLK_EN 23
#define BITW_PCSS_SCR_PRCM_TMR0_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_UART0_CLK_EN 22
#define BITW_PCSS_SCR_PRCM_UART0_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_I2C0_CLK_EN 21
#define BITW_PCSS_SCR_PRCM_I2C0_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_S21CPU_CLK_EN 20
#define BITW_PCSS_SCR_PRCM_S21CPU_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_AON_COUNTER_CLK_EN 19
#define BITW_PCSS_SCR_PRCM_AON_COUNTER_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_AON_COUNTER_DIV_VAL 10
#define BITW_PCSS_SCR_PRCM_AON_COUNTER_DIV_VAL 9
#define BITP_PCSS_SCR_PRCM_AON_RTC_CLK_EN 9
#define BITW_PCSS_SCR_PRCM_AON_RTC_CLK_EN 1
#define BITP_PCSS_SCR_PRCM_AON_RTC_DIV_VAL 0
#define BITW_PCSS_SCR_PRCM_AON_RTC_DIV_VAL 9

/*Gate the clock output immediately after PLL and clock selector. One bit per
 * PLL to gate at the last stage (see clock generation schema)*/
#define PCSS_SCR_MASTER_CLK_SEL 0x174 // RW Reset Val=24'h0
#define BITP_PCSS_SCR_MASTER_CLK_SEL_RSVD_00 8
#define BITW_PCSS_SCR_MASTER_CLK_SEL_RSVD_00 24
#define BITP_PCSS_SCR_MASTER_CLK_SEL_DDR 7
#define BITW_PCSS_SCR_MASTER_CLK_SEL_DDR 1
#define BITP_PCSS_SCR_MASTER_CLK_SEL_AUDIO 6
#define BITW_PCSS_SCR_MASTER_CLK_SEL_AUDIO 1
#define BITP_PCSS_SCR_MASTER_CLK_SEL_VIDEO 5
#define BITW_PCSS_SCR_MASTER_CLK_SEL_VIDEO 1
#define BITP_PCSS_SCR_MASTER_CLK_SEL_DISPLAY 4
#define BITW_PCSS_SCR_MASTER_CLK_SEL_DISPLAY 1
#define BITP_PCSS_SCR_MASTER_CLK_SEL_ML 3
#define BITW_PCSS_SCR_MASTER_CLK_SEL_ML 1
#define BITP_PCSS_SCR_MASTER_CLK_SEL_SYSTEM 2
#define BITW_PCSS_SCR_MASTER_CLK_SEL_SYSTEM 1
#define BITP_PCSS_SCR_MASTER_CLK_SEL_GPU 1
#define BITW_PCSS_SCR_MASTER_CLK_SEL_GPU 1
#define BITP_PCSS_SCR_MASTER_CLK_SEL_CPU 0
#define BITW_PCSS_SCR_MASTER_CLK_SEL_CPU 1

/*Gate the clock output immediately after PLL and clock selector. One bit per
 * PLL to gate at the last stage (see clock generation schema)*/
#define PCSS_SCR_MASTER_CLK_EN 0x178 // RW Reset Val=24'h0
#define BITP_PCSS_SCR_MASTER_CLK_EN_RSVD_00 8
#define BITW_PCSS_SCR_MASTER_CLK_EN_RSVD_00 24
#define BITP_PCSS_SCR_MASTER_CLK_EN_AISRAM 8
#define BITW_PCSS_SCR_MASTER_CLK_EN_AISRAM 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_DDR 7
#define BITW_PCSS_SCR_MASTER_CLK_EN_DDR 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_AUDIO 6
#define BITW_PCSS_SCR_MASTER_CLK_EN_AUDIO 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_VIDEO 5
#define BITW_PCSS_SCR_MASTER_CLK_EN_VIDEO 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_DISPLAY 4
#define BITW_PCSS_SCR_MASTER_CLK_EN_DISPLAY 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_ML 3
#define BITW_PCSS_SCR_MASTER_CLK_EN_ML 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_SYSTEM 2
#define BITW_PCSS_SCR_MASTER_CLK_EN_SYSTEM 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_GPU 1
#define BITW_PCSS_SCR_MASTER_CLK_EN_GPU 1
#define BITP_PCSS_SCR_MASTER_CLK_EN_CPU 0
#define BITW_PCSS_SCR_MASTER_CLK_EN_CPU 1

/*Gate the clocks to CPUSS*/
#define PCSS_SCR_CPUSS_CLK_EN 0x17C // RW Reset Val=26'h0
#define BITP_PCSS_SCR_CPUSS_CLK_EN_RSVD_00 6
#define BITW_PCSS_SCR_CPUSS_CLK_EN_RSVD_00 26
#define BITP_PCSS_CPUSS_SCR_HSNOC_CPUPLL_ACLK_EN 3
#define BITW_PCSS_CPUSS_SCR_HSNOC_CPUPLL_ACLK_EN 1
#define BITP_PCSS_CPUSS_SCR_SPAD_CPUPLL_ACLK_EN 2
#define BITW_PCSS_CPUSS_SCR_SPAD_CPUPLL_ACLK_EN 1
#define BITP_PCSS_CPUSS_SCR_U74_CPUPLL_PERIF_CLK_EN 1
#define BITW_PCSS_CPUSS_SCR_U74_CPUPLL_PERIF_CLK_EN 1
#define BITP_PCSS_CPUSS_SCR_U74_CPUPLL_CORE_CLK_EN 0
#define BITW_PCSS_CPUSS_SCR_U74_CPUPLL_CORE_CLK_EN 1

/*Gate the clocks to GPUSS*/
#define PCSS_SCR_GPUSS_CLK_EN 0x180 // RW Reset Val=30'h0
#define BITP_PCSS_SCR_GPUSS_CLK_EN_RSVD_00 2
#define BITW_PCSS_SCR_GPUSS_CLK_EN_RSVD_00 30
#define BITP_PCSS_GPUSS_GPU_GPUPLL_MEM_CLK_EN 1
#define BITW_PCSS_GPUSS_GPU_GPUPLL_MEM_CLK_EN 1
#define BITP_PCSS_GPUSS_GPU_GPUPLL_CORE_CLK_EN 0
#define BITW_PCSS_GPUSS_GPU_GPUPLL_CORE_CLK_EN 1

/*Gate the clocks to AISS*/
#define PCSS_SCR_AISS_CLK_EN 0x184 // RW Reset Val=28'h0
#define BITP_PCSS_SCR_AISS_CLK_EN_RSVD_00 4
#define BITW_PCSS_SCR_AISS_CLK_EN_RSVD_00 28
#define BITP_SCR_PRCM_AISS_SCR_REG_SYSPLL_CLK_EN 3
#define BITW_SCR_PRCM_AISS_SCR_REG_SYSPLL_CLK_EN 1
#define BITP_SCR_PRCM_AISS_UART6_SYSPLL_PCLK_EN 2
#define BITW_SCR_PRCM_AISS_UART6_SYSPLL_PCLK_EN 1
#define BITP_SCR_PRCM_AISS_AISRAM_MLPLL_ACLK_EN 1
#define BITW_SCR_PRCM_AISS_AISRAM_MLPLL_ACLK_EN 1
#define BITP_SCR_PRCM_AISS_CEVANPP_MLPLL_CLK_EN 0
#define BITW_SCR_PRCM_AISS_CEVANPP_MLPLL_CLK_EN 1

/*Gate the clocks to DDRSS*/
#define PCSS_SCR_DDRSS_CLK_EN 0x188 // RW Reset Val=1'b1
#define BITP_PCSS_DDRSS_DDR0_DDRC_SYSPLL_PCLK_EN 31
#define BITW_PCSS_DDRSS_DDR0_DDRC_SYSPLL_PCLK_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_SYSPLL_PCLK_EN 30
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_SYSPLL_PCLK_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRPLL_CORE_CLK_EN 29
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRPLL_CORE_CLK_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK1_EN 28
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK1_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK2_EN 27
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK2_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK3_EN 26
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK3_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK4_EN 25
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK4_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK5_EN 24
#define BITW_PCSS_DDRSS_DDR0_DDRC_DDRPLL_DDRACLK5_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_DDRPLL_DFICLK_EN 23
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_DDRPLL_DFICLK_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_DDRPLL_DFICTL_CLK_EN 22
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_DDRPLL_DFICTL_CLK_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRPHY_DDRPLL_BYPASS_CLK_EN 21
#define BITW_PCSS_DDRSS_DDR0_DDRPHY_DDRPLL_BYPASS_CLK_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK1_EN 20
#define BITW_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK1_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK2_EN 19
#define BITW_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK2_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK3_EN 18
#define BITW_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK3_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK4_EN 17
#define BITW_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK4_EN 1
#define BITP_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK5_EN 16
#define BITW_PCSS_DDRSS_DDR0_DDRNOC_DDRPLL_DDRACLK5_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_SYSPLL_PCLK_EN 15
#define BITW_PCSS_DDRSS_DDR1_DDRC_SYSPLL_PCLK_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_SYSPLL_PCLK_EN 14
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_SYSPLL_PCLK_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRPLL_CORE_CLK_EN 13
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRPLL_CORE_CLK_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK1_EN 12
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK1_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK2_EN 11
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK2_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK3_EN 10
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK3_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK4_EN 9
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK4_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK5_EN 8
#define BITW_PCSS_DDRSS_DDR1_DDRC_DDRPLL_DDRACLK5_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_DDRPLL_DFICLK_EN 7
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_DDRPLL_DFICLK_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_DDRPLL_DFICTL_CLK_EN 6
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_DDRPLL_DFICTL_CLK_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRPHY_DDRPLL_BYPASS_CLK_EN 5
#define BITW_PCSS_DDRSS_DDR1_DDRPHY_DDRPLL_BYPASS_CLK_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK1_EN 4
#define BITW_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK1_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK2_EN 3
#define BITW_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK2_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK3_EN 2
#define BITW_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK3_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK4_EN 1
#define BITW_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK4_EN 1
#define BITP_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK5_EN 0
#define BITW_PCSS_DDRSS_DDR1_DDRNOC_DDRPLL_DDRACLK5_EN 1

/*Gate the clocks to LSPERIPHSS*/
#define PCSS_SCR_LSPERIPHSS_CLK_EN_0 0x18C // RW Reset Val=1'b1
#define BITP_PCSS_LSPERIPHSS_ADC_SYSPLL_CLK_EN 31
#define BITW_PCSS_LSPERIPHSS_ADC_SYSPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PWM5_SYSPLL_PCLK_EN 30
#define BITW_PCSS_LSPERIPHSS_PWM5_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PWM4_SYSPLL_PCLK_EN 29
#define BITW_PCSS_LSPERIPHSS_PWM4_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PWM3_SYSPLL_PCLK_EN 28
#define BITW_PCSS_LSPERIPHSS_PWM3_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PWM2_SYSPLL_PCLK_EN 27
#define BITW_PCSS_LSPERIPHSS_PWM2_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PWM1_SYSPLL_PCLK_EN 26
#define BITW_PCSS_LSPERIPHSS_PWM1_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PWM0_SYSPLL_PCLK_EN 25
#define BITW_PCSS_LSPERIPHSS_PWM0_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_WDT_SYSPLL_PCLK_EN 24
#define BITW_PCSS_LSPERIPHSS_WDT_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_GPIO2_SYSPLL_PCLK_EN 23
#define BITW_PCSS_LSPERIPHSS_GPIO2_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_SPI3_SYSPLL_PCLK_EN 22
#define BITW_PCSS_LSPERIPHSS_SPI3_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_SPI2_SYSPLL_PCLK_EN 21
#define BITW_PCSS_LSPERIPHSS_SPI2_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_SPI1_SYSPLL_PCLK_EN 20
#define BITW_PCSS_LSPERIPHSS_SPI1_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_SPI0_SYSPLL_PCLK_EN 19
#define BITW_PCSS_LSPERIPHSS_SPI0_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2C3_SYSPLL_ICCLK_EN 18
#define BITW_PCSS_LSPERIPHSS_I2C3_SYSPLL_ICCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2C2_SYSPLL_ICCLK_EN 17
#define BITW_PCSS_LSPERIPHSS_I2C2_SYSPLL_ICCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2C1_SYSPLL_ICCLK_EN 16
#define BITW_PCSS_LSPERIPHSS_I2C1_SYSPLL_ICCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2C3_SYSPLL_PCLK_EN 15
#define BITW_PCSS_LSPERIPHSS_I2C3_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2C2_SYSPLL_PCLK_EN 14
#define BITW_PCSS_LSPERIPHSS_I2C2_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2C1_SYSPLL_PCLK_EN 13
#define BITW_PCSS_LSPERIPHSS_I2C1_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_UART5_SYSPLL_PCLK_EN 12
#define BITW_PCSS_LSPERIPHSS_UART5_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_UART4_SYSPLL_PCLK_EN 11
#define BITW_PCSS_LSPERIPHSS_UART4_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_UART3_SYSPLL_PCLK_EN 10
#define BITW_PCSS_LSPERIPHSS_UART3_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_UART2_SYSPLL_PCLK_EN 9
#define BITW_PCSS_LSPERIPHSS_UART2_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_UART1_SYSPLL_PCLK_EN 8
#define BITW_PCSS_LSPERIPHSS_UART1_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_TMR3_SYSPLL_CLK_EN 7
#define BITW_PCSS_LSPERIPHSS_TMR3_SYSPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_TMR2_SYSPLL_CLK_EN 6
#define BITW_PCSS_LSPERIPHSS_TMR2_SYSPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_TMR1_SYSPLL_CLK_EN 5
#define BITW_PCSS_LSPERIPHSS_TMR1_SYSPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_TMR0_SYSPLL_CLK_EN 4
#define BITW_PCSS_LSPERIPHSS_TMR0_SYSPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_DMA1_SYSPLL_HCLK_EN 3
#define BITW_PCSS_LSPERIPHSS_DMA1_SYSPLL_HCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_DMA1_SYSPLL_CORE_CLK_EN 2
#define BITW_PCSS_LSPERIPHSS_DMA1_SYSPLL_CORE_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_DMA2_SYSPLL_HCLK_EN 1
#define BITW_PCSS_LSPERIPHSS_DMA2_SYSPLL_HCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_DMA2_SYSPLL_CORE_CLK_EN 0
#define BITW_PCSS_LSPERIPHSS_DMA2_SYSPLL_CORE_CLK_EN 1

/*Gate the clocks to LSPERIPHSS*/
#define PCSS_SCR_LSPERIPHSS_CLK_EN_1 0x190 // RW Reset Val=6'h0
#define BITP_PCSS_SCR_LSPERIPHSS_CLK_EN_1_RSVD_00 27
#define BITW_PCSS_SCR_LSPERIPHSS_CLK_EN_1_RSVD_00 5
#define BITP_PCSS_LSPERIPHSS_GPIO2_SYSPLL_PCLK_INTR_EN 26
#define BITW_PCSS_LSPERIPHSS_GPIO2_SYSPLL_PCLK_INTR_EN 1
#define BITP_PCSS_LSPERIPHSS_PNOCSS_LSNOC_SYSPLL_NSPCLK_EN 25
#define BITW_PCSS_LSPERIPHSS_PNOCSS_LSNOC_SYSPLL_NSPCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PNOCSS_DMA1_SYSPLL_HCLK_EN 24
#define BITW_PCSS_LSPERIPHSS_PNOCSS_DMA1_SYSPLL_HCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PNOCSS_DMA1_SYSPLL_CORE_CLK_EN 23
#define BITW_PCSS_LSPERIPHSS_PNOCSS_DMA1_SYSPLL_CORE_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PNOCSS_DMA2_SYSPLL_HCLK_EN 22
#define BITW_PCSS_LSPERIPHSS_PNOCSS_DMA2_SYSPLL_HCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PNOCSS_DMA2_SYSPLL_CORE_CLK_EN 21
#define BITW_PCSS_LSPERIPHSS_PNOCSS_DMA2_SYSPLL_CORE_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_NSP_CLK_EN 20
#define BITW_PCSS_LSPERIPHSS_LSNOC_NSP_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_LSNOC_SERVICEPORT_SYSPLL_PCLK_EN 19
#define BITW_PCSS_LSPERIPHSS_LSNOC_SERVICEPORT_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_STEREODAC_SYSPLL_PCLK_EN 18
#define BITW_PCSS_LSPERIPHSS_STEREODAC_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_STEREODAC_XO_MCLK_EN 17
#define BITW_PCSS_LSPERIPHSS_STEREODAC_XO_MCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PDM0_SYSPLL_PCLK_EN 16
#define BITW_PCSS_LSPERIPHSS_PDM0_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PDM1_SYSPLL_PCLK_EN 15
#define BITW_PCSS_LSPERIPHSS_PDM1_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PDM0_XO_MCLK_EN 14
#define BITW_PCSS_LSPERIPHSS_PDM0_XO_MCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_PDM1_XO_MCLK_EN 13
#define BITW_PCSS_LSPERIPHSS_PDM1_XO_MCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S0_SYSPLL_PCLK_EN 12
#define BITW_PCSS_LSPERIPHSS_I2S0_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S1_SYSPLL_PCLK_EN 11
#define BITW_PCSS_LSPERIPHSS_I2S1_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S2_SYSPLL_PCLK_EN 10
#define BITW_PCSS_LSPERIPHSS_I2S2_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S3_SYSPLL_PCLK_EN 9
#define BITW_PCSS_LSPERIPHSS_I2S3_SYSPLL_PCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S0_AUDIOPLL_CLK_EN 8
#define BITW_PCSS_LSPERIPHSS_I2S0_AUDIOPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S1_AUDIOPLL_CLK_EN 7
#define BITW_PCSS_LSPERIPHSS_I2S1_AUDIOPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S2_AUDIOPLL_CLK_EN 6
#define BITW_PCSS_LSPERIPHSS_I2S2_AUDIOPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S3_AUDIOPLL_CLK_EN 5
#define BITW_PCSS_LSPERIPHSS_I2S3_AUDIOPLL_CLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S0_AUDIOPLL_I2SCLK_EN 4
#define BITW_PCSS_LSPERIPHSS_I2S0_AUDIOPLL_I2SCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S1_AUDIOPLL_I2SCLK_EN 3
#define BITW_PCSS_LSPERIPHSS_I2S1_AUDIOPLL_I2SCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S2_AUDIOPLL_I2SCLK_EN 2
#define BITW_PCSS_LSPERIPHSS_I2S2_AUDIOPLL_I2SCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_I2S3_AUDIOPLL_I2SCLK_EN 1
#define BITW_PCSS_LSPERIPHSS_I2S3_AUDIOPLL_I2SCLK_EN 1
#define BITP_PCSS_LSPERIPHSS_TMR_SYSPLL_PCLK_EN 0
#define BITW_PCSS_LSPERIPHSS_TMR_SYSPLL_PCLK_EN 1

/*Gate the clocks to HSPERIPHSS*/
#define PCSS_SCR_HSPERIPHSS_CLK_EN 0x194 // RW Reset Val=1'h1
#define BITP_PCSS_HSPERIPHSS_USBHOST_CLK_EN 31
#define BITW_PCSS_HSPERIPHSS_USBHOST_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_CLK_EN 30
#define BITW_PCSS_HSPERIPHSS_USBOTG_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_PINMUX_SCR_SYSPLL_PCLK_EN 28
#define BITW_PCSS_HSPERIPHSS_PINMUX_SCR_SYSPLL_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_HSNOC_SERVICEPORT_SYSPLL_PCLK_EN 27
#define BITW_PCSS_HSPERIPHSS_HSNOC_SERVICEPORT_SYSPLL_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_SYSPLL_CORE_CLK_EN 17
#define BITW_PCSS_HSPERIPHSS_USBOTG_SYSPLL_CORE_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_SYSPLL_REF_CLK_EN 26
#define BITW_PCSS_HSPERIPHSS_USBOTG_SYSPLL_REF_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_SYSPLL_BUS_CLK_EARLY_EN 25
#define BITW_PCSS_HSPERIPHSS_USBOTG_SYSPLL_BUS_CLK_EARLY_EN 1
#define BITP_PCSS_HSPERIPHSS_USBOTG_SYSPLL_APB3_PCLK_EN 18
#define BITW_PCSS_HSPERIPHSS_USBOTG_SYSPLL_APB3_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_SYSPLL_APB0_PCLK_EN 24
#define BITW_PCSS_HSPERIPHSS_USBHOST_SYSPLL_APB0_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_SYSPLL_APB1_PCLK_EN 23
#define BITW_PCSS_HSPERIPHSS_USBHOST_SYSPLL_APB1_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_SYSPLL_APB2_PCLK_EN 22
#define BITW_PCSS_HSPERIPHSS_USBHOST_SYSPLL_APB2_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_SYSPLL_CORE_CLK_EN 19
#define BITW_PCSS_HSPERIPHSS_USBHOST_SYSPLL_CORE_CLK_EN 3
#define BITP_PCSS_HSPERIPHSS_USBHOST_SYSPLL_SUSPEND_CLK_EN 18
#define BITW_PCSS_HSPERIPHSS_USBHOST_SYSPLL_SUSPEND_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_SYSPLL_REF_CLK_EN 16
#define BITW_PCSS_HSPERIPHSS_USBHOST_SYSPLL_REF_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_USBHOST_SYSPLL_BUS_CLK_EARLY_EN 15
#define BITW_PCSS_HSPERIPHSS_USBHOST_SYSPLL_BUS_CLK_EARLY_EN 1
#define BITP_PCSS_HSPERIPHSS_GPIO1_SYSPLL_PCLK_EN 14
#define BITW_PCSS_HSPERIPHSS_GPIO1_SYSPLL_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_GPIO1_SYSPLL_PCLK_INTR_EN 13
#define BITW_PCSS_HSPERIPHSS_GPIO1_SYSPLL_PCLK_INTR_EN 1
#define BITP_PCSS_HSPERIPHSS_EMMC_SYSPLL_SYNCLK_EN 12
#define BITW_PCSS_HSPERIPHSS_EMMC_SYSPLL_SYNCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_EMMC_SYSPLL_SDMCLK_EN 11
#define BITW_PCSS_HSPERIPHSS_EMMC_SYSPLL_SDMCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_EMMC_SYSPLL_CLK_EN 10
#define BITW_PCSS_HSPERIPHSS_EMMC_SYSPLL_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_GBESS1_SYSPLL_CLK_MACPHY_EN 9
#define BITW_PCSS_HSPERIPHSS_GBESS1_SYSPLL_CLK_MACPHY_EN 1
#define BITP_PCSS_HSPERIPHSS_GBESS0_SYSPLL_CLK_MACPHY_EN 8
#define BITW_PCSS_HSPERIPHSS_GBESS0_SYSPLL_CLK_MACPHY_EN 1
#define BITP_PCSS_HSPERIPHSS_GBESS1_SYSPLL_ACLK_EN 7
#define BITW_PCSS_HSPERIPHSS_GBESS1_SYSPLL_ACLK_EN 1
#define BITP_PCSS_HSPERIPHSS_GBESS0_SYSPLL_ACLK_EN 6
#define BITW_PCSS_HSPERIPHSS_GBESS0_SYSPLL_ACLK_EN 1
#define BITP_PCSS_HSPERIPHSS_SDIO0_SYSPLL_SYNCLK_EN 5
#define BITW_PCSS_HSPERIPHSS_SDIO0_SYSPLL_SYNCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_SDIO0_SYSPLL_SDMCLK_EN 4
#define BITW_PCSS_HSPERIPHSS_SDIO0_SYSPLL_SDMCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_SDIO0_SYSPLL_CLK_EN 3
#define BITW_PCSS_HSPERIPHSS_SDIO0_SYSPLL_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_SDIO1_SYSPLL_SYNCLK_EN 2
#define BITW_PCSS_HSPERIPHSS_SDIO1_SYSPLL_SYNCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_SDIO1_SYSPLL_SDMCLK_EN 1
#define BITW_PCSS_HSPERIPHSS_SDIO1_SYSPLL_SDMCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_SDIO1_SYSPLL_CLK_EN 0
#define BITW_PCSS_HSPERIPHSS_SDIO1_SYSPLL_CLK_EN 1

/*Gate the clocks to DISPLAYSS*/
#define PCSS_SCR_HSPERIPHSS_DISPLAY_CLK_EN 0x198 // RW Reset Val=17'h0
#define BITP_PCSS_SCR_HSPERIPHSS_DISPLAY_CLK_EN_RSVD_00 15
#define BITW_PCSS_SCR_HSPERIPHSS_DISPLAY_CLK_EN_RSVD_00 17
#define BITP_PCSS_HSPERIPHSS_DISPLL_PDIV_VAL 6
#define BITW_PCSS_HSPERIPHSS_DISPLL_PDIV_VAL 9
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DPHY_REFCLK_IN_EN 5
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DPHY_REFCLK_IN_EN 1
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DSI_PCLK_EN 4
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DSI_PCLK_EN 1
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_APB_SYSREG_CLK_EN 3
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_APB_SYSREG_CLK_EN 1
#define BITP_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DISCTL_ACLK_EN 2
#define BITW_PCSS_HSPERIPHSS_DISPLAY_SYSPLL_DISCTL_ACLK_EN 1
#define BITP_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKIN_EN 1
#define BITW_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKIN_EN 1
#define BITP_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKX7_EN 0
#define BITW_PCSS_HSPERIPHSS_DISPLL_DISCTL_PCLKX7_EN 1

/*Gate the clocks to PNOCSS*/
#define PCSS_SCR_PNOCSS_CLK_EN 0x19C // RW Reset Val=19'h0
#define BITP_PCSS_SCR_PNOCSS_CLK_EN_RSVD_01 13
#define BITW_PCSS_SCR_PNOCSS_CLK_EN_RSVD_01 19
#define BITP_PCSS_PNOCSS_CPUPLL_PNOC_HSNOC_NSP_ACLK_EN 12
#define BITW_PCSS_PNOCSS_CPUPLL_PNOC_HSNOC_NSP_ACLK_EN 1
#define BITP_PCSS_PNOCSS_CPUPLL_HSNOC_PNOC_NSP_ACLK_EN 11
#define BITW_PCSS_PNOCSS_CPUPLL_HSNOC_PNOC_NSP_ACLK_EN 1
#define BITP_PCSS_PNOCSS_CPUPLL_CPU_ACLK_EN 10
#define BITW_PCSS_PNOCSS_CPUPLL_CPU_ACLK_EN 1
#define BITP_PCSS_SCR_PNOCSS_CLK_EN_RSVD_00 6
#define BITW_PCSS_SCR_PNOCSS_CLK_EN_RSVD_00 4
#define BITP_PCSS_PNOCSS_SYSPLL_Q6Q7_PCLK_EN 5
#define BITW_PCSS_PNOCSS_SYSPLL_Q6Q7_PCLK_EN 1
#define BITP_PCSS_PNOCSS_SYSPLL_Q8Q9_PCLK_EN 4
#define BITW_PCSS_PNOCSS_SYSPLL_Q8Q9_PCLK_EN 1
#define BITP_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q1_ACLK_EN 3
#define BITW_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q1_ACLK_EN 1
#define BITP_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q2_ACLK_EN 2
#define BITW_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q2_ACLK_EN 1
#define BITP_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q3_ACLK_EN 1
#define BITW_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q3_ACLK_EN 1
#define BITP_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q5_ACLK_EN 0
#define BITW_PCSS_PNOCSS_CLK_RESET_WRAP_DDRPLL_Q5_ACLK_EN 1

/*Gate the clocks to VIDEOSS*/
#define PCSS_SCR_VIDEOSS_CLK_EN 0x1A0 // RW Reset Val=18'h0
#define BITP_PCSS_SCR_VIDEOSS_CLK_EN_RSVD_00 14
#define BITW_PCSS_SCR_VIDEOSS_CLK_EN_RSVD_00 18
#define BITP_PCSS_VIDEOSS_JPEG_VIDEOPLL_CCLK_EN 13
#define BITW_PCSS_VIDEOSS_JPEG_VIDEOPLL_CCLK_EN 1
#define BITP_PCSS_VIDEOSS_JPEG_VIDEOPLL_ACLK_EN 12
#define BITW_PCSS_VIDEOSS_JPEG_VIDEOPLL_ACLK_EN 1
#define BITP_PCSS_VIDEOSS_JPEG_SYSPLL_PCLK_EN 11
#define BITW_PCSS_VIDEOSS_JPEG_SYSPLL_PCLK_EN 1
#define BITP_PCSS_VIDEOSS_VDEC_VIDEOPLL_CCLK_EN 10
#define BITW_PCSS_VIDEOSS_VDEC_VIDEOPLL_CCLK_EN 1
#define BITP_PCSS_VIDEOSS_VDEC_VIDEOPLL_BCLK_EN 9
#define BITW_PCSS_VIDEOSS_VDEC_VIDEOPLL_BCLK_EN 1
#define BITP_PCSS_VIDEOSS_VDEC_VIDEOPLL_ACLK_EN 8
#define BITW_PCSS_VIDEOSS_VDEC_VIDEOPLL_ACLK_EN 1
#define BITP_PCSS_VIDEOSS_VDEC_SYSPLL_PCLK_EN 7
#define BITW_PCSS_VIDEOSS_VDEC_SYSPLL_PCLK_EN 1
#define BITP_PCSS_VIDEOSS_VENC_VIDEOPLL_CCLK_EN 6
#define BITW_PCSS_VIDEOSS_VENC_VIDEOPLL_CCLK_EN 1
#define BITP_PCSS_VIDEOSS_VENC_VIDEOPLL_BCLK_EN 5
#define BITW_PCSS_VIDEOSS_VENC_VIDEOPLL_BCLK_EN 1
#define BITP_PCSS_VIDEOSS_VENC_VIDEOPLL_ACLK_EN 4
#define BITW_PCSS_VIDEOSS_VENC_VIDEOPLL_ACLK_EN 1
#define BITP_PCSS_VIDEOSS_VENC_SYSPLL_PCLK_EN 3
#define BITW_PCSS_VIDEOSS_VENC_SYSPLL_PCLK_EN 1
#define BITP_PCSS_VIDEOSS_VENCRAM_VIDEOPLL_ACLK_EN 2
#define BITW_PCSS_VIDEOSS_VENCRAM_VIDEOPLL_ACLK_EN 1
#define BITP_PCSS_VIDEOSS_VDECRAM_VIDEOPLL_ACLK_EN 1
#define BITW_PCSS_VIDEOSS_VDECRAM_VIDEOPLL_ACLK_EN 1
#define BITP_PCSS_VIDEOSS_JPEG_CLOCK_ENABLE 0
#define BITW_PCSS_VIDEOSS_JPEG_CLOCK_ENABLE 1

/*Gate the clocks to PMISCSS*/
#define PCSS_SCR_PMISCSS_CLK_EN 0x1A4 // RW Reset Val=21'h0
#define BITP_PCSS_SCR_PMISCSS_CLK_EN_RSVD_00 14
#define BITW_PCSS_SCR_PMISCSS_CLK_EN_RSVD_00 18
#define BITP_PCSS_PMISCSS_UART7_SYSPLL_PCLK_EN 13
#define BITW_PCSS_PMISCSS_UART7_SYSPLL_PCLK_EN 1
#define BITP_PCSS_PMISCSS_DMA0_SYSPLL_HCLK_EN 12
#define BITW_PCSS_PMISCSS_DMA0_SYSPLL_HCLK_EN 1
#define BITP_PCSS_PMISCSS_DMA0_SYSPLL_CORE_CLK_EN 11
#define BITW_PCSS_PMISCSS_DMA0_SYSPLL_CORE_CLK_EN 1
#define BITP_PCSS_PMISCSS_BX2_EDAP_DIV_EN_MUXSEL 9
#define BITW_PCSS_PMISCSS_BX2_EDAP_DIV_EN_MUXSEL 2
#define BITP_PCSS_PMISCSS_BX2_EDP_DIV_EN_MUXSEL 7
#define BITW_PCSS_PMISCSS_BX2_EDP_DIV_EN_MUXSEL 2
#define BITP_PCSS_PMISCSS_BX2_EPP_DIV_EN_MUXSEL 5
#define BITW_PCSS_PMISCSS_BX2_EPP_DIV_EN_MUXSEL 2
#define BITP_PCSS_PMISCSS_BX2_APB_DIV_EN_MUXSEL 3
#define BITW_PCSS_PMISCSS_BX2_APB_DIV_EN_MUXSEL 2
#define BITP_PCSS_PMISCSS_QSPI_SYSPLL_ACLK_EN 2
#define BITW_PCSS_PMISCSS_QSPI_SYSPLL_ACLK_EN 1
#define BITP_PCSS_PMISCSS_QSPI_SYSPLL_PCLK_EN 1
#define BITW_PCSS_PMISCSS_QSPI_SYSPLL_PCLK_EN 1
#define BITP_PCSS_PMISCSS_QSPI_SYSPLL_CLK_EN 0
#define BITW_PCSS_PMISCSS_QSPI_SYSPLL_CLK_EN 1

/*Indicates IDLE status of individual IPs in the SoC. Many IP provide IDLE
 * indication as a output signal; this register consolidates all such outputs.
 * CPU can read this register to decide on IP level clock gating. Signals must
 * be wired such that 1 means IDLE. Refer to arch document for the key IDLE
 * signals that must be tracked.*/
#define PCSS_SCR_IDLE_STATUS_0 0x1A8 // RO Reset Val=23'h0
#define BITP_PCSS_SCR_IDLE_STATUS_0_RSVD_01 9
#define BITW_PCSS_SCR_IDLE_STATUS_0_RSVD_01 23
#define BITP_PNOC_PCSS_SCR_IDLE_STATUS_0_NOC_IDLE 8
#define BITW_PNOC_PCSS_SCR_IDLE_STATUS_0_NOC_IDLE 1
#define BITP_VIDEOSS_PCSS_VDEC_VPU_IDLE 7
#define BITW_VIDEOSS_PCSS_VDEC_VPU_IDLE 1
#define BITP_VIDEOSS_PCSS_VENC_VPU_IDLE 6
#define BITW_VIDEOSS_PCSS_VENC_VPU_IDLE 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_PSU_CORE_IDLE_R 5
#define BITW_PMISCSS_PCSS_BX2_CEVAX_PSU_CORE_IDLE_R 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_PSU_DSP_IDLE_R 4
#define BITW_PMISCSS_PCSS_BX2_CEVAX_PSU_DSP_IDLE_R 1
#define BITP_AISS_PCSS_ENGINE_IDLE 3
#define BITW_AISS_PCSS_ENGINE_IDLE 1
#define BITP_AISS_PCSS_VPU_PSU_CORE_IDLE 2
#define BITW_AISS_PCSS_VPU_PSU_CORE_IDLE 1
#define BITP_AISS_PCSS_VPU_PSU_DSP_IDLE 1
#define BITW_AISS_PCSS_VPU_PSU_DSP_IDLE 1
#define BITP_PCSS_SCR_IDLE_STATUS_0_RSVD_00 0
#define BITW_PCSS_SCR_IDLE_STATUS_0_RSVD_00 1

/*For U74 to engage in power management protocol with various IP*/
#define PCSS_SCR_HANDSHAKE_CONTROL_0 0x1AC // RW Reset Val=28'h0
#define BITP_PCSS_SCR_HANDSHAKE_CONTROL_0_RSVD_00 4
#define BITW_PCSS_SCR_HANDSHAKE_CONTROL_0_RSVD_00 28
#define BITP_PNOC_PCSS_SCR_HANDSHAKE_CONTROL_NOC_IDLE_ACK 3
#define BITW_PNOC_PCSS_SCR_HANDSHAKE_CONTROL_NOC_IDLE_ACK 1
#define BITP_PNOC_PCSS_SCR_HANDSHAKE_CONTROL_NOC_IDLE_REQ 2
#define BITW_PNOC_PCSS_SCR_HANDSHAKE_CONTROL_NOC_IDLE_REQ 1
#define BITP_PCSS_PMISCSS_BX2_CSYSREQ 1
#define BITW_PCSS_PMISCSS_BX2_CSYSREQ 1
#define BITP_PCSS_AISS_VPU_CSYSREQ 0
#define BITW_PCSS_AISS_VPU_CSYSREQ 1

/*For U74 to engage in power management protocol with various IP*/
#define PCSS_SCR_HANDSHAKE_CONTROL_1 0x1B0 // RO Reset Val=29'h0
#define BITP_PCSS_SCR_HANDSHAKE_CONTROL_1_RSVD_00 3
#define BITW_PCSS_SCR_HANDSHAKE_CONTROL_1_RSVD_00 29
#define BITP_PMISCSS_PCSS_BX2_CEVAX_PSU_CSYSACK_R 2
#define BITW_PMISCSS_PCSS_BX2_CEVAX_PSU_CSYSACK_R 1
#define BITP_AISS_PCSS_VPU_PSU_CACTIVE 1
#define BITW_AISS_PCSS_VPU_PSU_CACTIVE 1
#define BITP_AISS_PCSS_VPU_PSU_CSYSACK 0
#define BITW_AISS_PCSS_VPU_PSU_CSYSACK 1

/*To retain last SoC power state when power is turned off*/
#define PCSS_SCR_S21_S3_SYS_POWER_STATE 0x1B4 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_S21_S3_SYS_POWER_STATE_RSVD_00 1
#define BITW_PCSS_SCR_S21_S3_SYS_POWER_STATE_RSVD_00 31
#define BITP_PCSS_SCR_S21_S3_SYS_POWER_STATE 0
#define BITW_PCSS_SCR_S21_S3_SYS_POWER_STATE 1

/*Holds the status of the WFI output signal from each U74 tile*/
#define PCSS_SCR_CPUSS_WFI_STATUS 0x1B8 // RO Reset Val=28'h0
#define BITP_PCSS_SCR_CPUSS_WFI_STATUS_RSVD_00 4
#define BITW_PCSS_SCR_CPUSS_WFI_STATUS_RSVD_00 28
#define BITP_CPUSS_PCSS_SCR_WFI_FROM_TILE_3 3
#define BITW_CPUSS_PCSS_SCR_WFI_FROM_TILE_3 1
#define BITP_CPUSS_PCSS_SCR_WFI_FROM_TILE_2 2
#define BITW_CPUSS_PCSS_SCR_WFI_FROM_TILE_2 1
#define BITP_CPUSS_PCSS_SCR_WFI_FROM_TILE_1 1
#define BITW_CPUSS_PCSS_SCR_WFI_FROM_TILE_1 1
#define BITP_CPUSS_PCSS_SCR_WFI_FROM_TILE_0 0
#define BITW_CPUSS_PCSS_SCR_WFI_FROM_TILE_0 1

/*Holds the status of the HALT output signal from each U74 tile*/
#define PCSS_SCR_CPUSS_HALT_STATUS 0x1BC // RO Reset Val=28'h0
#define BITP_PCSS_SCR_CPUSS_HALT_STATUS_RSVD_00 4
#define BITW_PCSS_SCR_CPUSS_HALT_STATUS_RSVD_00 28
#define BITP_CPUSS_PCSS_SCR_HALT_FROM_TILE_3 3
#define BITW_CPUSS_PCSS_SCR_HALT_FROM_TILE_3 1
#define BITP_CPUSS_PCSS_SCR_HALT_FROM_TILE_2 2
#define BITW_CPUSS_PCSS_SCR_HALT_FROM_TILE_2 1
#define BITP_CPUSS_PCSS_SCR_HALT_FROM_TILE_1 1
#define BITW_CPUSS_PCSS_SCR_HALT_FROM_TILE_1 1
#define BITP_CPUSS_PCSS_SCR_HALT_FROM_TILE_0 0
#define BITW_CPUSS_PCSS_SCR_HALT_FROM_TILE_0 1

/*Holds the status of the CEASE output signal from each U74 tile*/
#define PCSS_SCR_CPUSS_CEASE_STATUS 0x1C0 // RO Reset Val=28'h0
#define BITP_PCSS_SCR_CPUSS_CEASE_STATUS_RSVD_00 4
#define BITW_PCSS_SCR_CPUSS_CEASE_STATUS_RSVD_00 28
#define BITP_CPUSS_PCSS_SCR_CEASE_FROM_TILE_3 3
#define BITW_CPUSS_PCSS_SCR_CEASE_FROM_TILE_3 1
#define BITP_CPUSS_PCSS_SCR_CEASE_FROM_TILE_2 2
#define BITW_CPUSS_PCSS_SCR_CEASE_FROM_TILE_2 1
#define BITP_CPUSS_PCSS_SCR_CEASE_FROM_TILE_1 1
#define BITW_CPUSS_PCSS_SCR_CEASE_FROM_TILE_1 1
#define BITP_CPUSS_PCSS_SCR_CEASE_FROM_TILE_0 0
#define BITW_CPUSS_PCSS_SCR_CEASE_FROM_TILE_0 1

/*To store the version of the Silicon and any other info (encoded)*/
#define PCSS_SCR_CHIP_ID_0 0x1C4 // RO Reset Val=32'h0
#define BITP_PCSS_SCR_CHIP_ID_0 0
#define BITW_PCSS_SCR_CHIP_ID_0 32

/*To store the version of the Silicon and any other info (encoded)*/
#define PCSS_SCR_CHIP_ID_1 0x1C8 // RO Reset Val=32'h0
#define BITP_PCSS_SCR_CHIP_ID_1 0
#define BITW_PCSS_SCR_CHIP_ID_1 32

/*To store the version of the Silicon and any other info (encoded)*/
#define PCSS_SCR_CHIP_ID_2 0x1CC // RO Reset Val=32'h0
#define BITP_PCSS_SCR_CHIP_ID_2 0
#define BITW_PCSS_SCR_CHIP_ID_2 32

/*To store the version of the Silicon and any other info (encoded)*/
#define PCSS_SCR_CHIP_ID_3 0x1D0 // RO Reset Val=32'h0
#define BITP_PCSS_SCR_CHIP_ID_3 0
#define BITW_PCSS_SCR_CHIP_ID_3 32

/*Selects the clock output on primary pin.*/
#define PCSS_SCR_DBG_CLK_SEL 0x1D4 // RW Reset Val=11'h0
#define BITP_PCSS_SCR_DBG_CLK_SEL_RSVD_01 21
#define BITW_PCSS_SCR_DBG_CLK_SEL_RSVD_01 11
#define BITP_PCSS_SCR_DBG_CLK_DIV_EN 20
#define BITW_PCSS_SCR_DBG_CLK_DIV_EN 1
#define BITP_PCSS_SCR_DBG_CLK_DIV_VAL 8
#define BITW_PCSS_SCR_DBG_CLK_DIV_VAL 12
#define BITP_PCSS_SCR_DBG_CLK_SEL_RSVD_00 4
#define BITW_PCSS_SCR_DBG_CLK_SEL_RSVD_00 4
#define BITP_PCSS_SCR_DBG_CLK_SEL 0
#define BITW_PCSS_SCR_DBG_CLK_SEL 4

/*To provide power related digital input signals to the IP. Some of the PHYs and
 * other IP require a power ready signal. There is no direct way to feed this
 * signal to the IP. Hence, during the boot process, U74 can write to this
 * register to generate the power ready for the IP.*/
#define PCSS_SCR_POWER_READY 0x1D8 // RW Reset Val=24'h0
#define BITP_PCSS_SCR_POWER_READY_RSVD_00 8
#define BITW_PCSS_SCR_POWER_READY_RSVD_00 24
#define BITP_PCSS_SCR_POWER_READY_PMONITOR_3 7
#define BITW_PCSS_SCR_POWER_READY_PMONITOR_3 1
#define BITP_PCSS_SCR_POWER_READY_PMONITOR_2 6
#define BITW_PCSS_SCR_POWER_READY_PMONITOR_2 1
#define BITP_PCSS_SCR_POWER_READY_PMONITOR_1 5
#define BITW_PCSS_SCR_POWER_READY_PMONITOR_1 1
#define BITP_PCSS_SCR_POWER_READY_PMONITOR_0 4
#define BITW_PCSS_SCR_POWER_READY_PMONITOR_0 1
#define BITP_PCSS_SCR_POWER_READY_TSENSE_3 3
#define BITW_PCSS_SCR_POWER_READY_TSENSE_3 1
#define BITP_PCSS_SCR_POWER_READY_TSENSE_2 2
#define BITW_PCSS_SCR_POWER_READY_TSENSE_2 1
#define BITP_PCSS_SCR_POWER_READY_TSENSE_1 1
#define BITW_PCSS_SCR_POWER_READY_TSENSE_1 1
#define BITP_PCSS_SCR_POWER_READY_TSENSE_0 0
#define BITW_PCSS_SCR_POWER_READY_TSENSE_0 1

/*cpuss jtag id register*/
#define PCSS_SCR_CPUSS_JTAG_ID 0x1DC // RW Reset Val=1'b0
#define BITP_PCSS_SCR_CPUSS_JTAG_ID_RSVD_00 31
#define BITW_PCSS_SCR_CPUSS_JTAG_ID_RSVD_00 1
#define BITP_PCSS_CPUSS_SCR_JTAG_MFR_ID 20
#define BITW_PCSS_CPUSS_SCR_JTAG_MFR_ID 11
#define BITP_PCSS_CPUSS_SCR_JTAG_PART_NUMBER 4
#define BITW_PCSS_CPUSS_SCR_JTAG_PART_NUMBER 16
#define BITP_PCSS_CPUSS_SCR_JTAG_VERSION 0
#define BITW_PCSS_CPUSS_SCR_JTAG_VERSION 4

/*s21 jtag id register*/
#define PCSS_SCR_S21_JTAG_ID 0x1E0 // RW Reset Val=1'b0
#define BITP_PCSS_SCR_S21_JTAG_ID_RSVD_00 31
#define BITW_PCSS_SCR_S21_JTAG_ID_RSVD_00 1
#define BITP_PCSS_S21_SCR_MFR_ID 20
#define BITW_PCSS_S21_SCR_MFR_ID 11
#define BITP_PCSS_S21_SCR_PART_NUMBER 4
#define BITW_PCSS_S21_SCR_PART_NUMBER 16
#define BITP_PCSS_S21_SCR_VERSION 0
#define BITW_PCSS_S21_SCR_VERSION 4

/*gpuss status signals*/
#define PCSS_SCR_GPUSS_STATUS 0x1E4 // RO Reset Val=31'b0
#define BITP_PCSS_SCR_GPUSS_STATUS_RSVD_00 1
#define BITW_PCSS_SCR_GPUSS_STATUS_RSVD_00 31
#define BITP_GPUSS_PCSS_SCR_IDLE 0
#define BITW_GPUSS_PCSS_SCR_IDLE 1

/*gpuss misc config signals*/
#define PCSS_SCR_GPUSS_MISC 0x1E8 // RW Reset Val=30'b0
#define BITP_PCSS_SCR_GPUSS_MISC_RSVD_00 2
#define BITW_PCSS_SCR_GPUSS_MISC_RSVD_00 30
#define BITP_PCSS_GPUSS_SCR_DXT_BC_ENABLE 1
#define BITW_PCSS_GPUSS_SCR_DXT_BC_ENABLE 1
#define BITP_PCSS_GPUSS_SCR_ASTC_ENABLE 0
#define BITW_PCSS_GPUSS_SCR_ASTC_ENABLE 1

/*gpuss jtag id's register*/
#define PCSS_SCR_GPUSS_JTAG_ID 0x1EC // RW Reset Val=1'b1
#define BITP_PCSS_GPUSS_SCR_EJ_DINTSUP 31
#define BITW_PCSS_GPUSS_SCR_EJ_DINTSUP 1
#define BITP_PCSS_GPUSS_SCR_EJ_MANUFID 20
#define BITW_PCSS_GPUSS_SCR_EJ_MANUFID 11
#define BITP_PCSS_GPUSS_SCR_EJ_PARTNUMBER 4
#define BITW_PCSS_GPUSS_SCR_EJ_PARTNUMBER 16
#define BITP_PCSS_GPUSS_SCR_EJ_VERSION 0
#define BITW_PCSS_GPUSS_SCR_EJ_VERSION 4

/*ddrss ddrnoc config signals*/
#define PCSS_SCR_DDRSS_DDRNOC_MISC 0x1F0 // RW Reset Val=30'b0
#define BITP_PCSS_SCR_DDRSS_DDRNOC_MISC_RSVD_00 2
#define BITW_PCSS_SCR_DDRSS_DDRNOC_MISC_RSVD_00 30
#define BITP_PCSS_DDRSS_DDRNOC_DDR0_ONLY 1
#define BITW_PCSS_DDRSS_DDRNOC_DDR0_ONLY 1
#define BITP_PCSS_DDRSS_DDRNOC_INTERLEAVE_DDR 0
#define BITW_PCSS_DDRSS_DDRNOC_INTERLEAVE_DDR 1

/*ddrss ddrnoc config signals*/
#define PCSS_SCR_DDRSS_MISC_REG 0x1F4 // RW Reset Val=31'h0
#define BITP_PCSS_SCR_DDRSS_MISC_REG_RSVD_00 1
#define BITW_PCSS_SCR_DDRSS_MISC_REG_RSVD_00 31
#define BITP_PCSS_DDRSS_BYPASS_MODE 0
#define BITW_PCSS_DDRSS_BYPASS_MODE 1

/*ddrss ddr0 ddr1 hif status signals*/
#define PCSS_SCR_DDRSS_DDR0_DDR1_MISC_STATUS 0x1F8 // RO Reset Val=20'b0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_MISC_STATUS_RSVD_00 12
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_MISC_STATUS_RSVD_00 20
#define BITP_DDRSS_PCSS_DDR0_DDRC_HIF_REFRESH_REQ_BANK 6
#define BITW_DDRSS_PCSS_DDR0_DDRC_HIF_REFRESH_REQ_BANK 6
#define BITP_DDRSS_PCSS_DDR1_DDRC_HIF_REFRESH_REQ_BANK 0
#define BITW_DDRSS_PCSS_DDR1_DDRC_HIF_REFRESH_REQ_BANK 6

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR0_DDRC_HIF_MRR_DATA_0 0x1FC // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_0 0
#define BITW_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_0 32

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR0_DDRC_HIF_MRR_DATA_1 0x200 // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_1 0
#define BITW_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_1 32

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR0_DDRC_HIF_MRR_DATA_2 0x204 // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_2 0
#define BITW_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_2 32

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR0_DDRC_HIF_MRR_DATA_3 0x208 // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_3 0
#define BITW_DDRSS_PCSS_DDR0_DDRC_HIF_MRR_DATA_3 32

/*[2:0] ddrss pcss ddr0 ddrc dbg dfi ie cmd type,[9:3] ddrss pcss ddr0 ddrc lpr
 * credit cnt,[16:10] ddrss pcss ddr0 ddrc hpr credit cnt,[23:17] ddrss pcss
 * ddr0 ddrc wr credit cnt,[30:24] ddrss pcss ddr0 ddrc wrecc credit cnt*/
#define PCSS_SCR_DDRSS_DDR0_DDRC_DBG_LPR_HPR_WR_WRECC 0x20C // RO Reset Val=1'b0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDRC_DBG_LPR_HPR_WR_WRECC_RSVD_00 31
#define BITW_PCSS_SCR_DDRSS_DDR0_DDRC_DBG_LPR_HPR_WR_WRECC_RSVD_00 1
#define BITP_DDRSS_PCSS_DDR0_DDRC_WRECC_CREDIT_CNT 24
#define BITW_DDRSS_PCSS_DDR0_DDRC_WRECC_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR0_DDRC_WR_CREDIT_CNT 17
#define BITW_DDRSS_PCSS_DDR0_DDRC_WR_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR0_DDRC_HPR_CREDIT_CNT 10
#define BITW_DDRSS_PCSS_DDR0_DDRC_HPR_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR0_DDRC_LPR_CREDIT_CNT 3
#define BITW_DDRSS_PCSS_DDR0_DDRC_LPR_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR0_DDRC_DBG_DFI_IE_CMD_TYPE 0
#define BITW_DDRSS_PCSS_DDR0_DDRC_DBG_DFI_IE_CMD_TYPE 3

/*[9:0] pcss ddrss ddr0 ddrc pa rmask,[14:10] pcss ddrss ddr0 ddrc pa wmask,[15]
 * pcss ddrss ddr0 ddrc dis regs ecc syndrome*/
#define PCSS_SCR_DDRSS_DDR0_DDRC_RMASK_WMASK_SYNDROME                          \
    0x210 // RW Reset Val=16'h0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDRC_RMASK_WMASK_SYNDROME_RSVD_00 16
#define BITW_PCSS_SCR_DDRSS_DDR0_DDRC_RMASK_WMASK_SYNDROME_RSVD_00 16
#define BITP_PCSS_DDRSS_DDR0_DDRC_DIS_REGS_ECC_SYNDROME 15
#define BITW_PCSS_DDRSS_DDR0_DDRC_DIS_REGS_ECC_SYNDROME 1
#define BITP_PCSS_DDRSS_DDR0_DDRC_PA_WMASK 10
#define BITW_PCSS_DDRSS_DDR0_DDRC_PA_WMASK 5
#define BITP_PCSS_DDRSS_DDR0_DDRC_PA_RMASK 0
#define BITW_PCSS_DDRSS_DDR0_DDRC_PA_RMASK 10

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR1_DDRC_HIF_MRR_DATA_0 0x214 // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_0 0
#define BITW_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_0 32

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR1_DDRC_HIF_MRR_DATA_1 0x218 // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_1 0
#define BITW_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_1 32

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR1_DDRC_HIF_MRR_DATA_2 0x21C // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_2 0
#define BITW_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_2 32

/*LPDDR4: Mode register read data,DDR4 :Multi purpose register (MPR) read data*/
#define PCSS_SCR_DDRSS_DDR1_DDRC_HIF_MRR_DATA_3 0x220 // RO Reset Val=32'b0
#define BITP_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_3 0
#define BITW_DDRSS_PCSS_DDR1_DDRC_HIF_MRR_DATA_3 32

/*[2:0] ddrss pcss ddr1 ddrc dbg dfi ie cmd type,[9:3] ddrss pcss ddr1 ddrc lpr
 * credit cnt,[16:10] ddrss pcss ddr1 ddrc hpr credit cnt,[23:17] ddrss pcss
 * ddr1 ddrc wr credit cnt,[30:24] ddrss pcss ddr1 ddrc wrecc credit cnt*/
#define DDRSS_PCSS_DDR1_DDRC_DBG_LPR_HPR_WR_WRECC 0x224 // RO Reset Val=1'b0
#define BITP_DDRSS_PCSS_DDR1_DDRC_DBG_LPR_HPR_WR_WRECC_RSVD_00 31
#define BITW_DDRSS_PCSS_DDR1_DDRC_DBG_LPR_HPR_WR_WRECC_RSVD_00 1
#define BITP_DDRSS_PCSS_DDR1_DDRC_WRECC_CREDIT_CNT 24
#define BITW_DDRSS_PCSS_DDR1_DDRC_WRECC_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR1_DDRC_WR_CREDIT_CNT 17
#define BITW_DDRSS_PCSS_DDR1_DDRC_WR_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR1_DDRC_HPR_CREDIT_CNT 10
#define BITW_DDRSS_PCSS_DDR1_DDRC_HPR_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR1_DDRC_LPR_CREDIT_CNT 3
#define BITW_DDRSS_PCSS_DDR1_DDRC_LPR_CREDIT_CNT 7
#define BITP_DDRSS_PCSS_DDR1_DDRC_DBG_DFI_IE_CMD_TYPE 0
#define BITW_DDRSS_PCSS_DDR1_DDRC_DBG_DFI_IE_CMD_TYPE 3

/*[9:0] pcss ddrss ddr1 ddrc pa rmask,[14:10] pcss ddrss ddr1 ddrc pa wmask,[15]
 * pcss ddrss ddr1 ddrc dis regs ecc syndrome*/
#define PCSS_SCR_DDRSS_DDR1_DDRC_RMASK_WMASK_SYNDROME                          \
    0x228 // RW Reset Val=16'h0
#define BITP_PCSS_SCR_DDRSS_DDR1_DDRC_RMASK_WMASK_SYNDROME_RSVD_00 16
#define BITW_PCSS_SCR_DDRSS_DDR1_DDRC_RMASK_WMASK_SYNDROME_RSVD_00 16
#define BITP_PCSS_DDRSS_DDR1_DDRC_DIS_REGS_ECC_SYNDROME 15
#define BITW_PCSS_DDRSS_DDR1_DDRC_DIS_REGS_ECC_SYNDROME 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_PA_WMASK 10
#define BITW_PCSS_DDRSS_DDR1_DDRC_PA_WMASK 5
#define BITP_PCSS_DDRSS_DDR1_DDRC_PA_RMASK 0
#define BITW_PCSS_DDRSS_DDR1_DDRC_PA_RMASK 10

/*Temperature Sensor SCR Control*/
#define PCSS_CPUSS_TESW_SCR_CONTROL 0x22C // RW Reset Val=13'b0
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_RSVD_00 19
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_RSVD_00 13
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_INTR_EN 18
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_RSTN 17
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_RSTN 1
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_CFG 9
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_CFG 8
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_RUN 8
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_RUN 1
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_CLK_EN 7
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_AN_EN 6
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_AN_EN 1
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_AN_SEL 2
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_AN_SEL 4
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_CLOAD 1
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_CLOAD 1
#define BITP_PCSS_CPUSS_TESW_SCR_CONTROL_PD 0
#define BITW_PCSS_CPUSS_TESW_SCR_CONTROL_PD 1

/*Temperature Sensor SCR Temperature Limit*/
#define PCSS_CPUSS_TESW_SCR_TEMP_LIMIT 0x230 // RW Reset Val=19'b0
#define BITP_PCSS_CPUSS_TESW_SCR_TEMP_LIMIT_RSVD_00 13
#define BITW_PCSS_CPUSS_TESW_SCR_TEMP_LIMIT_RSVD_00 19
#define BITP_PCSS_CPUSS_TESW_SCR_TEMP_LIMIT_WARNING_LIMIT 12
#define BITW_PCSS_CPUSS_TESW_SCR_TEMP_LIMIT_WARNING_LIMIT 12
#define BITP_PCSS_CPUSS_TESW_SCR_TEMP_LIMIT_MAX_LIMIT 0
#define BITW_PCSS_CPUSS_TESW_SCR_TEMP_LIMIT_MAX_LIMIT 12

/*Process Monitor SCR Control*/
#define PCSS_CPUSS_PMON_SCR_CONTROL 0x234 // RW Reset Val=3'b0
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_RSVD_00 29
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_RSVD_00 3
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_INTR_EN 28
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_CFG3 20
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_CFG3 8
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_CFG2 12
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_CFG2 8
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_CFG1 4
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_CFG1 8
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_RSTN 3
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_RSTN 1
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_RUN 2
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_RUN 1
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_CPUSS_PMON_SCR_CONTROL_CLOAD 0
#define BITW_PCSS_CPUSS_PMON_SCR_CONTROL_CLOAD 1

/*GPUSS Temperature Sensor SCR Control*/
#define PCSS_GPUSS_TESW_SCR_CONTROL 0x238 // RW Reset Val=13'b0
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_RSVD_00 19
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_RSVD_00 13
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_INTR_EN 18
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_RSTN 17
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_RSTN 1
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_CFG 9
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_CFG 8
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_RUN 8
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_RUN 1
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_CLK_EN 7
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_AN_EN 6
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_AN_EN 1
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_AN_SEL 2
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_AN_SEL 4
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_CLOAD 1
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_CLOAD 1
#define BITP_PCSS_GPUSS_TESW_SCR_CONTROL_PD 0
#define BITW_PCSS_GPUSS_TESW_SCR_CONTROL_PD 1

/*GPUSS Temperature Sensor SCR Temperature Limit*/
#define PCSS_GPUSS_TESW_SCR_TEMP_LIMIT 0x23C // RW Reset Val=19'b0
#define BITP_PCSS_GPUSS_TESW_SCR_TEMP_LIMIT_RSVD_00 13
#define BITW_PCSS_GPUSS_TESW_SCR_TEMP_LIMIT_RSVD_00 19
#define BITP_PCSS_GPUSS_TESW_SCR_TEMP_LIMIT_WARNING_LIMIT 12
#define BITW_PCSS_GPUSS_TESW_SCR_TEMP_LIMIT_WARNING_LIMIT 12
#define BITP_PCSS_GPUSS_TESW_SCR_TEMP_LIMIT_MAX_LIMIT 0
#define BITW_PCSS_GPUSS_TESW_SCR_TEMP_LIMIT_MAX_LIMIT 12

/*GPUSS Process Monitor SCR Control*/
#define PCSS_GPUSS_PMON_SCR_CONTROL 0x240 // RW Reset Val=3'b0
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_RSVD_00 29
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_RSVD_00 3
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_INTR_EN 28
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_CFG3 20
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_CFG3 8
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_CFG2 12
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_CFG2 8
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_CFG1 4
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_CFG1 8
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_RSTN 3
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_RSTN 1
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_RUN 2
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_RUN 1
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_GPUSS_PMON_SCR_CONTROL_CLOAD 0
#define BITW_PCSS_GPUSS_PMON_SCR_CONTROL_CLOAD 1

/*AISS Temperature Sensor SCR Control*/
#define PCSS_AISS_TESW_SCR_CONTROL 0x244 // RW Reset Val=13'b0
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_RSVD_00 19
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_RSVD_00 13
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_INTR_EN 18
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_RSTN 17
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_RSTN 1
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_CFG 9
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_CFG 8
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_RUN 8
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_RUN 1
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_CLK_EN 7
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_AN_EN 6
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_AN_EN 1
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_AN_SEL 2
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_AN_SEL 4
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_CLOAD 1
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_CLOAD 1
#define BITP_PCSS_AISS_TESW_SCR_CONTROL_PD 0
#define BITW_PCSS_AISS_TESW_SCR_CONTROL_PD 1

/*AISS Temperature Sensor SCR Temperature Limit*/
#define PCSS_AISS_TESW_SCR_TEMP_LIMIT 0x248 // RW Reset Val=19'b0
#define BITP_PCSS_AISS_TESW_SCR_TEMP_LIMIT_RSVD_00 13
#define BITW_PCSS_AISS_TESW_SCR_TEMP_LIMIT_RSVD_00 19
#define BITP_PCSS_AISS_TESW_SCR_TEMP_LIMIT_WARNING_LIMIT 12
#define BITW_PCSS_AISS_TESW_SCR_TEMP_LIMIT_WARNING_LIMIT 12
#define BITP_PCSS_AISS_TESW_SCR_TEMP_LIMIT_MAX_LIMIT 0
#define BITW_PCSS_AISS_TESW_SCR_TEMP_LIMIT_MAX_LIMIT 12

/*AISS Process Monitor SCR Control*/
#define PCSS_AISS_PMON_SCR_CONTROL 0x24C // RW Reset Val=3'b0
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_RSVD_00 29
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_RSVD_00 3
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_INTR_EN 28
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_CFG3 20
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_CFG3 8
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_CFG2 12
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_CFG2 8
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_CFG1 4
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_CFG1 8
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_RSTN 3
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_RSTN 1
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_RUN 2
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_RUN 1
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_CLK_EN 1
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_AISS_PMON_SCR_CONTROL_CLOAD 0
#define BITW_PCSS_AISS_PMON_SCR_CONTROL_CLOAD 1

/*VIDEOSS Process Monitor SCR Control*/
#define PCSS_VIDEOSS_PMON_SCR_CONTROL 0x250 // RW Reset Val=3'b0
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_RSVD_00 29
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_RSVD_00 3
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_INTR_EN 28
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_CFG3 20
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_CFG3 8
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_CFG2 12
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_CFG2 8
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_CFG1 4
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_CFG1 8
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_RSTN 3
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_RSTN 1
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_RUN 2
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_RUN 1
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_VIDEOSS_PMON_SCR_CONTROL_CLOAD 0
#define BITW_PCSS_VIDEOSS_PMON_SCR_CONTROL_CLOAD 1

/*PCSS Process Monitor SCR Control*/
#define PCSS_PMON_SCR_CONTROL 0x254 // RW Reset Val=3'b0
#define BITP_PCSS_PMON_SCR_CONTROL_RSVD_00 29
#define BITW_PCSS_PMON_SCR_CONTROL_RSVD_00 3
#define BITP_PCSS_PMON_SCR_CONTROL_INTR_EN 28
#define BITW_PCSS_PMON_SCR_CONTROL_INTR_EN 1
#define BITP_PCSS_PMON_SCR_CONTROL_CFG3 20
#define BITW_PCSS_PMON_SCR_CONTROL_CFG3 8
#define BITP_PCSS_PMON_SCR_CONTROL_CFG2 12
#define BITW_PCSS_PMON_SCR_CONTROL_CFG2 8
#define BITP_PCSS_PMON_SCR_CONTROL_CFG1 4
#define BITW_PCSS_PMON_SCR_CONTROL_CFG1 8
#define BITP_PCSS_PMON_SCR_CONTROL_RSTN 3
#define BITW_PCSS_PMON_SCR_CONTROL_RSTN 1
#define BITP_PCSS_PMON_SCR_CONTROL_RUN 2
#define BITW_PCSS_PMON_SCR_CONTROL_RUN 1
#define BITP_PCSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITW_PCSS_PMON_SCR_CONTROL_CLK_EN 1
#define BITP_PCSS_PMON_SCR_CONTROL_CLOAD 0
#define BITW_PCSS_PMON_SCR_CONTROL_CLOAD 1

/*PCSS Process Monitor status*/
#define PCSS_PMON_SCR_STATUS 0x258 // RO Reset Val=17'b0
#define BITP_PCSS_PMON_SCR_STATUS_RSVD_00 15
#define BITW_PCSS_PMON_SCR_STATUS_RSVD_00 17
#define BITP_PCSS_PMON_SCR_STATUS_READY 14
#define BITW_PCSS_PMON_SCR_STATUS_READY 1
#define BITP_PCSS_PMON_SCR_STATUS_FAULTN 13
#define BITW_PCSS_PMON_SCR_STATUS_FAULTN 1
#define BITP_PCSS_PMON_SCR_STATUS_DOUT_TYPE 12
#define BITW_PCSS_PMON_SCR_STATUS_DOUT_TYPE 1
#define BITP_PCSS_PMON_SCR_STATUS_DOUT 0
#define BITW_PCSS_PMON_SCR_STATUS_DOUT 12

/*AISS TESW PMON xo clk reset */
#define PCSS_SCR_AISS_PMON_TESW_XO_CLK_RESETN 0x25C // RW Reset Val=30'b0
#define BITP_PCSS_SCR_AISS_PMON_TESW_XO_CLK_RESETN_RSVD_00 2
#define BITW_PCSS_SCR_AISS_PMON_TESW_XO_CLK_RESETN_RSVD_00 30
#define BITP_PCSS_AISS_TESW_XO_CLK_RESET_N 1
#define BITW_PCSS_AISS_TESW_XO_CLK_RESET_N 1
#define BITP_PCSS_AISS_PMON_XO_CLK_RESET_N 0
#define BITW_PCSS_AISS_PMON_XO_CLK_RESET_N 1

/*CPUSS TESW PMON xo clk reset */
#define PCSS_SCR_CPUSS_PMON_TESW_XO_CLK_RESETN 0x260 // RW Reset Val=30'b0
#define BITP_PCSS_SCR_CPUSS_PMON_TESW_XO_CLK_RESETN_RSVD_00 2
#define BITW_PCSS_SCR_CPUSS_PMON_TESW_XO_CLK_RESETN_RSVD_00 30
#define BITP_PCSS_CPUSS_TESW_XO_CLK_RESET_N 1
#define BITW_PCSS_CPUSS_TESW_XO_CLK_RESET_N 1
#define BITP_PCSS_CPUSS_PMON_XO_CLK_RESET_N 0
#define BITW_PCSS_CPUSS_PMON_XO_CLK_RESET_N 1

/*GPUSS TESW PMON xo clk reset */
#define PCSS_SCR_GPUSS_PMON_TESW_XO_CLK_RESETN 0x264 // RW Reset Val=30'b0
#define BITP_PCSS_SCR_GPUSS_PMON_TESW_XO_CLK_RESETN_RSVD_00 2
#define BITW_PCSS_SCR_GPUSS_PMON_TESW_XO_CLK_RESETN_RSVD_00 30
#define BITP_PCSS_GPUSS_TESW_XO_CLK_RESET_N 1
#define BITW_PCSS_GPUSS_TESW_XO_CLK_RESET_N 1
#define BITP_PCSS_GPUSS_PMON_XO_CLK_RESET_N 0
#define BITW_PCSS_GPUSS_PMON_XO_CLK_RESET_N 1

/*PCSS TESW PMON xo clk reset */
#define PCSS_SCR_PMON_XO_CLK_RESETN 0x268 // RW Reset Val=31'b0
#define BITP_PCSS_SCR_PMON_XO_CLK_RESETN_RSVD_00 1
#define BITW_PCSS_SCR_PMON_XO_CLK_RESETN_RSVD_00 31
#define BITP_PCSS_PMON_XO_CLK_RESET_N 0
#define BITW_PCSS_PMON_XO_CLK_RESET_N 1

/*VIDEOSS PMON xo clk reset */
#define PCSS_SCR_VIDEOSS_PMON_XO_CLK_RESETN 0x26C // RW Reset Val=31'b0
#define BITP_PCSS_SCR_VIDEOSS_PMON_XO_CLK_RESETN_RSVD_00 1
#define BITW_PCSS_SCR_VIDEOSS_PMON_XO_CLK_RESETN_RSVD_00 31
#define BITP_PCSS_VIDEOSS_PMON_XO_CLK_RESET_N 0
#define BITW_PCSS_VIDEOSS_PMON_XO_CLK_RESET_N 1

/*DDRSS DDR0 DFI error Info*/
#define PCSS_SCR_DDRSS_DDR0_DDRPHY_DFI_ERROR_INFO 0x270 // RO Reset Val=28'h0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDRPHY_DFI_ERROR_INFO_RSVD_00 5
#define BITW_PCSS_SCR_DDRSS_DDR0_DDRPHY_DFI_ERROR_INFO_RSVD_00 27
#define BITP_DDRSS_PCSS_DDR0_DDRPHY_DFI0_ERROR_INFO 4
#define BITW_DDRSS_PCSS_DDR0_DDRPHY_DFI0_ERROR_INFO 4
#define BITP_DDRSS_PCSS_DDR0_DDRPHY_DFI1_ERROR_INFO 0
#define BITW_DDRSS_PCSS_DDR0_DDRPHY_DFI1_ERROR_INFO 4

/*DDRSS DDR1 DFI error Info*/
#define PCSS_SCR_DDRSS_DDR1_DDRPHY_DFI_ERROR_INFO 0x274 // RO Reset Val=30'h0
#define BITP_PCSS_SCR_DDRSS_DDR1_DDRPHY_DFI_ERROR_INFO_RSVD_00 5
#define BITW_PCSS_SCR_DDRSS_DDR1_DDRPHY_DFI_ERROR_INFO_RSVD_00 27
#define BITP_DDRSS_PCSS_DDR1_DDRPHY_DFI0_ERROR_INFO 4
#define BITW_DDRSS_PCSS_DDR1_DDRPHY_DFI0_ERROR_INFO 4
#define BITP_DDRSS_PCSS_DDR1_DDRPHY_DFI1_ERROR_INFO 0
#define BITW_DDRSS_PCSS_DDR1_DDRPHY_DFI1_ERROR_INFO 4

/*CPUSS temperature Sensor status*/
#define CPUSS_PCSS_TESW_SCR_STATUS 0x278 // RO Reset Val=18'b0
#define BITP_CPUSS_PCSS_TESW_SCR_STATUS_RSVD_00 14
#define BITW_CPUSS_PCSS_TESW_SCR_STATUS_RSVD_00 18
#define BITP_CPUSS_PCSS_TESW_SCR_STATUS_FAULTN 13
#define BITW_CPUSS_PCSS_TESW_SCR_STATUS_FAULTN 1
#define BITP_CPUSS_PCSS_TESW_SCR_STATUS_DOUT_TYPE 12
#define BITW_CPUSS_PCSS_TESW_SCR_STATUS_DOUT_TYPE 1
#define BITP_CPUSS_PCSS_TESW_SCR_STATUS_DOUT 0
#define BITW_CPUSS_PCSS_TESW_SCR_STATUS_DOUT 12

/*CPUSS Process Monitor status*/
#define CPUSS_PCSS_PMON_SCR_STATUS 0x27C // RO Reset Val=17'b0
#define BITP_CPUSS_PCSS_PMON_SCR_STATUS_RSVD_00 15
#define BITW_CPUSS_PCSS_PMON_SCR_STATUS_RSVD_00 17
#define BITP_CPUSS_PCSS_PMON_SCR_STATUS_READY 14
#define BITW_CPUSS_PCSS_PMON_SCR_STATUS_READY 1
#define BITP_CPUSS_PCSS_PMON_SCR_STATUS_FAULTN 13
#define BITW_CPUSS_PCSS_PMON_SCR_STATUS_FAULTN 1
#define BITP_CPUSS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 12
#define BITW_CPUSS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 1
#define BITP_CPUSS_PCSS_PMON_SCR_STATUS_DOUT 0
#define BITW_CPUSS_PCSS_PMON_SCR_STATUS_DOUT 12

/*GPUSS temperature Sensor status*/
#define GPUSS_PCSS_TESW_SCR_STATUS 0x280 // RO Reset Val=18'b0
#define BITP_GPUSS_PCSS_TESW_SCR_STATUS_RSVD_00 14
#define BITW_GPUSS_PCSS_TESW_SCR_STATUS_RSVD_00 18
#define BITP_GPUSS_PCSS_TESW_SCR_STATUS_FAULTN 13
#define BITW_GPUSS_PCSS_TESW_SCR_STATUS_FAULTN 1
#define BITP_GPUSS_PCSS_TESW_SCR_STATUS_DOUT_TYPE 12
#define BITW_GPUSS_PCSS_TESW_SCR_STATUS_DOUT_TYPE 1
#define BITP_GPUSS_PCSS_TESW_SCR_STATUS_DOUT 0
#define BITW_GPUSS_PCSS_TESW_SCR_STATUS_DOUT 12

/*GPUSS Process Monitor status*/
#define GPUSS_PCSS_PMON_SCR_STATUS 0x284 // RO Reset Val=17'b0
#define BITP_GPUSS_PCSS_PMON_SCR_STATUS_RSVD_00 15
#define BITW_GPUSS_PCSS_PMON_SCR_STATUS_RSVD_00 17
#define BITP_GPUSS_PCSS_PMON_SCR_STATUS_READY 14
#define BITW_GPUSS_PCSS_PMON_SCR_STATUS_READY 1
#define BITP_GPUSS_PCSS_PMON_SCR_STATUS_FAULTN 13
#define BITW_GPUSS_PCSS_PMON_SCR_STATUS_FAULTN 1
#define BITP_GPUSS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 12
#define BITW_GPUSS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 1
#define BITP_GPUSS_PCSS_PMON_SCR_STATUS_DOUT 0
#define BITW_GPUSS_PCSS_PMON_SCR_STATUS_DOUT 12

/*AISS temperature Sensor status*/
#define AISS_PCSS_TESW_SCR_STATUS 0x288 // RO Reset Val=18'b0
#define BITP_AISS_PCSS_TESW_SCR_STATUS_RSVD_00 14
#define BITW_AISS_PCSS_TESW_SCR_STATUS_RSVD_00 18
#define BITP_AISS_PCSS_TESW_SCR_STATUS_FAULTN 13
#define BITW_AISS_PCSS_TESW_SCR_STATUS_FAULTN 1
#define BITP_AISS_PCSS_TESW_SCR_STATUS_DOUT_TYPE 12
#define BITW_AISS_PCSS_TESW_SCR_STATUS_DOUT_TYPE 1
#define BITP_AISS_PCSS_TESW_SCR_STATUS_DOUT 0
#define BITW_AISS_PCSS_TESW_SCR_STATUS_DOUT 12

/*AISS Process Monitor status*/
#define AISS_PCSS_PMON_SCR_STATUS 0x28C // RO Reset Val=17'b0
#define BITP_AISS_PCSS_PMON_SCR_STATUS_RSVD_00 15
#define BITW_AISS_PCSS_PMON_SCR_STATUS_RSVD_00 17
#define BITP_AISS_PCSS_PMON_SCR_STATUS_READY 14
#define BITW_AISS_PCSS_PMON_SCR_STATUS_READY 1
#define BITP_AISS_PCSS_PMON_SCR_STATUS_FAULTN 13
#define BITW_AISS_PCSS_PMON_SCR_STATUS_FAULTN 1
#define BITP_AISS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 12
#define BITW_AISS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 1
#define BITP_AISS_PCSS_PMON_SCR_STATUS_DOUT 0
#define BITW_AISS_PCSS_PMON_SCR_STATUS_DOUT 12

/*xm6 coreID*/
#define AISS_SCR_XM6_CORE_ID 0x290 // RW Reset Val=32'hA0A0A0A0
#define BITP_PCSS_AISS_VPU_CORE_ID 0
#define BITW_PCSS_AISS_VPU_CORE_ID 32

/*xm6 boot configuration*/
#define AISS_SCR_XM6_CONFIG_0 0x294 // RW Reset Val=29'h0
#define BITP_AISS_SCR_XM6_CONFIG_0_RSVD_00 3
#define BITW_AISS_SCR_XM6_CONFIG_0_RSVD_00 29
#define BITP_PCSS_AISS_VPU_MCACHE_INVALIDATE_STRAP 2
#define BITW_PCSS_AISS_VPU_MCACHE_INVALIDATE_STRAP 1
#define BITP_PCSS_AISS_VPU_ACU_LOCK 1
#define BITW_PCSS_AISS_VPU_ACU_LOCK 1
#define BITP_PCSS_AISS_VPU_ACU_SLV_ACC 0
#define BITW_PCSS_AISS_VPU_ACU_SLV_ACC 1

/*xm6 boot configuration*/
#define AISS_SCR_XM6_CONFIG_1 0x298 // RW Reset Val=30'h0
#define BITP_AISS_SCR_XM6_CONFIG_1_RSVD_00 1
#define BITW_AISS_SCR_XM6_CONFIG_1_RSVD_00 31
#define BITP_PCSS_AISS_VPU_BOOT 0
#define BITW_PCSS_AISS_VPU_BOOT 1

/*Boot vector*/
#define AISS_SCR_XM6_BOOT_VECTOR 0x29C // RW Reset Val=32'h0
#define BITP_PCSS_AISS_VPU_VECTOR 0
#define BITW_PCSS_AISS_VPU_VECTOR 32

/*XM6 power management configuration reg*/
#define AISS_SCR_XM6_POWER_MANAGEMENT_CONFIG 0x2A0 // RW Reset Val=23'b0
#define BITP_AISS_SCR_XM6_POWER_MANAGEMENT_CONFIG_RSVD_01 9
#define BITW_AISS_SCR_XM6_POWER_MANAGEMENT_CONFIG_RSVD_01 23
#define BITP_PCSS_AISS_VPU_CORE_RCVR 8
#define BITW_PCSS_AISS_VPU_CORE_RCVR 1
#define BITP_AISS_SCR_XM6_POWER_MANAGEMENT_CONFIG_RSVD_00 1
#define BITW_AISS_SCR_XM6_POWER_MANAGEMENT_CONFIG_RSVD_00 7
#define BITP_PCSS_AISS_VPU_STOP_SD 0
#define BITW_PCSS_AISS_VPU_STOP_SD 1

/*xm6 debug reg*/
#define AISS_SCR_XM6_DEBUG 0x2A4 // RO Reset Val=12'b0
#define BITP_AISS_SCR_XM6_DEBUG_RSVD_01 20
#define BITW_AISS_SCR_XM6_DEBUG_RSVD_01 12
#define BITP_AISS_PCSS_VPU_OCM_JTAG_STATE 16
#define BITW_AISS_PCSS_VPU_OCM_JTAG_STATE 4
#define BITP_AISS_SCR_XM6_DEBUG_RSVD_00 1
#define BITW_AISS_SCR_XM6_DEBUG_RSVD_00 15
#define BITP_AISS_PCSS_VPU_PSU_CORE_WAIT 0
#define BITW_AISS_PCSS_VPU_PSU_CORE_WAIT 1

/*xm6 debug reg1*/
#define AISS_SCR_XM6_DEBUG_1 0x2A8 // RW Reset Val=23'b0
#define BITP_AISS_SCR_XM6_DEBUG_1_RSVD_01 9
#define BITW_AISS_SCR_XM6_DEBUG_1_RSVD_01 23
#define BITP_PCSS_AISS_VPU_BS_REG_TDO 8
#define BITW_PCSS_AISS_VPU_BS_REG_TDO 1
#define BITP_AISS_SCR_XM6_DEBUG_1_RSVD_00 1
#define BITW_AISS_SCR_XM6_DEBUG_1_RSVD_00 7
#define BITP_PCSS_AISS_VPU_EXTERNAL_WAIT 0
#define BITW_PCSS_AISS_VPU_EXTERNAL_WAIT 1

/*TBD*/
#define VIDEOSS_SCR_INTRPT 0x2AC // RO Reset Val=29'h0
#define BITP_VIDEOSS_SCR_INTRPT_RSVD_03 3
#define BITW_VIDEOSS_SCR_INTRPT_RSVD_03 29
#define BITP_VIDEOSS_SCR_INTRPT_RSVD_02 2
#define BITW_VIDEOSS_SCR_INTRPT_RSVD_02 1
#define BITP_VIDEOSS_SCR_INTRPT_RSVD_01 1
#define BITW_VIDEOSS_SCR_INTRPT_RSVD_01 1
#define BITP_VIDEOSS_SCR_INTRPT_RSVD_00 0
#define BITW_VIDEOSS_SCR_INTRPT_RSVD_00 1

/*VIDEOSS Process Monitor status*/
#define VIDEOSS_PCSS_PMON_SCR_STATUS 0x2B0 // RO Reset Val=17'b0
#define BITP_VIDEOSS_PCSS_PMON_SCR_STATUS_RSVD_00 15
#define BITW_VIDEOSS_PCSS_PMON_SCR_STATUS_RSVD_00 17
#define BITP_VIDEOSS_PCSS_PMON_SCR_STATUS_READY 14
#define BITW_VIDEOSS_PCSS_PMON_SCR_STATUS_READY 1
#define BITP_VIDEOSS_PCSS_PMON_SCR_STATUS_FAULTN 13
#define BITW_VIDEOSS_PCSS_PMON_SCR_STATUS_FAULTN 1
#define BITP_VIDEOSS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 12
#define BITW_VIDEOSS_PCSS_PMON_SCR_STATUS_DOUT_TYPE 1
#define BITP_VIDEOSS_PCSS_PMON_SCR_STATUS_DOUT 0
#define BITW_VIDEOSS_PCSS_PMON_SCR_STATUS_DOUT 12

/*I2C1 DEBUG*/
#define LSPERIPHSS_I2C1_DEBUG 0x2B4 // RO Reset Val=13'b0
#define BITP_LSPERIPHSS_I2C1_DEBUG_RSVD_00 19
#define BITW_LSPERIPHSS_I2C1_DEBUG_RSVD_00 13
#define BITP_LSPERIPHSS_PCSS_DEBUG_S_GEN_I2C1 18
#define BITW_LSPERIPHSS_PCSS_DEBUG_S_GEN_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_P_GEN_I2C1 17
#define BITW_LSPERIPHSS_PCSS_DEBUG_P_GEN_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_DATA_I2C1 16
#define BITW_LSPERIPHSS_PCSS_DEBUG_DATA_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_ADDR_I2C1 15
#define BITW_LSPERIPHSS_PCSS_DEBUG_ADDR_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_RD_I2C1 14
#define BITW_LSPERIPHSS_PCSS_DEBUG_RD_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_WR_I2C1 13
#define BITW_LSPERIPHSS_PCSS_DEBUG_WR_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_HS_I2C1 12
#define BITW_LSPERIPHSS_PCSS_DEBUG_HS_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_MASTER_ACT_I2C1 11
#define BITW_LSPERIPHSS_PCSS_DEBUG_MASTER_ACT_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_SLAVE_ACT_I2C1 10
#define BITW_LSPERIPHSS_PCSS_DEBUG_SLAVE_ACT_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_ADDR_10BIT_I2C1 9
#define BITW_LSPERIPHSS_PCSS_DEBUG_ADDR_10BIT_I2C1 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_MST_CSTATE_I2C1 4
#define BITW_LSPERIPHSS_PCSS_DEBUG_MST_CSTATE_I2C1 5
#define BITP_LSPERIPHSS_PCSS_DEBUG_SLV_CSTATE_I2C1 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_SLV_CSTATE_I2C1 4

/*I2C2 DEBUG*/
#define LSPERIPHSS_I2C2_DEBUG 0x2B8 // RO Reset Val=13'b0
#define BITP_LSPERIPHSS_I2C2_DEBUG_RSVD_00 19
#define BITW_LSPERIPHSS_I2C2_DEBUG_RSVD_00 13
#define BITP_LSPERIPHSS_PCSS_DEBUG_S_GEN_I2C2 18
#define BITW_LSPERIPHSS_PCSS_DEBUG_S_GEN_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_P_GEN_I2C2 17
#define BITW_LSPERIPHSS_PCSS_DEBUG_P_GEN_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_DATA_I2C2 16
#define BITW_LSPERIPHSS_PCSS_DEBUG_DATA_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_ADDR_I2C2 15
#define BITW_LSPERIPHSS_PCSS_DEBUG_ADDR_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_RD_I2C2 14
#define BITW_LSPERIPHSS_PCSS_DEBUG_RD_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_WR_I2C2 13
#define BITW_LSPERIPHSS_PCSS_DEBUG_WR_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_HS_I2C2 12
#define BITW_LSPERIPHSS_PCSS_DEBUG_HS_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_MASTER_ACT_I2C2 11
#define BITW_LSPERIPHSS_PCSS_DEBUG_MASTER_ACT_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_SLAVE_ACT_I2C2 10
#define BITW_LSPERIPHSS_PCSS_DEBUG_SLAVE_ACT_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_ADDR_10BIT_I2C2 9
#define BITW_LSPERIPHSS_PCSS_DEBUG_ADDR_10BIT_I2C2 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_MST_CSTATE_I2C2 4
#define BITW_LSPERIPHSS_PCSS_DEBUG_MST_CSTATE_I2C2 5
#define BITP_LSPERIPHSS_PCSS_DEBUG_SLV_CSTATE_I2C2 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_SLV_CSTATE_I2C2 4

/*I2C3 DEBUG*/
#define LSPERIPHSS_I2C3_DEBUG 0x2BC // RO Reset Val=13'b0
#define BITP_LSPERIPHSS_I2C3_DEBUG_RSVD_00 19
#define BITW_LSPERIPHSS_I2C3_DEBUG_RSVD_00 13
#define BITP_LSPERIPHSS_PCSS_DEBUG_S_GEN_I2C3 18
#define BITW_LSPERIPHSS_PCSS_DEBUG_S_GEN_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_P_GEN_I2C3 17
#define BITW_LSPERIPHSS_PCSS_DEBUG_P_GEN_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_DATA_I2C3 16
#define BITW_LSPERIPHSS_PCSS_DEBUG_DATA_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_ADDR_I2C3 15
#define BITW_LSPERIPHSS_PCSS_DEBUG_ADDR_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_RD_I2C3 14
#define BITW_LSPERIPHSS_PCSS_DEBUG_RD_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_WR_I2C3 13
#define BITW_LSPERIPHSS_PCSS_DEBUG_WR_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_HS_I2C3 12
#define BITW_LSPERIPHSS_PCSS_DEBUG_HS_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_MASTER_ACT_I2C3 11
#define BITW_LSPERIPHSS_PCSS_DEBUG_MASTER_ACT_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_SLAVE_ACT_I2C3 10
#define BITW_LSPERIPHSS_PCSS_DEBUG_SLAVE_ACT_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_ADDR_10BIT_I2C3 9
#define BITW_LSPERIPHSS_PCSS_DEBUG_ADDR_10BIT_I2C3 1
#define BITP_LSPERIPHSS_PCSS_DEBUG_MST_CSTATE_I2C3 4
#define BITW_LSPERIPHSS_PCSS_DEBUG_MST_CSTATE_I2C3 5
#define BITP_LSPERIPHSS_PCSS_DEBUG_SLV_CSTATE_I2C3 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_SLV_CSTATE_I2C3 4

/*UART1 DEBUG*/
#define LSPERIPHSS_UART1_DEBUG 0x2C0 // RO Reset Val=32'h0
#define BITP_LSPERIPHSS_PCSS_DEBUG_UART1 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_UART1 32

/*UART2 DEBUG*/
#define LSPERIPHSS_UART2_DEBUG 0x2C4 // RO Reset Val=32'h0
#define BITP_LSPERIPHSS_PCSS_DEBUG_UART2 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_UART2 32

/*UART3 DEBUG*/
#define LSPERIPHSS_UART3_DEBUG 0x2C8 // RO Reset Val=32'h0
#define BITP_LSPERIPHSS_PCSS_DEBUG_UART3 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_UART3 32

/*UART4 DEBUG*/
#define LSPERIPHSS_UART4_DEBUG 0x2CC // RO Reset Val=32'h0
#define BITP_LSPERIPHSS_PCSS_DEBUG_UART4 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_UART4 32

/*UART5 DEBUG*/
#define LSPERIPHSS_UART5_DEBUG 0x2D0 // RO Reset Val=32'h0
#define BITP_LSPERIPHSS_PCSS_DEBUG_UART5 0
#define BITW_LSPERIPHSS_PCSS_DEBUG_UART5 32

/*SPI FIFO STATUS*/
#define LSPERIPHSS_SPI_STATUS 0x2D4 // RO Reset Val=12'h0
#define BITP_LSPERIPHSS_SPI_STATUS_RSVD_00 20
#define BITW_LSPERIPHSS_SPI_STATUS_RSVD_00 12
#define BITP_LSPERIPHSS_PCSS_SPI3_OP_MODE 19
#define BITW_LSPERIPHSS_PCSS_SPI3_OP_MODE 1
#define BITP_LSPERIPHSS_PCSS_SPI2_OP_MODE 18
#define BITW_LSPERIPHSS_PCSS_SPI2_OP_MODE 1
#define BITP_LSPERIPHSS_PCSS_SPI1_OP_MODE 17
#define BITW_LSPERIPHSS_PCSS_SPI1_OP_MODE 1
#define BITP_LSPERIPHSS_PCSS_SPI0_OP_MODE 16
#define BITW_LSPERIPHSS_PCSS_SPI0_OP_MODE 1
#define BITP_LSPERIPHSS_PCSS_SPI3_TX_FIFO_THRESH 15
#define BITW_LSPERIPHSS_PCSS_SPI3_TX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI3_TX_FIFO_FULL 14
#define BITW_LSPERIPHSS_PCSS_SPI3_TX_FIFO_FULL 1
#define BITP_LSPERIPHSS_PCSS_SPI3_RX_FIFO_THRESH 13
#define BITW_LSPERIPHSS_PCSS_SPI3_RX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI3_RX_FIFO_FULL 12
#define BITW_LSPERIPHSS_PCSS_SPI3_RX_FIFO_FULL 1
#define BITP_LSPERIPHSS_PCSS_SPI2_TX_FIFO_THRESH 11
#define BITW_LSPERIPHSS_PCSS_SPI2_TX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI2_TX_FIFO_FULL 10
#define BITW_LSPERIPHSS_PCSS_SPI2_TX_FIFO_FULL 1
#define BITP_LSPERIPHSS_PCSS_SPI2_RX_FIFO_THRESH 9
#define BITW_LSPERIPHSS_PCSS_SPI2_RX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI2_RX_FIFO_FULL 8
#define BITW_LSPERIPHSS_PCSS_SPI2_RX_FIFO_FULL 1
#define BITP_LSPERIPHSS_PCSS_SPI1_TX_FIFO_THRESH 7
#define BITW_LSPERIPHSS_PCSS_SPI1_TX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI1_TX_FIFO_FULL 6
#define BITW_LSPERIPHSS_PCSS_SPI1_TX_FIFO_FULL 1
#define BITP_LSPERIPHSS_PCSS_SPI1_RX_FIFO_THRESH 5
#define BITW_LSPERIPHSS_PCSS_SPI1_RX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI1_RX_FIFO_FULL 4
#define BITW_LSPERIPHSS_PCSS_SPI1_RX_FIFO_FULL 1
#define BITP_LSPERIPHSS_PCSS_SPI0_TX_FIFO_THRESH 3
#define BITW_LSPERIPHSS_PCSS_SPI0_TX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI0_TX_FIFO_FULL 2
#define BITW_LSPERIPHSS_PCSS_SPI0_TX_FIFO_FULL 1
#define BITP_LSPERIPHSS_PCSS_SPI0_RX_FIFO_THRESH 1
#define BITW_LSPERIPHSS_PCSS_SPI0_RX_FIFO_THRESH 1
#define BITP_LSPERIPHSS_PCSS_SPI0_RX_FIFO_FULL 0
#define BITW_LSPERIPHSS_PCSS_SPI0_RX_FIFO_FULL 1

/*TIMER STATUS*/
#define LSPERIPHSS_TIMERS_STATUS 0x2D8 // RO Reset Val=24'h0
#define BITP_LSPERIPHSS_TIMERS_STATUS_RSVD_00 8
#define BITW_LSPERIPHSS_TIMERS_STATUS_RSVD_00 24
#define BITP_LSPERIPHSS_PCSS_TIMER_EN 4
#define BITW_LSPERIPHSS_PCSS_TIMER_EN 4
#define BITP_LSPERIPHSS_PCSS_TIMER4_TOGGLE 3
#define BITW_LSPERIPHSS_PCSS_TIMER4_TOGGLE 1
#define BITP_LSPERIPHSS_PCSS_TIMER3_TOGGLE 2
#define BITW_LSPERIPHSS_PCSS_TIMER3_TOGGLE 1
#define BITP_LSPERIPHSS_PCSS_TIMER2_TOGGLE 1
#define BITW_LSPERIPHSS_PCSS_TIMER2_TOGGLE 1
#define BITP_LSPERIPHSS_PCSS_TIMER1_TOGGLE 0
#define BITW_LSPERIPHSS_PCSS_TIMER1_TOGGLE 1

/*I2C STATUS*/
#define LSPERIPHSS_I2C_STATUS 0x2DC // RO Reset Val=24'h0
#define BITP_LSPERIPHSS_I2C_STATUS_RSVD_00 8
#define BITW_LSPERIPHSS_I2C_STATUS_RSVD_00 24
#define BITP_LSPERIPHSS_PCSS_I2C3_IC_CURRENT_SRC_EN 7
#define BITW_LSPERIPHSS_PCSS_I2C3_IC_CURRENT_SRC_EN 1
#define BITP_LSPERIPHSS_PCSS_I2C3_IC_EN 6
#define BITW_LSPERIPHSS_PCSS_I2C3_IC_EN 1
#define BITP_LSPERIPHSS_PCSS_I2C2_IC_CURRENT_SRC_EN 5
#define BITW_LSPERIPHSS_PCSS_I2C2_IC_CURRENT_SRC_EN 1
#define BITP_LSPERIPHSS_PCSS_I2C2_IC_EN 4
#define BITW_LSPERIPHSS_PCSS_I2C2_IC_EN 1
#define BITP_LSPERIPHSS_PCSS_I2C1_IC_CURRENT_SRC_EN 3
#define BITW_LSPERIPHSS_PCSS_I2C1_IC_CURRENT_SRC_EN 1
#define BITP_LSPERIPHSS_PCSS_I2C1_IC_EN 2
#define BITW_LSPERIPHSS_PCSS_I2C1_IC_EN 1
#define BITP_PCSS_SCR_I2C0_IC_CURRENT_SRC_EN 1
#define BITW_PCSS_SCR_I2C0_IC_CURRENT_SRC_EN 1
#define BITP_PCSS_SCR_I2C0_IC_EN 0
#define BITW_PCSS_SCR_I2C0_IC_EN 1

/*display dphy pll lock status*/
#define HSPERIPHSS_SCR_DISPLAY_PLL_LOCK_STATUS 0x2E0 // RO Reset Val=31'h0
#define BITP_HSPERIPHSS_SCR_DISPLAY_PLL_LOCK_STATUS_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_DISPLAY_PLL_LOCK_STATUS_RSVD_00 31
#define BITP_HSPERIPHSS_PCSS_DISPLAYSS_M31_DPHY_PLL_LOCK 0
#define BITW_HSPERIPHSS_PCSS_DISPLAYSS_M31_DPHY_PLL_LOCK 1

/*display debug signal status*/
#define HSPERIPHSS_SCR_DISPLAY_DEBUG_STATUS0 0x2E4 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_MPSOV 0
#define BITW_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_MPSOV 32

/*display debug signal status*/
#define HSPERIPHSS_SCR_DISPLAY_DEBUG_STATUS1 0x2E8 // RO Reset Val=8'h0
#define BITP_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_DBG2_MUX_DOUT 24
#define BITW_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_DBG2_MUX_DOUT 8
#define BITP_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_DBG1_MUX_DOUT 16
#define BITW_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_DBG1_MUX_DOUT 8
#define BITP_HSPERIPHSS_SCR_DISPLAY_DEBUG_STATUS1_RSVD_00
#define BITW_HSPERIPHSS_SCR_DISPLAY_DEBUG_STATUS1_RSVD_00
#define BITP_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_MPSOV_46_32 0
#define BITW_HSPERIPHSS_PCSS_DISPLAYSS_DPHY_MPSOV_46_32 15

/*scan pll en for dphy rg*/
#define HSPERIPHSS_SCR_DISPLAYSS_DPHY_RG_SCAN_EN 0x2EC // RW Reset Val=29'h0
#define BITP_HSPERIPHSS_SCR_DISPLAYSS_DPHY_RG_SCAN_EN_RSVD_00 3
#define BITW_HSPERIPHSS_SCR_DISPLAYSS_DPHY_RG_SCAN_EN_RSVD_00 29
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_RG_SCAN_PLL_EN3 2
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_RG_SCAN_PLL_EN3 1
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_RG_SCAN_PLL_EN2 1
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_RG_SCAN_PLL_EN2 1
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_RG_SCAN_PLL_EN1 0
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_RG_SCAN_PLL_EN1 1

/*1.8V dphy power ready*/
#define HSPERIPHSS_SCR_DISPLAYSS_DPH_POWER_READY 0x2F0 // RW Reset Val=31'h0
#define BITP_HSPERIPHSS_SCR_DISPLAYSS_DPH_POWER_READY_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_DISPLAYSS_DPH_POWER_READY_RSVD_00 31
#define BITP_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_POWER_READY_18V 0
#define BITW_PCSS_HSPERIPHSS_DISPLAYSS_DPHY_POWER_READY_18V 1

/*ustotg ID OUT*/
#define HSPERIPHSS_SCR_USTBOTGSS_ID_OUT 0x2F4 // RO Reset Val=30'h0
#define BITP_HSPERIPHSS_SCR_USTBOTGSS_ID_OUT_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_USTBOTGSS_ID_OUT_RSVD_00 31
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_ID_OUT 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_ID_OUT 1

/*emmc status reg*/
#define HSPERIPHSS_SCR_EMMC_STATUS 0x2F8 // RO Reset Val=23'h0
#define BITP_HSPERIPHSS_SCR_EMMC_STATUS_RSVD_01 9
#define BITW_HSPERIPHSS_SCR_EMMC_STATUS_RSVD_01 23
#define BITP_HSPERIPHSS_PCSS_EMMC_M_DESC 8
#define BITW_HSPERIPHSS_PCSS_EMMC_M_DESC 1
#define BITP_HSPERIPHSS_SCR_EMMC_STATUS_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_EMMC_STATUS_RSVD_00 7
#define BITP_HSPERIPHSS_PCSS_EMMC_ICE 0
#define BITW_HSPERIPHSS_PCSS_EMMC_ICE 1

/*emmc config reg*/
#define HSPERIPHSS_SCR_EMMC_CONFIG 0x2FC // RW Reset Val=23'h0
#define BITP_HSPERIPHSS_SCR_EMMC_CONFIG_RSVD_01 9
#define BITW_HSPERIPHSS_SCR_EMMC_CONFIG_RSVD_01 23
#define BITP_PCSS_HSPERIPHSS_EMMC_MASTER_IF 8
#define BITW_PCSS_HSPERIPHSS_EMMC_MASTER_IF 1
#define BITP_HSPERIPHSS_SCR_EMMC_CONFIG_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_EMMC_CONFIG_RSVD_00 7
#define BITP_PCSS_HSPERIPHSS_EMMC_ICS 0
#define BITW_PCSS_HSPERIPHSS_EMMC_ICS 1

/*sdio0 status reg*/
#define HSPERIPHSS_SCR_SDIO0_STATUS 0x300 // RO Reset Val=23'h0
#define BITP_HSPERIPHSS_SCR_SDIO0_STATUS_RSVD_01 9
#define BITW_HSPERIPHSS_SCR_SDIO0_STATUS_RSVD_01 23
#define BITP_HSPERIPHSS_PCSS_U0SDIO_M_DESC 8
#define BITW_HSPERIPHSS_PCSS_U0SDIO_M_DESC 1
#define BITP_HSPERIPHSS_SCR_SDIO0_STATUS_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_SDIO0_STATUS_RSVD_00 7
#define BITP_HSPERIPHSS_PCSS_U0SDIO_ICE 0
#define BITW_HSPERIPHSS_PCSS_U0SDIO_ICE 1

/*sdio0 config reg*/
#define HSPERIPHSS_SCR_SDIO0_CONFIG 0x304 // RW Reset Val=23'h0
#define BITP_HSPERIPHSS_SCR_SDIO0_CONFIG_RSVD_01 9
#define BITW_HSPERIPHSS_SCR_SDIO0_CONFIG_RSVD_01 23
#define BITP_PCSS_HSPERIPHSS_U0SDIO_MASTER_IF 8
#define BITW_PCSS_HSPERIPHSS_U0SDIO_MASTER_IF 1
#define BITP_HSPERIPHSS_SCR_SDIO0_CONFIG_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_SDIO0_CONFIG_RSVD_00 7
#define BITP_PCSS_HSPERIPHSS_U0SDIO_ICS 0
#define BITW_PCSS_HSPERIPHSS_U0SDIO_ICS 1

/*sdio1 status reg*/
#define HSPERIPHSS_SCR_SDIO1_STATUS 0x308 // RO Reset Val=23'h0
#define BITP_HSPERIPHSS_SCR_SDIO1_STATUS_RSVD_01 9
#define BITW_HSPERIPHSS_SCR_SDIO1_STATUS_RSVD_01 23
#define BITP_HSPERIPHSS_PCSS_U1SDIO_M_DESC 8
#define BITW_HSPERIPHSS_PCSS_U1SDIO_M_DESC 1
#define BITP_HSPERIPHSS_SCR_SDIO1_STATUS_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_SDIO1_STATUS_RSVD_00 7
#define BITP_HSPERIPHSS_PCSS_U1SDIO_ICE 0
#define BITW_HSPERIPHSS_PCSS_U1SDIO_ICE 1

/*sdio1 config reg*/
#define HSPERIPHSS_SCR_SDIO1_CONFIG 0x30C // RW Reset Val=23'h0
#define BITP_HSPERIPHSS_SCR_SDIO1_CONFIG_RSVD_01 9
#define BITW_HSPERIPHSS_SCR_SDIO1_CONFIG_RSVD_01 23
#define BITP_PCSS_HSPERIPHSS_U1SDIO_MASTER_IF 8
#define BITW_PCSS_HSPERIPHSS_U1SDIO_MASTER_IF 1
#define BITP_HSPERIPHSS_SCR_SDIO1_CONFIG_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_SDIO1_CONFIG_RSVD_00 7
#define BITP_PCSS_HSPERIPHSS_U1SDIO_ICS 0
#define BITW_PCSS_HSPERIPHSS_U1SDIO_ICS 1

/*gbess0 power management*/
#define HSPERIPHSS_SCR_GBESS0_POWER_MANAGEMENT_0 0x310 // RO Reset Val=30'h0
#define BITP_HSPERIPHSS_SCR_GBESS0_POWER_MANAGEMENT_0_RSVD_00 2
#define BITW_HSPERIPHSS_SCR_GBESS0_POWER_MANAGEMENT_0_RSVD_00 30
#define BITP_HSPERIPHSS_PCSS_GBESS0_CACTIVE 1
#define BITW_HSPERIPHSS_PCSS_GBESS0_CACTIVE 1
#define BITP_HSPERIPHSS_PCSS_GBESS0_CSYSACK 0
#define BITW_HSPERIPHSS_PCSS_GBESS0_CSYSACK 1

/*gbess0 power management*/
#define HSPERIPHSS_SCR_GBESS0_POWER_MANAGEMENT_1 0x314 // RW Reset Val=31'h0
#define BITP_HSPERIPHSS_SCR_GBESS0_POWER_MANAGEMENT_1_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_GBESS0_POWER_MANAGEMENT_1_RSVD_00 31
#define BITP_PCSS_HSPERIPHSS_GBESS0_CSYSREQ 0
#define BITW_PCSS_HSPERIPHSS_GBESS0_CSYSREQ 1

/*gbess0 status reg*/
#define HSPERIPHSS_SCR_GBESS0_STATUS 0x318 // RO Reset Val=18'h0
#define BITP_HSPERIPHSS_SCR_GBESS0_STATUS_RSVD_01 14
#define BITW_HSPERIPHSS_SCR_GBESS0_STATUS_RSVD_01 18
#define BITP_HSPERIPHSS_PCSS_GBESS0_RST_CLK_APP_N 13
#define BITW_HSPERIPHSS_PCSS_GBESS0_RST_CLK_APP_N 1
#define BITP_HSPERIPHSS_PCSS_GBESS0_PTP_PPS 12
#define BITW_HSPERIPHSS_PCSS_GBESS0_PTP_PPS 1
#define BITP_HSPERIPHSS_PCSS_GBESS0_SBD_PERCH_TX_INTR 10
#define BITW_HSPERIPHSS_PCSS_GBESS0_SBD_PERCH_TX_INTR 2
#define BITP_HSPERIPHSS_PCSS_GBESS0_SBD_PERCH_RX_INTR 8
#define BITW_HSPERIPHSS_PCSS_GBESS0_SBD_PERCH_RX_INTR 2
#define BITP_HSPERIPHSS_SCR_GBESS0_STATUS_RSVD_00 2
#define BITW_HSPERIPHSS_SCR_GBESS0_STATUS_RSVD_00 6
#define BITP_HSPERIPHSS_PCSS_GBESS0_MAC_SPEED 0
#define BITW_HSPERIPHSS_PCSS_GBESS0_MAC_SPEED 2

/*gbess0 config reg*/
#define HSPERIPHSS_SCR_GBESS0_CONFIG 0x31C // RW Reset Val=15'h0
#define BITP_HSPERIPHSS_SCR_GBESS0_CONFIG_RSVD_02 17
#define BITW_HSPERIPHSS_SCR_GBESS0_CONFIG_RSVD_02 15
#define BITP_PCSS_HSPERIPHSS_GBESS0_SBD_DATA_ENDIANNESS 16
#define BITW_PCSS_HSPERIPHSS_GBESS0_SBD_DATA_ENDIANNESS 1
#define BITP_HSPERIPHSS_SCR_GBESS0_CONFIG_RSVD_01 12
#define BITW_HSPERIPHSS_SCR_GBESS0_CONFIG_RSVD_01 4
#define BITP_PCSS_HSPERIPHSS_GBESS0_CLKEN_PTP 11
#define BITW_PCSS_HSPERIPHSS_GBESS0_CLKEN_PTP 1
#define BITP_PCSS_HSPERIPHSS_GBESS0_CLKEN_RMIIREF 10
#define BITW_PCSS_HSPERIPHSS_GBESS0_CLKEN_RMIIREF 1
#define BITP_PCSS_HSPERIPHSS_GBESS0_CLKEN_RX 9
#define BITW_PCSS_HSPERIPHSS_GBESS0_CLKEN_RX 1
#define BITP_PCSS_HSPERIPHSS_GBESS0_CLKEN_TX 8
#define BITW_PCSS_HSPERIPHSS_GBESS0_CLKEN_TX 1
#define BITP_HSPERIPHSS_SCR_GBESS0_CONFIG_RSVD_00 3
#define BITW_HSPERIPHSS_SCR_GBESS0_CONFIG_RSVD_00 5
#define BITP_PCSS_HSPERIPHSS_GBESS0_PHY_INTF_SEL 0
#define BITW_PCSS_HSPERIPHSS_GBESS0_PHY_INTF_SEL 3

/*gbess0 PTP timestamp Lower word*/
#define HSPERIPHSS_SCR_GBESS0_PTP_TIMESTAMP_LW 0x320 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_GBESS0_PTP_TIMESTAMP 0
#define BITW_HSPERIPHSS_PCSS_GBESS0_PTP_TIMESTAMP 32

/*gbess0 PTP timestamp Higher word*/
#define HSPERIPHSS_SCR_GBESS0_PTP_TIMESTAMP_HW 0x324 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_GBESS0_PTP_TIMESTAMP_63_32 0
#define BITW_HSPERIPHSS_PCSS_GBESS0_PTP_TIMESTAMP_63_32 32

/*gbess1 power management*/
#define HSPERIPHSS_SCR_GBESS1_POWER_MANAGEMENT_0 0x328 // RO Reset Val=30'h0
#define BITP_HSPERIPHSS_SCR_GBESS1_POWER_MANAGEMENT_0_RSVD_00 2
#define BITW_HSPERIPHSS_SCR_GBESS1_POWER_MANAGEMENT_0_RSVD_00 30
#define BITP_HSPERIPHSS_PCSS_GBESS1_CACTIVE 1
#define BITW_HSPERIPHSS_PCSS_GBESS1_CACTIVE 1
#define BITP_HSPERIPHSS_PCSS_GBESS1_CSYSACK 0
#define BITW_HSPERIPHSS_PCSS_GBESS1_CSYSACK 1

/*gbess1 power management*/
#define HSPERIPHSS_SCR_GBESS1_POWER_MANAGEMENT_1 0x32C // RW Reset Val=31'h0
#define BITP_HSPERIPHSS_SCR_GBESS1_POWER_MANAGEMENT_1_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_GBESS1_POWER_MANAGEMENT_1_RSVD_00 31
#define BITP_PCSS_HSPERIPHSS_GBESS1_CSYSREQ 0
#define BITW_PCSS_HSPERIPHSS_GBESS1_CSYSREQ 1

/*ddrss ddr0 ddr1 power management*/
#define PCSS_SCR_DDRSS_DDR0_DDR1_POWER_MANAGEMENT 0x330 // RW Reset Val=30'h0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_POWER_MANAGEMENT_RSVD_00 2
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_POWER_MANAGEMENT_RSVD_00 30
#define BITP_PCSS_DDRSS_DDR0_DDRC_CSYSREQ 1
#define BITW_PCSS_DDRSS_DDR0_DDRC_CSYSREQ 1
#define BITP_PCSS_DDRSS_DDR1_DDRC_CSYSREQ 0
#define BITW_PCSS_DDRSS_DDR1_DDRC_CSYSREQ 1

/*ddrss ddr0 ddr1 power management status*/
#define PCSS_SCR_DDRSS_DDR0_DDR1_POWER_MANAGEMENT_STATUS                       \
    0x334 // RO Reset Val=28'h0
#define BITP_PCSS_SCR_DDRSS_DDR0_DDR1_POWER_MANAGEMENT_STATUS_RSVD_00 4
#define BITW_PCSS_SCR_DDRSS_DDR0_DDR1_POWER_MANAGEMENT_STATUS_RSVD_00 28
#define BITP_DDRSS_PCSS_DDR0_DDRC_CSYSACK 3
#define BITW_DDRSS_PCSS_DDR0_DDRC_CSYSACK 1
#define BITP_DDRSS_PCSS_DDR0_DDRC_CACTIVE 2
#define BITW_DDRSS_PCSS_DDR0_DDRC_CACTIVE 1
#define BITP_DDRSS_PCSS_DDR1_DDRC_CSYSACK 1
#define BITW_DDRSS_PCSS_DDR1_DDRC_CSYSACK 1
#define BITP_DDRSS_PCSS_DDR1_DDRC_CACTIVE 0
#define BITW_DDRSS_PCSS_DDR1_DDRC_CACTIVE 1

/*gbess1 status reg*/
#define HSPERIPHSS_SCR_GBESS1_STATUS 0x338 // RO Reset Val=18'h0
#define BITP_HSPERIPHSS_SCR_GBESS1_STATUS_RSVD_01 14
#define BITW_HSPERIPHSS_SCR_GBESS1_STATUS_RSVD_01 18
#define BITP_HSPERIPHSS_PCSS_GBESS1_RST_CLK_APP_N 13
#define BITW_HSPERIPHSS_PCSS_GBESS1_RST_CLK_APP_N 1
#define BITP_HSPERIPHSS_PCSS_GBESS1_PTP_PPS 12
#define BITW_HSPERIPHSS_PCSS_GBESS1_PTP_PPS 1
#define BITP_HSPERIPHSS_PCSS_GBESS1_SBD_PERCH_TX_INTR 10
#define BITW_HSPERIPHSS_PCSS_GBESS1_SBD_PERCH_TX_INTR 2
#define BITP_HSPERIPHSS_PCSS_GBESS1_SBD_PERCH_RX_INTR 8
#define BITW_HSPERIPHSS_PCSS_GBESS1_SBD_PERCH_RX_INTR 2
#define BITP_HSPERIPHSS_SCR_GBESS1_STATUS_RSVD_00 2
#define BITW_HSPERIPHSS_SCR_GBESS1_STATUS_RSVD_00 6
#define BITP_HSPERIPHSS_PCSS_GBESS1_MAC_SPEED 0
#define BITW_HSPERIPHSS_PCSS_GBESS1_MAC_SPEED 2

/*gbess1 config reg*/
#define HSPERIPHSS_SCR_GBESS1_CONFIG 0x33C // RW Reset Val=15'h0
#define BITP_HSPERIPHSS_SCR_GBESS1_CONFIG_RSVD_02 17
#define BITW_HSPERIPHSS_SCR_GBESS1_CONFIG_RSVD_02 15
#define BITP_PCSS_HSPERIPHSS_GBESS1_SBD_DATA_ENDIANNESS 16
#define BITW_PCSS_HSPERIPHSS_GBESS1_SBD_DATA_ENDIANNESS 1
#define BITP_HSPERIPHSS_SCR_GBESS1_CONFIG_RSVD_01 12
#define BITW_HSPERIPHSS_SCR_GBESS1_CONFIG_RSVD_01 4
#define BITP_PCSS_HSPERIPHSS_GBESS1_CLKEN_PTP 11
#define BITW_PCSS_HSPERIPHSS_GBESS1_CLKEN_PTP 1
#define BITP_PCSS_HSPERIPHSS_GBESS1_CLKEN_RMIIREF 10
#define BITW_PCSS_HSPERIPHSS_GBESS1_CLKEN_RMIIREF 1
#define BITP_PCSS_HSPERIPHSS_GBESS1_CLKEN_RX 9
#define BITW_PCSS_HSPERIPHSS_GBESS1_CLKEN_RX 1
#define BITP_PCSS_HSPERIPHSS_GBESS1_CLKEN_TX 8
#define BITW_PCSS_HSPERIPHSS_GBESS1_CLKEN_TX 1
#define BITP_HSPERIPHSS_SCR_GBESS1_CONFIG_RSVD_00 3
#define BITW_HSPERIPHSS_SCR_GBESS1_CONFIG_RSVD_00 5
#define BITP_PCSS_HSPERIPHSS_GBESS1_PHY_INTF_SEL 0
#define BITW_PCSS_HSPERIPHSS_GBESS1_PHY_INTF_SEL 3

/*gbess1 PTP timestamp Lower word*/
#define HSPERIPHSS_SCR_GBESS1_PTP_TIMESTAMP_LW 0x340 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_GBESS1_PTP_TIMESTAMP 0
#define BITW_HSPERIPHSS_PCSS_GBESS1_PTP_TIMESTAMP 32

/*gbess1 PTP timestamp Higher word*/
#define HSPERIPHSS_SCR_GBESS1_PTP_TIMESTAMP_HW 0x344 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_GBESS1_PTP_TIMESTAMP_63_32 0
#define BITW_HSPERIPHSS_PCSS_GBESS1_PTP_TIMESTAMP_63_32 32

/*USB Host Power management*/
#define HSPERIPHSS_SCR_USBHOSTSS_POWER_MANAGEMENT_0 0x348 // RO Reset Val=28'h0
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_POWER_MANAGEMENT_0_RSVD_00 4
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_POWER_MANAGEMENT_0_RSVD_00 28
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_PME_GENERATION 3
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_PME_GENERATION 1
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_CLK_GATE_CTRL 0
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_CLK_GATE_CTRL 3

/*USB Host Power management*/
#define HSPERIPHSS_SCR_USBHOSTSS_POWER_MANAGEMENT_1 0x34C // RW Reset Val=30'h0
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_POWER_MANAGEMENT_1_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_POWER_MANAGEMENT_1_RSVD_00 31
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_PME_EN 0
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_PME_EN 

/*USB Host Interface Control*/
#define HSPERIPHSS_SCR_USBHOSTSS_HOST_INTERFACE 0x350 // RW Reset Val=12'h0
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_HOST_INTERFACE_RSVD_02 20
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_HOST_INTERFACE_RSVD_02 12
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_HUB_PORT_PERM_ATTACH 16
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_HUB_PORT_PERM_ATTACH 4
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_HOST_INTERFACE_RSVD_01 12
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_HOST_INTERFACE_RSVD_01 4
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_HOST_U3_PORT_DISABLE 11
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_HOST_U3_PORT_DISABLE 1
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_STARTRXDETU3RXDET 10
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_STARTRXDETU3RXDET 1
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_DISRXDETU3RXDET 9
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_DISRXDETU3RXDET 1
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_UTMIOTG_VBUSVALID 8
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_UTMIOTG_VBUSVALID 1
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_HOST_INTERFACE_RSVD_00 6
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_HOST_INTERFACE_RSVD_00 2
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_XHC_BME 5
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_XHC_BME 1
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_HOST_U2_PORT_DISABLE 2
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_HOST_U2_PORT_DISABLE 3
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_HOST_PORT_POWER_CONTROL_PRESENT 1
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_HOST_PORT_POWER_CONTROL_PRESENT 1
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_HOST_MSI_ENABLE 0
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_HOST_MSI_ENABLE 1

/*USBHOST Miscellaneous Control signals*/
#define HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_0 0x354 // RW Reset Val=20'h0
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_0_RSVD_01 12
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_0_RSVD_01 20
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_BUS_FILTER_BYPASS 8
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_BUS_FILTER_BYPASS 4
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_0_RSVD_00 6
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_0_RSVD_00 2
#define BITP_PCSS_HSPERIPHSS_USBHOSTSS_FLADJ_30MHZ_REG 0
#define BITW_PCSS_HSPERIPHSS_USBHOSTSS_FLADJ_30MHZ_REG 6

/*USBHOST Miscellaneous Control signals*/
#define HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_1 0x358 // RO Reset Val=18'h0
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_1_RSVD_01 14
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_1_RSVD_01 18
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_DISRXDETU3RXDET_ACK 13
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_DISRXDETU3RXDET_ACK 1
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_1_RSVD_00 12
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_MISC_CONTROL_1_RSVD_00 1
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_HOST_CURRENT_BELT 0
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_HOST_CURRENT_BELT 12

/*USBHOST Debug Signals*/
#define HSPERIPHSS_SCR_USBHOSTSS_DEBUG_88_64 0x35C // RO Reset Val=7'h0
#define BITP_HSPERIPHSS_SCR_USBHOSTSS_DEBUG_88_64_RSVD_00 25
#define BITW_HSPERIPHSS_SCR_USBHOSTSS_DEBUG_88_64_RSVD_00 7
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_DEBUG_88_64 0
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_DEBUG_88_64 25

/*USBHOST Debug Signals*/
#define HSPERIPHSS_SCR_USBHOSTSS_DEBUG_63_32 0x360 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_DEBUG_63_32 0
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_DEBUG_63_32 32

/*USBHOST Debug Signals*/
#define HSPERIPHSS_SCR_USBHOSTSS_DEBUG_31_0 0x364 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_DEBUG 0
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_DEBUG 32

/*USBHOST Debug Signals*/
#define HSPERIPHSS_SCR_USBHOSTSS_LOGIC_TRACE_1 0x368 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_LOGIC_ANALYZER_TRACE_63_32 0
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_LOGIC_ANALYZER_TRACE_63_32 32

/*USBHOST Debug Signals*/
#define HSPERIPHSS_SCR_USBHOSTSS_LOGIC_TRACE_2 0x36C // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBHOSTSS_LOGIC_ANALYZER_TRACE 0
#define BITW_HSPERIPHSS_PCSS_USBHOSTSS_LOGIC_ANALYZER_TRACE 32

/*USBOTG Power Management*/
#define HSPERIPHSS_SCR_USBOTGSS_POWER_MANAGEMENT_0 0x370 // RO Reset Val=28'h0
#define BITP_HSPERIPHSS_SCR_USBOTGSS_POWER_MANAGEMENT_0_RSVD_00 3
#define BITW_HSPERIPHSS_SCR_USBOTGSS_POWER_MANAGEMENT_0_RSVD_00 29
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_PME_GENERATION 3
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_PME_GENERATION 1
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_CLK_GATE_CTRL 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_CLK_GATE_CTRL 3

/*USBOTG Power Management*/
#define HSPERIPHSS_SCR_USBOTGSS_POWER_MANAGEMENT_1 0x374 // RW Reset Val=30'h0
#define BITP_HSPERIPHSS_SCR_USBOTGSS_POWER_MANAGEMENT_1_RSVD_00 1
#define BITW_HSPERIPHSS_SCR_USBOTGSS_POWER_MANAGEMENT_1_RSVD_00 31
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_PME_EN 0
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_PME_EN 1

/*USBOTG Host Interface */
#define HSPERIPHSS_SCR_USBOTGSS_HOST_INTERFACE 0x378 // RW Reset Val=15'h0
#define BITP_HSPERIPHSS_SCR_USBOTGSS_HOST_INTERFACE_RSVD_01 17
#define BITW_HSPERIPHSS_SCR_USBOTGSS_HOST_INTERFACE_RSVD_01 15
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_HUB_PORT_PERM_ATTACH 16
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_HUB_PORT_PERM_ATTACH 1
#define BITP_HSPERIPHSS_SCR_USBOTGSS_HOST_INTERFACE_RSVD_00 4
#define BITW_HSPERIPHSS_SCR_USBOTGSS_HOST_INTERFACE_RSVD_00 12
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_XHC_BME 3
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_XHC_BME 1
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_HOST_U2_PORT_DISABLE 2
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_HOST_U2_PORT_DISABLE 1
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_HOST_PORT_POWER_CONTROL_PRESENT 1
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_HOST_PORT_POWER_CONTROL_PRESENT 1
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_HOST_MSI_ENABLE 0
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_HOST_MSI_ENABLE 1

/*USBOTG Miscellaneous Control signals*/
#define HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_0 0x37C // RW Reset Val=20'h0
#define BITP_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_0_RSVD_01 12
#define BITW_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_0_RSVD_01 20
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_BUS_FILTER_BYPASS 8
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_BUS_FILTER_BYPASS 4
#define BITP_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_0_RSVD_00 6
#define BITW_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_0_RSVD_00 2
#define BITP_PCSS_HSPERIPHSS_USBOTGSS_FLADJ_30MHZ_REG 0
#define BITW_PCSS_HSPERIPHSS_USBOTGSS_FLADJ_30MHZ_REG 6

/*USBOTg Miscellaneous Signals*/
#define HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_1 0x380 // RO Reset Val=2'h0
#define BITP_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_1_RSVD_01 30
#define BITW_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_1_RSVD_01 2
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_OPERATIONAL_MODE 28
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_OPERATIONAL_MODE 2
#define BITP_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_1_RSVD_00 12
#define BITW_HSPERIPHSS_SCR_USBOTGSS_MISC_CONTROL_1_RSVD_00 16
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_HOST_CURRENT_BELT 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_HOST_CURRENT_BELT 12

/*USBOTGSS Debug SIgnals*/
#define HSPERIPHSS_SCR_USBOTGSS_DEBUG_66_64 0x384 // RO Reset Val=29'h0
#define BITP_HSPERIPHSS_SCR_USBOTGSS_DEBUG_66_64_RSVD_00 3
#define BITW_HSPERIPHSS_SCR_USBOTGSS_DEBUG_66_64_RSVD_00 29
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_DEBUG_66_64 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_DEBUG_66_64 3

/*USBOTGSS Debug SIgnals*/
#define HSPERIPHSS_SCR_USBOTGSS_DEBUG_63_32 0x388 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_DEBUG_63_32 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_DEBUG_63_32 32

/*USBOTGSS Debug SIgnals*/
#define HSPERIPHSS_SCR_USBOTGSS_DEBUG_31_0 0x38C // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_DEBUG 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_DEBUG 32

/*USBOTGSS Debug SIgnals*/
#define HSPERIPHSS_SCR_USBOTGSS_LOGIC_TRACE_1 0x390 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_LOGIC_ANALYZER_TRACE 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_LOGIC_ANALYZER_TRACE 32

/*USBOTGSS Debug SIgnals*/
#define HSPERIPHSS_SCR_USBOTGSS_LOGIC_TRACE_2 0x394 // RO Reset Val=32'h0
#define BITP_HSPERIPHSS_PCSS_USBOTGSS_LOGIC_ANALYZER_TRACE_63_32 0
#define BITW_HSPERIPHSS_PCSS_USBOTGSS_LOGIC_ANALYZER_TRACE_63_32 32

/*PMISCSS DMA Debug Channel Number*/
#define PCSS_CONF_REG_PMISCSS_DMA_DEBUG_CHANNEL 0x398 // RW Reset Val=29'h0
#define BITP_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_CHANNEL_RSVD_00 3
#define BITW_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_CHANNEL_RSVD_00 29
#define BITP_PCSS_PMISCSS_DMA0_DEBUG_CH_NUM_I 0
#define BITW_PCSS_PMISCSS_DMA0_DEBUG_CH_NUM_I 3

/*PMISCSS DMA Debug Master1*/
#define PCSS_CONF_REG_PMISCSS_DMA_DEBUG_M1 0x39C // RO Reset Val=4'h0
#define BITP_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_M1_RSVD_00 28
#define BITW_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_M1_RSVD_00 4
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AR_CH_M1 23
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AR_CH_M1 5
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AW_CH_M1 18
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AW_CH_M1 5
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_WR_ARB_REQ_M1 12
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_WR_ARB_REQ_M1 6
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_RD_ARB_REQ_M1 6
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_RD_ARB_REQ_M1 6
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_LLI_RD_REQ_M1 0
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_LLI_RD_REQ_M1 6

/*PMISCSS DMA Debug Master2*/
#define PCSS_CONF_REG_PMISCSS_DMA_DEBUG_M2 0x3A0 // RO Reset Val=4'h0
#define BITP_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_M2_RSVD_00 28
#define BITW_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_M2_RSVD_00 4
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AR_CH_M2 23
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AR_CH_M2 5
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AW_CH_M2 18
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_GRANT_INDEX_AW_CH_M2 5
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_WR_ARB_REQ_M2 12
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_WR_ARB_REQ_M2 6
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_RD_ARB_REQ_M2 6
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_RD_ARB_REQ_M2 6
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_LLI_RD_REQ_M2 0
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_LLI_RD_REQ_M2 6

/*PMISCSS DMA Debug Miscellaneous*/
#define PCSS_CONF_REG_PMISCSS_DMA_DEBUG_MISC 0x3A4 // RO Reset Val=8'h0
#define BITP_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_MISC_RSVD_01 24
#define BITW_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_MISC_RSVD_01 8
#define BITP_PMISCSS_PCSS_DMA0_SLVIF_BUSY 23
#define BITW_PMISCSS_PCSS_DMA0_SLVIF_BUSY 1
#define BITP_PMISCSS_PCSS_DMA0_DMAC_BUSY 22
#define BITW_PMISCSS_PCSS_DMA0_DMAC_BUSY 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_EN 16
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_EN 6
#define BITP_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_MISC_RSVD_00 13
#define BITW_PCSS_CONF_REG_PMISCSS_DMA_DEBUG_MISC_RSVD_00 3
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_BLK_TFR_DONE 12
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_BLK_TFR_DONE 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_BLK_TFR_DONE 11
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_BLK_TFR_DONE 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_BLK_TFR_DONE 10
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_BLK_TFR_DONE 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_TRANS_DONE 9
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_TRANS_DONE 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_TRANS_DONE 8
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_TRANS_DONE 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_DMA_TFR_DONE 7
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_DMA_TFR_DONE 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_TRANS_REQ 6
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_TRANS_REQ 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_TRANS_REQ 5
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_TRANS_REQ 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_IS_IN_STR 4
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_SRC_IS_IN_STR 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_IS_IN_STR 3
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_DST_IS_IN_STR 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR 2
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_ABORTED 1
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_ABORTED 1
#define BITP_PMISCSS_PCSS_DMA0_DEBUG_CH_SUSPENDED 0
#define BITW_PMISCSS_PCSS_DMA0_DEBUG_CH_SUSPENDED 1

/*BX2 core ID*/
#define PCSS_CONF_REG_PMISCSS_BX2_CORE_ID 0x3A8 // RO Reset Val=32'h0
#define BITP_PCSS_PMISCSS_BX2_CORE_ID 0
#define BITW_PCSS_PMISCSS_BX2_CORE_ID 32

/*BX2 Timers*/
#define PCSS_CONF_REG_PMISCSS_BX2_TIMERS_0 0x3AC // RW Reset Val=12'h0
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_0_RSVD_02 20
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_0_RSVD_02 12
#define BITP_PCSS_PMISCSS_BX2_TIMER0_EV 19
#define BITW_PCSS_PMISCSS_BX2_TIMER0_EV 1
#define BITP_PCSS_PMISCSS_BX2_TIMER1_EV 18
#define BITW_PCSS_PMISCSS_BX2_TIMER1_EV 1
#define BITP_PCSS_PMISCSS_BX2_TIMER2_EV 17
#define BITW_PCSS_PMISCSS_BX2_TIMER2_EV 1
#define BITP_PCSS_PMISCSS_BX2_TIMER3_EV 16
#define BITW_PCSS_PMISCSS_BX2_TIMER3_EV 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_0_RSVD_01 12
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_0_RSVD_01 4
#define BITP_PCSS_PMISCSS_BX2_TIMER0_RESET 11
#define BITW_PCSS_PMISCSS_BX2_TIMER0_RESET 1
#define BITP_PCSS_PMISCSS_BX2_TIMER1_RESET 10
#define BITW_PCSS_PMISCSS_BX2_TIMER1_RESET 1
#define BITP_PCSS_PMISCSS_BX2_TIMER2_RESET 9
#define BITW_PCSS_PMISCSS_BX2_TIMER2_RESET 1
#define BITP_PCSS_PMISCSS_BX2_TIMER3_RESET 8
#define BITW_PCSS_PMISCSS_BX2_TIMER3_RESET 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_0_RSVD_00 0
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_0_RSVD_00 8

/*BX2 Timers*/
#define PCSS_CONF_REG_PMISCSS_BX2_TIMERS_1 0x3B0 // RO Reset Val=28'h0
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_1_RSVD_00 4
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_TIMERS_1_RSVD_00 28
#define BITP_PMISCSS_PCSS_BX2_TIMER0_OUT 3
#define BITW_PMISCSS_PCSS_BX2_TIMER0_OUT 1
#define BITP_PMISCSS_PCSS_BX2_TIMER1_OUT 2
#define BITW_PMISCSS_PCSS_BX2_TIMER1_OUT 1
#define BITP_PMISCSS_PCSS_BX2_TIMER2_OUT 1
#define BITW_PMISCSS_PCSS_BX2_TIMER2_OUT 1
#define BITP_PMISCSS_PCSS_BX2_TIMER3_OUT 0
#define BITW_PMISCSS_PCSS_BX2_TIMER3_OUT 1

/*BX2 Debug*/
#define PCSS_CONF_REG_PMISCSS_BX2_DEBUG 0x3B4 // RO Reset Val=6'h0
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_06 26
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_06 6
#define BITP_PMISCSS_PCSS_BX2_CEVAX_SEQ_IRRE_R 25
#define BITW_PMISCSS_PCSS_BX2_CEVAX_SEQ_IRRE_R 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_SEQ_OM_R 24
#define BITW_PMISCSS_PCSS_BX2_CEVAX_SEQ_OM_R 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_05 20
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_05 4
#define BITP_PMISCSS_PCSS_BX2_CEVAX_OCM_JTAG_STATE_R 16
#define BITW_PMISCSS_PCSS_BX2_CEVAX_OCM_JTAG_STATE_R 4
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_04 13
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_04 3
#define BITP_PMISCSS_PCSS_BX2_CEVAX_BM_WAIT_OUT 12
#define BITW_PMISCSS_PCSS_BX2_CEVAX_BM_WAIT_OUT 1
#define BITP_PMISCSS_PCSS_BX2_ICU_VECTOR_ACK 11
#define BITW_PMISCSS_PCSS_BX2_ICU_VECTOR_ACK 1
#define BITP_PMISCSS_PCSS_BX2_MCCI_MES_INT 10
#define BITW_PMISCSS_PCSS_BX2_MCCI_MES_INT 1
#define BITP_PMISCSS_PCSS_BX2_MCCI_RD_IND_R 9
#define BITW_PMISCSS_PCSS_BX2_MCCI_RD_IND_R 1
#define BITP_PMISCSS_PCSS_BX2_SNOOP_SN_INT 8
#define BITW_PMISCSS_PCSS_BX2_SNOOP_SN_INT 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_03 5
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_03 3
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_02 4
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_02 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_01 3
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_01 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_PSU_CORE_WAIT_R 2
#define BITW_PMISCSS_PCSS_BX2_CEVAX_PSU_CORE_WAIT_R 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_PSU_CACTIVE_R 1
#define BITW_PMISCSS_PCSS_BX2_CEVAX_PSU_CACTIVE_R 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_00 0
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_DEBUG_RSVD_00 1

/*BX2 Config */
#define PCSS_CONF_REG_PMISCSS_BX2_CONFIG 0x3B8 // RW Reset Val=4'h0
#define BITP_RSVD_10 28
#define BITW_RSVD_10 4
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_09 27
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_09 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_08 26
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_08 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_07 25
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_07 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_06 24
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_06 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_05 22
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_05 2
#define BITP_PCSS_PMISCSS_BX2_CTI_TRIG_ACK 17
#define BITW_PCSS_PMISCSS_BX2_CTI_TRIG_ACK 5
#define BITP_PCSS_PMISCSS_BX2_CTI_PA_MTCH_ACK 16
#define BITW_PCSS_PMISCSS_BX2_CTI_PA_MTCH_ACK 1
#define BITP_PCSS_PMISCSS_BX2_SLAVE_STRAP 15
#define BITW_PCSS_PMISCSS_BX2_SLAVE_STRAP 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_04 14
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_04 1
#define BITP_PCSS_PMISCSS_BX2_MCACHE_INVALIDATE_STRAP 13
#define BITW_PCSS_PMISCSS_BX2_MCACHE_INVALIDATE_STRAP 1
#define BITP_PCSS_PMISCSS_BX2_EXTERNAL_WAIT 12
#define BITW_PCSS_PMISCSS_BX2_EXTERNAL_WAIT 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_03 11
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_03 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_02 10
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_02 1
#define BITP_PCSS_PMISCSS_BX2_EXT_EXIT_DEBUG 9
#define BITW_PCSS_PMISCSS_BX2_EXT_EXIT_DEBUG 1
#define BITP_PCSS_PMISCSS_BX2_BS_REG_TDO 8
#define BITW_PCSS_PMISCSS_BX2_BS_REG_TDO 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_01 1
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_01 7
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_00 0
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_CONFIG_RSVD_00 1

/*BX2 OCEM Config*/
#define PCSS_CONF_REG_PMISCSS_BX2_OCEM_0 0x3BC // RO Reset Val=12'h0
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_OCEM_0_RSVD_02 20
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_OCEM_0_RSVD_02 12
#define BITP_PMISCSS_PCSS_BX2_CEVAX_OCM_EXT1_ACK_R 19
#define BITW_PMISCSS_PCSS_BX2_CEVAX_OCM_EXT1_ACK_R 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_OCM_EXT2_ACK_R 18
#define BITW_PMISCSS_PCSS_BX2_CEVAX_OCM_EXT2_ACK_R 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_OCM_DEBUG_R 17
#define BITW_PMISCSS_PCSS_BX2_CEVAX_OCM_DEBUG_R 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_OCM_DEBUG_NOSS_R 16
#define BITW_PMISCSS_PCSS_BX2_CEVAX_OCM_DEBUG_NOSS_R 1
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_OCEM_0_RSVD_01 14
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_OCEM_0_RSVD_01 2
#define BITP_PMISCSS_PCSS_BX2_CEVAX_OCM_OPA1_MTCH_LEVEL_R 13
#define BITW_PMISCSS_PCSS_BX2_CEVAX_OCM_OPA1_MTCH_LEVEL_R 1
#define BITP_PMISCSS_PCSS_BX2_CEVAX_OCM_OBPINT_TRIG_LEVEL_R 8
#define BITW_PMISCSS_PCSS_BX2_CEVAX_OCM_OBPINT_TRIG_LEVEL_R 5
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_OCEM_0_RSVD_00 0
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_OCEM_0_RSVD_00 8

/*BX2 OCEM Config*/
#define PCSS_CONF_REG_PMISCSS_BX2_OCEM_1 0x3C0 // RW Reset Val=29'h0
#define BITP_PCSS_CONF_REG_PMISCSS_BX2_OCEM_1_RSVD_00 2
#define BITW_PCSS_CONF_REG_PMISCSS_BX2_OCEM_1_RSVD_00 30
#define BITP_PCSS_PMISCSS_BX2_EXT_BP1_REQ 1
#define BITW_PCSS_PMISCSS_BX2_EXT_BP1_REQ 1
#define BITP_PCSS_PMISCSS_BX2_EXT_BP2_REQ 0
#define BITW_PCSS_PMISCSS_BX2_EXT_BP2_REQ 1

/*BX2 Boot vector Address*/
#define PCSS_CONF_REG_PMISCSS_BX2_BOOT_VEC 0x3C4 // RW Reset Val=32'b0
#define BITP_PCSS_PMISCSS_BX2_INT_RESET_ADDR 0
#define BITW_PCSS_PMISCSS_BX2_INT_RESET_ADDR 32

/*BX2 ICU External Vector Address*/
#define PCSS_CONF_REG_PMISCSS_BX2_ICU_EXT_VEC 0x3C8 // RW Reset Val=32'h0
#define BITP_PCSS_PMISCSS_BX2_ICU_EXT_VEC 0
#define BITW_PCSS_PMISCSS_BX2_ICU_EXT_VEC 32

/*RSRVD REG0*/
#define PCSS_SCR_RSRVD_REG0 0x3CC // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG0 0
#define BITW_PCSS_SCR_RSRVD_REG0 32

/*RSRVD REG1*/
#define PCSS_SCR_RSRVD_REG1 0x3D0 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG1 0
#define BITW_PCSS_SCR_RSRVD_REG1 32

/*RSRVD REG2*/
#define PCSS_SCR_RSRVD_REG2 0x3D4 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG2 0
#define BITW_PCSS_SCR_RSRVD_REG2 32

/*RSRVD REG3*/
#define PCSS_SCR_RSRVD_REG3 0x3D8 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG3 0
#define BITW_PCSS_SCR_RSRVD_REG3 32

/*RSRVD REG4*/
#define PCSS_SCR_RSRVD_REG4 0x3DC // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG4 0
#define BITW_PCSS_SCR_RSRVD_REG4 32

/*RSRVD REG5*/
#define PCSS_SCR_RSRVD_REG5 0x3E0 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG5 0
#define BITW_PCSS_SCR_RSRVD_REG5 32

/*RSRVD REG6*/
#define PCSS_SCR_RSRVD_REG6 0x3E4 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG6 0
#define BITW_PCSS_SCR_RSRVD_REG6 32

/*RSRVD REG7*/
#define PCSS_SCR_RSRVD_REG7 0x3E8 // RW Reset Val=32'h0
#define BITP_PCSS_SCR_RSRVD_REG7 0
#define BITW_PCSS_SCR_RSRVD_REG7 32

/*Debug external trigger output mux control*/
#define PCSS_SCR_DBG_EXT_TRIG_MUX_CTRL 0x3EC // RW Reset Val=31'h0
#define BITP_PCSS_SCR_DBG_EXT_TRIG_MUX_CTRL_RSVD_00 1
#define BITW_PCSS_SCR_DBG_EXT_TRIG_MUX_CTRL_RSVD_00 31
#define BITP_PCSS_SCR_DBG_EXT_TRIG_MUX_CTRL 0
#define BITW_PCSS_SCR_DBG_EXT_TRIG_MUX_CTRL 1

/*Debug bus 0 mux selection*/
#define DBG_BUS_0_MUX_SEL 0x3F0 // RW Reset Val=29'h0
#define BITP_DBG_BUS_0_MUX_SEL_RSVD_00 2
#define BITW_DBG_BUS_0_MUX_SEL_RSVD_00 30
#define BITP_PCSS_SCR_DEBUG_BUS_0_MUX_SEL 0
#define BITW_PCSS_SCR_DEBUG_BUS_0_MUX_SEL 2

/*Debug bus 1 mux selection*/
#define DBG_BUS_1_MUX_SEL 0x3F4 // RW Reset Val=29'h0
#define BITP_DBG_BUS_1_MUX_SEL_RSVD_00 2
#define BITW_DBG_BUS_1_MUX_SEL_RSVD_00 30
#define BITP_PCSS_SCR_DEBUG_BUS_1_MUX_SEL 0
#define BITW_PCSS_SCR_DEBUG_BUS_1_MUX_SEL 2

/*Debug bus 2 mux selection*/
#define DBG_BUS_2_MUX_SEL 0x3F8 // RW Reset Val=29'h0
#define BITP_DBG_BUS_2_MUX_SEL_RSVD_00 2
#define BITW_DBG_BUS_2_MUX_SEL_RSVD_00 30
#define BITP_PCSS_SCR_DEBUG_BUS_2_MUX_SEL 0
#define BITW_PCSS_SCR_DEBUG_BUS_2_MUX_SEL 2

/*I2C0 DEBUG*/
#define PCSS_I2C0_DEBUG 0x3FC // RO Reset Val=13'b0
#define BITP_PCSS_I2C0_DEBUG_RSVD_00 19
#define BITW_PCSS_I2C0_DEBUG_RSVD_00 13
#define BITP_PCSS_SCR_DEBUG_S_GEN_I2C0 18
#define BITW_PCSS_SCR_DEBUG_S_GEN_I2C0 1
#define BITP_PCSS_SCR_DEBUG_P_GEN_I2C0 17
#define BITW_PCSS_SCR_DEBUG_P_GEN_I2C0 1
#define BITP_PCSS_SCR_DEBUG_DATA_I2C0 16
#define BITW_PCSS_SCR_DEBUG_DATA_I2C0 1
#define BITP_PCSS_SCR_DEBUG_ADDR_I2C0 15
#define BITW_PCSS_SCR_DEBUG_ADDR_I2C0 1
#define BITP_PCSS_SCR_DEBUG_RD_I2C0 14
#define BITW_PCSS_SCR_DEBUG_RD_I2C0 1
#define BITP_PCSS_SCR_DEBUG_WR_I2C0 13
#define BITW_PCSS_SCR_DEBUG_WR_I2C0 1
#define BITP_PCSS_SCR_DEBUG_HS_I2C0 12
#define BITW_PCSS_SCR_DEBUG_HS_I2C0 1
#define BITP_PCSS_SCR_DEBUG_MASTER_ACT_I2C0 11
#define BITW_PCSS_SCR_DEBUG_MASTER_ACT_I2C0 1
#define BITP_PCSS_SCR_DEBUG_SLAVE_ACT_I2C0 10
#define BITW_PCSS_SCR_DEBUG_SLAVE_ACT_I2C0 1
#define BITP_PCSS_SCR_DEBUG_ADDR_10BIT_I2C0 9
#define BITW_PCSS_SCR_DEBUG_ADDR_10BIT_I2C0 1
#define BITP_PCSS_SCR_DEBUG_MST_CSTATE_I2C0 4
#define BITW_PCSS_SCR_DEBUG_MST_CSTATE_I2C0 5
#define BITP_PCSS_SCR_DEBUG_SLV_CSTATE_I2C0 0
#define BITW_PCSS_SCR_DEBUG_SLV_CSTATE_I2C0 4

/*UART0 DEBUG*/
#define PCSS_UART0_DEBUG 0x400 // RO Reset Val=32'h0
#define BITP_PCSS_SCR_DEBUG_UART0 0
#define BITW_PCSS_SCR_DEBUG_UART0 32

/*UART6 DEBUG*/
#define PCSS_UART6_DEBUG 0x404 // RO Reset Val=32'h0
#define BITP_AISS_PCSS_DEBUG_UART6 0
#define BITW_AISS_PCSS_DEBUG_UART6 32

/*UART7 DEBUG*/
#define PCSS_UART7_DEBUG 0x408 // RO Reset Val=32'h0
#define BITP_PMISCSS_PCSS_DEBUG_UART7 0
#define BITW_PMISCSS_PCSS_DEBUG_UART7 32

/*AUDIO_MCLK*/
#define LSPERIPHSS_AUDIO_MCLK_CTR 0x40C // RW Reset Val=23'h0
#define BITP_LSPERIPHSS_AUDIO_MCLK_CTR_RSVD_00 9
#define BITW_LSPERIPHSS_AUDIO_MCLK_CTR_RSVD_00 23
#define BITP_PCSS_LSPERIPHSS_MCLK_CLK_DIV_VAL 1
#define BITW_PCSS_LSPERIPHSS_MCLK_CLK_DIV_VAL 8
#define BITP_PCSS_LSPERIPHSS_MCLK_CLK_DIV_EN 0
#define BITW_PCSS_LSPERIPHSS_MCLK_CLK_DIV_EN 1

/*LSPERIPHSS DMA1 Debug Master1*/
#define PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_M1 0x410 // RO Reset Val=4'h0
#define BITP_PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_M1_RSVD_00 28
#define BITW_PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_M1_RSVD_00 4
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_GRANT_INDEX_AR_CH_M1 23
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_GRANT_INDEX_AR_CH_M1 5
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_GRANT_INDEX_AW_CH_M1 18
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_GRANT_INDEX_AW_CH_M1 5
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_WR_ARB_REQ_M1 12
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_WR_ARB_REQ_M1 6
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_RD_ARB_REQ_M1 6
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_RD_ARB_REQ_M1 6
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_LLI_RD_REQ_M1 0
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_LLI_RD_REQ_M1 6

/*LSPERIPHSS DMA1 Debug Miscellaneous*/
#define PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_MISC 0x414 // RO Reset Val=8'h0
#define BITP_PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_MISC_RSVD_01 24
#define BITW_PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_MISC_RSVD_01 8
#define BITP_LSPERIPHSS_PCSS_DMA1_SLVIF_BUSY 23
#define BITW_LSPERIPHSS_PCSS_DMA1_SLVIF_BUSY 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DMAC_BUSY 22
#define BITW_LSPERIPHSS_PCSS_DMA1_DMAC_BUSY 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_EN 16
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_EN 6
#define BITP_PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_MISC_RSVD_00 13
#define BITW_PCSS_CONF_REG_LSPERIPHSS_DMA1_DEBUG_MISC_RSVD_00 3
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_BLK_TFR_DONE 12
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_BLK_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_BLK_TFR_DONE 11
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_BLK_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_BLK_TFR_DONE 10
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_BLK_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_TRANS_DONE 9
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_TRANS_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_TRANS_DONE 8
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_TRANS_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DMA_TFR_DONE 7
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DMA_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_TRANS_REQ 6
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_TRANS_REQ 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_TRANS_REQ 5
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_TRANS_REQ 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_IS_IN_STR 4
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SRC_IS_IN_STR 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_IS_IN_STR 3
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_DST_IS_IN_STR 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR 2
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_ABORTED 1
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_ABORTED 1
#define BITP_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SUSPENDED 0
#define BITW_LSPERIPHSS_PCSS_DMA1_DEBUG_CH_SUSPENDED 1

/*LSPERIPHSS DMA2 Debug Master1*/
#define PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_M1 0x418 // RO Reset Val=4'h0
#define BITP_PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_M1_RSVD_00 28
#define BITW_PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_M1_RSVD_00 4
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_GRANT_INDEX_AR_CH_M1 23
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_GRANT_INDEX_AR_CH_M1 5
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_GRANT_INDEX_AW_CH_M1 18
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_GRANT_INDEX_AW_CH_M1 5
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_WR_ARB_REQ_M1 12
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_WR_ARB_REQ_M1 6
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_RD_ARB_REQ_M1 6
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_RD_ARB_REQ_M1 6
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_LLI_RD_REQ_M1 0
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_LLI_RD_REQ_M1 6

/*LSPERIPHSS DMA2 Debug Miscellaneous*/
#define PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_MISC 0x41C // RO Reset Val=8'h0
#define BITP_PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_MISC_RSVD_01 24
#define BITW_PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_MISC_RSVD_01 8
#define BITP_LSPERIPHSS_PCSS_DMA2_SLVIF_BUSY 23
#define BITW_LSPERIPHSS_PCSS_DMA2_SLVIF_BUSY 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DMAC_BUSY 22
#define BITW_LSPERIPHSS_PCSS_DMA2_DMAC_BUSY 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_EN 16
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_EN 6
#define BITP_PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_MISC_RSVD_00 13
#define BITW_PCSS_CONF_REG_LSPERIPHSS_DMA2_DEBUG_MISC_RSVD_00 3
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_BLK_TFR_DONE 12
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_BLK_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_BLK_TFR_DONE 11
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_BLK_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_BLK_TFR_DONE 10
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_BLK_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_TRANS_DONE 9
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_TRANS_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_TRANS_DONE 8
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_TRANS_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DMA_TFR_DONE 7
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DMA_TFR_DONE 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_TRANS_REQ 6
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_TRANS_REQ 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_TRANS_REQ 5
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_TRANS_REQ 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_IS_IN_STR 4
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SRC_IS_IN_STR 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_IS_IN_STR 3
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_DST_IS_IN_STR 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR 2
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SHADOWREG_OR_LLI_INVALID_ERR 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_ABORTED 1
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_ABORTED 1
#define BITP_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SUSPENDED 0
#define BITW_LSPERIPHSS_PCSS_DMA2_DEBUG_CH_SUSPENDED 1

/*UART_RS485_EN*/
#define PCSS_UART_RS485_EN 0x420 // RO Reset Val=24'h0
#define BITP_PCSS_UART_RS485_EN_RSVD_00 8
#define BITW_PCSS_UART_RS485_EN_RSVD_00 24
#define BITP_PMISCSS_PCSS_UART7_RS485_EN 7
#define BITW_PMISCSS_PCSS_UART7_RS485_EN 1
#define BITP_AISS_PCSS_UART6_RS485_EN 6
#define BITW_AISS_PCSS_UART6_RS485_EN 1
#define BITP_LSPERIPHSS_PCSS_UART5_RS485_EN 5
#define BITW_LSPERIPHSS_PCSS_UART5_RS485_EN 1
#define BITP_LSPERIPHSS_PCSS_UART4_RS485_EN 4
#define BITW_LSPERIPHSS_PCSS_UART4_RS485_EN 1
#define BITP_LSPERIPHSS_PCSS_UART3_RS485_EN 3
#define BITW_LSPERIPHSS_PCSS_UART3_RS485_EN 1
#define BITP_LSPERIPHSS_PCSS_UART2_RS485_EN 2
#define BITW_LSPERIPHSS_PCSS_UART2_RS485_EN 1
#define BITP_LSPERIPHSS_PCSS_UART1_RS485_EN 1
#define BITW_LSPERIPHSS_PCSS_UART1_RS485_EN 1
#define BITP_PCSS_PCSS_UART0_RS485_EN 0
#define BITW_PCSS_PCSS_UART0_RS485_EN 1

/*I2S_CTR*/
#define PCSS_I2S_CTR 0x424 // RO Reset Val=24'h0
#define BITP_PCSS_I2S_CTR_RSVD_00 8
#define BITW_PCSS_I2S_CTR_RSVD_00 24
#define BITP_LSPERIPHSS_PCSS_I2S3_STROBE 7
#define BITW_LSPERIPHSS_PCSS_I2S3_STROBE 1
#define BITP_LSPERIPHSS_PCSS_I2S2_STROBE 6
#define BITW_LSPERIPHSS_PCSS_I2S2_STROBE 1
#define BITP_LSPERIPHSS_PCSS_I2S1_STROBE 5
#define BITW_LSPERIPHSS_PCSS_I2S1_STROBE 1
#define BITP_LSPERIPHSS_PCSS_I2S0_STROBE 4
#define BITW_LSPERIPHSS_PCSS_I2S0_STROBE 1
#define BITP_LSPERIPHSS_PCSS_I2S3_CTRLOE 3
#define BITW_LSPERIPHSS_PCSS_I2S3_CTRLOE 1
#define BITP_LSPERIPHSS_PCSS_I2S2_CTRLOE 2
#define BITW_LSPERIPHSS_PCSS_I2S2_CTRLOE 1
#define BITP_LSPERIPHSS_PCSS_I2S1_CTRLOE 1
#define BITW_LSPERIPHSS_PCSS_I2S1_CTRLOE 1
#define BITP_LSPERIPHSS_PCSS_I2S0_CTRLOE 0
#define BITW_LSPERIPHSS_PCSS_I2S0_CTRLOE 1

/*PCSS debug bus local mux select*/
#define PCSS_DB_LOCAL_MUX_SEL 0x428 // RW Reset Val=27'h0
#define BITP_PCSS_DB_LOCAL_MUX_SEL_RSVD_00 5
#define BITW_PCSS_DB_LOCAL_MUX_SEL_RSVD_00 27
#define BITP_PCSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_SCR_DB_LOCAL_MUX_SEL 5

/*DDRSS debug bus local mux select*/
#define DDRSS_DB_LOCAL_MUX_SEL 0x42C // RW Reset Val=28'h0
#define BITP_DDRSS_DB_LOCAL_MUX_SEL_RSVD_00 4
#define BITW_DDRSS_DB_LOCAL_MUX_SEL_RSVD_00 28
#define BITP_PCSS_DDRSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_DDRSS_SCR_DB_LOCAL_MUX_SEL 4

/*GPUSS debug bus local mux select*/
#define GPUSS_DB_LOCAL_MUX_SEL 0x430 // RW Reset Val=28'h0
#define BITP_GPUSS_DB_LOCAL_MUX_SEL_RSVD_00 4
#define BITW_GPUSS_DB_LOCAL_MUX_SEL_RSVD_00 28
#define BITP_PCSS_GPUSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_GPUSS_SCR_DB_LOCAL_MUX_SEL 4

/*LSPERIPHSS debug bus local mux select*/
#define LSPERIPHSS_DB_LOCAL_MUX_SEL 0x434 // RW Reset Val=25'h0
#define BITP_LSPERIPHSS_DB_LOCAL_MUX_SEL_RSVD_00 7
#define BITW_LSPERIPHSS_DB_LOCAL_MUX_SEL_RSVD_00 25
#define BITP_PCSS_LSPERIPHSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_LSPERIPHSS_SCR_DB_LOCAL_MUX_SEL 7

/*PNOCSS debug bus local mux select*/
#define PNOCSS_DB_LOCAL_MUX_SEL 0x438 // RW Reset Val=28'h0
#define BITP_PNOCSS_DB_LOCAL_MUX_SEL_RSVD_00 4
#define BITW_PNOCSS_DB_LOCAL_MUX_SEL_RSVD_00 28
#define BITP_PCSS_PNOCSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_PNOCSS_SCR_DB_LOCAL_MUX_SEL 4

/*AISS debug bus local mux select*/
#define AISS_DB_LOCAL_MUX_SEL 0x43C // RW Reset Val=28'h0
#define BITP_AISS_DB_LOCAL_MUX_SEL_RSVD_00 4
#define BITW_AISS_DB_LOCAL_MUX_SEL_RSVD_00 28
#define BITP_PCSS_AISS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_AISS_SCR_DB_LOCAL_MUX_SEL 4

/*HSPERIPHSS debug bus local mux select*/
#define HSPERIPHSS_DB_LOCAL_MUX_SEL 0x440 // RW Reset Val=25'h0
#define BITP_HSPERIPHSS_DB_LOCAL_MUX_SEL_RSVD_00 7
#define BITW_HSPERIPHSS_DB_LOCAL_MUX_SEL_RSVD_00 25
#define BITP_PCSS_HSPERIPHSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_HSPERIPHSS_SCR_DB_LOCAL_MUX_SEL 7

/*VIDEOSS debug bus local mux select*/
#define VIDEOSS_DB_LOCAL_MUX_SEL 0x444 // RW Reset Val=28'h0
#define BITP_VIDEOSS_DB_LOCAL_MUX_SEL_RSVD_00 4
#define BITW_VIDEOSS_DB_LOCAL_MUX_SEL_RSVD_00 28
#define BITP_PCSS_VIDEOSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_VIDEOSS_SCR_DB_LOCAL_MUX_SEL 4

/*CPUSS debug bus local mux select*/
#define CPUSS_DB_LOCAL_MUX_SEL 0x448 // RW Reset Val=28'h0
#define BITP_CPUSS_DB_LOCAL_MUX_SEL_RSVD_00 4
#define BITW_CPUSS_DB_LOCAL_MUX_SEL_RSVD_00 28
#define BITP_PCSS_CPUSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_CPUSS_SCR_DB_LOCAL_MUX_SEL 4

/*PMISCSS debug bus local mux select*/
#define PMISCSS_DB_LOCAL_MUX_SEL 0x44C // RW Reset Val=27'h0
#define BITP_PMISCSS_DB_LOCAL_MUX_SEL_RSVD_00 5
#define BITW_PMISCSS_DB_LOCAL_MUX_SEL_RSVD_00 27
#define BITP_PCSS_PMISCSS_SCR_DB_LOCAL_MUX_SEL 0
#define BITW_PCSS_PMISCSS_SCR_DB_LOCAL_MUX_SEL 5

/*PCSS AONCOUNTER reset */
#define PCSS_AONCOUNTER_RESETN 0x450 // RW Reset Val=31'h0
#define BITP_PCSS_AONCOUNTER_RESETN_RSVD_00 1
#define BITW_PCSS_AONCOUNTER_RESETN_RSVD_00 31
#define BITP_PCSS_SCR_AONCOUNTER_RESETN 0
#define BITW_PCSS_SCR_AONCOUNTER_RESETN 1

/*PCSS UART SEL*/
#define PCSS_UART_SEL 0x454 // RW Reset Val=26'h0
#define BITP_PCSS_UART_SEL_RSVD_00 6
#define BITW_PCSS_UART_SEL_RSVD_00 26
#define BITP_PCSS_PMISCSS_UART7_RXD_SEL 5
#define BITW_PCSS_PMISCSS_UART7_RXD_SEL 1
#define BITP_PCSS_AISS_UART6_RXD_SEL 4
#define BITW_PCSS_AISS_UART6_RXD_SEL 1
#define BITP_PCSS_LSPERIPHSS_UART5_RXD_SEL 3
#define BITW_PCSS_LSPERIPHSS_UART5_RXD_SEL 1
#define BITP_PCSS_LSPERIPHSS_UART5_CTS_SEL 2
#define BITW_PCSS_LSPERIPHSS_UART5_CTS_SEL 1
#define BITP_PCSS_LSPERIPHSS_UART4_RXD_SEL 1
#define BITW_PCSS_LSPERIPHSS_UART4_RXD_SEL 1
#define BITP_PCSS_LSPERIPHSS_UART4_CTS_SEL 0
#define BITW_PCSS_LSPERIPHSS_UART4_CTS_SEL 1

/*PCSS DMA CH NUM*/
#define PCSS_DMA_CH_NUM 0x458 // RW Reset Val=26'h0
#define BITP_PCSS_DMA_CH_NUM_RSVD_00 6
#define BITW_PCSS_DMA_CH_NUM_RSVD_00 26
#define BITP_PCSS_LSPERIPHSS_DMA1_DEBUG_CH_NUM_I 3
#define BITW_PCSS_LSPERIPHSS_DMA1_DEBUG_CH_NUM_I 3
#define BITP_PCSS_LSPERIPHSS_DMA2_DEBUG_CH_NUM_I 0
#define BITW_PCSS_LSPERIPHSS_DMA2_DEBUG_CH_NUM_I 3

/*PCSS PNOCSS MISC*/
#define PCSS_PNOCSS_MISC 0x45C // RW Reset Val=31'h0
#define BITP_PCSS_PNOCSS_MISC_RSVD_00 1
#define BITW_PCSS_PNOCSS_MISC_RSVD_00 31
#define BITP_PCSS_PNOCSS_EARLY_ACK_AWCACHE_0 0
#define BITW_PCSS_PNOCSS_EARLY_ACK_AWCACHE_0 1

/*PCSS_TIMER STATUS*/
#define PCSS_TIMERS_STATUS 0x460 // RO Reset Val=28'h0
#define BITP_PCSS_TIMERS_STATUS_RSVD_00 4
#define BITW_PCSS_TIMERS_STATUS_RSVD_00 28
#define BITP_PCSS_SCR_TIMER0_EN 2
#define BITW_PCSS_SCR_TIMER0_EN 2
#define BITP_PCSS_SCR_TIMER1_TOGGLE 1
#define BITW_PCSS_SCR_TIMER1_TOGGLE 1
#define BITP_PCSS_SCR_TIMER0_TOGGLE 0
#define BITW_PCSS_SCR_TIMER0_TOGGLE 1

#endif

#endif /* METAL_PLATFORM_H*/