Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Wed Sep 19 05:17:24 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-430335411.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.470    -1354.385                   1225                13613        0.024        0.000                      0                13609        0.264        0.000                       0                  4620  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.261        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       31.679        0.000                      0                  443        0.071        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       29.291        0.000                      0                  224        0.124        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                          -3.470    -1354.385                   1225                12929        0.024        0.000                      0                12929        3.750        0.000                       0                  4265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.640        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.429        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.459        0.000                      0                    1                                                                        
                       sys_clk                      2.362        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.381%)  route 1.405ns (74.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.090    clk200_rst
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y35         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.381%)  route 1.405ns (74.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.090    clk200_rst
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y35         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.381%)  route 1.405ns (74.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.090    clk200_rst
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y35         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.478ns (25.381%)  route 1.405ns (74.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.405     8.090    clk200_rst
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y35         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.773ns (31.591%)  route 1.674ns (68.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.674     8.358    clk200_rst
    SLICE_X65Y35         LUT6 (Prop_lut6_I5_O)        0.295     8.653 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.653    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X65Y35         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.029    11.075    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.075    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.636    soc_netsoc_reset_counter[2]
    SLICE_X64Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.760 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.139    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y35         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.636    soc_netsoc_reset_counter[2]
    SLICE_X64Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.760 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.139    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y35         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.636    soc_netsoc_reset_counter[2]
    SLICE_X64Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.760 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.139    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y35         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.402%)  route 1.280ns (66.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.636    soc_netsoc_reset_counter[2]
    SLICE_X64Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.760 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.139    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y35         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.642ns (32.122%)  route 1.357ns (67.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.518     6.735 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.357     8.091    soc_netsoc_reset_counter[0]
    SLICE_X64Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.215 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.215    soc_netsoc_reset_counter0[0]
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y35         FDSE (Setup_fdse_C_D)        0.077    11.241    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  3.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.747%)  route 0.124ns (37.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.154    soc_netsoc_reset_counter[0]
    SLICE_X65Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.199 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.199    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X65Y35         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.537     1.879    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.091     1.970    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.204    soc_netsoc_reset_counter[2]
    SLICE_X64Y35         LUT4 (Prop_lut4_I0_O)        0.048     2.252 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.252    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y35         FDSE (Hold_fdse_C_D)         0.131     1.997    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.204    soc_netsoc_reset_counter[2]
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.249 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.249    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y35         FDSE (Hold_fdse_C_D)         0.121     1.987    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y35         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.344    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y35         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y35         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.344    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y35         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y35         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.344    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y35         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y35         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.344    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y35         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.245ns (38.953%)  route 0.384ns (61.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.384     2.398    soc_netsoc_reset_counter[1]
    SLICE_X64Y35         LUT2 (Prop_lut2_I1_O)        0.097     2.495 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.495    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y35         FDSE (Hold_fdse_C_D)         0.131     1.997    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.148ns (19.114%)  route 0.626ns (80.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.592     1.865    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.626     2.640    clk200_rst
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.136    
    SLICE_X64Y35         FDSE (Hold_fdse_C_S)        -0.044     2.092    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.148ns (19.114%)  route 0.626ns (80.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.592     1.865    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.626     2.640    clk200_rst
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y35         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.280     2.136    
    SLICE_X64Y35         FDSE (Hold_fdse_C_S)        -0.044     2.092    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y50     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y50     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y35     soc_netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y35     soc_netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     soc_netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.679ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 1.396ns (16.744%)  route 6.941ns (83.256%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          1.832     3.853    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.116     3.969 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           1.066     5.035    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.328     5.363 r  soc_ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.093     6.456    soc_ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.580 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.462     7.042    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.754     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.734     9.779    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.124     9.903 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.903    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X38Y10         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X38Y10         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.094    41.540    
                         clock uncertainty           -0.035    41.505    
    SLICE_X38Y10         FDRE (Setup_fdre_C_D)        0.077    41.582    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.582    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                 31.679    

Slack (MET) :             32.296ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 1.272ns (16.772%)  route 6.312ns (83.228%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          1.832     3.853    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.116     3.969 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           1.066     5.035    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.328     5.363 r  soc_ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.093     6.456    soc_ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.580 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.462     7.042    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.754     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.105     9.150    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X40Y9          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X40Y9          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)       -0.047    41.445    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 32.296    

Slack (MET) :             32.475ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.272ns (17.138%)  route 6.150ns (82.862%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          1.832     3.853    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.116     3.969 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           1.066     5.035    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.328     5.363 r  soc_ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.093     6.456    soc_ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.580 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.462     7.042    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.754     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.943     8.987    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X42Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X42Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.031    41.462    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 32.475    

Slack (MET) :             32.652ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 1.272ns (17.519%)  route 5.988ns (82.481%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          1.832     3.853    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.116     3.969 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           1.066     5.035    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.328     5.363 r  soc_ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.093     6.456    soc_ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.580 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.462     7.042    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.754     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.782     8.826    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X42Y5          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X42Y5          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X42Y5          FDRE (Setup_fdre_C_D)       -0.016    41.478    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.478    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 32.652    

Slack (MET) :             32.761ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.272ns (17.855%)  route 5.852ns (82.145%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=14, routed)          1.832     3.853    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X34Y5          LUT2 (Prop_lut2_I0_O)        0.116     3.969 r  soc_ethmac_crc32_checker_crc_reg[27]_i_3/O
                         net (fo=6, routed)           1.066     5.035    soc_ethmac_crc32_checker_crc_reg[27]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.328     5.363 r  soc_ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=4, routed)           1.093     6.456    soc_ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.580 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.462     7.042    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.166 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.754     7.920    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.044 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.645     8.690    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X41Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X41Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.043    41.451    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.451    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 32.761    

Slack (MET) :             33.060ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.361ns (21.101%)  route 5.089ns (78.899%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X41Y5          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.119     3.106    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.297     3.403 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     4.211    storage_12_reg_i_9_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.124     4.335 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.949     5.284    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.408 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.599     6.007    p_300_in
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.131 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.699     6.830    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.433     7.387    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.149     7.536 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.482     8.018    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X37Y8          FDRE (Setup_fdre_C_CE)      -0.413    41.078    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.078    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 33.060    

Slack (MET) :             33.060ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.361ns (21.101%)  route 5.089ns (78.899%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X41Y5          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.119     3.106    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.297     3.403 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     4.211    storage_12_reg_i_9_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.124     4.335 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.949     5.284    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.408 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.599     6.007    p_300_in
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.131 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.699     6.830    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.433     7.387    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.149     7.536 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.482     8.018    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X37Y8          FDRE (Setup_fdre_C_CE)      -0.413    41.078    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.078    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 33.060    

Slack (MET) :             33.060ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.361ns (21.101%)  route 5.089ns (78.899%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X41Y5          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.119     3.106    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.297     3.403 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     4.211    storage_12_reg_i_9_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.124     4.335 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.949     5.284    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.408 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.599     6.007    p_300_in
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.131 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.699     6.830    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.433     7.387    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.149     7.536 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.482     8.018    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X37Y8          FDRE (Setup_fdre_C_CE)      -0.413    41.078    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.078    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 33.060    

Slack (MET) :             33.060ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.361ns (21.101%)  route 5.089ns (78.899%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X41Y5          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.119     3.106    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.297     3.403 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     4.211    storage_12_reg_i_9_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.124     4.335 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.949     5.284    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.408 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.599     6.007    p_300_in
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.131 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.699     6.830    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.433     7.387    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.149     7.536 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.482     8.018    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X37Y8          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X37Y8          FDRE (Setup_fdre_C_CE)      -0.413    41.078    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.078    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 33.060    

Slack (MET) :             33.200ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 1.476ns (22.693%)  route 5.028ns (77.307%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X41Y5          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.119     3.106    soc_ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.297     3.403 f  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.808     4.211    storage_12_reg_i_9_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I5_O)        0.124     4.335 f  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.825     5.159    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X41Y8          LUT2 (Prop_lut2_I1_O)        0.152     5.311 f  soc_ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          0.851     6.163    soc_ethmac_rx_cdc_wrport_we
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.332     6.495 r  soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.665     7.160    soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.312 r  soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.761     8.073    soc_ethmac_rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X41Y5          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X41Y5          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.118    41.568    
                         clock uncertainty           -0.035    41.533    
    SLICE_X41Y5          FDRE (Setup_fdre_C_D)       -0.260    41.273    soc_ethmac_rx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 33.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_ethphy_liteethphymiirx_converter_sink_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.058%)  route 0.245ns (59.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_sink_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_ethphy_liteethphymiirx_converter_sink_payload_data_reg[3]/Q
                         net (fo=2, routed)           0.245     0.970    soc_ethphy_liteethphymiirx_converter_sink_payload_data[3]
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.072     0.899    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_ethphy_liteethphymiirx_converter_sink_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.249%)  route 0.243ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_sink_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_ethphy_liteethphymiirx_converter_sink_payload_data_reg[2]/Q
                         net (fo=2, routed)           0.243     0.968    soc_ethphy_liteethphymiirx_converter_sink_payload_data[2]
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.070     0.897    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.226ns (50.155%)  route 0.225ns (49.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y4          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDSE (Prop_fdse_C_Q)         0.128     0.692 r  soc_ethmac_crc32_checker_crc_reg_reg[28]/Q
                         net (fo=9, routed)           0.225     0.916    p_12_in
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.098     1.014 r  soc_ethmac_crc32_checker_crc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.014    soc_ethmac_crc32_checker_crc_next_reg[4]
    SLICE_X36Y5          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    eth_rx_clk
    SLICE_X36Y5          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[4]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X36Y5          FDSE (Hold_fdse_C_D)         0.092     0.921    soc_ethmac_crc32_checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     0.987    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     0.987    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     0.987    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     0.987    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     0.987    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     0.987    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y8          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X38Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.327%)  route 0.282ns (66.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.282     0.987    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X38Y8          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X38Y8          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X38Y8          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y27  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y27  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y8   vns_liteethmaccrc32checker_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y8   vns_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y9   vns_liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y6   vns_xilinxmultiregimpl8_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y7   vns_xilinxmultiregimpl8_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y6   vns_xilinxmultiregimpl8_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y7   vns_xilinxmultiregimpl8_regs0_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y8   storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y8   storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.291ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.913ns (18.933%)  route 8.191ns (81.067%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.767     9.364    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.696 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.316    10.013    storage_11_reg_i_46_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.137 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.536    11.672    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                 29.291    

Slack (MET) :             29.903ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 1.789ns (18.847%)  route 7.703ns (81.153%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.691     9.288    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y7          LUT5 (Prop_lut5_I2_O)        0.332     9.620 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.441    11.060    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                 29.903    

Slack (MET) :             29.943ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 1.789ns (18.928%)  route 7.663ns (81.072%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.842     9.439    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.332     9.771 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.249    11.020    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                 29.943    

Slack (MET) :             30.038ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 1.789ns (19.120%)  route 7.568ns (80.880%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.696     9.293    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.332     9.625 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.300    10.925    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 30.038    

Slack (MET) :             30.042ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 1.789ns (19.128%)  route 7.564ns (80.872%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.844     9.441    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.332     9.773 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.148    10.921    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                 30.042    

Slack (MET) :             30.051ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 1.789ns (19.145%)  route 7.556ns (80.855%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.842     9.439    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y9          LUT2 (Prop_lut2_I1_O)        0.332     9.771 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.142    10.913    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                 30.051    

Slack (MET) :             30.611ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.913ns (20.641%)  route 7.355ns (79.359%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.767     9.364    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.696 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.319    10.016    storage_11_reg_i_46_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.124    10.140 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.697    10.837    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X30Y4          FDRE (Setup_fdre_C_D)       -0.045    41.447    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.447    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                 30.611    

Slack (MET) :             30.756ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 1.913ns (20.938%)  route 7.223ns (79.062%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.767     9.364    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.696 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.316    10.013    storage_11_reg_i_46_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.137 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.568    10.705    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X30Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X30Y4          FDRE (Setup_fdre_C_D)       -0.031    41.461    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.461    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                 30.756    

Slack (MET) :             30.789ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 1.911ns (20.808%)  route 7.273ns (79.192%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=1, routed)           0.674     2.662    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.297     2.959 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.913    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.037 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.141    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.265 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.105    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.229 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.818    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.942 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.917    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.041 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.473    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.592 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.921     9.513    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y5          LUT5 (Prop_lut5_I3_O)        0.332     9.845 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_2/O
                         net (fo=1, routed)           0.783    10.629    soc_ethmac_tx_cdc_graycounter1_q[4]_i_2_n_0
    SLICE_X29Y4          LUT3 (Prop_lut3_I2_O)        0.124    10.753 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.753    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.096    41.546    
                         clock uncertainty           -0.035    41.511    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)        0.031    41.542    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         41.542    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 30.789    

Slack (MET) :             30.817ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 1.913ns (21.071%)  route 7.166ns (78.929%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.677     2.665    soc_ethmac_tx_cdc_graycounter1_q[1]
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.299     2.964 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.954     3.917    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X30Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.041 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.105     5.146    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.270 f  soc_ethmac_padding_inserter_counter[15]_i_7/O
                         net (fo=5, routed)           0.840     6.110    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.234 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.588     6.822    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.946 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.975     7.922    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.433     8.478    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y8          LUT3 (Prop_lut3_I2_O)        0.119     8.597 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.767     9.364    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.696 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.319    10.016    storage_11_reg_i_46_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.124    10.140 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.508    10.647    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y4          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X30Y4          FDRE (Setup_fdre_C_D)       -0.028    41.464    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                 30.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.059     0.764    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.076     0.641    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.764    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.076     0.641    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.062     0.767    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.078     0.643    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.058     0.763    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.071     0.636    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.763    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.071     0.636    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.771    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.075     0.640    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.771    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.075     0.640    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.022%)  route 0.140ns (42.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y4          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  soc_ethmac_crc32_inserter_reg_reg[27]/Q
                         net (fo=4, routed)           0.140     0.846    p_4_in
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.891 r  soc_ethmac_crc32_inserter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.891    soc_ethmac_crc32_inserter_next_reg[11]
    SLICE_X30Y5          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y5          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[11]/C
                         clock pessimism             -0.253     0.581    
    SLICE_X30Y5          FDSE (Hold_fdse_C_D)         0.121     0.702    soc_ethmac_crc32_inserter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X33Y8          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.121     0.826    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.871    vns_liteethmacgap_state_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X32Y8          FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.256     0.577    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.092     0.669    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 soc_ethphy_liteethphymiitx_converter_converter_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.231ns (62.920%)  route 0.136ns (37.080%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X32Y8          FDRE                                         r  soc_ethphy_liteethphymiitx_converter_converter_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethphy_liteethphymiitx_converter_converter_mux_reg/Q
                         net (fo=9, routed)           0.136     0.841    soc_ethphy_liteethphymiitx_converter_converter_mux
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.090     0.931 r  eth_tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.931    soc_ethphy_liteethphymiitx_converter_converter_source_payload_data[0]
    SLICE_X30Y7          FDRE                                         r  eth_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X30Y7          FDRE                                         r  eth_tx_data_reg[0]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.134     0.714    eth_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y27  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y27  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y8   vns_liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y6   vns_liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y8   vns_liteethmacpreambleinserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y8   vns_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y7   eth_tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y8   vns_liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y6   vns_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y8   vns_liteethmacpreambleinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y8   vns_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y7   eth_tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y7   eth_tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y7   eth_tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y7   eth_tx_data_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y27  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y27  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y27  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y27  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y6   vns_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y8   vns_liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y8   vns_liteethmacgap_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :         1225  Failing Endpoints,  Worst Slack       -3.470ns,  Total Violation    -1354.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.470ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 5.703ns (44.508%)  route 7.110ns (55.492%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.141    13.198    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X47Y36         LUT3 (Prop_lut3_I1_O)        0.124    13.322 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_8/O
                         net (fo=2, routed)           1.101    14.423    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[4]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.497    11.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.576    
                         clock uncertainty           -0.057    11.519    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    10.953    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                 -3.470    

Slack (VIOLATED) :        -3.469ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 5.703ns (44.512%)  route 7.109ns (55.488%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.142    13.199    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X47Y36         LUT3 (Prop_lut3_I1_O)        0.124    13.323 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_10/O
                         net (fo=2, routed)           1.099    14.422    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[2]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.497    11.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.576    
                         clock uncertainty           -0.057    11.519    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.953    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                 -3.469    

Slack (VIOLATED) :        -3.467ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.364ns  (logic 6.349ns (47.507%)  route 7.015ns (52.493%))
  Logic Levels:           18  (CARRY4=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.295    10.315    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.439 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.330    10.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.893 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.371    11.264    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.388 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=3, routed)           0.443    11.832    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.956 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=121, routed)         0.701    12.657    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.781 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_4__3/O
                         net (fo=3, routed)           0.894    13.674    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[6]
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_2/O
                         net (fo=1, routed)           0.000    13.798    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_2_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.196 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry/CO[3]
                         net (fo=1, routed)           0.654    14.850    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.974 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/bypass_gen.bypass_i_1__0/O
                         net (fo=1, routed)           0.000    14.974    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/tag_save_lru_reg[0]
    SLICE_X49Y21         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.442    11.442    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    SLICE_X49Y21         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/C
                         clock pessimism              0.093    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.029    11.508    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                 -3.467    

Slack (VIOLATED) :        -3.380ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.725ns  (logic 5.703ns (44.818%)  route 7.022ns (55.182%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.265    13.322    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.446 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__5/O
                         net (fo=1, routed)           0.889    14.335    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/ADDRARDADDR[5]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.498    11.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.079    11.577    
                         clock uncertainty           -0.057    11.520    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.954    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                 -3.380    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 5.703ns (44.938%)  route 6.988ns (55.062%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.955    13.012    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.124    13.136 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_9/O
                         net (fo=2, routed)           1.165    14.301    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[3]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.497    11.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.576    
                         clock uncertainty           -0.057    11.519    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    10.953    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.650ns  (logic 5.703ns (45.083%)  route 6.947ns (54.917%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.424    13.481    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.605 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_5__5/O
                         net (fo=1, routed)           0.655    14.260    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/ADDRARDADDR[1]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.498    11.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.079    11.577    
                         clock uncertainty           -0.057    11.520    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.954    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 -3.306    

Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 5.703ns (45.254%)  route 6.899ns (54.746%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.929    12.986    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_except_itlb_miss_o_reg_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.110 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_5__6/O
                         net (fo=2, routed)           1.102    14.212    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[5]
    RAMB36_X1Y8          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.496    11.496    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/clk100
    RAMB36_X1Y8          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.575    
                         clock uncertainty           -0.057    11.518    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.952    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                 -3.260    

Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 5.703ns (45.334%)  route 6.877ns (54.666%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.255    13.312    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.436 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_6__5/O
                         net (fo=1, routed)           0.754    14.190    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/ADDRARDADDR[0]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.498    11.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.079    11.577    
                         clock uncertainty           -0.057    11.520    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.954    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.220ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 5.703ns (45.395%)  route 6.860ns (54.605%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.042    13.099    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X46Y35         LUT3 (Prop_lut3_I1_O)        0.124    13.223 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_7/O
                         net (fo=2, routed)           0.949    14.173    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[5]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.497    11.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.576    
                         clock uncertainty           -0.057    11.519    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.953    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -3.220    

Slack (VIOLATED) :        -3.174ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.518ns  (logic 5.703ns (45.558%)  route 6.815ns (54.442%))
  Logic Levels:           15  (CARRY4=4 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        1.610     1.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X1Y2          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.064 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[18]
                         net (fo=2, routed)           0.940     5.004    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[5]
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.128 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][1]
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.678 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     5.678    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.906 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.468     6.373    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X49Y15         LUT4 (Prop_lut4_I1_O)        0.313     6.686 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.769     7.456    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.580 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0/O
                         net (fo=3, routed)           0.603     8.182    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_5__0_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.306 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.306    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][2]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.704 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.704    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.975 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.387     9.363    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X47Y20         LUT6 (Prop_lut6_I0_O)        0.373     9.736 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.161     9.896    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.321    10.342    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.466 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.158    10.624    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.748 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.652    11.400    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.409    11.933    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.057 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          1.338    13.395    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.519 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__5/O
                         net (fo=1, routed)           0.609    14.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/ADDRARDADDR[4]
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4266, routed)        1.498    11.498    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X1Y9          RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.079    11.577    
                         clock uncertainty           -0.057    11.520    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.954    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 -3.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.561     0.561    sys_clk
    SLICE_X47Y50         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_reg_0_15_6_7/ADDRD0
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.831     0.831    storage_reg_0_15_6_7/WCLK
    SLICE_X46Y50         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.586%)  route 0.224ns (61.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.560     0.560    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X36Y33         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[29]/Q
                         net (fo=2, routed)           0.224     0.925    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[31]_0[16]
    SLICE_X35Y31         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.824     0.824    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/clk100
    SLICE_X35Y31         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[29]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.070     0.889    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 soc_ethphy_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethphy_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.733%)  route 0.229ns (52.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.560     0.560    sys_clk
    SLICE_X30Y50         FDRE                                         r  soc_ethphy_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  soc_ethphy_counter_reg[0]/Q
                         net (fo=8, routed)           0.229     0.953    soc_ethphy_counter_reg__0[0]
    SLICE_X30Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  soc_ethphy_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.998    p_0_in__2[5]
    SLICE_X30Y49         FDRE                                         r  soc_ethphy_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4266, routed)        0.835     0.835    sys_clk
    SLICE_X30Y49         FDRE                                         r  soc_ethphy_counter_reg[5]/C
                         clock pessimism              0.000     0.835    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     0.956    soc_ethphy_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0    XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y1  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y1  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y7  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4  storage_7_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y5  storage_7_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y5  storage_7_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9  storage_6_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9  storage_6_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9  storage_6_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9  storage_6_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9  storage_6_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9  storage_6_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6  storage_8_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6  storage_8_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6  storage_8_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6  storage_8_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y50         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.592     3.865    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty           -0.125     3.741    
    SLICE_X64Y50         FDPE (Setup_fdpe_C_D)       -0.035     3.706    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.640    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.429ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X30Y27         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     2.555    eth_rx_clk
    SLICE_X30Y27         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X30Y27         FDPE (Setup_fdpe_C_D)       -0.035     2.495    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.495    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.429    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X31Y27         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     2.555    eth_tx_clk
    SLICE_X31Y27         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X31Y27         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y51         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4266, routed)        0.592     2.592    sys_clk
    SLICE_X64Y51         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.592    
                         clock uncertainty           -0.129     2.462    
    SLICE_X64Y51         FDPE (Setup_fdpe_C_D)       -0.035     2.427    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.427    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.362    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.150 (r) | FAST    |     2.538 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.397 (r) | SLOW    |    -0.822 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.735 (r) | SLOW    |    -0.955 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.389 (r) | SLOW    |    -0.812 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.591 (r) | SLOW    |    -0.891 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.856 (r) | SLOW    |    -1.103 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     2.687 (r) | SLOW    |    -0.376 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.354 (r) | SLOW    |    -0.324 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     3.942 (r) | SLOW    |    -1.063 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.134 (r) | SLOW    |    -0.353 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.349 (r) | SLOW    |    -1.711 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.168 (r) | SLOW    |    -1.682 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.048 (r) | SLOW    |    -1.637 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.227 (r) | SLOW    |    -1.641 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.536 (r) | SLOW    |    -1.679 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     5.075 (r) | SLOW    |    -1.437 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     4.744 (r) | SLOW    |    -1.269 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.660 (r) | SLOW    |    -1.287 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.850 (r) | SLOW    |      3.452 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.580 (r) | SLOW    |      3.342 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.723 (r) | SLOW    |      3.455 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.576 (r) | SLOW    |      3.335 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.720 (r) | SLOW    |      3.425 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.759 (r) | SLOW    |      1.653 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.145 (r) | SLOW    |      1.404 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.446 (r) | SLOW    |      1.528 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.920 (r) | SLOW    |      1.733 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.746 (r) | SLOW    |      1.662 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.297 (r) | SLOW    |      1.488 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.757 (r) | SLOW    |      1.675 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.606 (r) | SLOW    |      1.607 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.837 (r) | SLOW    |      2.175 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      8.150 (r) | SLOW    |      2.279 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.512 (r) | SLOW    |      2.047 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.977 (r) | SLOW    |      2.224 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.211 (r) | SLOW    |      1.901 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.997 (r) | SLOW    |      2.226 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.372 (r) | SLOW    |      1.991 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.137 (r) | SLOW    |      2.280 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.294 (r) | SLOW    |      1.447 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.534 (r) | SLOW    |      2.007 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.295 (r) | SLOW    |      1.454 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.535 (r) | SLOW    |      2.002 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      9.511 (r) | SLOW    |      3.119 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDSE           | -     |      9.772 (r) | SLOW    |      3.098 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.379 (r) | SLOW    |      2.843 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.257 (r) | SLOW    |      3.404 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.868 (r) | SLOW    |      2.905 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.075 (r) | SLOW    |      3.122 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.434 (r) | SLOW    |      2.687 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.248 (r) | SLOW    |      2.601 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |      9.429 (r) | SLOW    |      3.132 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |      9.820 (r) | SLOW    |      3.315 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.739 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.321 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.404 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.709 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.402 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.692 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.660 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |        13.470 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.922 ns
Ideal Clock Offset to Actual Clock: -2.274 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.397 (r) | SLOW    | -0.822 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.735 (r) | SLOW    | -0.955 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.389 (r) | SLOW    | -0.812 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.591 (r) | SLOW    | -0.891 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.735 (r) | SLOW    | -0.812 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.005 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.759 (r) | SLOW    |   1.653 (r) | FAST    |    0.614 |
ddram_dq[1]        |   6.145 (r) | SLOW    |   1.404 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.446 (r) | SLOW    |   1.528 (r) | FAST    |    0.301 |
ddram_dq[3]        |   6.920 (r) | SLOW    |   1.733 (r) | FAST    |    0.775 |
ddram_dq[4]        |   6.746 (r) | SLOW    |   1.662 (r) | FAST    |    0.601 |
ddram_dq[5]        |   6.297 (r) | SLOW    |   1.488 (r) | FAST    |    0.152 |
ddram_dq[6]        |   6.757 (r) | SLOW    |   1.675 (r) | FAST    |    0.612 |
ddram_dq[7]        |   6.606 (r) | SLOW    |   1.607 (r) | FAST    |    0.461 |
ddram_dq[8]        |   7.837 (r) | SLOW    |   2.175 (r) | FAST    |    1.692 |
ddram_dq[9]        |   8.150 (r) | SLOW    |   2.279 (r) | FAST    |    2.005 |
ddram_dq[10]       |   7.512 (r) | SLOW    |   2.047 (r) | FAST    |    1.367 |
ddram_dq[11]       |   7.977 (r) | SLOW    |   2.224 (r) | FAST    |    1.832 |
ddram_dq[12]       |   7.211 (r) | SLOW    |   1.901 (r) | FAST    |    1.066 |
ddram_dq[13]       |   7.997 (r) | SLOW    |   2.226 (r) | FAST    |    1.852 |
ddram_dq[14]       |   7.372 (r) | SLOW    |   1.991 (r) | FAST    |    1.227 |
ddram_dq[15]       |   8.137 (r) | SLOW    |   2.280 (r) | FAST    |    1.992 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.150 (r) | SLOW    |   1.404 (r) | FAST    |    2.005 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.241 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.294 (r) | SLOW    |   1.447 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.534 (r) | SLOW    |   2.007 (r) | FAST    |    1.240 |
ddram_dqs_p[0]     |   6.295 (r) | SLOW    |   1.454 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.535 (r) | SLOW    |   2.002 (r) | FAST    |    1.241 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.535 (r) | SLOW    |   1.447 (r) | FAST    |    1.241 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.275 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.850 (r) | SLOW    |   3.452 (r) | FAST    |    0.275 |
eth_tx_data[1]     |   9.580 (r) | SLOW    |   3.342 (r) | FAST    |    0.008 |
eth_tx_data[2]     |   9.723 (r) | SLOW    |   3.455 (r) | FAST    |    0.147 |
eth_tx_data[3]     |   9.576 (r) | SLOW    |   3.335 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.850 (r) | SLOW    |   3.335 (r) | FAST    |    0.275 |
-------------------+-------------+---------+-------------+---------+----------+




