{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489299718724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489299718724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 01:21:58 2017 " "Processing started: Sun Mar 12 01:21:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489299718724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1489299718724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1489299718724 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1489299719729 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1489299719735 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489299719745 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1489299719745 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1489299719745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1489299719745 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IR\[18\] " "Node: IR\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUfunc_buffer\[3\] IR\[18\] " "Latch ALUfunc_buffer\[3\] is being clocked by IR\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1489299719752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1489299719752 "|Project|IR[18]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489299719757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489299719757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489299719757 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1489299719757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1489299719772 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 4 " "(High) Rule A108: Design should not contain latches. Found 4 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc_buffer\[3\] " "Node  \"ALUfunc_buffer\[3\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 475 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720401 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc_buffer\[0\] " "Node  \"ALUfunc_buffer\[0\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 478 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720401 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc_buffer\[2\] " "Node  \"ALUfunc_buffer\[2\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 474 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720401 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALUfunc_buffer\[1\] " "Node  \"ALUfunc_buffer\[1\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 477 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720401 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1489299720401 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 108 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 108 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " state\[2\] " "Node  \"state\[2\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 5209 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " B\[1\] " "Node  \"B\[1\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 513 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " WideOr29~0 " "Node  \"WideOr29~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 3011 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " state\[0\] " "Node  \"state\[0\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 479 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " state\[1\] " "Node  \"state\[1\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 484 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " state\[4\] " "Node  \"state\[4\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 481 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " memin\[16\]~17 " "Node  \"memin\[16\]~17\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1776 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " Selector15~5 " "Node  \"Selector15~5\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1525 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~1 " "Node  \"Decoder3~1\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 3093 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " state\[5\] " "Node  \"state\[5\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 480 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 399 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " PC~42 " "Node  \"PC~42\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 3009 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " state\[3\] " "Node  \"state\[3\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 482 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " Selector14~5 " "Node  \"Selector14~5\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1531 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\] " "Node  \"PC\[9\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 395 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " WideOr31~0 " "Node  \"WideOr31~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2681 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " memin\[14\]~47 " "Node  \"memin\[14\]~47\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1945 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " PC~1 " "Node  \"PC~1\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2706 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " MAR\[2\]~DUPLICATE " "Node  \"MAR\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 306 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 6652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 295 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2622 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " memin\[2\]~223 " "Node  \"memin\[2\]~223\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " memin\[31\]~171 " "Node  \"memin\[31\]~171\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2433 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " memin\[30\]~237 " "Node  \"memin\[30\]~237\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2670 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " memin\[29\]~236 " "Node  \"memin\[29\]~236\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2669 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 6677 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " regs~679 " "Node  \"regs~679\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2579 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " memin\[27\]~148 " "Node  \"memin\[27\]~148\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2347 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_NODES_INFO" " dmem~82 " "Node  \"dmem~82\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2701 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720403 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1489299720403 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1489299720403 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 5209 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[14\]~47 " "Node  \"memin\[14\]~47\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1945 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[7\]~200 " "Node  \"memin\[7\]~200\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2625 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 295 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2622 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " Selector20~0 " "Node  \"Selector20~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1662 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[5\]~164 " "Node  \"memin\[5\]~164\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2408 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[4\]~154 " "Node  \"memin\[4\]~154\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2366 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[11\]~216 " "Node  \"memin\[11\]~216\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2645 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[2\]~223 " "Node  \"memin\[2\]~223\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[10\]~220 " "Node  \"memin\[10\]~220\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2649 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[9\]~202 " "Node  \"memin\[9\]~202\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2627 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[8\]~204 " "Node  \"memin\[8\]~204\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2629 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[6\]~208 " "Node  \"memin\[6\]~208\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2633 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[13\]~231 " "Node  \"memin\[13\]~231\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2664 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[12\]~233 " "Node  \"memin\[12\]~233\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2666 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " memin\[3\]~11 " "Node  \"memin\[3\]~11\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 291 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1729 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " Selector15~5 " "Node  \"Selector15~5\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1525 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 401 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " Selector14~5 " "Node  \"Selector14~5\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1531 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 6677 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " state\[0\] " "Node  \"state\[0\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 479 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 399 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " state\[2\] " "Node  \"state\[2\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 636 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 483 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " Selector18~0 " "Node  \"Selector18~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1664 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " PC~1 " "Node  \"PC~1\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 2706 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " MAR\[4\] " "Node  \"MAR\[4\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 306 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 468 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " Selector12~5 " "Node  \"Selector12~5\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1515 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " WideOr32~0 " "Node  \"WideOr32~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1661 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_NODES_INFO" " Selector13~5 " "Node  \"Selector13~5\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/Project.v" 381 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 2/assignment2_restored/" { { 0 { 0 ""} 0 1509 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489299720406 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1489299720406 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1489299720406 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "158 4 " "Design Assistant information: finished post-fitting analysis of current design -- generated 158 information messages and 4 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1489299720407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489299720491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 01:22:00 2017 " "Processing ended: Sun Mar 12 01:22:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489299720491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489299720491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489299720491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1489299720491 ""}
