# MIPS32_ISA

<h2> Five pipeline stages of MIPS32 ISA </h2>
<ol>
 <li>IF = Instruction Fetch </li>
 <li>ID = Instruction Decode </li>
 <li>EX = Execute </li>
 <li>MEM = Memory </li>
 <li>WB = Write Back</li>
 </ol>
 
![block diagram](https://user-images.githubusercontent.com/84762990/154837143-b8887dd6-b4f1-4249-a578-f4527f3209cf.png)

<h3>IF(Instruction Fetch)</h3>
![IF_ID](https://user-images.githubusercontent.com/84762990/154839339-1622a2bb-faf3-40b0-b282-5cb298b94c07.png)
<h3>ID(Instruction Decode)</h3>![ID_EX](https://user-images.githubusercontent.com/84762990/154839367-a8258f64-04c1-4197-8f29-5efdaed79963.png)
<h3>EX(Execute)</h3>
![EX_MEM](https://user-images.githubusercontent.com/84762990/154839388-4cb046fd-d348-4046-8617-4f18c57ae88b.png)
<h3>MEM(Memory)</h3>
![MEM_WB](https://user-images.githubusercontent.com/84762990/154839401-303f685b-62e4-4a21-a5f4-615dcb57eac3.png)
<h3>WB(Write Back)</h3>![WB](https://user-images.githubusercontent.com/84762990/154839422-6466e452-e701-49b2-b1c2-ac9869ffbbe7.png)
