#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000956510 .scope module, "testbench" "testbench" 2 2;
 .timescale -12 -12;
P_0000000000956690 .param/l "ATTR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_00000000009566c8 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_0000000000956700 .param/l "OVERFLOW" 0 2 6, +C4<00000000000000000000000000000001>;
P_0000000000956738 .param/l "SIGN" 0 2 5, +C4<00000000000000000000000000000000>;
v00000000008cdc90_0 .var "attr_in", 3 0;
v00000000008cddd0_0 .var "clk", 0 0;
v00000000008ce2d0_0 .var "data_in", 7 0;
v00000000008ce370_0 .var "number_of_operation", 0 0;
v00000000008cd650_0 .var "signal_init", 0 0;
v00000000008cdbf0_0 .var "signal_load", 0 0;
v00000000008ce410_0 .var "signal_neg", 0 0;
v00000000008cdd30_0 .var "signal_oe", 0 0;
E_000000000086ae00 .event "load";
S_0000000000956780 .scope task, "Pull_value" "Pull_value" 2 48, 2 48 0, S_0000000000956510;
 .timescale -12 -12;
v000000000086ed80_0 .var "data_in", 0 0;
v000000000086f1e0_0 .var "number_of_operation", 0 0;
v000000000086f500_0 .var "signal_init", 0 0;
v000000000086f960_0 .var "signal_load", 0 0;
v000000000086f640_0 .var "signal_neg", 0 0;
v000000000086f3c0_0 .var "signal_oe", 0 0;
E_000000000086aa40 .event posedge, v00000000008cd970_0;
TD_testbench.Pull_value ;
    %wait E_000000000086aa40;
    %vpi_call 2 57 "$display", "Operation Number = %d  Time: ", v000000000086f1e0_0, $time {0 0 0};
    %end;
S_0000000000858d60 .scope task, "defaultValue" "defaultValue" 2 37, 2 37 0, S_0000000000956510;
 .timescale -12 -12;
TD_testbench.defaultValue ;
    %vpi_call 2 39 "$display", " START default " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cdbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cd650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ce410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cdd30_0, 0, 1;
    %vpi_call 2 44 "$display", " STOP default " {0 0 0};
    %end;
S_00000000008cd390 .scope module, "testbench" "bench" 2 19, 3 1 0, S_0000000000956510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "signal_load"
    .port_info 2 /INPUT 1 "signal_init"
    .port_info 3 /INPUT 1 "signal_neg"
    .port_info 4 /INPUT 8 "data_in"
    .port_info 5 /INPUT 4 "attr_in"
    .port_info 6 /INPUT 1 "signal_oe"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 4 "attr_out"
P_00000000008cd510 .param/l "ATTR_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_00000000008cd548 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_00000000008cd580 .param/l "OVERFLOW" 0 3 6, +C4<00000000000000000000000000000001>;
P_00000000008cd5b8 .param/l "SIGN" 0 3 5, +C4<00000000000000000000000000000000>;
v000000000086ea60_0 .net *"_s0", 6 0, L_00000000008ceb90;  1 drivers
L_0000000001480088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000086f320_0 .net *"_s10", 0 0, L_0000000001480088;  1 drivers
v000000000086f780_0 .net *"_s12", 6 0, L_00000000008cde70;  1 drivers
v000000000086f820_0 .net *"_s13", 7 0, L_00000000008cf270;  1 drivers
L_00000000014800d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000086f8c0_0 .net *"_s16", 0 0, L_00000000014800d0;  1 drivers
v000000000086eb00_0 .net *"_s17", 7 0, L_00000000008cf130;  1 drivers
v000000000086ece0_0 .net *"_s23", 0 0, L_00000000008cf090;  1 drivers
v000000000086f000_0 .net *"_s24", 1 0, L_00000000008ce4b0;  1 drivers
L_0000000001480118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000086ee20_0 .net *"_s27", 0 0, L_0000000001480118;  1 drivers
v00000000008cecd0_0 .net *"_s29", 0 0, L_00000000008cdf10;  1 drivers
v00000000008ce0f0_0 .net *"_s30", 1 0, L_00000000008ce7d0;  1 drivers
L_0000000001480160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000008cee10_0 .net *"_s33", 0 0, L_0000000001480160;  1 drivers
v00000000008cec30_0 .net *"_s34", 1 0, L_00000000008ce550;  1 drivers
v00000000008ce190_0 .net *"_s36", 1 0, L_00000000008cf310;  1 drivers
L_00000000014801a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000008ce870_0 .net *"_s39", 0 0, L_00000000014801a8;  1 drivers
v00000000008cd6f0_0 .net *"_s40", 1 0, L_00000000008cf3b0;  1 drivers
v00000000008cdb50_0 .net *"_s6", 6 0, L_00000000008cd830;  1 drivers
v00000000008cf4f0_0 .net *"_s7", 7 0, L_00000000008ce910;  1 drivers
v00000000008cdfb0_0 .var "acc", 8 0;
v00000000008cea50_0 .net "attr_in", 3 0, v00000000008cdc90_0;  1 drivers
v00000000008ced70_0 .var "attr_out", 3 0;
v00000000008ce730_0 .net "carry", 0 0, L_00000000008cf1d0;  1 drivers
v00000000008cd970_0 .net "clk", 0 0, v00000000008cddd0_0;  1 drivers
v00000000008ceeb0_0 .net "data_in", 7 0, v00000000008ce2d0_0;  1 drivers
v00000000008cd790_0 .var "data_out", 7 0;
v00000000008cef50_0 .var "ext_arg", 7 0;
v00000000008cf450_0 .var "int_arg", 7 0;
v00000000008ce230_0 .var "overflow", 0 0;
v00000000008cdab0_0 .net "signal_init", 0 0, v00000000008cd650_0;  1 drivers
v00000000008cd8d0_0 .net "signal_load", 0 0, v00000000008cdbf0_0;  1 drivers
v00000000008ceaf0_0 .net "signal_neg", 0 0, v00000000008ce410_0;  1 drivers
v00000000008cda10_0 .net "signal_oe", 0 0, v00000000008cdd30_0;  1 drivers
v00000000008ce050_0 .net "wacc", 8 0, L_00000000008ce9b0;  1 drivers
L_00000000008cf1d0 .part L_00000000008cf130, 7, 1;
L_00000000008ceb90 .part L_00000000008cf130, 0, 7;
L_00000000008cd830 .part v00000000008cef50_0, 0, 7;
L_00000000008ce910 .concat [ 7 1 0 0], L_00000000008cd830, L_0000000001480088;
L_00000000008cde70 .part v00000000008cf450_0, 0, 7;
L_00000000008cf270 .concat [ 7 1 0 0], L_00000000008cde70, L_00000000014800d0;
L_00000000008cf130 .arith/sum 8, L_00000000008ce910, L_00000000008cf270;
L_00000000008ce9b0 .concat8 [ 7 2 0 0], L_00000000008ceb90, L_00000000008cf3b0;
L_00000000008cf090 .part v00000000008cef50_0, 7, 1;
L_00000000008ce4b0 .concat [ 1 1 0 0], L_00000000008cf090, L_0000000001480118;
L_00000000008cdf10 .part v00000000008cf450_0, 7, 1;
L_00000000008ce7d0 .concat [ 1 1 0 0], L_00000000008cdf10, L_0000000001480160;
L_00000000008ce550 .arith/sum 2, L_00000000008ce4b0, L_00000000008ce7d0;
L_00000000008cf310 .concat [ 1 1 0 0], L_00000000008cf1d0, L_00000000014801a8;
L_00000000008cf3b0 .arith/sum 2, L_00000000008ce550, L_00000000008cf310;
S_00000000008cf930 .scope task, "write_data" "write_data" 2 102, 2 102 0, S_0000000000956510;
 .timescale -12 -12;
v00000000008ceff0_0 .var "data", 31 0;
E_000000000086b300 .event posedge, v00000000008cd8d0_0;
TD_testbench.write_data ;
    %vpi_call 2 105 "$display", " Start write_data! " {0 0 0};
    %vpi_call 2 106 "$display", "1. Time: ", $time {0 0 0};
    %wait E_000000000086b300;
    %vpi_call 2 108 "$display", "Operation Number = %d  Time: ", v00000000008ce370_0, $time {0 0 0};
    %event E_000000000086ae00;
    %end;
    .scope S_00000000008cd390;
T_3 ;
    %wait E_000000000086aa40;
    %load/vec4 v00000000008cd8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000008cdab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000008cea50_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000000008ce230_0, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008cf450_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000008cdfb0_0;
    %pad/u 8;
    %store/vec4 v00000000008cf450_0, 0, 8;
T_3.3 ;
    %load/vec4 v00000000008ceaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v00000000008ceeb0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v00000000008ceeb0_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %store/vec4 v00000000008cef50_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008cd390;
T_4 ;
    %wait E_000000000086aa40;
    %load/vec4 v00000000008ce050_0;
    %assign/vec4 v00000000008cdfb0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008cd390;
T_5 ;
    %wait E_000000000086aa40;
    %load/vec4 v00000000008cda10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 12;
    %split/vec4 8;
    %assign/vec4 v00000000008cd790_0, 0;
    %assign/vec4 v00000000008ced70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000008cdfb0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000000008cd790_0, 0;
    %load/vec4 v00000000008cdfb0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000008ced70_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000956510;
T_6 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000000008ce2d0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0000000000956510;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008cdc90_0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0000000000956510;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ce370_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000000000956510;
T_9 ;
    %delay 10, 0;
    %load/vec4 v00000000008cddd0_0;
    %inv;
    %store/vec4 v00000000008cddd0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000956510;
T_10 ;
    %wait E_000000000086ae00;
    %vpi_call 2 116 "$display", " LOAD! " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008cdbf0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000956510;
T_11 ;
    %vpi_call 2 122 "$display", "start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cddd0_0, 0, 1;
    %fork TD_testbench.defaultValue, S_0000000000858d60;
    %join;
    %delay 20, 0;
    %event E_000000000086ae00;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000008ceff0_0, 0, 32;
    %fork TD_testbench.write_data, S_00000000008cf930;
    %join;
    %end;
    .thread T_11;
    .scope S_0000000000956510;
T_12 ;
    %delay 6000, 0;
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000000000956510;
T_13 ;
    %vpi_call 2 142 "$dumpfile", "bench.vcd" {0 0 0};
    %vpi_call 2 143 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008cd390 {0 0 0};
    %vpi_call 2 144 "$display", "finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "bench.v";
