# CSCS10014: Computer Organization class lab homework

diary: [diary of computer organization](https://hackmd.io/cuwvQXPuQt6DtWr_r6M5yw)
&emsp;
## lab0 : fulladder and ALU
the code is not throughly checked
&emsp;
## lab1, 2: Single cycle CPU 
[hw link](https://nycu-caslab.github.io/CO2024/labs/Lab%202.html)
the implementation of RICS-V Single cycle CPU refers to the following structures 

<img src="images/image-1.png" width="600" height="450">
<img src="images/image-2.png" width="600" height="450">
