Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4e83cae40df948e39667ee52f1bb35c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_cal_behav xil_defaultlib.Top_cal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'out' [C:/Users/13808/Documents/PJ Now/MIPCalulator/project_2/project_2.srcs/sources_1/new/DATAPATH.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_DECODER
Compiling module xil_defaultlib.MAIN_DECODER
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.MUX2_1(WIDTH=5)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.SL2
Compiling module xil_defaultlib.SIGN_EXTEND
Compiling module xil_defaultlib.REGISTER_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATAPATH
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.INSTR_MEMORY
Compiling module xil_defaultlib.DATA_MEMORY
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Top_cal
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_cal_behav
