// Seed: 313336981
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd98
) (
    id_1,
    _id_2,
    id_3
);
  inout logic [7:0] id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_3 = ~id_3[id_2 : 1];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_11 = 32'd40,
    parameter id_8  = 32'd26
) (
    input uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    output wor id_7,
    input uwire _id_8,
    input uwire id_9,
    input tri id_10,
    output wand _id_11
);
  logic [id_8  ==  1 : id_11] id_13;
  ;
  assign id_1 = "" ? -1 < 1'h0 : -1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
