INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DEL/EE2020/half_adder_1/half_adder_1.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DEL/EE2020/half_adder_1/half_adder_1.srcs/sources_1/new/my_2_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_2_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DEL/EE2020/half_adder_1/half_adder_1.srcs/sim_1/new/my_full_adder_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_full_adder_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DEL/EE2020/half_adder_1/half_adder_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
