Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: sdmapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sdmapper.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sdmapper"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : sdmapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/microsdmapper/src/spi.vhd" in Library work.
Architecture behavioral of Entity spi is up to date.
Compiling vhdl file "/home/ise/microsdmapper/src/exp_slot.vhd" in Library work.
Architecture rtl of Entity exp_slot is up to date.
Compiling vhdl file "/home/ise/microsdmapper/src/mapper.vhd" in Library work.
Architecture rtl of Entity mapper is up to date.
Compiling vhdl file "/home/ise/microsdmapper/src/sdmapper.vhd" in Library work.
Architecture behavioral of Entity sdmapper is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sdmapper> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <spi> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <exp_slot> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mapper> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sdmapper> in library <work> (Architecture <behavioral>).
Entity <sdmapper> analyzed. Unit <sdmapper> generated.

Analyzing Entity <spi> in library <work> (Architecture <Behavioral>).
Entity <spi> analyzed. Unit <spi> generated.

Analyzing Entity <exp_slot> in library <work> (Architecture <rtl>).
Entity <exp_slot> analyzed. Unit <exp_slot> generated.

Analyzing Entity <mapper> in library <work> (Architecture <rtl>).
Entity <mapper> analyzed. Unit <mapper> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <spi>.
    Related source file is "/home/ise/microsdmapper/src/spi.vhd".
    Found finite state machine <FSM_0> for signal <state_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clock_i                   (rising_edge)        |
    | Clock enable       | reset_n_i                 (positive)           |
    | Power Up State     | s_idle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <data_bus_io>.
    Found 4-bit register for signal <count_q>.
    Found 4-bit adder for signal <count_q$addsub0000> created at line 109.
    Found 1-bit register for signal <ff_clr_s>.
    Found 1-bit register for signal <ff_q>.
    Found 1-bit register for signal <prev_spi_clk_s>.
    Found 9-bit register for signal <shift_reg_s>.
    Found 1-bit register for signal <spi_clk_buf_s>.
    Found 1-bit register for signal <spi_clk_out_s>.
    Found 8-bit register for signal <spi_data_buf_s>.
    Found 8-bit register for signal <spi_data_q>.
    Found 1-bit register for signal <start_s>.
    Found 1-bit register for signal <wait_n_s>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <spi> synthesized.


Synthesizing Unit <exp_slot>.
    Related source file is "/home/ise/microsdmapper/src/exp_slot.vhd".
    Found 8-bit tristate buffer for signal <cpu_d>.
    Found 8-bit register for signal <exp_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <exp_sel>.
    Summary:
	inferred   8 Tristate(s).
Unit <exp_slot> synthesized.


Synthesizing Unit <mapper>.
    Related source file is "/home/ise/microsdmapper/src/mapper.vhd".
WARNING:Xst:2563 - Inout <cpu_d_io<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <cpu_d_io<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <cpu_d_io<7>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <cpu_a_i<12:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <cpu_d_io<7>>.
    Found 1-bit tristate buffer for signal <cpu_d_io<6>>.
    Found 1-bit tristate buffer for signal <cpu_d_io<5>>.
    Found 1-bit tristate buffer for signal <cpu_d_io<4>>.
    Found 1-bit tristate buffer for signal <cpu_d_io<3>>.
    Found 1-bit tristate buffer for signal <cpu_d_io<2>>.
    Found 1-bit tristate buffer for signal <cpu_d_io<1>>.
    Found 1-bit tristate buffer for signal <cpu_d_io<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_d_io<0>$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_d_io<1>$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_d_io<2>$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_d_io<3>$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_d_io<4>$mux0000>.
    Found 5-bit register for signal <MapBank0_q>.
    Found 5-bit register for signal <MapBank1_q>.
    Found 5-bit register for signal <MapBank2_q>.
    Found 5-bit register for signal <MapBank3_q>.
    Found 5-bit 4-to-1 multiplexer for signal <ram_ma_s>.
    Summary:
	inferred   8 Tristate(s).
Unit <mapper> synthesized.


Synthesizing Unit <sdmapper>.
    Related source file is "/home/ise/microsdmapper/src/sdmapper.vhd".
WARNING:Xst:646 - Signal <slt_exp_n<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <data_bus_io>.
    Found 1-bit tristate buffer for signal <wait_n_o>.
    Found 16-bit comparator greatequal for signal <regs_cs_s$cmp_ge0000> created at line 214.
    Found 3-bit register for signal <rom_bank1_q>.
    Found 4-bit register for signal <rom_bank2_q>.
    Found 2-bit register for signal <sd_chg_q>.
    Found 2-bit register for signal <sd_chg_s>.
    Found 2-bit register for signal <sd_sel_q>.
    Found 16-bit comparator greatequal for signal <spi_cs_s$cmp_ge0000> created at line 273.
    Found 16-bit comparator less for signal <spi_cs_s$cmp_lt0000> created at line 273.
    Found 16-bit register for signal <tmr_cnt_q>.
    Found 16-bit subtractor for signal <tmr_cnt_q$sub0000> created at line 284.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   9 Tristate(s).
Unit <sdmapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 38
 1-bit register                                        : 25
 2-bit register                                        : 2
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 4
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 3
 16-bit comparator greatequal                          : 2
 16-bit comparator less                                : 1
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 12
 1-bit tristate buffer                                 : 9
 8-bit tristate buffer                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <portaspi/state_s/FSM> on signal <state_s[1:2]> with johnson encoding.
------------------------
 State      | Encoding
------------------------
 s_idle     | 00
 s_cleaning | 01
 s_running  | 11
 s_done     | 10
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 16-bit subtractor                                     : 1
 4-bit adder                                           : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit mapper is merged (output interface has tristates)
WARNING:Xst:1348 - Unit spi is merged (output interface has tristates)
WARNING:Xst:1348 - Unit exp_slot is merged (output interface has tristates)
WARNING:Xst:2183 - Unit sdmapper: the following tristate(s) are NOT replaced by logic (Please refer to Answer Record 20048 for more information): data_bus_io<0>_MLTSRCEDGE, data_bus_io<1>_MLTSRCEDGE, data_bus_io<2>_MLTSRCEDGE, data_bus_io<3>_MLTSRCEDGE, data_bus_io<4>_MLTSRCEDGE, data_bus_io<5>_MLTSRCEDGE, data_bus_io<6>_MLTSRCEDGE, data_bus_io<7>_MLTSRCEDGE.

Optimizing unit <sdmapper> ...
  implementation constraint: INIT=r	 : portaspi/state_s_FSM_FFd1
  implementation constraint: INIT=r	 : portaspi/state_s_FSM_FFd2

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sdmapper.ngr
Top Level Output File Name         : sdmapper
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 58

Cell Usage :
# BELS                             : 683
#      AND2                        : 238
#      AND3                        : 28
#      AND4                        : 5
#      AND8                        : 9
#      GND                         : 1
#      INV                         : 253
#      OR2                         : 98
#      OR3                         : 30
#      OR4                         : 1
#      VCC                         : 1
#      XOR2                        : 19
# FlipFlops/Latches                : 95
#      FDC                         : 16
#      FDCE                        : 65
#      FDCPE                       : 2
#      FDP                         : 8
#      FDPE                        : 4
# Tri-States                       : 29
#      BUFE                        : 29
# IO Buffers                       : 58
#      IBUF                        : 30
#      IOBUFE                      : 8
#      OBUF                        : 19
#      OBUFE                       : 1
=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.25 secs
 
--> 


Total memory usage is 616032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

