

================================================================
== Vivado HLS Report for 'concatenate3d_2_array_array_array_ap_fixed_8_4_5_3_0_10u_config10_s'
================================================================
* Date:           Thu Jun 26 23:56:02 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218| 46.090 us | 46.090 us |  9218|  9218|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoopHeight_ConcatLoopWidth  |     9216|     9216|         2|          1|          1|  9216|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     46|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    225|    -|
|Register         |        -|      -|      20|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      20|    271|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln232_fu_161_p2               |     +    |      0|  0|  19|          14|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op35          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op41          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op47          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln232_fu_155_p2              |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  46|          36|          23|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data1_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_144   |   9|          2|   14|         28|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 225|         49|   36|         75|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln232_reg_217       |   1|   0|    1|          0|
    |indvar_flatten_reg_144   |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> | return value |
|data1_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_read     | out |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_read     | out |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_read     | out |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_read     | out |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_4_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_4_V                           |    pointer   |
|data1_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_4_V                           |    pointer   |
|data1_V_data_4_V_read     | out |    1|   ap_fifo  |                           data1_V_data_4_V                           |    pointer   |
|data2_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_read     | out |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_read     | out |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_read     | out |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_read     | out |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_4_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_4_V                           |    pointer   |
|data2_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_4_V                           |    pointer   |
|data2_V_data_4_V_read     | out |    1|   ap_fifo  |                           data2_V_data_4_V                           |    pointer   |
|res_V_data_0_V_din        | out |    8|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din        | out |    8|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din        | out |    8|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din        | out |    8|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din        | out |    8|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din        | out |    8|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din        | out |    8|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din        | out |    8|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_8_V_din        | out |    8|   ap_fifo  |                            res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                            res_V_data_8_V                            |    pointer   |
|res_V_data_9_V_din        | out |    8|   ap_fifo  |                            res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                            res_V_data_9_V                            |    pointer   |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data1_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data2_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln232, %ConcatLoopWidth ]" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.20ns)   --->   "%icmp_ln232 = icmp eq i14 %indvar_flatten, -7168" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 27 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.81ns)   --->   "%add_ln232 = add i14 %indvar_flatten, 1" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 28 'add' 'add_ln232' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %2, label %ConcatLoopWidth" [firmware/nnet_utils/nnet_merge_stream.h:232]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @ConcatLoopHeight_ConcatLoopWidth_str)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str63) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:234]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str63)" [firmware/nnet_utils/nnet_merge_stream.h:234]   --->   Operation 33 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_merge_stream.h:235]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.18ns)   --->   "%empty_223 = call { i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P(i8* %data1_V_data_0_V, i8* %data1_V_data_1_V, i8* %data1_V_data_2_V, i8* %data1_V_data_3_V, i8* %data1_V_data_4_V)" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 35 'read' 'empty_223' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8 } %empty_223, 0" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 36 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8 } %empty_223, 1" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 37 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8 } %empty_223, 2" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 38 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8 } %empty_223, 3" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 39 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8 } %empty_223, 4" [firmware/nnet_utils/nnet_merge_stream.h:237]   --->   Operation 40 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "%empty_224 = call { i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P(i8* %data2_V_data_0_V, i8* %data2_V_data_1_V, i8* %data2_V_data_2_V, i8* %data2_V_data_3_V, i8* %data2_V_data_4_V)" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 41 'read' 'empty_224' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8 } %empty_224, 0" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 42 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8 } %empty_224, 1" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 43 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8 } %empty_224, 2" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 44 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i8, i8, i8, i8, i8 } %empty_224, 3" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 45 'extractvalue' 'tmp_data_8_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i8, i8, i8, i8, i8 } %empty_224, 4" [firmware/nnet_utils/nnet_merge_stream.h:238]   --->   Operation 46 'extractvalue' 'tmp_data_9_V' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8 %tmp_data_8_V, i8 %tmp_data_9_V)" [firmware/nnet_utils/nnet_merge_stream.h:254]   --->   Operation 47 'write' <Predicate = (!icmp_ln232)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str63, i32 %tmp_s)" [firmware/nnet_utils/nnet_merge_stream.h:255]   --->   Operation 48 'specregionend' 'empty_225' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 49 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge_stream.h:257]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data1_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data2_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
br_ln232           (br               ) [ 01110]
indvar_flatten     (phi              ) [ 00100]
icmp_ln232         (icmp             ) [ 00110]
add_ln232          (add              ) [ 01110]
br_ln232           (br               ) [ 00000]
specloopname_ln0   (specloopname     ) [ 00000]
empty              (speclooptripcount) [ 00000]
specloopname_ln234 (specloopname     ) [ 00000]
tmp_s              (specregionbegin  ) [ 00000]
specpipeline_ln235 (specpipeline     ) [ 00000]
empty_223          (read             ) [ 00000]
tmp_data_0_V       (extractvalue     ) [ 00000]
tmp_data_1_V       (extractvalue     ) [ 00000]
tmp_data_2_V       (extractvalue     ) [ 00000]
tmp_data_3_V       (extractvalue     ) [ 00000]
tmp_data_4_V       (extractvalue     ) [ 00000]
empty_224          (read             ) [ 00000]
tmp_data_5_V       (extractvalue     ) [ 00000]
tmp_data_6_V       (extractvalue     ) [ 00000]
tmp_data_7_V       (extractvalue     ) [ 00000]
tmp_data_8_V       (extractvalue     ) [ 00000]
tmp_data_9_V       (extractvalue     ) [ 00000]
write_ln254        (write            ) [ 00000]
empty_225          (specregionend    ) [ 00000]
br_ln0             (br               ) [ 01110]
ret_ln257          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data1_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data1_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2_V_data_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data2_V_data_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data2_V_data_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data2_V_data_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data2_V_data_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConcatLoopHeight_ConcatLoopWidth_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="empty_223_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="40" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="0" index="3" bw="8" slack="0"/>
<pin id="87" dir="0" index="4" bw="8" slack="0"/>
<pin id="88" dir="0" index="5" bw="8" slack="0"/>
<pin id="89" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_223/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_224_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="40" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="0" index="3" bw="8" slack="0"/>
<pin id="101" dir="0" index="4" bw="8" slack="0"/>
<pin id="102" dir="0" index="5" bw="8" slack="0"/>
<pin id="103" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_224/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln254_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="0" index="3" bw="8" slack="0"/>
<pin id="115" dir="0" index="4" bw="8" slack="0"/>
<pin id="116" dir="0" index="5" bw="8" slack="0"/>
<pin id="117" dir="0" index="6" bw="8" slack="0"/>
<pin id="118" dir="0" index="7" bw="8" slack="0"/>
<pin id="119" dir="0" index="8" bw="8" slack="0"/>
<pin id="120" dir="0" index="9" bw="8" slack="0"/>
<pin id="121" dir="0" index="10" bw="8" slack="0"/>
<pin id="122" dir="0" index="11" bw="8" slack="0"/>
<pin id="123" dir="0" index="12" bw="8" slack="0"/>
<pin id="124" dir="0" index="13" bw="8" slack="0"/>
<pin id="125" dir="0" index="14" bw="8" slack="0"/>
<pin id="126" dir="0" index="15" bw="8" slack="0"/>
<pin id="127" dir="0" index="16" bw="8" slack="0"/>
<pin id="128" dir="0" index="17" bw="8" slack="0"/>
<pin id="129" dir="0" index="18" bw="8" slack="0"/>
<pin id="130" dir="0" index="19" bw="8" slack="0"/>
<pin id="131" dir="0" index="20" bw="8" slack="0"/>
<pin id="132" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln254/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="1"/>
<pin id="146" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln232_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="14" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln232_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_data_0_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="40" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_data_1_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="40" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_data_2_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="40" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_data_3_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="40" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_data_4_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="40" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_data_5_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="40" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_data_6_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="40" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_data_7_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_data_8_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="40" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_data_9_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="40" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln232_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

<comp id="221" class="1005" name="add_ln232_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln232 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="76" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="104"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="110" pin=9"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="110" pin=10"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="148" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="148" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="82" pin="6"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="110" pin=11"/></net>

<net id="175"><net_src comp="82" pin="6"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="110" pin=12"/></net>

<net id="180"><net_src comp="82" pin="6"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="110" pin=13"/></net>

<net id="185"><net_src comp="82" pin="6"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="110" pin=14"/></net>

<net id="190"><net_src comp="82" pin="6"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="110" pin=15"/></net>

<net id="195"><net_src comp="96" pin="6"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="110" pin=16"/></net>

<net id="200"><net_src comp="96" pin="6"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="110" pin=17"/></net>

<net id="205"><net_src comp="96" pin="6"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="110" pin=18"/></net>

<net id="210"><net_src comp="96" pin="6"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="110" pin=19"/></net>

<net id="215"><net_src comp="96" pin="6"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="110" pin=20"/></net>

<net id="220"><net_src comp="155" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="161" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data1_V_data_0_V | {}
	Port: data1_V_data_1_V | {}
	Port: data1_V_data_2_V | {}
	Port: data1_V_data_3_V | {}
	Port: data1_V_data_4_V | {}
	Port: data2_V_data_0_V | {}
	Port: data2_V_data_1_V | {}
	Port: data2_V_data_2_V | {}
	Port: data2_V_data_3_V | {}
	Port: data2_V_data_4_V | {}
	Port: res_V_data_0_V | {3 }
	Port: res_V_data_1_V | {3 }
	Port: res_V_data_2_V | {3 }
	Port: res_V_data_3_V | {3 }
	Port: res_V_data_4_V | {3 }
	Port: res_V_data_5_V | {3 }
	Port: res_V_data_6_V | {3 }
	Port: res_V_data_7_V | {3 }
	Port: res_V_data_8_V | {3 }
	Port: res_V_data_9_V | {3 }
 - Input state : 
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data1_V_data_0_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data1_V_data_1_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data1_V_data_2_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data1_V_data_3_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data1_V_data_4_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data2_V_data_0_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data2_V_data_1_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data2_V_data_2_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data2_V_data_3_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : data2_V_data_4_V | {3 }
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_0_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_1_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_2_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_3_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_4_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_5_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_6_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_7_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_8_V | {}
	Port: concatenate3d_2<array,array,array<ap_fixed<8,4,5,3,0>,10u>,config10> : res_V_data_9_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln232 : 1
		add_ln232 : 1
		br_ln232 : 2
	State 3
		write_ln254 : 1
		empty_225 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln232_fu_161     |    0    |    19   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln232_fu_155    |    0    |    13   |
|----------|--------------------------|---------|---------|
|   read   |   empty_223_read_fu_82   |    0    |    0    |
|          |   empty_224_read_fu_96   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln254_write_fu_110 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    tmp_data_0_V_fu_167   |    0    |    0    |
|          |    tmp_data_1_V_fu_172   |    0    |    0    |
|          |    tmp_data_2_V_fu_177   |    0    |    0    |
|          |    tmp_data_3_V_fu_182   |    0    |    0    |
|extractvalue|    tmp_data_4_V_fu_187   |    0    |    0    |
|          |    tmp_data_5_V_fu_192   |    0    |    0    |
|          |    tmp_data_6_V_fu_197   |    0    |    0    |
|          |    tmp_data_7_V_fu_202   |    0    |    0    |
|          |    tmp_data_8_V_fu_207   |    0    |    0    |
|          |    tmp_data_9_V_fu_212   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    32   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln232_reg_221  |   14   |
|  icmp_ln232_reg_217  |    1   |
|indvar_flatten_reg_144|   14   |
+----------------------+--------+
|         Total        |   29   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   29   |    -   |
+-----------+--------+--------+
|   Total   |   29   |   32   |
+-----------+--------+--------+
