<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml FEB_Fpga_A.twx FEB_Fpga_A.ncd -o FEB_Fpga_A.twr
FEB_Fpga_A.pcf -ucf FEB_Fpga_A.ucf

</twCmdLine><twDesign>FEB_Fpga_A.ncd</twDesign><twDesignPath>FEB_Fpga_A.ncd</twDesignPath><twPCF>FEB_Fpga_A.pcf</twPCF><twPcfPath>FEB_Fpga_A.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="2.330" period="5.000" constraintValue="5.000" deviceLimit="2.670" freqLimit="374.532" physResource="Sys_PLL/dcm_sp_inst/CLK2X" logResource="Sys_PLL/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y2.CLK2X" clockNet="Sys_PLL/clk2x"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmper_CLKFX" slack="3.580" period="6.250" constraintValue="6.250" deviceLimit="2.670" freqLimit="374.532" physResource="Sys_PLL/dcm_sp_inst/CLKFX" logResource="Sys_PLL/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="Sys_PLL/clkfx"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y18.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_m"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y18.IB" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y19.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y26.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_m"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y26.IB" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y27.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;</twConstName><twItemCnt>373</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>131</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>8.572</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="1" sType="EndPoint">Paths for end point FMRx1/Rx_Done_Req (SLICE_X5Y45.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.893</twSlack><twSrc BELType="FF">FMRx1/Rx_Out_Done</twSrc><twDest BELType="FF">FMRx1/Rx_Done_Req</twDest><twTotPathDel>1.419</twTotPathDel><twClkSkew dest = "1.709" src = "2.075">0.366</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/Rx_Out_Done</twSrc><twDest BELType='FF'>FMRx1/Rx_Done_Req</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">SysClk</twSrcClk><twPathDel><twSite>SLICE_X5Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Out_Done</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Done_Req_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>FMRx1/Rx_Done_Req_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>FMRx1/Rx_Done_Req</twComp><twBEL>FMRx1/Rx_Done_Req</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>0.652</twRouteDel><twTotDel>1.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk200MHz</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.472</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_2</twSrc><twDest BELType="FF">FMRx1/Rx_Done_Req</twDest><twTotPathDel>3.321</twTotPathDel><twClkSkew dest = "0.440" src = "0.462">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_2</twSrc><twDest BELType='FF'>FMRx1/Rx_Done_Req</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>FMRx1/RxBitWdth&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Done_Req_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>FMRx1/Rx_Done_Req_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>FMRx1/Rx_Done_Req</twComp><twBEL>FMRx1/Rx_Done_Req</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>2.295</twRouteDel><twTotDel>3.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.498</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_3</twSrc><twDest BELType="FF">FMRx1/Rx_Done_Req</twDest><twTotPathDel>3.295</twTotPathDel><twClkSkew dest = "0.440" src = "0.462">0.022</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_3</twSrc><twDest BELType='FF'>FMRx1/Rx_Done_Req</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_Done_Req_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>FMRx1/Rx_Done_Req_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>FMRx1/Rx_Done_Req</twComp><twBEL>FMRx1/Rx_Done_Req</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>2.269</twRouteDel><twTotDel>3.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/Rx_State_FSM_FFd2 (SLICE_X2Y42.D1), 10 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.192</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_2</twSrc><twDest BELType="FF">FMRx1/Rx_State_FSM_FFd2</twDest><twTotPathDel>3.617</twTotPathDel><twClkSkew dest = "0.154" src = "0.160">0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_2</twSrc><twDest BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>FMRx1/RxBitWdth&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In4_F</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2-In4</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>2.384</twRouteDel><twTotDel>3.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.218</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_3</twSrc><twDest BELType="FF">FMRx1/Rx_State_FSM_FFd2</twDest><twTotPathDel>3.591</twTotPathDel><twClkSkew dest = "0.154" src = "0.160">0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_3</twSrc><twDest BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/RxBitWdth_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In4_F</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2-In4</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>2.358</twRouteDel><twTotDel>3.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.542</twSlack><twSrc BELType="FF">FMRx1/RxBitWdth_0</twSrc><twDest BELType="FF">FMRx1/Rx_State_FSM_FFd2</twDest><twTotPathDel>3.267</twTotPathDel><twClkSkew dest = "0.154" src = "0.160">0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/RxBitWdth_0</twSrc><twDest BELType='FF'>FMRx1/Rx_State_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X2Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>FMRx1/RxBitWdth&lt;1&gt;</twComp><twBEL>FMRx1/RxBitWdth_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>FMRx1/RxBitWdth&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/Rx_Out_Done</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>FMRx1/Rx_State_FSM_FFd2</twComp><twBEL>FMRx1/Rx_State_FSM_FFd2-In4_F</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2-In4</twBEL><twBEL>FMRx1/Rx_State_FSM_FFd2</twBEL></twPathDel><twLogDel>1.289</twLogDel><twRouteDel>1.978</twRouteDel><twTotDel>3.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/FM_Decode.RxBtCnt_4 (SLICE_X1Y42.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.221</twSlack><twSrc BELType="FF">FMRx1/FM_Decode.RxBtCnt_1</twSrc><twDest BELType="FF">FMRx1/FM_Decode.RxBtCnt_4</twDest><twTotPathDel>3.588</twTotPathDel><twClkSkew dest = "0.153" src = "0.159">0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/FM_Decode.RxBtCnt_1</twSrc><twDest BELType='FF'>FMRx1/FM_Decode.RxBtCnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;3&gt;</twComp><twBEL>FMRx1/FM_Decode.RxBtCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;4&gt;</twComp><twBEL>FMRx1/_n0131_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>FMRx1/_n0131_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/_n0131_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>FMRx1/_n0131_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/_n0131_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>FMRx1/_n0131_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;4&gt;</twComp><twBEL>FMRx1/FM_Decode.RxBtCnt_4</twBEL></twPathDel><twLogDel>1.600</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>3.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.321</twSlack><twSrc BELType="FF">FMRx1/FM_Decode.RxBtCnt_0</twSrc><twDest BELType="FF">FMRx1/FM_Decode.RxBtCnt_4</twDest><twTotPathDel>3.488</twTotPathDel><twClkSkew dest = "0.153" src = "0.159">0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/FM_Decode.RxBtCnt_0</twSrc><twDest BELType='FF'>FMRx1/FM_Decode.RxBtCnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;3&gt;</twComp><twBEL>FMRx1/FM_Decode.RxBtCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;4&gt;</twComp><twBEL>FMRx1/_n0131_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>FMRx1/_n0131_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/_n0131_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>FMRx1/_n0131_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/_n0131_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>FMRx1/_n0131_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;4&gt;</twComp><twBEL>FMRx1/FM_Decode.RxBtCnt_4</twBEL></twPathDel><twLogDel>1.670</twLogDel><twRouteDel>1.818</twRouteDel><twTotDel>3.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.379</twSlack><twSrc BELType="FF">FMRx1/FM_Decode.RxBtCnt_3</twSrc><twDest BELType="FF">FMRx1/FM_Decode.RxBtCnt_4</twDest><twTotPathDel>3.430</twTotPathDel><twClkSkew dest = "0.153" src = "0.159">0.006</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/FM_Decode.RxBtCnt_3</twSrc><twDest BELType='FF'>FMRx1/FM_Decode.RxBtCnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;3&gt;</twComp><twBEL>FMRx1/FM_Decode.RxBtCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;4&gt;</twComp><twBEL>FMRx1/_n0131_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>FMRx1/_n0131_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/_n0131_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>FMRx1/_n0131_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>FMRx1/RxBitWdth&lt;3&gt;</twComp><twBEL>FMRx1/_n0131_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>FMRx1/_n0131_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;4&gt;</twComp><twBEL>FMRx1/FM_Decode.RxBtCnt_4</twBEL></twPathDel><twLogDel>1.600</twLogDel><twRouteDel>1.830</twRouteDel><twTotDel>3.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/data_20 (SLICE_X5Y47.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">FMRx1/data_19</twSrc><twDest BELType="FF">FMRx1/data_20</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew dest = "0.345" src = "0.315">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FMRx1/data_19</twSrc><twDest BELType='FF'>FMRx1/data_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>FMRx1/data&lt;11&gt;</twComp><twBEL>FMRx1/data_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>FMRx1/data&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>FMRx1/data_20</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/FM_Decode.RxBtCnt_3 (SLICE_X1Y41.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">FMRx1/FM_Decode.RxBtCnt_3</twSrc><twDest BELType="FF">FMRx1/FM_Decode.RxBtCnt_3</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FMRx1/FM_Decode.RxBtCnt_3</twSrc><twDest BELType='FF'>FMRx1/FM_Decode.RxBtCnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;3&gt;</twComp><twBEL>FMRx1/FM_Decode.RxBtCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>FMRx1/FM_Decode.RxBtCnt&lt;3&gt;</twComp><twBEL>FMRx1/Mmux_FM_Decode.RxBtCnt[4]_PWR_127_o_mux_35_OUT41</twBEL><twBEL>FMRx1/FM_Decode.RxBtCnt_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FMRx1/data_18 (SLICE_X6Y48.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">FMRx1/data_17</twSrc><twDest BELType="FF">FMRx1/data_18</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FMRx1/data_17</twSrc><twDest BELType='FF'>FMRx1/data_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>FMRx1/data&lt;18&gt;</twComp><twBEL>FMRx1/data_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>FMRx1/data&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>FMRx1/data&lt;18&gt;</twComp><twBEL>FMRx1/data_18</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="50"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="51" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="Sys_PLL/clkout2_buf/I0" logResource="Sys_PLL/clkout2_buf/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="Sys_PLL/clk2x"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="Sys_PLL/clkf_buf/I0" logResource="Sys_PLL/clkf_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Sys_PLL/clk2x"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="FMRx1/data&lt;16&gt;/CLK" logResource="FMRx1/data_12/CK" locationPin="SLICE_X4Y49.CLK" clockNet="Clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="54" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;</twConstName><twItemCnt>171570</twItemCnt><twErrCntSetup>305</twErrCntSetup><twErrCntEndPt>305</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8550</twEndPtCnt><twPathErrCnt>16352</twPathErrCnt><twMinPer>18.740</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="20" sType="EndPoint">Paths for end point uBunch_3 (SLICE_X4Y46.B4), 20 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.498</twSlack><twSrc BELType="FF">FMRx1/data_4</twSrc><twDest BELType="FF">uBunch_3</twDest><twTotPathDel>3.035</twTotPathDel><twClkSkew dest = "1.716" src = "2.071">0.355</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_4</twSrc><twDest BELType='FF'>uBunch_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;10&gt;</twComp><twBEL>FMRx1/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>FMRx1/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;29&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT261</twBEL><twBEL>uBunch_3</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>3.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.479</twSlack><twSrc BELType="FF">FMRx1/data_0</twSrc><twDest BELType="FF">uBunch_3</twDest><twTotPathDel>3.037</twTotPathDel><twClkSkew dest = "1.716" src = "2.050">0.334</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_0</twSrc><twDest BELType='FF'>uBunch_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;11&gt;</twComp><twBEL>FMRx1/data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>FMRx1/data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;29&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT261</twBEL><twBEL>uBunch_3</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>3.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.351</twSlack><twSrc BELType="FF">FMRx1/data_5</twSrc><twDest BELType="FF">uBunch_3</twDest><twTotPathDel>2.888</twTotPathDel><twClkSkew dest = "1.716" src = "2.071">0.355</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_5</twSrc><twDest BELType='FF'>uBunch_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y46.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;10&gt;</twComp><twBEL>FMRx1/data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>FMRx1/data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;29&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT261</twBEL><twBEL>uBunch_3</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>1.623</twRouteDel><twTotDel>2.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="20" sType="EndPoint">Paths for end point uBunch_12 (SLICE_X7Y49.A4), 20 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.489</twSlack><twSrc BELType="FF">FMRx1/data_4</twSrc><twDest BELType="FF">uBunch_12</twDest><twTotPathDel>2.997</twTotPathDel><twClkSkew dest = "1.687" src = "2.071">0.384</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_4</twSrc><twDest BELType='FF'>uBunch_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;10&gt;</twComp><twBEL>FMRx1/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>FMRx1/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;16&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT41</twBEL><twBEL>uBunch_12</twBEL></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>2.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.470</twSlack><twSrc BELType="FF">FMRx1/data_0</twSrc><twDest BELType="FF">uBunch_12</twDest><twTotPathDel>2.999</twTotPathDel><twClkSkew dest = "1.687" src = "2.050">0.363</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_0</twSrc><twDest BELType='FF'>uBunch_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;11&gt;</twComp><twBEL>FMRx1/data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>FMRx1/data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;16&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT41</twBEL><twBEL>uBunch_12</twBEL></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>1.753</twRouteDel><twTotDel>2.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.342</twSlack><twSrc BELType="FF">FMRx1/data_5</twSrc><twDest BELType="FF">uBunch_12</twDest><twTotPathDel>2.850</twTotPathDel><twClkSkew dest = "1.687" src = "2.071">0.384</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_5</twSrc><twDest BELType='FF'>uBunch_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y46.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;10&gt;</twComp><twBEL>FMRx1/data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>FMRx1/data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>uBunch&lt;2&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>uBunch&lt;16&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT41</twBEL><twBEL>uBunch_12</twBEL></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>1.604</twRouteDel><twTotDel>2.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="20" sType="EndPoint">Paths for end point uBunch_28 (SLICE_X4Y51.D4), 20 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.475</twSlack><twSrc BELType="FF">FMRx1/data_4</twSrc><twDest BELType="FF">uBunch_28</twDest><twTotPathDel>2.985</twTotPathDel><twClkSkew dest = "1.689" src = "2.071">0.382</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_4</twSrc><twDest BELType='FF'>uBunch_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;10&gt;</twComp><twBEL>FMRx1/data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>FMRx1/data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>uBunch&lt;13&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;28&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211</twBEL><twBEL>uBunch_28</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>1.719</twRouteDel><twTotDel>2.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.456</twSlack><twSrc BELType="FF">FMRx1/data_0</twSrc><twDest BELType="FF">uBunch_28</twDest><twTotPathDel>2.987</twTotPathDel><twClkSkew dest = "1.689" src = "2.050">0.361</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_0</twSrc><twDest BELType='FF'>uBunch_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y48.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;11&gt;</twComp><twBEL>FMRx1/data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>FMRx1/data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>uBunch&lt;13&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;28&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211</twBEL><twBEL>uBunch_28</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>1.721</twRouteDel><twTotDel>2.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.328</twSlack><twSrc BELType="FF">FMRx1/data_5</twSrc><twDest BELType="FF">uBunch_28</twDest><twTotPathDel>2.838</twTotPathDel><twClkSkew dest = "1.689" src = "2.071">0.382</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.325" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FMRx1/data_5</twSrc><twDest BELType='FF'>uBunch_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Clk200MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y46.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>FMRx1/data&lt;10&gt;</twComp><twBEL>FMRx1/data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>FMRx1/data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMRx1/data&lt;8&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>uBunch&lt;13&gt;</twComp><twBEL>GND_6_o_Rx1Dat[19]_equal_1963_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>GND_6_o_Rx1Dat[19]_equal_1963_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>uBunch&lt;28&gt;</twComp><twBEL>Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211</twBEL><twBEL>uBunch_28</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>2.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y8.DIB1), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">Hist_Datb_0_1</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.173" src = "0.164">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Datb_0_1</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X49Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Datb_0&lt;3&gt;</twComp><twBEL>Hist_Datb_0_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.DIB1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Datb_0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y8.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y4.ADDRB4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">Buff_Rd_Ptr_0_2_0</twSrc><twDest BELType="RAM">Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.171" src = "0.185">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Buff_Rd_Ptr_0_2_0</twSrc><twDest BELType='RAM'>Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X16Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Buff_Rd_Ptr_0_2&lt;0&gt;</twComp><twBEL>Buff_Rd_Ptr_0_2_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.ADDRB4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Buff_Rd_Ptr_0_2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y4.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.ADDRA3), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twSrc><twDest BELType="RAM">EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twSrc><twDest BELType='RAM'>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X3Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;4&gt;</twComp><twBEL>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y24.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X2Y6.CLKB" clockNet="SysClk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X2Y8.CLKB" clockNet="SysClk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X1Y20.CLKB" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_ClkB_P&quot; = PERIOD &quot;ClkB_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X23Y38.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.541</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>1.324</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X23Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>FBDiv</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.611</twRouteDel><twTotDel>1.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X23Y38.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.027</twSlack><twSrc BELType="FF">SqWav</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SqWav</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X23Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FBDiv</twComp><twBEL>SqWav</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>SqWav</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>FBDiv</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FBDiv (SLICE_X23Y38.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.027</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">FBDiv</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>FBDiv</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X23Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv_inv1_INV_0</twBEL><twBEL>FBDiv</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X23Y38.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">SqWav</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SqWav</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X23Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>FBDiv</twComp><twBEL>SqWav</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>SqWav</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>FBDiv</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FBDiv (SLICE_X23Y38.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">FBDiv</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>FBDiv</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X23Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv_inv1_INV_0</twBEL><twBEL>FBDiv</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SqWav (SLICE_X23Y38.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.810</twSlack><twSrc BELType="FF">FBDiv</twSrc><twDest BELType="FF">SqWav</twDest><twTotPathDel>0.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>FBDiv</twSrc><twDest BELType='FF'>SqWav</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twSrcClk><twPathDel><twSite>SLICE_X23Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>FBDiv</twComp><twBEL>FBDiv</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>FBDiv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>FBDiv</twComp><twBEL>SqWav_rstpot</twBEL><twBEL>SqWav</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>0.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PhDetClk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="Sys_PLL/clkout3_buf/I0" logResource="Sys_PLL/clkout3_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Sys_PLL/clk0"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tcp" slack="9.606" period="10.000" constraintValue="10.000" deviceLimit="0.394" freqLimit="2538.071" physResource="FBDiv/CLK" logResource="SqWav/CK" locationPin="SLICE_X23Y38.CLK" clockNet="PhDetClk"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Trpw" slack="9.606" period="10.000" constraintValue="5.000" deviceLimit="0.197" physResource="FBDiv/SR" logResource="SqWav/SR" locationPin="SLICE_X23Y38.SR" clockNet="CpldRst_inv"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;</twConstName><twItemCnt>11012</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1099</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>21.904</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.238</twSlack><twSrc BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.811</twTotPathDel><twClkSkew dest = "1.668" src = "2.371">0.703</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="17.500">LPDDRCtrl/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>0.748</twRouteDel><twTotDel>1.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="155" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X4Y62.CE), 155 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.780</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>8.108</twTotPathDel><twClkSkew dest = "0.155" src = "0.163">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>5.922</twRouteDel><twTotDel>8.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.044</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>7.844</twTotPathDel><twClkSkew dest = "0.155" src = "0.163">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.038</twLogDel><twRouteDel>5.806</twRouteDel><twTotDel>7.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.117</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>7.771</twTotPathDel><twClkSkew dest = "0.155" src = "0.163">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.243</twLogDel><twRouteDel>5.528</twRouteDel><twTotDel>7.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="155" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X4Y61.CE), 155 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.782</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>8.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>5.928</twRouteDel><twTotDel>8.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.046</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>7.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.038</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>7.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.119</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>7.777</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.243</twLogDel><twRouteDel>5.534</twRouteDel><twTotDel>7.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X0Y55.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/Mmux_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_47_o11</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (SLICE_X3Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew dest = "0.036" src = "0.041">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (SLICE_X3Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew dest = "0.036" src = "0.041">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tmcbcper_UICLK" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK" locationPin="SLICE_X0Y61.CLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         2.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE
        2.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.501" period="5.000" constraintValue="5.000" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="LPDDRCtrl/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.501" period="5.000" constraintValue="5.000" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="LPDDRCtrl/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_VXO_P&quot; = PERIOD &quot;VXO_P&quot; 10.00 ns HIGH 50%;" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.944</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (SLICE_X32Y49.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.056</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24</twDest><twTotPathDel>3.693</twTotPathDel><twClkSkew dest = "0.427" src = "0.560">0.133</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X16Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;24&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>2.752</twRouteDel><twTotDel>3.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17 (SLICE_X28Y46.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.800</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17</twDest><twTotPathDel>2.971</twTotPathDel><twClkSkew dest = "0.260" src = "0.371">0.111</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X16Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16 (SLICE_X28Y46.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.811</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16</twDest><twTotPathDel>2.960</twTotPathDel><twClkSkew dest = "0.260" src = "0.371">0.111</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X16Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X20Y43.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21 (SLICE_X28Y46.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.482</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_20</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21</twDest><twTotPathDel>0.482</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_20</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X28Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;20&gt;_rt</twBEL><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13 (SLICE_X25Y46.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X25Y46.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;12&gt;_rt</twBEL><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13</twBEL></twPathDel><twLogDel>0.399</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>79.8</twPctLog><twPctRoute>20.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="146" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CLK" logResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CK" locationPin="SLICE_X16Y41.CLK" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg"/><twPinLimit anchorID="147" type="MINHIGHPULSE" name="Trpw" slack="39.570" period="40.000" constraintValue="20.000" deviceLimit="0.215" physResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR" logResource="LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR" locationPin="SLICE_X16Y41.SR" clockNet="DDR_Reset"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twConstName><twItemCnt>31958</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7263</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.206</twMinPer></twConstHead><twPathRptBanner iPaths="224" iCriticalPaths="0" sType="EndPoint">Paths for end point HistAddra_0_2 (SLICE_X52Y36.BX), 224 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.043</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_0_2</twDest><twTotPathDel>6.094</twTotPathDel><twClkSkew dest = "0.528" src = "0.605">0.077</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_0_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>n3398&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAdaReg_0&lt;3&gt;</twComp><twBEL>HistInit[0]_Triplet[0][1][11]_AND_224_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>HistInit[0]_Triplet[0][1][11]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAdaReg_0&lt;3&gt;</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Muxad_1</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Muxad_1</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>HistAddra[0][9]_GND_6_o_mux_150_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>HistAddra_0&lt;9&gt;</twComp><twBEL>HistAddra_0_2</twBEL></twPathDel><twLogDel>2.216</twLogDel><twRouteDel>3.878</twRouteDel><twTotDel>6.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">HistAddra_0_2</twDest><twTotPathDel>6.066</twTotPathDel><twClkSkew dest = "0.528" src = "0.605">0.077</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>HistAddra_0_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X23Y42.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y42.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>n3398&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAdaReg_0&lt;3&gt;</twComp><twBEL>HistInit[0]_Triplet[0][1][11]_AND_224_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>HistInit[0]_Triplet[0][1][11]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAdaReg_0&lt;3&gt;</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Muxad_1</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Muxad_1</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>HistAddra[0][9]_GND_6_o_mux_150_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>HistAddra_0&lt;9&gt;</twComp><twBEL>HistAddra_0_2</twBEL></twPathDel><twLogDel>2.216</twLogDel><twRouteDel>3.850</twRouteDel><twTotDel>6.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.129</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">HistAddra_0_2</twDest><twTotPathDel>6.008</twTotPathDel><twClkSkew dest = "0.528" src = "0.605">0.077</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>HistAddra_0_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>n3398&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAdaReg_0&lt;3&gt;</twComp><twBEL>HistInit[0]_Triplet[0][1][11]_AND_224_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>HistInit[0]_Triplet[0][1][11]_AND_224_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HistAdaReg_0&lt;3&gt;</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Muxad_1</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Muxad_1</twComp><twBEL>Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>HistAddra[0][9]_GND_6_o_mux_150_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>HistAddra_0&lt;9&gt;</twComp><twBEL>HistAddra_0_2</twBEL></twPathDel><twLogDel>2.216</twLogDel><twRouteDel>3.792</twRouteDel><twTotDel>6.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point Buff_Wrt_Ptr_0_1_2 (SLICE_X48Y23.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">Buff_Wrt_Ptr_0_1_2</twDest><twTotPathDel>5.910</twTotPathDel><twClkSkew dest = "0.500" src = "0.605">0.105</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>Buff_Wrt_Ptr_0_1_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>n3398&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>_n6259_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>Buff_Wrt_Ptr_0_1&lt;2&gt;</twComp><twBEL>Buff_Wrt_Ptr_0_1_2</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>4.033</twRouteDel><twTotDel>5.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.227</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">Buff_Wrt_Ptr_0_1_2</twDest><twTotPathDel>5.882</twTotPathDel><twClkSkew dest = "0.500" src = "0.605">0.105</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>Buff_Wrt_Ptr_0_1_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y42.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y42.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>n3398&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>_n6259_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>Buff_Wrt_Ptr_0_1&lt;2&gt;</twComp><twBEL>Buff_Wrt_Ptr_0_1_2</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>5.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">Buff_Wrt_Ptr_0_1_2</twDest><twTotPathDel>5.824</twTotPathDel><twClkSkew dest = "0.500" src = "0.605">0.105</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>Buff_Wrt_Ptr_0_1_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>n3398&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>_n6259_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>Buff_Wrt_Ptr_0_1&lt;2&gt;</twComp><twBEL>Buff_Wrt_Ptr_0_1_2</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>5.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point Buff_Wrt_Ptr_0_1_1 (SLICE_X48Y23.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">Buff_Wrt_Ptr_0_1_1</twDest><twTotPathDel>5.909</twTotPathDel><twClkSkew dest = "0.500" src = "0.605">0.105</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>Buff_Wrt_Ptr_0_1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>n3398&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>_n6259_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Buff_Wrt_Ptr_0_1&lt;2&gt;</twComp><twBEL>Buff_Wrt_Ptr_0_1_1</twBEL></twPathDel><twLogDel>1.876</twLogDel><twRouteDel>4.033</twRouteDel><twTotDel>5.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">Buff_Wrt_Ptr_0_1_1</twDest><twTotPathDel>5.881</twTotPathDel><twClkSkew dest = "0.500" src = "0.605">0.105</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>Buff_Wrt_Ptr_0_1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y42.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y42.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>n3398&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>_n6259_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Buff_Wrt_Ptr_0_1&lt;2&gt;</twComp><twBEL>Buff_Wrt_Ptr_0_1_1</twBEL></twPathDel><twLogDel>1.876</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>5.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">Buff_Wrt_Ptr_0_1_1</twDest><twTotPathDel>5.823</twTotPathDel><twClkSkew dest = "0.500" src = "0.605">0.105</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>Buff_Wrt_Ptr_0_1_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X23Y43.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X23Y43.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>n3398&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ADCSmplGate_0</twComp><twBEL>n0063&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>161</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>n0063</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Input_Seqs_0_1_FSM_FFd3</twComp><twBEL>Input_Seqs_0_1__n6259_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y23.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>_n6259_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y23.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Buff_Wrt_Ptr_0_1&lt;2&gt;</twComp><twBEL>Buff_Wrt_Ptr_0_1_1</twBEL></twPathDel><twLogDel>1.876</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>5.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y6.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">Hist_Data_0_15</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.172" src = "0.163">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_0_15</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_0&lt;17&gt;</twComp><twBEL>Hist_Data_0_15</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y6.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Data_0&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y6.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y8.DIA12), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">Hist_Data_0_20</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.174" src = "0.167">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_0_20</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_0&lt;24&gt;</twComp><twBEL>Hist_Data_0_20</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.DIA12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Data_0&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y28.ADDRB13), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">DPFrontRdAd_0_9</twSrc><twDest BELType="RAM">GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.285</twTotPathDel><twClkSkew dest = "0.165" src = "0.163">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DPFrontRdAd_0_9</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DPFrontRdAd_0&lt;9&gt;</twComp><twBEL>DPFrontRdAd_0_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.ADDRB13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>DPFrontRdAd_0&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y24.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y24.CLKBRDCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X2Y6.CLKA" clockNet="RxOutClk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P0&quot; = PERIOD &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="181" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="182"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twConstName><twItemCnt>31620</twItemCnt><twErrCntSetup>23</twErrCntSetup><twErrCntEndPt>23</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7216</twEndPtCnt><twPathErrCnt>35</twPathErrCnt><twMinPer>6.530</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="2" sType="EndPoint">Paths for end point ADCSmplCntr_1_1_4 (SLICE_X10Y56.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.281</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_1_4</twDest><twTotPathDel>6.556</twTotPathDel><twClkSkew dest = "0.463" src = "0.402">-0.061</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>n3399&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6384_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>_n6384_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>ADCSmplCntr_1_1&lt;7&gt;</twComp><twBEL>ADCSmplCntr_1_1_4</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.922</twRouteDel><twTotDel>6.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.170</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_1_4</twDest><twTotPathDel>6.445</twTotPathDel><twClkSkew dest = "0.463" src = "0.402">-0.061</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>n3399&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6384_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>_n6384_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>ADCSmplCntr_1_1&lt;7&gt;</twComp><twBEL>ADCSmplCntr_1_1_4</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.811</twRouteDel><twTotDel>6.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.101</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_1_4</twDest><twTotPathDel>6.174</twTotPathDel><twClkSkew dest = "0.463" src = "0.402">-0.061</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>n3399&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6384_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>_n6384_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>ADCSmplCntr_1_1&lt;7&gt;</twComp><twBEL>ADCSmplCntr_1_1_4</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>6.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="2" sType="EndPoint">Paths for end point ADCSmplCntr_1_1_8 (SLICE_X10Y57.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.264</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_1_8</twDest><twTotPathDel>6.541</twTotPathDel><twClkSkew dest = "0.465" src = "0.402">-0.063</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_1_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>n3399&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6384_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>_n6384_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>ADCSmplCntr_1_1&lt;9&gt;</twComp><twBEL>ADCSmplCntr_1_1_8</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.907</twRouteDel><twTotDel>6.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.153</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_1_8</twDest><twTotPathDel>6.430</twTotPathDel><twClkSkew dest = "0.465" src = "0.402">-0.063</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_1_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>n3399&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6384_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>_n6384_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>ADCSmplCntr_1_1&lt;9&gt;</twComp><twBEL>ADCSmplCntr_1_1_8</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.796</twRouteDel><twTotDel>6.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_1_8</twDest><twTotPathDel>6.159</twTotPathDel><twClkSkew dest = "0.465" src = "0.402">-0.063</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_1_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>n3399&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6384_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>_n6384_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>ADCSmplCntr_1_1&lt;9&gt;</twComp><twBEL>ADCSmplCntr_1_1_8</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.525</twRouteDel><twTotDel>6.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="2" sType="EndPoint">Paths for end point ADCSmplCntr_1_2_8 (SLICE_X8Y57.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.248</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_2_8</twDest><twTotPathDel>6.535</twTotPathDel><twClkSkew dest = "0.475" src = "0.402">-0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_2_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>n3399&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6397_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>_n6397_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ADCSmplCntr_1_2&lt;9&gt;</twComp><twBEL>ADCSmplCntr_1_2_8</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>4.843</twRouteDel><twTotDel>6.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.137</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_2_8</twDest><twTotPathDel>6.424</twTotPathDel><twClkSkew dest = "0.475" src = "0.402">-0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_2_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>n3399&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6397_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>_n6397_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ADCSmplCntr_1_2&lt;9&gt;</twComp><twBEL>ADCSmplCntr_1_2_8</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>4.732</twRouteDel><twTotDel>6.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">ADCSmplCntr_1_2_8</twDest><twTotPathDel>6.153</twTotPathDel><twClkSkew dest = "0.475" src = "0.402">-0.073</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>ADCSmplCntr_1_2_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>n3399&lt;50&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ADCSmplGate_1</twComp><twBEL>n0951&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>148</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>n0951</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>WrtWdCntAdLo_1_3&lt;3&gt;</twComp><twBEL>_n6397_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>_n6397_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ADCSmplCntr_1_2&lt;9&gt;</twComp><twBEL>ADCSmplCntr_1_2_8</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>4.461</twRouteDel><twTotDel>6.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point WrtWdCntAdHi_1_7_8 (SLICE_X30Y57.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">Input_Seqs_1_7_FSM_FFd4</twSrc><twDest BELType="FF">WrtWdCntAdHi_1_7_8</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.067" src = "0.072">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Input_Seqs_1_7_FSM_FFd4</twSrc><twDest BELType='FF'>WrtWdCntAdHi_1_7_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Input_Seqs_1_7_FSM_FFd5</twComp><twBEL>Input_Seqs_1_7_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>Input_Seqs_1_7_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y57.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>WrtWdCntAdHi_1_7&lt;8&gt;</twComp><twBEL>WrtWdCntAdHi_1_7_8</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.184</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">Hist_Data_1_5</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.173" src = "0.187">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_1_5</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X17Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_1&lt;9&gt;</twComp><twBEL>Hist_Data_1_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Data_1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">Hist_Data_1_8</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.173" src = "0.187">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Data_1_8</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X17Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Data_1&lt;9&gt;</twComp><twBEL>Hist_Data_1_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Data_1&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y25.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y25.CLKBRDCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="RxOutClk&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_AFEDCO_P1&quot; = PERIOD &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" ScopeName="">TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="214"><twConstRollup name="TS_ClkB_P" fullName="TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="29.984" errors="0" errorRollup="306" items="0" itemsRollup="171946"/><twConstRollup name="TS_Sys_PLL_clk2x" fullName="TS_Sys_PLL_clk2x = PERIOD TIMEGRP &quot;Sys_PLL_clk2x&quot; TS_ClkB_P / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="8.572" actualRollup="N/A" errors="1" errorRollup="0" items="373" itemsRollup="0"/><twConstRollup name="TS_Sys_PLL_clkfx" fullName="TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 1.6 HIGH 50%;" type="child" depth="1" requirement="6.250" prefType="period" actual="18.740" actualRollup="N/A" errors="305" errorRollup="0" items="171570" itemsRollup="0"/><twConstRollup name="TS_Sys_PLL_clk0" fullName="TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="3" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="215"><twConstRollup name="TS_VXO_P" fullName="TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="10.952" errors="0" errorRollup="1" items="0" itemsRollup="11061"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="21.904" actualRollup="N/A" errors="1" errorRollup="0" items="11012" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         2.5 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="3.944" actualRollup="N/A" errors="0" errorRollup="0" items="49" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="216"><twConstRollup name="TS_AFEDCO_P0" fullName="TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="2.069" errors="0" errorRollup="0" items="0" itemsRollup="31958"/><twConstRollup name="TS_rxioclkn_0_" fullName="TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="6.206" actualRollup="N/A" errors="0" errorRollup="0" items="31958" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_0_" fullName="TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="217"><twConstRollup name="TS_AFEDCO_P1" fullName="TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="2.177" errors="0" errorRollup="23" items="0" itemsRollup="31620"/><twConstRollup name="TS_rxioclkn_1_" fullName="TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="6.530" actualRollup="N/A" errors="23" errorRollup="0" items="31620" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_1_" fullName="TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="218">4</twUnmetConstCnt><twDataSheet anchorID="219" twNameLen="15"><twClk2SUList anchorID="220" twDestWidth="11"><twDest>AFEDCO_N&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>6.206</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>6.206</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="221" twDestWidth="11"><twDest>AFEDCO_N&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>6.530</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>6.530</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="222" twDestWidth="11"><twDest>AFEDCO_P&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>6.206</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>6.206</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="223" twDestWidth="11"><twDest>AFEDCO_P&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>6.530</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>6.530</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="224" twDestWidth="6"><twDest>ClkB_N</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.129</twRiseRise></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.129</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="225" twDestWidth="6"><twDest>ClkB_P</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.129</twRiseRise></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.129</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="226" twDestWidth="5"><twDest>VXO_N</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>8.220</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>8.220</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="227" twDestWidth="5"><twDest>VXO_P</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>8.220</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>8.220</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="228"><twErrCnt>330</twErrCnt><twScore>363619</twScore><twSetupScore>363619</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>246585</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25597</twConnCnt></twConstCov><twStats anchorID="229"><twMinPer>21.904</twMinPer><twFootnote number="1" /><twMaxFreq>45.654</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Aug  1 22:14:11 2019 </twTimestamp></twFoot><twClientInfo anchorID="230"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 543 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
