#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Aug 12 13:21:44 2022
# Process ID: 119962
# Current directory: /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm
# Command line: vivado
# Log file: /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm/vivado.log
# Journal file: /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm/vivado.jou
# Running On: sam-HP-Pavilion-Laptop-15-eg0xxx, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 4, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
create_project vivado /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm/baremetal-software-validation-of-RRT-star/vivado -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
make_wrapper -files [get_files /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm/baremetal-software-validation-of-RRT-star/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
make_wrapper -files [get_files /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm/baremetal-software-validation-of-RRT-star/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm/baremetal-software-validation-of-RRT-star/vivado/vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/sam/git_workspace/thesis/hardware-acceleration-of-RRT--path-planning-algorithm/baremetal-software-validation-of-RRT-star/vivado/design_1_wrapper.xsa
