# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fourbit_adder_self.srcs/sources_1/new/fourbit_adde.vhd" \
"../../../../fourbit_adder_self.srcs/sim_1/new/tb_fourbit_adder1.vhd" \

# Do not sort compile order
nosort
