<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSIRX_MonitorIrqsMaskCfg_s Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSIRX_MonitorIrqsMaskCfg_s Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_s_i_r_x.html">CSIRX CSL-FL</a> &raquo; <a class="el" href="group___c_s_i_r_x.html">DataStructure Dynamic Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;csirx_structs_if.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a89316c848827d278d2527dbc3a8c1db2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#a89316c848827d278d2527dbc3a8c1db2">lineCntErrorIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:a89316c848827d278d2527dbc3a8c1db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d5b253c731f6d4833b487af044491f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#a06d5b253c731f6d4833b487af044491f">frameMismatchIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:a06d5b253c731f6d4833b487af044491f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15a018fd86ea93b04d3750b71709e21"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#ae15a018fd86ea93b04d3750b71709e21">frameCntErrorIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:ae15a018fd86ea93b04d3750b71709e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2274bffe80740f3e17c73611b305eab"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#ae2274bffe80740f3e17c73611b305eab">fccStopIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:ae2274bffe80740f3e17c73611b305eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe78141992811b976cf4e0e6830d110a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#afe78141992811b976cf4e0e6830d110a">fccStartIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:afe78141992811b976cf4e0e6830d110a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accae363ff7442b65fc04c53db1e0a3f8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#accae363ff7442b65fc04c53db1e0a3f8">frameIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:accae363ff7442b65fc04c53db1e0a3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb03abebfd9d486f2d0f81578b2d670"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#a4fb03abebfd9d486f2d0f81578b2d670">lbIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:a4fb03abebfd9d486f2d0f81578b2d670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682c5339ce82658d76c9e35c96b55bd5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___monitor_irqs_mask_cfg__s.html#a682c5339ce82658d76c9e35c96b55bd5">timerIrqm</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:a682c5339ce82658d76c9e35c96b55bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Monitor interrupt mask. Bit addressable mask register in order to independently enable each event to trigger the MonitorIrq line. Only events whose corresponding bit is set to 1 can trigger the interruption line. Hard reset is 0x00000000, i.e. interrupt line disabled </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="afe78141992811b976cf4e0e6830d110a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::fccStartIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for stream FCC start. </p>

</div>
</div>
<a class="anchor" id="ae2274bffe80740f3e17c73611b305eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::fccStopIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for stream FCC stop. </p>

</div>
</div>
<a class="anchor" id="ae15a018fd86ea93b04d3750b71709e21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::frameCntErrorIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for stream Frame count error. </p>

</div>
</div>
<a class="anchor" id="accae363ff7442b65fc04c53db1e0a3f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::frameIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for stream Frame. </p>

</div>
</div>
<a class="anchor" id="a06d5b253c731f6d4833b487af044491f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::frameMismatchIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for stream Frame mismatch error. </p>

</div>
</div>
<a class="anchor" id="a4fb03abebfd9d486f2d0f81578b2d670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::lbIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for stream Line/byte. </p>

</div>
</div>
<a class="anchor" id="a89316c848827d278d2527dbc3a8c1db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::lineCntErrorIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for stream Line count error. </p>

</div>
</div>
<a class="anchor" id="a682c5339ce82658d76c9e35c96b55bd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_MonitorIrqsMaskCfg_s::timerIrqm[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask stream imer </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>csirx_structs_if.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
