TimeQuest Timing Analyzer report for Datapath
Sun Nov 29 12:27:06 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Clock'
 24. Fast Model Hold: 'Clock'
 25. Fast Model Minimum Pulse Width: 'Clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Datapath                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 142.35 MHz ; 142.35 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -6.025 ; -112.109      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.770 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.064 ; -138.749              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.025 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.950      ;
; -6.025 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.950      ;
; -6.025 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.950      ;
; -6.025 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.950      ;
; -6.025 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.950      ;
; -6.014 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.939      ;
; -6.014 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.939      ;
; -6.014 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.939      ;
; -6.014 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.939      ;
; -6.014 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.939      ;
; -5.945 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.870      ;
; -5.945 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.870      ;
; -5.945 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.870      ;
; -5.945 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.870      ;
; -5.945 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.870      ;
; -5.854 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.779      ;
; -5.854 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.779      ;
; -5.854 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.779      ;
; -5.854 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.779      ;
; -5.854 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.779      ;
; -5.780 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.705      ;
; -5.780 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.705      ;
; -5.780 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.705      ;
; -5.780 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.705      ;
; -5.780 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.705      ;
; -5.693 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.618      ;
; -5.693 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.618      ;
; -5.693 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.618      ;
; -5.693 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.618      ;
; -5.693 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.618      ;
; -5.621 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.546      ;
; -5.621 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.546      ;
; -5.621 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.546      ;
; -5.621 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.546      ;
; -5.621 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.546      ;
; -5.327 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.252      ;
; -5.327 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.252      ;
; -5.327 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.252      ;
; -5.327 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.252      ;
; -5.327 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.252      ;
; -4.042 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.961      ;
; -4.042 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.961      ;
; -4.042 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.961      ;
; -4.042 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.961      ;
; -4.042 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.961      ;
; -3.921 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.846      ;
; -3.921 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.846      ;
; -3.921 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.846      ;
; -3.921 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.846      ;
; -3.921 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.846      ;
; -3.884 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.809      ;
; -3.884 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.809      ;
; -3.884 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.809      ;
; -3.884 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.809      ;
; -3.884 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.809      ;
; -3.876 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.801      ;
; -3.876 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.801      ;
; -3.876 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.801      ;
; -3.876 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.801      ;
; -3.876 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.113     ; 4.801      ;
; -3.873 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.792      ;
; -3.873 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.792      ;
; -3.873 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.792      ;
; -3.873 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.792      ;
; -3.873 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.792      ;
; -3.783 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.702      ;
; -3.783 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.702      ;
; -3.783 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.702      ;
; -3.783 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.702      ;
; -3.783 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.702      ;
; -3.779 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.698      ;
; -3.779 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.698      ;
; -3.779 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.698      ;
; -3.779 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.698      ;
; -3.779 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.698      ;
; -3.766 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.685      ;
; -3.766 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.685      ;
; -3.766 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.685      ;
; -3.766 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.685      ;
; -3.766 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.119     ; 4.685      ;
; -2.650 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.688      ;
; -2.639 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.677      ;
; -2.570 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.608      ;
; -2.479 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.517      ;
; -2.405 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.443      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -1.986 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.024      ;
; -1.975 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.013      ;
; -1.906 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.944      ;
; -1.893 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.931      ;
; -1.815 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.853      ;
; -1.741 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.779      ;
; -1.654 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.692      ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.770 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.784 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.966 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.252      ;
; 0.971 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.257      ;
; 0.983 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.269      ;
; 0.984 ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.270      ;
; 0.997 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.283      ;
; 0.999 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.285      ;
; 1.011 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.019 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.305      ;
; 1.076 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.402      ;
; 1.079 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.405      ;
; 1.084 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.410      ;
; 1.087 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.413      ;
; 1.090 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.416      ;
; 1.092 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.418      ;
; 1.095 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.421      ;
; 1.096 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.422      ;
; 1.398 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.684      ;
; 1.403 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.689      ;
; 1.415 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.701      ;
; 1.444 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.730      ;
; 1.449 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.735      ;
; 1.478 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.764      ;
; 1.483 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.769      ;
; 1.483 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.769      ;
; 1.488 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.774      ;
; 1.495 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.781      ;
; 1.552 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 1.921      ;
; 1.558 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 1.927      ;
; 1.558 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.844      ;
; 1.563 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.849      ;
; 1.576 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 1.945      ;
; 1.588 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 1.921      ;
; 1.594 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 1.927      ;
; 1.598 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.884      ;
; 1.600 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.886      ;
; 1.603 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.889      ;
; 1.612 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 1.945      ;
; 1.643 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.929      ;
; 1.715 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 2.084      ;
; 1.717 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 2.086      ;
; 1.751 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 2.084      ;
; 1.753 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 2.086      ;
; 1.876 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.162      ;
; 1.880 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.166      ;
; 1.886 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.172      ;
; 1.915 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 2.284      ;
; 1.915 ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 2.284      ;
; 1.920 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 2.289      ;
; 1.921 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.207      ;
; 1.940 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 2.309      ;
; 1.951 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 2.284      ;
; 1.951 ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 2.284      ;
; 1.953 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.119      ; 2.322      ;
; 1.956 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 2.289      ;
; 1.966 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.252      ;
; 1.976 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 2.309      ;
; 1.989 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.083      ; 2.322      ;
; 2.001 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.287      ;
; 2.039 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.325      ;
; 2.041 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.327      ;
; 2.042 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.328      ;
; 2.070 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.356      ;
; 2.081 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.367      ;
; 2.110 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.396      ;
; 2.113 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.399      ;
; 2.121 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.407      ;
; 2.204 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.490      ;
; 2.273 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.559      ;
; 2.284 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.570      ;
; 2.334 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.620      ;
; 2.406 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.692      ;
; 2.493 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.779      ;
; 2.567 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.853      ;
; 2.645 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.931      ;
; 2.658 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.944      ;
; 2.727 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.013      ;
; 2.738 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.024      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 3.157 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.443      ;
; 3.231 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.517      ;
; 3.322 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.608      ;
; 3.391 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.677      ;
; 3.402 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.688      ;
; 4.518 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.685      ;
; 4.518 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.685      ;
; 4.518 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.685      ;
; 4.518 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.685      ;
; 4.518 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.685      ;
; 4.531 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.698      ;
; 4.531 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.698      ;
; 4.531 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; -0.119     ; 4.698      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Aload     ; Clock      ; 4.075 ; 4.075 ; Rise       ; Clock           ;
; Asel[*]   ; Clock      ; 5.443 ; 5.443 ; Rise       ; Clock           ;
;  Asel[0]  ; Clock      ; 5.443 ; 5.443 ; Rise       ; Clock           ;
;  Asel[1]  ; Clock      ; 4.902 ; 4.902 ; Rise       ; Clock           ;
; IRload    ; Clock      ; 4.517 ; 4.517 ; Rise       ; Clock           ;
; Input[*]  ; Clock      ; 4.969 ; 4.969 ; Rise       ; Clock           ;
;  Input[0] ; Clock      ; 4.086 ; 4.086 ; Rise       ; Clock           ;
;  Input[1] ; Clock      ; 4.339 ; 4.339 ; Rise       ; Clock           ;
;  Input[2] ; Clock      ; 4.697 ; 4.697 ; Rise       ; Clock           ;
;  Input[3] ; Clock      ; 4.875 ; 4.875 ; Rise       ; Clock           ;
;  Input[4] ; Clock      ; 4.404 ; 4.404 ; Rise       ; Clock           ;
;  Input[5] ; Clock      ; 4.889 ; 4.889 ; Rise       ; Clock           ;
;  Input[6] ; Clock      ; 4.969 ; 4.969 ; Rise       ; Clock           ;
;  Input[7] ; Clock      ; 4.947 ; 4.947 ; Rise       ; Clock           ;
; JMPmux    ; Clock      ; 3.881 ; 3.881 ; Rise       ; Clock           ;
; MemWr     ; Clock      ; 4.340 ; 4.340 ; Rise       ; Clock           ;
; Meminst   ; Clock      ; 5.086 ; 5.086 ; Rise       ; Clock           ;
; PCload    ; Clock      ; 3.912 ; 3.912 ; Rise       ; Clock           ;
; Sub       ; Clock      ; 7.054 ; 7.054 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Aload     ; Clock      ; -3.826 ; -3.826 ; Rise       ; Clock           ;
; Asel[*]   ; Clock      ; -3.807 ; -3.807 ; Rise       ; Clock           ;
;  Asel[0]  ; Clock      ; -3.967 ; -3.967 ; Rise       ; Clock           ;
;  Asel[1]  ; Clock      ; -3.807 ; -3.807 ; Rise       ; Clock           ;
; IRload    ; Clock      ; -4.245 ; -4.245 ; Rise       ; Clock           ;
; Input[*]  ; Clock      ; -3.838 ; -3.838 ; Rise       ; Clock           ;
;  Input[0] ; Clock      ; -3.838 ; -3.838 ; Rise       ; Clock           ;
;  Input[1] ; Clock      ; -4.091 ; -4.091 ; Rise       ; Clock           ;
;  Input[2] ; Clock      ; -4.449 ; -4.449 ; Rise       ; Clock           ;
;  Input[3] ; Clock      ; -4.627 ; -4.627 ; Rise       ; Clock           ;
;  Input[4] ; Clock      ; -4.156 ; -4.156 ; Rise       ; Clock           ;
;  Input[5] ; Clock      ; -4.641 ; -4.641 ; Rise       ; Clock           ;
;  Input[6] ; Clock      ; -4.721 ; -4.721 ; Rise       ; Clock           ;
;  Input[7] ; Clock      ; -4.699 ; -4.699 ; Rise       ; Clock           ;
; JMPmux    ; Clock      ; -3.633 ; -3.633 ; Rise       ; Clock           ;
; MemWr     ; Clock      ; -3.689 ; -3.689 ; Rise       ; Clock           ;
; Meminst   ; Clock      ; -4.402 ; -4.402 ; Rise       ; Clock           ;
; PCload    ; Clock      ; -3.664 ; -3.664 ; Rise       ; Clock           ;
; Sub       ; Clock      ; -5.059 ; -5.059 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; Aeq0       ; Clock      ; 9.754 ; 9.754 ; Rise       ; Clock           ;
; Apos       ; Clock      ; 7.491 ; 7.491 ; Rise       ; Clock           ;
; IR[*]      ; Clock      ; 7.826 ; 7.826 ; Rise       ; Clock           ;
;  IR[5]     ; Clock      ; 6.908 ; 6.908 ; Rise       ; Clock           ;
;  IR[6]     ; Clock      ; 7.826 ; 7.826 ; Rise       ; Clock           ;
;  IR[7]     ; Clock      ; 7.218 ; 7.218 ; Rise       ; Clock           ;
; Output[*]  ; Clock      ; 7.509 ; 7.509 ; Rise       ; Clock           ;
;  Output[0] ; Clock      ; 7.229 ; 7.229 ; Rise       ; Clock           ;
;  Output[1] ; Clock      ; 7.237 ; 7.237 ; Rise       ; Clock           ;
;  Output[2] ; Clock      ; 7.509 ; 7.509 ; Rise       ; Clock           ;
;  Output[3] ; Clock      ; 7.311 ; 7.311 ; Rise       ; Clock           ;
;  Output[4] ; Clock      ; 7.236 ; 7.236 ; Rise       ; Clock           ;
;  Output[5] ; Clock      ; 7.480 ; 7.480 ; Rise       ; Clock           ;
;  Output[6] ; Clock      ; 7.202 ; 7.202 ; Rise       ; Clock           ;
;  Output[7] ; Clock      ; 7.481 ; 7.481 ; Rise       ; Clock           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; Aeq0       ; Clock      ; 8.480 ; 8.480 ; Rise       ; Clock           ;
; Apos       ; Clock      ; 7.491 ; 7.491 ; Rise       ; Clock           ;
; IR[*]      ; Clock      ; 6.908 ; 6.908 ; Rise       ; Clock           ;
;  IR[5]     ; Clock      ; 6.908 ; 6.908 ; Rise       ; Clock           ;
;  IR[6]     ; Clock      ; 7.826 ; 7.826 ; Rise       ; Clock           ;
;  IR[7]     ; Clock      ; 7.218 ; 7.218 ; Rise       ; Clock           ;
; Output[*]  ; Clock      ; 7.202 ; 7.202 ; Rise       ; Clock           ;
;  Output[0] ; Clock      ; 7.229 ; 7.229 ; Rise       ; Clock           ;
;  Output[1] ; Clock      ; 7.237 ; 7.237 ; Rise       ; Clock           ;
;  Output[2] ; Clock      ; 7.509 ; 7.509 ; Rise       ; Clock           ;
;  Output[3] ; Clock      ; 7.311 ; 7.311 ; Rise       ; Clock           ;
;  Output[4] ; Clock      ; 7.236 ; 7.236 ; Rise       ; Clock           ;
;  Output[5] ; Clock      ; 7.480 ; 7.480 ; Rise       ; Clock           ;
;  Output[6] ; Clock      ; 7.202 ; 7.202 ; Rise       ; Clock           ;
;  Output[7] ; Clock      ; 7.481 ; 7.481 ; Rise       ; Clock           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -2.315 ; -41.659       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.329 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -1.627 ; -110.238              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.315 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.278      ;
; -2.315 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.278      ;
; -2.315 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.278      ;
; -2.315 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.278      ;
; -2.315 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.278      ;
; -2.296 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.259      ;
; -2.296 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.259      ;
; -2.296 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.259      ;
; -2.296 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.259      ;
; -2.296 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.259      ;
; -2.280 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.243      ;
; -2.280 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.243      ;
; -2.280 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.243      ;
; -2.280 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.243      ;
; -2.280 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.243      ;
; -2.226 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.189      ;
; -2.226 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.189      ;
; -2.226 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.189      ;
; -2.226 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.189      ;
; -2.226 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.189      ;
; -2.208 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.171      ;
; -2.208 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.171      ;
; -2.208 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.171      ;
; -2.208 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.171      ;
; -2.208 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.171      ;
; -2.155 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.118      ;
; -2.155 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.118      ;
; -2.155 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.118      ;
; -2.155 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.118      ;
; -2.155 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.118      ;
; -2.139 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.102      ;
; -2.139 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.102      ;
; -2.139 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.102      ;
; -2.139 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.102      ;
; -2.139 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.102      ;
; -2.033 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.996      ;
; -2.033 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.996      ;
; -2.033 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.996      ;
; -2.033 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.996      ;
; -2.033 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                            ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.996      ;
; -1.589 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.546      ;
; -1.589 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.546      ;
; -1.589 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.546      ;
; -1.589 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.546      ;
; -1.589 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.546      ;
; -1.576 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.539      ;
; -1.576 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.539      ;
; -1.576 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.539      ;
; -1.576 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.539      ;
; -1.576 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.539      ;
; -1.568 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.525      ;
; -1.568 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.525      ;
; -1.568 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.525      ;
; -1.568 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.525      ;
; -1.568 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.525      ;
; -1.558 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.521      ;
; -1.558 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.521      ;
; -1.558 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.521      ;
; -1.558 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.521      ;
; -1.558 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.521      ;
; -1.551 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.514      ;
; -1.551 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.514      ;
; -1.551 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.514      ;
; -1.551 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.514      ;
; -1.551 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                           ; Clock        ; Clock       ; 1.000        ; -0.069     ; 2.514      ;
; -1.499 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.456      ;
; -1.499 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.456      ;
; -1.499 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.456      ;
; -1.499 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.456      ;
; -1.499 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.456      ;
; -1.497 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.454      ;
; -1.497 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.454      ;
; -1.497 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.454      ;
; -1.497 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.454      ;
; -1.497 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.454      ;
; -1.489 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.446      ;
; -1.489 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.446      ;
; -1.489 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.446      ;
; -1.489 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.446      ;
; -1.489 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                           ; Clock        ; Clock       ; 1.000        ; -0.075     ; 2.446      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.391 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.423      ;
; -0.372 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.404      ;
; -0.356 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.388      ;
; -0.302 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.334      ;
; -0.284 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.316      ;
; -0.149 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.181      ;
; -0.130 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.162      ;
; -0.114 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.146      ;
; -0.110 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.142      ;
; -0.060 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.092      ;
; -0.042 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.074      ;
; 0.011  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                            ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.021      ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.337 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.489      ;
; 0.356 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.359 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.367 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.377 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.579      ;
; 0.377 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.579      ;
; 0.382 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.584      ;
; 0.385 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.587      ;
; 0.385 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.587      ;
; 0.387 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.589      ;
; 0.387 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.589      ;
; 0.388 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.590      ;
; 0.407 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.559      ;
; 0.409 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.561      ;
; 0.420 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.572      ;
; 0.494 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.497 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.649      ;
; 0.505 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.511 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.527 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.679      ;
; 0.529 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.536 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.692      ;
; 0.560 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.773      ;
; 0.563 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.776      ;
; 0.564 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.773      ;
; 0.564 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.716      ;
; 0.567 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.776      ;
; 0.567 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.719      ;
; 0.575 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.788      ;
; 0.579 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.788      ;
; 0.579 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.583 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.735      ;
; 0.602 ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.754      ;
; 0.622 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.835      ;
; 0.624 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.837      ;
; 0.626 ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.835      ;
; 0.628 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.837      ;
; 0.664 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.666 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.818      ;
; 0.670 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.822      ;
; 0.679 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.831      ;
; 0.686 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.899      ;
; 0.689 ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.902      ;
; 0.690 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.899      ;
; 0.692 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.905      ;
; 0.693 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.906      ;
; 0.693 ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.902      ;
; 0.696 ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.905      ;
; 0.697 ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.906      ;
; 0.697 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.075      ; 0.910      ;
; 0.701 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.910      ;
; 0.705 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.857      ;
; 0.713 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.865      ;
; 0.729 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.881      ;
; 0.735 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.887      ;
; 0.736 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.888      ;
; 0.746 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.748 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.752 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.753 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.771 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.807 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.959      ;
; 0.823 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.975      ;
; 0.842 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.994      ;
; 0.853 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.005      ;
; 0.869 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.021      ;
; 0.922 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.940 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.092      ;
; 0.990 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.142      ;
; 0.994 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.146      ;
; 1.010 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.162      ;
; 1.029 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.181      ;
; 1.164 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.316      ;
; 1.182 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.334      ;
; 1.236 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.388      ;
; 1.252 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.404      ;
; 1.271 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.423      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.369 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.446      ;
; 2.369 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.446      ;
; 2.369 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.446      ;
; 2.369 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.446      ;
; 2.369 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.446      ;
; 2.377 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.454      ;
; 2.377 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.454      ;
; 2.377 ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock        ; Clock       ; 0.000        ; -0.075     ; 2.454      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; Clock ; Rise       ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Aload     ; Clock      ; 1.907 ; 1.907 ; Rise       ; Clock           ;
; Asel[*]   ; Clock      ; 2.387 ; 2.387 ; Rise       ; Clock           ;
;  Asel[0]  ; Clock      ; 2.387 ; 2.387 ; Rise       ; Clock           ;
;  Asel[1]  ; Clock      ; 2.131 ; 2.131 ; Rise       ; Clock           ;
; IRload    ; Clock      ; 2.072 ; 2.072 ; Rise       ; Clock           ;
; Input[*]  ; Clock      ; 2.121 ; 2.121 ; Rise       ; Clock           ;
;  Input[0] ; Clock      ; 1.788 ; 1.788 ; Rise       ; Clock           ;
;  Input[1] ; Clock      ; 1.874 ; 1.874 ; Rise       ; Clock           ;
;  Input[2] ; Clock      ; 2.011 ; 2.011 ; Rise       ; Clock           ;
;  Input[3] ; Clock      ; 2.061 ; 2.061 ; Rise       ; Clock           ;
;  Input[4] ; Clock      ; 1.933 ; 1.933 ; Rise       ; Clock           ;
;  Input[5] ; Clock      ; 2.075 ; 2.075 ; Rise       ; Clock           ;
;  Input[6] ; Clock      ; 2.121 ; 2.121 ; Rise       ; Clock           ;
;  Input[7] ; Clock      ; 2.096 ; 2.096 ; Rise       ; Clock           ;
; JMPmux    ; Clock      ; 1.786 ; 1.786 ; Rise       ; Clock           ;
; MemWr     ; Clock      ; 1.983 ; 1.983 ; Rise       ; Clock           ;
; Meminst   ; Clock      ; 2.138 ; 2.138 ; Rise       ; Clock           ;
; PCload    ; Clock      ; 1.826 ; 1.826 ; Rise       ; Clock           ;
; Sub       ; Clock      ; 2.949 ; 2.949 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Aload     ; Clock      ; -1.786 ; -1.786 ; Rise       ; Clock           ;
; Asel[*]   ; Clock      ; -1.692 ; -1.692 ; Rise       ; Clock           ;
;  Asel[0]  ; Clock      ; -1.797 ; -1.797 ; Rise       ; Clock           ;
;  Asel[1]  ; Clock      ; -1.692 ; -1.692 ; Rise       ; Clock           ;
; IRload    ; Clock      ; -1.935 ; -1.935 ; Rise       ; Clock           ;
; Input[*]  ; Clock      ; -1.668 ; -1.668 ; Rise       ; Clock           ;
;  Input[0] ; Clock      ; -1.668 ; -1.668 ; Rise       ; Clock           ;
;  Input[1] ; Clock      ; -1.754 ; -1.754 ; Rise       ; Clock           ;
;  Input[2] ; Clock      ; -1.891 ; -1.891 ; Rise       ; Clock           ;
;  Input[3] ; Clock      ; -1.941 ; -1.941 ; Rise       ; Clock           ;
;  Input[4] ; Clock      ; -1.813 ; -1.813 ; Rise       ; Clock           ;
;  Input[5] ; Clock      ; -1.955 ; -1.955 ; Rise       ; Clock           ;
;  Input[6] ; Clock      ; -2.001 ; -2.001 ; Rise       ; Clock           ;
;  Input[7] ; Clock      ; -1.976 ; -1.976 ; Rise       ; Clock           ;
; JMPmux    ; Clock      ; -1.666 ; -1.666 ; Rise       ; Clock           ;
; MemWr     ; Clock      ; -1.622 ; -1.622 ; Rise       ; Clock           ;
; Meminst   ; Clock      ; -1.849 ; -1.849 ; Rise       ; Clock           ;
; PCload    ; Clock      ; -1.706 ; -1.706 ; Rise       ; Clock           ;
; Sub       ; Clock      ; -2.146 ; -2.146 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; Aeq0       ; Clock      ; 4.834 ; 4.834 ; Rise       ; Clock           ;
; Apos       ; Clock      ; 4.009 ; 4.009 ; Rise       ; Clock           ;
; IR[*]      ; Clock      ; 4.124 ; 4.124 ; Rise       ; Clock           ;
;  IR[5]     ; Clock      ; 3.782 ; 3.782 ; Rise       ; Clock           ;
;  IR[6]     ; Clock      ; 4.124 ; 4.124 ; Rise       ; Clock           ;
;  IR[7]     ; Clock      ; 3.907 ; 3.907 ; Rise       ; Clock           ;
; Output[*]  ; Clock      ; 4.013 ; 4.013 ; Rise       ; Clock           ;
;  Output[0] ; Clock      ; 3.908 ; 3.908 ; Rise       ; Clock           ;
;  Output[1] ; Clock      ; 3.913 ; 3.913 ; Rise       ; Clock           ;
;  Output[2] ; Clock      ; 4.013 ; 4.013 ; Rise       ; Clock           ;
;  Output[3] ; Clock      ; 3.967 ; 3.967 ; Rise       ; Clock           ;
;  Output[4] ; Clock      ; 3.911 ; 3.911 ; Rise       ; Clock           ;
;  Output[5] ; Clock      ; 4.003 ; 4.003 ; Rise       ; Clock           ;
;  Output[6] ; Clock      ; 3.891 ; 3.891 ; Rise       ; Clock           ;
;  Output[7] ; Clock      ; 3.999 ; 3.999 ; Rise       ; Clock           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; Aeq0       ; Clock      ; 4.348 ; 4.348 ; Rise       ; Clock           ;
; Apos       ; Clock      ; 4.009 ; 4.009 ; Rise       ; Clock           ;
; IR[*]      ; Clock      ; 3.782 ; 3.782 ; Rise       ; Clock           ;
;  IR[5]     ; Clock      ; 3.782 ; 3.782 ; Rise       ; Clock           ;
;  IR[6]     ; Clock      ; 4.124 ; 4.124 ; Rise       ; Clock           ;
;  IR[7]     ; Clock      ; 3.907 ; 3.907 ; Rise       ; Clock           ;
; Output[*]  ; Clock      ; 3.891 ; 3.891 ; Rise       ; Clock           ;
;  Output[0] ; Clock      ; 3.908 ; 3.908 ; Rise       ; Clock           ;
;  Output[1] ; Clock      ; 3.913 ; 3.913 ; Rise       ; Clock           ;
;  Output[2] ; Clock      ; 4.013 ; 4.013 ; Rise       ; Clock           ;
;  Output[3] ; Clock      ; 3.967 ; 3.967 ; Rise       ; Clock           ;
;  Output[4] ; Clock      ; 3.911 ; 3.911 ; Rise       ; Clock           ;
;  Output[5] ; Clock      ; 4.003 ; 4.003 ; Rise       ; Clock           ;
;  Output[6] ; Clock      ; 3.891 ; 3.891 ; Rise       ; Clock           ;
;  Output[7] ; Clock      ; 3.999 ; 3.999 ; Rise       ; Clock           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.025   ; 0.329 ; N/A      ; N/A     ; -2.064              ;
;  Clock           ; -6.025   ; 0.329 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -112.109 ; 0.0   ; 0.0      ; 0.0     ; -138.749            ;
;  Clock           ; -112.109 ; 0.000 ; N/A      ; N/A     ; -138.749            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Aload     ; Clock      ; 4.075 ; 4.075 ; Rise       ; Clock           ;
; Asel[*]   ; Clock      ; 5.443 ; 5.443 ; Rise       ; Clock           ;
;  Asel[0]  ; Clock      ; 5.443 ; 5.443 ; Rise       ; Clock           ;
;  Asel[1]  ; Clock      ; 4.902 ; 4.902 ; Rise       ; Clock           ;
; IRload    ; Clock      ; 4.517 ; 4.517 ; Rise       ; Clock           ;
; Input[*]  ; Clock      ; 4.969 ; 4.969 ; Rise       ; Clock           ;
;  Input[0] ; Clock      ; 4.086 ; 4.086 ; Rise       ; Clock           ;
;  Input[1] ; Clock      ; 4.339 ; 4.339 ; Rise       ; Clock           ;
;  Input[2] ; Clock      ; 4.697 ; 4.697 ; Rise       ; Clock           ;
;  Input[3] ; Clock      ; 4.875 ; 4.875 ; Rise       ; Clock           ;
;  Input[4] ; Clock      ; 4.404 ; 4.404 ; Rise       ; Clock           ;
;  Input[5] ; Clock      ; 4.889 ; 4.889 ; Rise       ; Clock           ;
;  Input[6] ; Clock      ; 4.969 ; 4.969 ; Rise       ; Clock           ;
;  Input[7] ; Clock      ; 4.947 ; 4.947 ; Rise       ; Clock           ;
; JMPmux    ; Clock      ; 3.881 ; 3.881 ; Rise       ; Clock           ;
; MemWr     ; Clock      ; 4.340 ; 4.340 ; Rise       ; Clock           ;
; Meminst   ; Clock      ; 5.086 ; 5.086 ; Rise       ; Clock           ;
; PCload    ; Clock      ; 3.912 ; 3.912 ; Rise       ; Clock           ;
; Sub       ; Clock      ; 7.054 ; 7.054 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Aload     ; Clock      ; -1.786 ; -1.786 ; Rise       ; Clock           ;
; Asel[*]   ; Clock      ; -1.692 ; -1.692 ; Rise       ; Clock           ;
;  Asel[0]  ; Clock      ; -1.797 ; -1.797 ; Rise       ; Clock           ;
;  Asel[1]  ; Clock      ; -1.692 ; -1.692 ; Rise       ; Clock           ;
; IRload    ; Clock      ; -1.935 ; -1.935 ; Rise       ; Clock           ;
; Input[*]  ; Clock      ; -1.668 ; -1.668 ; Rise       ; Clock           ;
;  Input[0] ; Clock      ; -1.668 ; -1.668 ; Rise       ; Clock           ;
;  Input[1] ; Clock      ; -1.754 ; -1.754 ; Rise       ; Clock           ;
;  Input[2] ; Clock      ; -1.891 ; -1.891 ; Rise       ; Clock           ;
;  Input[3] ; Clock      ; -1.941 ; -1.941 ; Rise       ; Clock           ;
;  Input[4] ; Clock      ; -1.813 ; -1.813 ; Rise       ; Clock           ;
;  Input[5] ; Clock      ; -1.955 ; -1.955 ; Rise       ; Clock           ;
;  Input[6] ; Clock      ; -2.001 ; -2.001 ; Rise       ; Clock           ;
;  Input[7] ; Clock      ; -1.976 ; -1.976 ; Rise       ; Clock           ;
; JMPmux    ; Clock      ; -1.666 ; -1.666 ; Rise       ; Clock           ;
; MemWr     ; Clock      ; -1.622 ; -1.622 ; Rise       ; Clock           ;
; Meminst   ; Clock      ; -1.849 ; -1.849 ; Rise       ; Clock           ;
; PCload    ; Clock      ; -1.706 ; -1.706 ; Rise       ; Clock           ;
; Sub       ; Clock      ; -2.146 ; -2.146 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; Aeq0       ; Clock      ; 9.754 ; 9.754 ; Rise       ; Clock           ;
; Apos       ; Clock      ; 7.491 ; 7.491 ; Rise       ; Clock           ;
; IR[*]      ; Clock      ; 7.826 ; 7.826 ; Rise       ; Clock           ;
;  IR[5]     ; Clock      ; 6.908 ; 6.908 ; Rise       ; Clock           ;
;  IR[6]     ; Clock      ; 7.826 ; 7.826 ; Rise       ; Clock           ;
;  IR[7]     ; Clock      ; 7.218 ; 7.218 ; Rise       ; Clock           ;
; Output[*]  ; Clock      ; 7.509 ; 7.509 ; Rise       ; Clock           ;
;  Output[0] ; Clock      ; 7.229 ; 7.229 ; Rise       ; Clock           ;
;  Output[1] ; Clock      ; 7.237 ; 7.237 ; Rise       ; Clock           ;
;  Output[2] ; Clock      ; 7.509 ; 7.509 ; Rise       ; Clock           ;
;  Output[3] ; Clock      ; 7.311 ; 7.311 ; Rise       ; Clock           ;
;  Output[4] ; Clock      ; 7.236 ; 7.236 ; Rise       ; Clock           ;
;  Output[5] ; Clock      ; 7.480 ; 7.480 ; Rise       ; Clock           ;
;  Output[6] ; Clock      ; 7.202 ; 7.202 ; Rise       ; Clock           ;
;  Output[7] ; Clock      ; 7.481 ; 7.481 ; Rise       ; Clock           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; Aeq0       ; Clock      ; 4.348 ; 4.348 ; Rise       ; Clock           ;
; Apos       ; Clock      ; 4.009 ; 4.009 ; Rise       ; Clock           ;
; IR[*]      ; Clock      ; 3.782 ; 3.782 ; Rise       ; Clock           ;
;  IR[5]     ; Clock      ; 3.782 ; 3.782 ; Rise       ; Clock           ;
;  IR[6]     ; Clock      ; 4.124 ; 4.124 ; Rise       ; Clock           ;
;  IR[7]     ; Clock      ; 3.907 ; 3.907 ; Rise       ; Clock           ;
; Output[*]  ; Clock      ; 3.891 ; 3.891 ; Rise       ; Clock           ;
;  Output[0] ; Clock      ; 3.908 ; 3.908 ; Rise       ; Clock           ;
;  Output[1] ; Clock      ; 3.913 ; 3.913 ; Rise       ; Clock           ;
;  Output[2] ; Clock      ; 4.013 ; 4.013 ; Rise       ; Clock           ;
;  Output[3] ; Clock      ; 3.967 ; 3.967 ; Rise       ; Clock           ;
;  Output[4] ; Clock      ; 3.911 ; 3.911 ; Rise       ; Clock           ;
;  Output[5] ; Clock      ; 4.003 ; 4.003 ; Rise       ; Clock           ;
;  Output[6] ; Clock      ; 3.891 ; 3.891 ; Rise       ; Clock           ;
;  Output[7] ; Clock      ; 3.999 ; 3.999 ; Rise       ; Clock           ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 352      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 352      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 108   ; 108  ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 29 12:27:04 2015
Info: Command: quartus_sta Datapath -c Datapath
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.025      -112.109 Clock 
Info (332146): Worst-case hold slack is 0.770
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.770         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -138.749 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.315       -41.659 Clock 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.329         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -110.238 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Sun Nov 29 12:27:06 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


