module fsm_module (
    input clk,
    input reset,
    input shared_signal,
    input start,
    output fsm1_out,
    output fsm2_out
);

    parameter WIDTH = 2;
    parameter X=2'b00, Y=2'b01, Z=2'b10, deadlock_state=2'b11; // Step 1: Select initial state and add deadlock state
    
    reg [WIDTH-1:0] current_state_fsm1 = X;
    reg [WIDTH-1:0] current_state_fsm2 = X;
    
    reg [WIDTH-1:0] next_state_fsm1 = X;
    reg [WIDTH-1:0] next_state_fsm2 = X;
    
    reg fsm1_out_reg = 0;
    reg fsm2_out_reg = 0;
    
    reg shared_signal_reg = 0;
    
    // FSM1
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm1 <= X;
        end else begin
            current_state_fsm1 <= next_state_fsm1;
        end
    end
    
    always @(shared_signal_reg) begin
        next_state_fsm1 = current_state_fsm1;
        if (shared_signal_reg) begin
            next_state_fsm1 = Y;
            fsm1_out_reg = 1;
        end else begin
            next_state_fsm1 = Z;
            fsm1_out_reg = 0;
        end
    end
    
    // FSM2
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm2 <= X;
        end else begin
            current_state_fsm2 <= next_state_fsm2;
        end
    end
    
    always @(shared_signal_reg) begin
        next_state_fsm2 = current_state_fsm2;
        if (shared_signal_reg) begin
            next_state_fsm2 = Z;
            fsm2_out_reg = 1;
        end else begin
            next_state_fsm2 = Y;
            fsm2_out_reg = 0;
        end
    end
    
    always @(posedge clk) begin
        shared_signal_reg <= shared_signal;
    end
    
    assign fsm1_out = fsm1_out_reg;
    assign fsm2_out = fsm2_out_reg;
    
    // Step 3: Add deadlock state in the case statement
    always @(current_state_fsm1, start) begin
        case(current_state_fsm1)
            X: begin
                if (start)
                    next_state_fsm1 = Y;
                else
                    next_state_fsm1 = deadlock_state;
            end
            
            Y: begin
                next_state_fsm1 = Z;
            end
            
            Z: begin
                next_state_fsm1 = X;
            end
            
            deadlock_state: begin
                next_state_fsm1 = deadlock_state;
            end
        endcase
    end
    
    // Step 3: Add deadlock state in the case statement
    always @(current_state_fsm2) begin
        case(current_state_fsm2)
            X: begin
                next_state_fsm2 = Y;
            end
            
            Y: begin
                next_state_fsm2 = Z;
            end
            
            Z: begin
                next_state_fsm2 = X;
            end
            
            deadlock_state: begin
                next_state_fsm2 = deadlock_state;
            end
        endcase
    end
    
endmodule