# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../asyn_up_down_counter_6bit.srcs/sources_1/new/asyn_up_down_counter_6bit.v" \
"../../../../asyn_up_down_counter_6bit.srcs/sim_1/new/asyn_up_down_counter_6bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
