

================================================================
== Vitis HLS Report for 'set3DFloatArray'
================================================================
* Date:           Sat Dec 23 20:35:20 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.792 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      814|      814|  8.140 us|  8.140 us|  814|  814|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |      812|      812|        14|          1|          1|   800|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 16 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 17 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.79>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i10 0, void %.lr.ph11, i10 %add_ln8, void %.split63" [../src/hls/cnn.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %.lr.ph11, i3 %select_ln8, void %.split63" [../src/hls/cnn.cpp:8]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void %.lr.ph11, i9 %select_ln10_21, void %.split63" [../src/hls/cnn.cpp:10]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ii = phi i3 0, void %.lr.ph11, i3 %select_ln10_20, void %.split63" [../src/hls/cnn.cpp:10]   --->   Operation 21 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %.split63" [../src/hls/cnn.cpp:12]   --->   Operation 22 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.93ns)   --->   "%add_ln8 = add i10 %indvar_flatten17, i10 1" [../src/hls/cnn.cpp:8]   --->   Operation 23 'add' 'add_ln8' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i, i7 0" [../src/hls/cnn.cpp:8]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0" [../src/hls/cnn.cpp:8]   --->   Operation 25 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1" [../src/hls/cnn.cpp:8]   --->   Operation 26 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.93ns)   --->   "%mul7 = add i10 %p_shl, i10 %p_shl1_cast" [../src/hls/cnn.cpp:8]   --->   Operation 27 'add' 'mul7' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln8 = icmp_eq  i10 %indvar_flatten17, i10 800" [../src/hls/cnn.cpp:8]   --->   Operation 30 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 31 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i9 %indvar_flatten, i9 160" [../src/hls/cnn.cpp:10]   --->   Operation 32 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns)   --->   "%ii_mid27 = select i1 %icmp_ln10, i3 0, i3 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'ii_mid27' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.74ns)   --->   "%add_ln8_6 = add i3 %i, i3 1" [../src/hls/cnn.cpp:8]   --->   Operation 34 'add' 'add_ln8_6' <Predicate = (!icmp_ln8)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %add_ln8_6, i7 0" [../src/hls/cnn.cpp:8]   --->   Operation 35 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln8_6, i5 0" [../src/hls/cnn.cpp:8]   --->   Operation 36 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i8 %p_shl1_mid1" [../src/hls/cnn.cpp:8]   --->   Operation 37 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.93ns)   --->   "%mul7_mid1 = add i10 %p_shl_mid1, i10 %p_shl1_cast_mid1" [../src/hls/cnn.cpp:8]   --->   Operation 38 'add' 'mul7_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.47ns)   --->   "%mul7_mid2 = select i1 %icmp_ln10, i10 %mul7_mid1, i10 %mul7" [../src/hls/cnn.cpp:10]   --->   Operation 39 'select' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_19)   --->   "%zext_ln12_mid214 = select i1 %icmp_ln10, i8 0, i8 %tmp" [../src/hls/cnn.cpp:10]   --->   Operation 40 'select' 'zext_ln12_mid214' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_mid216)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 41 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 42 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln12_mid216 = and i1 %icmp_ln12, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:12]   --->   Operation 43 'and' 'icmp_ln12_mid216' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i3 %add_ln8_6, i3 %i" [../src/hls/cnn.cpp:8]   --->   Operation 44 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.74ns)   --->   "%add_ln10 = add i3 %ii_mid27, i3 1" [../src/hls/cnn.cpp:10]   --->   Operation 45 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %icmp_ln12_mid216, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 46 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 47 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_19)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 48 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10_19 = select i1 %icmp_ln12_mid216, i8 %p_mid1, i8 %zext_ln12_mid214" [../src/hls/cnn.cpp:10]   --->   Operation 49 'select' 'select_ln10_19' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%select_ln10_19_cast = zext i8 %select_ln10_19" [../src/hls/cnn.cpp:10]   --->   Operation 50 'zext' 'select_ln10_19_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.27ns)   --->   "%select_ln10_20 = select i1 %icmp_ln12_mid216, i3 %add_ln10, i3 %ii_mid27" [../src/hls/cnn.cpp:10]   --->   Operation 51 'select' 'select_ln10_20' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 52 'zext' 'iii_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_5 = add i10 %iii_cast, i10 %mul7_mid2" [../src/hls/cnn.cpp:14]   --->   Operation 53 'add' 'add_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 54 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%add_ln14 = add i10 %add_ln14_5, i10 %select_ln10_19_cast" [../src/hls/cnn.cpp:14]   --->   Operation 54 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i10 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 55 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 56 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i21 %zext_ln14_6, i21 1311" [../src/hls/cnn.cpp:14]   --->   Operation 56 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [14/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 57 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 58 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.92ns)   --->   "%add_ln10_6 = add i9 %indvar_flatten, i9 1" [../src/hls/cnn.cpp:10]   --->   Operation 59 'add' 'add_ln10_6' <Predicate = (!icmp_ln8)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.45ns)   --->   "%select_ln10_21 = select i1 %icmp_ln10, i9 1, i9 %add_ln10_6" [../src/hls/cnn.cpp:10]   --->   Operation 60 'select' 'select_ln10_21' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.34>
ST_3 : Operation 62 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i21 %zext_ln14_6, i21 1311" [../src/hls/cnn.cpp:14]   --->   Operation 62 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [13/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 63 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.34>
ST_4 : Operation 64 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i21 %zext_ln14_6, i21 1311" [../src/hls/cnn.cpp:14]   --->   Operation 64 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [12/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 65 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.34>
ST_5 : Operation 66 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln14 = mul i21 %zext_ln14_6, i21 1311" [../src/hls/cnn.cpp:14]   --->   Operation 66 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %mul_ln14, i32 15, i32 19" [../src/hls/cnn.cpp:14]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 68 [11/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 68 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.86ns)   --->   "%switch_ln14 = switch i5 %trunc_ln, void %branch31, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30" [../src/hls/cnn.cpp:14]   --->   Operation 69 'switch' 'switch_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.86>

State 6 <SV = 5> <Delay = 1.34>
ST_6 : Operation 70 [10/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 70 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.34>
ST_7 : Operation 71 [9/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 71 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.34>
ST_8 : Operation 72 [8/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 72 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.34>
ST_9 : Operation 73 [7/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 73 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.34>
ST_10 : Operation 74 [6/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 74 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.34>
ST_11 : Operation 75 [5/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 75 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.34>
ST_12 : Operation 76 [4/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 76 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.34>
ST_13 : Operation 77 [3/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 77 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.34>
ST_14 : Operation 78 [2/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 78 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.13>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:12]   --->   Operation 84 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 85 [1/14] (1.34ns)   --->   "%urem_ln14 = urem i10 %add_ln14, i10 25" [../src/hls/cnn.cpp:14]   --->   Operation 85 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i10 %urem_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 86 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 87 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%array1_addr = getelementptr i32 %array1, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 88 'getelementptr' 'array1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%array2_addr = getelementptr i32 %array2, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 89 'getelementptr' 'array2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%array3_addr = getelementptr i32 %array3, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 90 'getelementptr' 'array3_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%array4_addr = getelementptr i32 %array4, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 91 'getelementptr' 'array4_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%array5_addr = getelementptr i32 %array5, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 92 'getelementptr' 'array5_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%array6_addr = getelementptr i32 %array6, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 93 'getelementptr' 'array6_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%array7_addr = getelementptr i32 %array7, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 94 'getelementptr' 'array7_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%array8_addr = getelementptr i32 %array8, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 95 'getelementptr' 'array8_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%array9_addr = getelementptr i32 %array9, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 96 'getelementptr' 'array9_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%array10_addr = getelementptr i32 %array10, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 97 'getelementptr' 'array10_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%array11_addr = getelementptr i32 %array11, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 98 'getelementptr' 'array11_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%array12_addr = getelementptr i32 %array12, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 99 'getelementptr' 'array12_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%array13_addr = getelementptr i32 %array13, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 100 'getelementptr' 'array13_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%array14_addr = getelementptr i32 %array14, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 101 'getelementptr' 'array14_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%array15_addr = getelementptr i32 %array15, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 102 'getelementptr' 'array15_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%array16_addr = getelementptr i32 %array16, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 103 'getelementptr' 'array16_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%array17_addr = getelementptr i32 %array17, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 104 'getelementptr' 'array17_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%array18_addr = getelementptr i32 %array18, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 105 'getelementptr' 'array18_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%array19_addr = getelementptr i32 %array19, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 106 'getelementptr' 'array19_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%array20_addr = getelementptr i32 %array20, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 107 'getelementptr' 'array20_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%array21_addr = getelementptr i32 %array21, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 108 'getelementptr' 'array21_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%array22_addr = getelementptr i32 %array22, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 109 'getelementptr' 'array22_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%array23_addr = getelementptr i32 %array23, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 110 'getelementptr' 'array23_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%array24_addr = getelementptr i32 %array24, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 111 'getelementptr' 'array24_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%array25_addr = getelementptr i32 %array25, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 112 'getelementptr' 'array25_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%array26_addr = getelementptr i32 %array26, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 113 'getelementptr' 'array26_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%array27_addr = getelementptr i32 %array27, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 114 'getelementptr' 'array27_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%array28_addr = getelementptr i32 %array28, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 115 'getelementptr' 'array28_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%array29_addr = getelementptr i32 %array29, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 116 'getelementptr' 'array29_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%array30_addr = getelementptr i32 %array30, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 117 'getelementptr' 'array30_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%array31_addr = getelementptr i32 %array31, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 118 'getelementptr' 'array31_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array30_addr" [../src/hls/cnn.cpp:14]   --->   Operation 119 'store' 'store_ln14' <Predicate = (trunc_ln == 30)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 120 'br' 'br_ln14' <Predicate = (trunc_ln == 30)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array29_addr" [../src/hls/cnn.cpp:14]   --->   Operation 121 'store' 'store_ln14' <Predicate = (trunc_ln == 29)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 122 'br' 'br_ln14' <Predicate = (trunc_ln == 29)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array28_addr" [../src/hls/cnn.cpp:14]   --->   Operation 123 'store' 'store_ln14' <Predicate = (trunc_ln == 28)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 124 'br' 'br_ln14' <Predicate = (trunc_ln == 28)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array27_addr" [../src/hls/cnn.cpp:14]   --->   Operation 125 'store' 'store_ln14' <Predicate = (trunc_ln == 27)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 126 'br' 'br_ln14' <Predicate = (trunc_ln == 27)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array26_addr" [../src/hls/cnn.cpp:14]   --->   Operation 127 'store' 'store_ln14' <Predicate = (trunc_ln == 26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 128 'br' 'br_ln14' <Predicate = (trunc_ln == 26)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array25_addr" [../src/hls/cnn.cpp:14]   --->   Operation 129 'store' 'store_ln14' <Predicate = (trunc_ln == 25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 130 'br' 'br_ln14' <Predicate = (trunc_ln == 25)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array24_addr" [../src/hls/cnn.cpp:14]   --->   Operation 131 'store' 'store_ln14' <Predicate = (trunc_ln == 24)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 132 'br' 'br_ln14' <Predicate = (trunc_ln == 24)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array23_addr" [../src/hls/cnn.cpp:14]   --->   Operation 133 'store' 'store_ln14' <Predicate = (trunc_ln == 23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 134 'br' 'br_ln14' <Predicate = (trunc_ln == 23)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array22_addr" [../src/hls/cnn.cpp:14]   --->   Operation 135 'store' 'store_ln14' <Predicate = (trunc_ln == 22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 136 'br' 'br_ln14' <Predicate = (trunc_ln == 22)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array21_addr" [../src/hls/cnn.cpp:14]   --->   Operation 137 'store' 'store_ln14' <Predicate = (trunc_ln == 21)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 138 'br' 'br_ln14' <Predicate = (trunc_ln == 21)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array20_addr" [../src/hls/cnn.cpp:14]   --->   Operation 139 'store' 'store_ln14' <Predicate = (trunc_ln == 20)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 140 'br' 'br_ln14' <Predicate = (trunc_ln == 20)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array19_addr" [../src/hls/cnn.cpp:14]   --->   Operation 141 'store' 'store_ln14' <Predicate = (trunc_ln == 19)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 142 'br' 'br_ln14' <Predicate = (trunc_ln == 19)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array18_addr" [../src/hls/cnn.cpp:14]   --->   Operation 143 'store' 'store_ln14' <Predicate = (trunc_ln == 18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 144 'br' 'br_ln14' <Predicate = (trunc_ln == 18)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array17_addr" [../src/hls/cnn.cpp:14]   --->   Operation 145 'store' 'store_ln14' <Predicate = (trunc_ln == 17)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 146 'br' 'br_ln14' <Predicate = (trunc_ln == 17)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array16_addr" [../src/hls/cnn.cpp:14]   --->   Operation 147 'store' 'store_ln14' <Predicate = (trunc_ln == 16)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 148 'br' 'br_ln14' <Predicate = (trunc_ln == 16)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array15_addr" [../src/hls/cnn.cpp:14]   --->   Operation 149 'store' 'store_ln14' <Predicate = (trunc_ln == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 150 'br' 'br_ln14' <Predicate = (trunc_ln == 15)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array14_addr" [../src/hls/cnn.cpp:14]   --->   Operation 151 'store' 'store_ln14' <Predicate = (trunc_ln == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 152 'br' 'br_ln14' <Predicate = (trunc_ln == 14)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array13_addr" [../src/hls/cnn.cpp:14]   --->   Operation 153 'store' 'store_ln14' <Predicate = (trunc_ln == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 154 'br' 'br_ln14' <Predicate = (trunc_ln == 13)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array12_addr" [../src/hls/cnn.cpp:14]   --->   Operation 155 'store' 'store_ln14' <Predicate = (trunc_ln == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 156 'br' 'br_ln14' <Predicate = (trunc_ln == 12)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array11_addr" [../src/hls/cnn.cpp:14]   --->   Operation 157 'store' 'store_ln14' <Predicate = (trunc_ln == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 158 'br' 'br_ln14' <Predicate = (trunc_ln == 11)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array10_addr" [../src/hls/cnn.cpp:14]   --->   Operation 159 'store' 'store_ln14' <Predicate = (trunc_ln == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 160 'br' 'br_ln14' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array9_addr" [../src/hls/cnn.cpp:14]   --->   Operation 161 'store' 'store_ln14' <Predicate = (trunc_ln == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 162 'br' 'br_ln14' <Predicate = (trunc_ln == 9)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array8_addr" [../src/hls/cnn.cpp:14]   --->   Operation 163 'store' 'store_ln14' <Predicate = (trunc_ln == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 164 'br' 'br_ln14' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array7_addr" [../src/hls/cnn.cpp:14]   --->   Operation 165 'store' 'store_ln14' <Predicate = (trunc_ln == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 166 'br' 'br_ln14' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array6_addr" [../src/hls/cnn.cpp:14]   --->   Operation 167 'store' 'store_ln14' <Predicate = (trunc_ln == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 168 'br' 'br_ln14' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array5_addr" [../src/hls/cnn.cpp:14]   --->   Operation 169 'store' 'store_ln14' <Predicate = (trunc_ln == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 170 'br' 'br_ln14' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array4_addr" [../src/hls/cnn.cpp:14]   --->   Operation 171 'store' 'store_ln14' <Predicate = (trunc_ln == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 172 'br' 'br_ln14' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array3_addr" [../src/hls/cnn.cpp:14]   --->   Operation 173 'store' 'store_ln14' <Predicate = (trunc_ln == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 174 'br' 'br_ln14' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array2_addr" [../src/hls/cnn.cpp:14]   --->   Operation 175 'store' 'store_ln14' <Predicate = (trunc_ln == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 176 'br' 'br_ln14' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array1_addr" [../src/hls/cnn.cpp:14]   --->   Operation 177 'store' 'store_ln14' <Predicate = (trunc_ln == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 178 'br' 'br_ln14' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 179 'store' 'store_ln14' <Predicate = (trunc_ln == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 180 'br' 'br_ln14' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.79ns)   --->   "%store_ln14 = store i32 0, i5 %array31_addr" [../src/hls/cnn.cpp:14]   --->   Operation 181 'store' 'store_ln14' <Predicate = (trunc_ln == 31)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split63" [../src/hls/cnn.cpp:14]   --->   Operation 182 'br' 'br_ln14' <Predicate = (trunc_ln == 31)> <Delay = 0.00>

State 16 <SV = 2> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 183 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17', ../src/hls/cnn.cpp:8) with incoming values : ('add_ln8', ../src/hls/cnn.cpp:8) [35]  (0.489 ns)

 <State 2>: 4.79ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:10) with incoming values : ('select_ln10_21', ../src/hls/cnn.cpp:10) [37]  (0 ns)
	'icmp' operation ('icmp_ln10', ../src/hls/cnn.cpp:10) [52]  (0.857 ns)
	'select' operation ('ii_mid27', ../src/hls/cnn.cpp:10) [53]  (0.275 ns)
	'add' operation ('add_ln10', ../src/hls/cnn.cpp:10) [66]  (0.746 ns)
	'select' operation ('select_ln10_19', ../src/hls/cnn.cpp:10) [71]  (0.445 ns)
	'add' operation ('add_ln14', ../src/hls/cnn.cpp:14) [78]  (1.12 ns)
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 3>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 4>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 5>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 6>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 7>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 8>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 9>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 10>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 11>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 12>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 13>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 14>: 1.34ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)

 <State 15>: 2.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [82]  (1.34 ns)
	'getelementptr' operation ('array2_addr', ../src/hls/cnn.cpp:14) [86]  (0 ns)
	'store' operation ('store_ln14', ../src/hls/cnn.cpp:14) of constant 0 on array 'array2' [202]  (0.79 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
