/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 8000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("teste_RAM_vlg_vec_tst|KEY")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 1;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|KEY[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "teste_RAM_vlg_vec_tst|KEY";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX0[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX0[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX0[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX0[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX0[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX0[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX0[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX1[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX1[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX1[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX1[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX1[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX1[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|HEX1[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|LEDG[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|KEY[0]~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst3~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst2~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst1~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst|inst5|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst6~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst2|inst~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst8~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst8~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst16~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst16~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst21~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst21~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst25~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst25~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst30~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst30~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst35~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst5|inst35~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst4|inst8~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst4|inst1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst4|inst16~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst4|inst21~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst4|inst25~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst4|inst30~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|inst4|inst35~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("teste_RAM_vlg_vec_tst|i1|KEY~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|KEY[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX0[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3875.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX0[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX0[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX0[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3875.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX0[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3875.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX0[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3875.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX0[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX1[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 375.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX1[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX1[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX1[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX1[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX1[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1125.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|HEX1[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|LEDG[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3875.0;
		LEVEL 0 FOR 4000.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 8000.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 8000.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8000.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 8000.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 8000.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 8000.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|KEY[0]~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst3~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst2~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 625.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst1~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 875.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst|inst5|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3625.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 3750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3625.0;
		LEVEL 1 FOR 4000.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst6~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3875.0;
		LEVEL 1 FOR 4000.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1625.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst2|inst~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1875.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst8~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 625.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst8~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3875.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst16~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst16~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst21~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst21~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3875.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst25~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 375.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst25~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3875.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst30~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 375.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst30~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3875.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst35~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst5|inst35~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 375.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst4|inst8~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 375.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst4|inst1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst4|inst16~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst4|inst21~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst4|inst25~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 375.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 2250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst4|inst30~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1125.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 125.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|inst4|inst35~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 750.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 250.0;
		LEVEL 0 FOR 625.0;
	}
}

TRANSITION_LIST("teste_RAM_vlg_vec_tst|i1|KEY~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
		LEVEL 0 FOR 125.0;
		LEVEL 1 FOR 125.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|KEY";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|KEY[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX0[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX0[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX0[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX0[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX0[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX0[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX0[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX1[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX1[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX1[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX1[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX1[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX1[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|HEX1[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|LEDG[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|KEY[0]~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst3~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst2~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst1~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst|inst5|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst6~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst2|inst~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst8~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst8~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst16~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst16~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst21~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst21~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst25~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst25~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst30~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst30~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst35~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst5|inst35~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst4|inst8~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst4|inst1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst4|inst16~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst4|inst21~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst4|inst25~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst4|inst30~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|inst4|inst35~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "teste_RAM_vlg_vec_tst|i1|KEY~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}
;
