$date
	Tue Dec  2 21:45:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mult $end
$var wire 8 ! y [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module mul $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 8 & y [7:0] $end
$var wire 8 ' p3 [7:0] $end
$var wire 8 ( p2 [7:0] $end
$var wire 8 ) p1 [7:0] $end
$var wire 8 * p0 [7:0] $end
$var wire 4 + and3 [3:0] $end
$var wire 4 , and2 [3:0] $end
$var wire 4 - and1 [3:0] $end
$var wire 4 . and0 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
bx ,
bx +
b0xxxx *
b0xxxx0 )
b0xxxx00 (
b0xxxx000 '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b11110 !
b11110 &
b0 *
b1010 )
b10100 (
b0 '
b0 .
b101 -
b101 ,
b0 +
b110 #
b110 %
b101 "
b101 $
#6
