$date
	Wed Jan  8 21:57:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module wrapper_lsu $end
$scope module inst_lsu $end
$var wire 1 ! clk $end
$var wire 4 " cu_state [3:0] $end
$var wire 16 # lsu_data_out [15:0] $end
$var wire 1 $ lsu_en $end
$var wire 2 % lsu_state [1:0] $end
$var wire 1 & mem_ren $end
$var wire 1 ' mem_wen $end
$var wire 8 ( read_req_addr [7:0] $end
$var wire 1 ) read_req_addr_val $end
$var wire 1 * read_req_rdy $end
$var wire 16 + read_resp_data [15:0] $end
$var wire 1 , read_resp_data_val $end
$var wire 1 - read_resp_rdy $end
$var wire 1 . reset $end
$var wire 16 / rs1 [15:0] $end
$var wire 16 0 rs2 [15:0] $end
$var wire 8 1 write_req_addr [7:0] $end
$var wire 16 2 write_req_data [15:0] $end
$var wire 1 3 write_req_rdy $end
$var wire 1 4 write_req_val $end
$var wire 1 5 write_resp_val $end
$var parameter 32 6 DATA_ADDR_WIDTH $end
$var parameter 32 7 DATA_WIDTH $end
$var parameter 4 8 DECODE $end
$var parameter 4 9 DONE $end
$var parameter 4 : EXECUTE $end
$var parameter 4 ; FETCH $end
$var parameter 4 < IDLE $end
$var parameter 2 = LSU_DONE $end
$var parameter 2 > LSU_IDLE $end
$var parameter 2 ? LSU_REQ $end
$var parameter 2 @ LSU_WAIT $end
$var parameter 4 A REQ $end
$var parameter 4 B WAIT $end
$var parameter 4 C WRITEBACK $end
$var reg 16 D lsu_data_out_reg [15:0] $end
$var reg 2 E lsu_state_reg [1:0] $end
$var reg 8 F read_req_addr_reg [7:0] $end
$var reg 1 G read_req_addr_val_reg $end
$var reg 1 H read_resp_rdy_reg $end
$var reg 8 I write_req_addr_reg [7:0] $end
$var reg 16 J write_req_data_reg [15:0] $end
$var reg 1 K write_req_val_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 C
b100 B
b11 A
b10 @
b1 ?
b0 >
b11 =
b0 <
b1 ;
b101 :
b111 9
b10 8
b10000 7
b1000 6
$end
#0
$dumpvars
xK
bx J
bx I
xH
xG
bx F
bx E
bx D
z5
x4
z3
bx 2
bx 1
bz 0
bz /
0.
x-
z,
bz +
z*
x)
bx (
z'
z&
bx %
1$
bx #
bz "
1!
$end
#500
0!
#1000
04
0K
0-
0H
0)
0G
b0 %
b0 E
b0 #
b0 D
1!
1.
#1500
0!
#2000
1!
0.
#2500
0!
#3000
1!
#3500
0!
#4000
1!
#4500
0!
#5000
1!
#5500
0!
#6000
1!
#6500
0!
#7000
1!
#7500
0!
#8000
1!
#8500
0!
#9000
1!
#9500
0!
#10000
b0 0
b0 /
0'
1&
b11 "
1!
b0 +
05
13
0,
1*
#10500
0!
#11000
b1 %
b1 E
1!
#11500
0!
#12000
b10 %
b10 E
1-
1H
1)
1G
b0 (
b0 F
1!
#12500
0!
#13000
b1111000011110000 +
1,
1!
#13500
0!
#14000
0-
0H
b11 %
b11 E
b1111000011110000 #
b1111000011110000 D
0)
0G
1!
#14500
0!
#15000
b0 +
0,
b110 "
1!
#15500
0!
#16000
b0 %
b0 E
1!
#16500
0!
#17000
b101 0
b1 /
b11 "
1!
#17500
0!
#18000
b1 %
b1 E
1!
#18500
0!
#19000
b10 %
b10 E
1-
1H
1)
1G
b101 (
b101 F
1!
#19500
0!
#20000
b11001100110011 +
1,
1!
#20500
0!
#21000
0-
0H
b11 %
b11 E
b11001100110011 #
b11001100110011 D
0)
0G
1!
#21500
0!
#22000
b0 +
0,
b110 "
1!
#22500
0!
#23000
b0 %
b0 E
1!
#23500
0!
#24000
b1000 0
b111111110000 /
1'
0&
b11 "
1!
#24500
0!
#25000
b1 %
b1 E
1!
#25500
0!
#26000
b10 %
b10 E
14
1K
b111111110000 2
b111111110000 J
b1000 1
b1000 I
1!
#26500
0!
#27000
15
1!
#27500
0!
#28000
b11 %
b11 E
04
0K
1!
#28500
0!
#29000
05
b110 "
1!
#29500
0!
#30000
b0 %
b0 E
1!
#30500
0!
#31000
b1010 0
b1111000000001111 /
b11 "
1!
#31500
0!
#32000
b1 %
b1 E
1!
#32500
0!
#33000
b10 %
b10 E
14
1K
b1111000000001111 2
b1111000000001111 J
b1010 1
b1010 I
1!
#33500
0!
#34000
15
1!
#34500
0!
#35000
b11 %
b11 E
04
0K
1!
#35500
0!
#36000
05
b110 "
1!
#36500
0!
#37000
b0 %
b0 E
1!
#37500
0!
#38000
b10 /
0'
1&
b11 "
1!
#38500
0!
#39000
b1 %
b1 E
1!
#39500
0!
#40000
b10 %
b10 E
1-
1H
1)
1G
b1010 (
b1010 F
1!
#40500
0!
#41000
b1111000000001111 +
1,
1!
#41500
0!
#42000
0-
0H
b11 %
b11 E
b1111000000001111 #
b1111000000001111 D
0)
0G
1!
#42500
0!
#43000
1!
#43001
