\hypertarget{stm32f10x__spi_8h}{}\doxysection{inc/stm32f10x\+\_\+spi.h File Reference}
\label{stm32f10x__spi_8h}\index{inc/stm32f10x\_spi.h@{inc/stm32f10x\_spi.h}}


This file contains all the functions prototypes for the S\+PI firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_p_i___init_type_def}{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em S\+PI Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2S Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+23\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Direction\+\_\+2\+Lines\+\_\+\+Full\+Duplex}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Direction\+\_\+2\+Lines\+\_\+\+Rx\+Only}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Direction\+\_\+1\+Line\+\_\+\+Rx}~((uint16\+\_\+t)0x8000)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Direction\+\_\+1\+Line\+\_\+\+Tx}~((uint16\+\_\+t)0x\+C000)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Mode\+\_\+\+Master}~((uint16\+\_\+t)0x0104)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Mode\+\_\+\+Slave}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Data\+Size\+\_\+16b}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Data\+Size\+\_\+8b}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+D\+A\+T\+A\+S\+I\+ZE}(D\+A\+T\+A\+S\+I\+ZE)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+\+High}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+OL}(C\+P\+OL)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+1\+Edge}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+2\+Edge}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+HA}(C\+P\+HA)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+N\+S\+S\+\_\+\+Soft}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+N\+S\+S\+\_\+\+Hard}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+N\+SS}(N\+SS)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+2}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+4}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+8}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+16}~((uint16\+\_\+t)0x0018)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+32}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+64}~((uint16\+\_\+t)0x0028)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+128}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+256}~((uint16\+\_\+t)0x0038)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+First\+Bit\+\_\+\+M\+SB}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+First\+Bit\+\_\+\+L\+SB}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+F\+I\+R\+S\+T\+\_\+\+B\+IT}(B\+IT)
\item 
\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Tx}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Rx}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Master\+Tx}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Master\+Rx}~((uint16\+\_\+t)0x0300)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I2\+S\+\_\+\+Standard\+\_\+\+Phillips}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Standard\+\_\+\+M\+SB}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries I2\+S\+\_\+\+Standard\+\_\+\+L\+SB}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries I2\+S\+\_\+\+Standard\+\_\+\+P\+C\+M\+Short}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries I2\+S\+\_\+\+Standard\+\_\+\+P\+C\+M\+Long}~((uint16\+\_\+t)0x00\+B0)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+S\+T\+A\+N\+D\+A\+RD}(S\+T\+A\+N\+D\+A\+RD)
\item 
\#define {\bfseries I2\+S\+\_\+\+Data\+Format\+\_\+16b}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Data\+Format\+\_\+16bextended}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries I2\+S\+\_\+\+Data\+Format\+\_\+24b}~((uint16\+\_\+t)0x0003)
\item 
\#define {\bfseries I2\+S\+\_\+\+Data\+Format\+\_\+32b}~((uint16\+\_\+t)0x0005)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+AT}(F\+O\+R\+M\+AT)
\item 
\#define {\bfseries I2\+S\+\_\+\+M\+C\+L\+K\+Output\+\_\+\+Enable}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries I2\+S\+\_\+\+M\+C\+L\+K\+Output\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+UT}(O\+U\+T\+P\+UT)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+192k}~((uint32\+\_\+t)192000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+96k}~((uint32\+\_\+t)96000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+48k}~((uint32\+\_\+t)48000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+44k}~((uint32\+\_\+t)44100)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+32k}~((uint32\+\_\+t)32000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+22k}~((uint32\+\_\+t)22050)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+16k}~((uint32\+\_\+t)16000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+11k}~((uint32\+\_\+t)11025)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+8k}~((uint32\+\_\+t)8000)
\item 
\#define {\bfseries I2\+S\+\_\+\+Audio\+Freq\+\_\+\+Default}~((uint32\+\_\+t)2)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+A\+U\+D\+I\+O\+\_\+\+F\+R\+EQ}(F\+R\+EQ)
\item 
\#define {\bfseries I2\+S\+\_\+\+C\+P\+O\+L\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I2\+S\+\_\+\+C\+P\+O\+L\+\_\+\+High}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+C\+P\+OL}(C\+P\+OL)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req\+\_\+\+Tx}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req\+\_\+\+Rx}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+R\+EQ}(D\+M\+A\+R\+EQ)~((((D\+M\+A\+R\+EQ) \& (uint16\+\_\+t)0x\+F\+F\+FC) == 0x00) \&\& ((D\+M\+A\+R\+EQ) != 0x00))
\item 
\#define {\bfseries S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Soft\+\_\+\+Set}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Soft\+\_\+\+Reset}~((uint16\+\_\+t)0x\+F\+E\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+N\+S\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}(I\+N\+T\+E\+R\+N\+AL)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Tx}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Rx}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+RC}(C\+RC)~(((C\+RC) == S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Tx) $\vert$$\vert$ ((C\+RC) == S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Rx))
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Direction\+\_\+\+Rx}~((uint16\+\_\+t)0x\+B\+F\+FF)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+Direction\+\_\+\+Tx}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}(D\+I\+R\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint8\+\_\+t)0x71)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint8\+\_\+t)0x60)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint8\+\_\+t)0x50)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+IT}(IT)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+O\+VR}~((uint8\+\_\+t)0x56)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I\+T\+\_\+\+M\+O\+DF}~((uint8\+\_\+t)0x55)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I\+T\+\_\+\+C\+R\+C\+E\+RR}~((uint8\+\_\+t)0x54)
\item 
\#define {\bfseries I2\+S\+\_\+\+I\+T\+\_\+\+U\+DR}~((uint8\+\_\+t)0x53)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(IT)~(((IT) == S\+P\+I\+\_\+\+I\+T\+\_\+\+C\+R\+C\+E\+RR))
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+C\+H\+S\+I\+DE}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+U\+DR}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+C\+R\+C\+E\+RR}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+M\+O\+DF}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+SY}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~(((F\+L\+AG) == S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+C\+R\+C\+E\+RR))
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+P\+O\+L\+Y\+N\+O\+M\+I\+AL}(P\+O\+L\+Y\+N\+O\+M\+I\+AL)~((P\+O\+L\+Y\+N\+O\+M\+I\+AL) $>$= 0x1)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gabe36880945fa56785283a9c0092124cc}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+De\+Init}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Deinitializes the S\+P\+Ix peripheral registers to their default reset values (Affects also the I2\+Ss). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga8dacc1dc48bf08c0f12da409f4889037}{S\+P\+I\+\_\+\+Init}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, \mbox{\hyperlink{struct_s_p_i___init_type_def}{S\+P\+I\+\_\+\+Init\+Type\+Def}} $\ast$S\+P\+I\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the S\+P\+Ix peripheral according to the specified parameters in the S\+P\+I\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga53661884ae4a9640df7cbc59187782f7}{I2\+S\+\_\+\+Init}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, \mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} $\ast$I2\+S\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the S\+P\+Ix peripheral according to the specified parameters in the I2\+S\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga9a0116f88cc2c4478c270f05608703f1}{S\+P\+I\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_s_p_i___init_type_def}{S\+P\+I\+\_\+\+Init\+Type\+Def}} $\ast$S\+P\+I\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each S\+P\+I\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga7470ec1d0759fdeeb42c7fe71a3b41b7}{I2\+S\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} $\ast$I2\+S\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each I2\+S\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gaa31357879a65ee1ed7223f3b9114dcf3}{S\+P\+I\+\_\+\+Cmd}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified S\+PI peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gafe061c71bbc5b4224f3f2884dc53739e}{I2\+S\+\_\+\+Cmd}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified S\+PI peripheral (in I2S mode). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga17f4ef132e8ddbf94cb6b1688d181e41}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+Config}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified S\+P\+I/\+I2S interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gabed5b91a8576e6d578f364cc0e807e4a}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Cmd}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the S\+P\+Ix/\+I2\+Sx D\+MA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gad5af40bebe8dbe3fa8bd476489d7e3da}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Send\+Data}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Transmits a Data through the S\+P\+Ix/\+I2\+Sx peripheral. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_p_i___exported___functions_gab77de76547f3bff403236b263b070a30}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Receive\+Data}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the S\+P\+Ix/\+I2\+Sx peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga56fc508a482f032f9eb80e4c63184126}{S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Software\+Config}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Soft)
\begin{DoxyCompactList}\small\item\em Configures internally by software the N\+SS pin for the selected S\+PI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga4ec54abdedf6cd17403d853a926d91c1}{S\+P\+I\+\_\+\+S\+S\+Output\+Cmd}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the SS output for the selected S\+PI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gafc82e90841d7879535d655c035709cb1}{S\+P\+I\+\_\+\+Data\+Size\+Config}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+Data\+Size)
\begin{DoxyCompactList}\small\item\em Configures the data size for the selected S\+PI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gace8b1058e09bab150b0dbe5978810273}{S\+P\+I\+\_\+\+Transmit\+C\+RC}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Transmit the S\+P\+Ix C\+RC value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga64f7276d119e6cb58afc100f8832adb0}{S\+P\+I\+\_\+\+Calculate\+C\+RC}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the C\+RC value calculation of the transferred bytes. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_p_i___exported___functions_ga4c81c193516e82cf0a2fdc149ef20cc6}{S\+P\+I\+\_\+\+Get\+C\+RC}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+C\+RC)
\begin{DoxyCompactList}\small\item\em Returns the transmit or the receive C\+RC register value for the specified S\+PI. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_p_i___exported___functions_ga80fb9374cfce670f29128bb78568353f}{S\+P\+I\+\_\+\+Get\+C\+R\+C\+Polynomial}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Returns the C\+RC Polynomial register value for the specified S\+PI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga166171c421fc51da7714723524d41b45}{S\+P\+I\+\_\+\+Bi\+Directional\+Line\+Config}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+Direction)
\begin{DoxyCompactList}\small\item\em Selects the data transfer direction in bi-\/directional mode for the specified S\+PI. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___s_p_i___exported___functions_ga1bd785d129e09c5734a876c8f2767204}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Get\+Flag\+Status}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified S\+P\+I/\+I2S flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga3aabd9e2437e213056c0ed9bdfa1a724}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Clear\+Flag}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the S\+P\+Ix C\+RC Error (C\+R\+C\+E\+RR) flag. \end{DoxyCompactList}\item 
I\+T\+Status \mbox{\hyperlink{group___s_p_i___exported___functions_ga72decbc1cd79f8fad92a2204beca6bc5}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Get\+I\+T\+Status}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified S\+P\+I/\+I2S interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga35a524a49ff3d058137060f751e8749f}{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Clear\+I\+T\+Pending\+Bit}} (S\+P\+I\+\_\+\+Type\+Def $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the S\+P\+Ix C\+RC Error (C\+R\+C\+E\+RR) interrupt pending bit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the S\+PI firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\doxysubsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }