{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691639180684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691639180684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 04:46:20 2023 " "Processing started: Thu Aug 10 04:46:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691639180684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1691639180684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TS_SM -c TS_SM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TS_SM -c TS_SM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1691639180684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1691639181603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1691639181603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_rel_det_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file button_rel_det_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUTTON_REL_DET_TB " "Found entity 1: BUTTON_REL_DET_TB" {  } { { "BUTTON_REL_DET_TB.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/BUTTON_REL_DET_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_rel_det.v 1 1 " "Found 1 design units, including 1 entities, in source file button_rel_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUTTON_REL_DET " "Found entity 1: BUTTON_REL_DET" {  } { { "BUTTON_REL_DET.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/BUTTON_REL_DET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TS_STATE_MACHINE.v(45) " "Verilog HDL information at TS_STATE_MACHINE.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "TS_STATE_MACHINE.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TS_STATE_MACHINE.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1691639194108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file ts_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS_STATE_MACHINE " "Found entity 1: TS_STATE_MACHINE" {  } { { "TS_STATE_MACHINE.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TS_STATE_MACHINE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_state_machine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ts_state_machine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS_STATE_MACHINE_TB " "Found entity 1: TS_STATE_MACHINE_TB" {  } { { "TS_STATE_MACHINE_TB.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TS_STATE_MACHINE_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recorder_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file recorder_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 RECORDER_TOP_LEVEL " "Found entity 1: RECORDER_TOP_LEVEL" {  } { { "RECORDER_TOP_LEVEL.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/RECORDER_TOP_LEVEL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_7SEGMENT " "Found entity 1: DECODER_7SEGMENT" {  } { { "DECODER_7SEGMENT.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/DECODER_7SEGMENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitSynchroniser " "Found entity 1: NBitSynchroniser" {  } { { "NBitSynchroniser.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/NBitSynchroniser.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ts_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS_BUFFER " "Found entity 1: TS_BUFFER" {  } { { "TS_BUFFER.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TS_BUFFER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file resetsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetSynchroniser " "Found entity 1: ResetSynchroniser" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/ResetSynchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_algo_2w.v 1 1 " "Found 1 design units, including 1 entities, in source file test_algo_2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_ALGO_2W " "Found entity 1: TEST_ALGO_2W" {  } { { "TEST_ALGO_2W.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_algo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_algo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_ALGO_TB " "Found entity 1: TEST_ALGO_TB" {  } { { "TEST_ALGO_TB.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_algo_nw.v 1 1 " "Found 1 design units, including 1 entities, in source file test_algo_nw.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_ALGO_NW " "Found entity 1: TEST_ALGO_NW" {  } { { "TEST_ALGO_NW.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_NW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_algo_2w_bs.v 1 1 " "Found 1 design units, including 1 entities, in source file test_algo_2w_bs.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_ALGO_2W_BS " "Found entity 1: TEST_ALGO_2W_BS" {  } { { "TEST_ALGO_2W_BS.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W_BS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shift_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_shift_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_SHIFT_TEST_TB " "Found entity 1: BIT_SHIFT_TEST_TB" {  } { { "BIT_SHIFT_TEST_TB.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/BIT_SHIFT_TEST_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shift_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_shift_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT_SHIFT_TEST " "Found entity 1: BIT_SHIFT_TEST" {  } { { "BIT_SHIFT_TEST.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/BIT_SHIFT_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_algo_2w_count.v 1 1 " "Found 1 design units, including 1 entities, in source file test_algo_2w_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_ALGO_2W_COUNT " "Found entity 1: TEST_ALGO_2W_COUNT" {  } { { "TEST_ALGO_2W_COUNT.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W_COUNT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691639194205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691639194205 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WRITE_LSB TEST_ALGO_2W.v(89) " "Verilog HDL error at TEST_ALGO_2W.v(89): object \"WRITE_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TEST_ALGO_2W.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1691639194213 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WRITE_LSB TEST_ALGO_2W.v(94) " "Verilog HDL error at TEST_ALGO_2W.v(94): object \"WRITE_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TEST_ALGO_2W.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W.v" 94 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1691639194213 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WRITE_LSB TEST_ALGO_2W.v(97) " "Verilog HDL error at TEST_ALGO_2W.v(97): object \"WRITE_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TEST_ALGO_2W.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W.v" 97 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1691639194213 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "READ_LSB TEST_ALGO_2W.v(108) " "Verilog HDL error at TEST_ALGO_2W.v(108): object \"READ_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TEST_ALGO_2W.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1691639194213 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "READ_LSB TEST_ALGO_2W.v(112) " "Verilog HDL error at TEST_ALGO_2W.v(112): object \"READ_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TEST_ALGO_2W.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W.v" 112 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1691639194213 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "READ_LSB TEST_ALGO_2W.v(115) " "Verilog HDL error at TEST_ALGO_2W.v(115): object \"READ_LSB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TEST_ALGO_2W.v" "" { Text "C:/Users/marie/Workspace/TS_SUB/TEST_ALGO_2W.v" 115 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1691639194213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/TS_SUB/output_files/TS_SM.map.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/TS_SUB/output_files/TS_SM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1691639194242 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691639194265 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 10 04:46:34 2023 " "Processing ended: Thu Aug 10 04:46:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691639194265 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691639194265 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691639194265 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1691639194265 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 8 s 1  " "Quartus Prime Flow was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1691639194940 ""}
