#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct 29 19:25:07 2017
# Process ID: 1680
# Current directory: D:/BakkArbeit/git/VivadoProject/PicroRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13380 D:\BakkArbeit\git\VivadoProject\PicroRV\PicroRV.xpr
# Log file: D:/BakkArbeit/git/VivadoProject/PicroRV/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject/PicroRV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 781.691 ; gain = 62.434
update_compile_order -fileset sources_1
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:picorv32_axi:1.0 - picorv32_axi_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:module_ref:UART_datagenerator:1.0 - UART_datagenerator_0
Successfully read diagram <design_1> from BD file <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 860.000 ; gain = 56.426
delete_bd_objs [get_bd_nets UART_datagenerator_0_out]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_uartlite_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins axi_uartlite_0/rx]
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/tx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/rx is being overridden by the user. This pin will not be connected as a part of interface connection UART
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins processing_system7_0/UART0_RX]
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/tx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/UART0_RX is being overridden by the user. This pin will not be connected as a part of interface connection UART_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins UART_datagenerator_0/clk]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells axi_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
delete_bd_objs [get_bd_cells axi_datamover_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.1 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.1-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_cells fifo_generator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH.VALUE_SRC PROPAGATED CONFIG.ID_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells axi_data_fifo_0]
set_property -dict [list CONFIG.WRITE_FIFO_DEPTH {32} CONFIG.READ_FIFO_DEPTH {32}] [get_bd_cells axi_data_fifo_0]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_data_fifo_0/aclk]
delete_bd_objs [get_bd_cells axi_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins UART_datagenerator_0/out]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
INFO: [Device 21-403] Loading part xc7z020clg484-1
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {2} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_cdma_0/m_axi_aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_cdma_0/s_axi_lite_aresetn]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.609 ; gain = 36.016
save_bd_design
Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_datamover_0]
set_property -dict [list CONFIG.c_enable_mm2s {0} CONFIG.c_include_mm2s {Omit} CONFIG.c_include_mm2s_stsfifo {false} CONFIG.c_mm2s_include_sf {false}] [get_bd_cells axi_datamover_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_datamover_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports resetn] [get_bd_pins axi_interconnect_0/ARESETN]
startgroup
endgroup
delete_bd_objs [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_nets UART_datagenerator_0_out] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
delete_bd_objs [get_bd_intf_nets axi_datamover_0_M_AXI_S2MM] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells axi_datamover_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/UART0_RX is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
endgroup
connect_bd_net [get_bd_pins UART_datagenerator_0/out] [get_bd_pins processing_system7_0/UART1_RX]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/UART1_RX is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
delete_bd_objs [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_cells axi_uartlite_0]
save_bd_design
Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1

launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'out' of cell '/UART_datagenerator_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </picorv32_axi_0/mem_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/picorv32_axi_0/pcpi_wr
/picorv32_axi_0/pcpi_rd
/picorv32_axi_0/pcpi_wait
/picorv32_axi_0/pcpi_ready
/picorv32_axi_0/irq

Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(13) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block picorv32_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block UART_datagenerator_0 .
Exporting to file D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Sun Oct 29 22:07:20 2017] Launched synth_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1467.094 ; gain = 41.168
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Oct 29 22:07:39 2017] Launched synth_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct 29 22:11:07 2017] Launched impl_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 29 22:13:58 2017] Launched impl_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/runme.log
file copy -force D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.sysdef D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.sysdef D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk -hwspec D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-3258] Validation failed for parameter 'PCW_FPGA0_PERIPHERAL_FREQMHZ' with value '0,256'. Invalid long/float value '0,256' specified for parameter 'PCW FPGA0 PERIPHERAL FREQMHZ(PCW_FPGA0_PERIPHERAL_FREQMHZ)' for BD Cell 'processing_system7_0'.

CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {0.256}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
save_bd_design
Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1

launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'out' of cell '/UART_datagenerator_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </picorv32_axi_0/mem_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/picorv32_axi_0/pcpi_wr
/picorv32_axi_0/pcpi_rd
/picorv32_axi_0/pcpi_wait
/picorv32_axi_0/pcpi_ready
/picorv32_axi_0/irq

Wrote  : <D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(13) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block picorv32_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block UART_datagenerator_0 .
Exporting to file D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Sun Oct 29 22:27:30 2017] Launched synth_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1511.117 ; gain = 44.023
launch_runs impl_1 -jobs 4
[Sun Oct 29 22:31:11 2017] Launched impl_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 29 22:34:39 2017] Launched impl_1...
Run output will be captured here: D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/runme.log
file copy -force D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.sysdef D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 22:45:53 2017...
