var g_data = {"name":"./src/socetlib_counter.sv","src":"// Created:     7/3/2021\n// Author:      Huy-Minh Tran\n// Description: Counter \n\n`timescale 1ns / 10ps\n`include \"socetlib_counter_if.vh\"\nmodule socetlib_counter\n#(\n    parameter int NBITS = 32\n)\n(\n    input CLK,\n    input nRST,\n    input clear,\n    input count_enable,\n    input [(NBITS - 1) : 0] overflow_val,\n    output logic [(NBITS - 1) : 0] count_out,\n    output logic overflow_flag\n);\n    logic [(NBITS - 1) : 0] count;\n    logic [(NBITS - 1) : 0] n_count;\n    logic of; //overflow \n    logic n_of; //next_overflow\n    assign count_out = count;\n    assign overflow_flag = of;\n\n    always_ff @(posedge CLK, negedge nRST) begin\n        if (nRST == 1'b0) begin\n            count <= 0;\n            of <= 0;\n        end\n        else begin\n            count <= n_count;\n            of <= n_of;\n        end\n    end\n\n    always_comb begin\n        n_count = 0;\n        n_of = 0;\n\n        if (clear == 1'b1) begin\n            n_count = 0; \n        end else if (count_enable) begin\n            if (count + 1 > overflow_val)\n                n_count = 1;\n            else \n                n_count = count + 1;\n        end else begin \n            n_count = count;\n        end\n            \n        if (n_count == overflow_val) begin\n            n_of = 1'b1;\n        end else begin\n            n_of = 1'b0;\n        end\n    end \nendmodule","lang":"verilog"};
processSrcData(g_data);