vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/top_entity.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/contador.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/maquinaEstados.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/registrador8bit.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/comparador.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/bloco_operacional.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/multiplexador.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/registrador1bit.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/ROM.qip
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/ROM.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/RAM.qip
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/RAM.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/db/altsyncram_a3q3.tdf
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/db/altsyncram_m3r3.tdf
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/image.mif
design_name = hard_block
design_name = top_entity
instance = comp, \o_READY~output\, o_READY~output, top_entity, 1
instance = comp, \i_GO~input\, i_GO~input, top_entity, 1
instance = comp, \i_CLK~input\, i_CLK~input, top_entity, 1
instance = comp, \i_CLR_N~input\, i_CLR_N~input, top_entity, 1
