---
title: Publications
layout: page
permalink: /publications/
actions:
 - label: "dblp"
   icon: arrow-right
   url: "https://dblp.uni-trier.de/pers/hd/m/Meyer:Brett_H="
 - label: "Google Scholar"
   icon: googlescholar
   url: "https://scholar.google.ca/citations?user=UyAeYDwAAAAJ&hl=en"
---

<a href="#journals">Journals</a><br>
<a href="#conferences">Conferences</a><br>
<a href="#posters">Posters and Symposia</a><br>
<a href="#books">Book Chapters</a><br>

<a name="journals">
## Journal Articles

<div id="ref-mozafari-integration-ppw">
<p>S. H. Mozafari and B. H. Meyer, “Characterizing the effectiveness of hot sparing on cost and performance-per-watt in application specific SIMT,” <em>Integration, the VLSI Journal</em>, 2019.</p>
</div>
<div id="ref-smithson-tcasi19-invertible">
<p>S. C. Smithson, N. Onizawa, B. H. Meyer, W. J. Gross, and T. Hanyu, “Efficient CMOS invertible logic using stochastic computing,” <em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>, vol. 66, no. 6, pp. 2263–2274, June 2019.</p>
</div>
<div id="ref-caplan-tc18-ftmcs">
<p>J. Caplan, Z. Al-bayati, H. Zeng, and B. H. Meyer, “Mapping and scheduling mixed-criticality systems with on-demand redundancy,” <em>IEEE Transactions on Computers</em>, vol. 64, no. 7, pp. 582–588, Apr. 2018.</p>
</div>
<div id="ref-mozafari-tetc18-hot">
<p>S. H. Mozafari and B. H. Meyer, “Efficient performance evaluation of multi-core SIMT processors with hot redundancy,” <em>IEEE Transactions on Emerging Topics in Computing (TETC)</em>, vol. 6, no. 4, pp. 498–510, 2018.</p>
</div>
<div id="ref-mera-tecs17-ef">
<p>M. I. Mera, J. Caplan, S. H. Mozafari, B. H. Meyer, and P. Milder, “Area, throughput, and power trade-offs for FPGA- and ASIC-based execution stream compression,” <em>ACM Trans. Embed. Comput. Syst.</em>, vol. 16, no. 4, pp. 96:1–96:20, May 2017.</p>
</div>
<div id="ref-zhang-tvlsi16-em">
<p>R. Zhang, B. H. Meyer, K. Wang, M. R. Stan, and K. Skadron, “Tolerating the consequences of multiple EM-induced C4 bump failures,” <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 24, no. 6, pp. 2335–2344, June 2016.</p>
</div>
<div id="ref-stamoulis-alog16-bti">
<p>D. Stamoulis, K. Tsoumanis, D. Rodopoulos, B. H. Meyer, K. Pekmestzi, D. Soudris, and Z. Zilic, “Efficient variability analysis of arithmetic units using linear regression techniques,” <em>Analog Integrated Circuits and Signal Processing</em>, vol. 87, no. 2, pp. 249–261, June 2016.</p>
</div>
<div id="ref-lari-jsa15-cgra">
<p>V. Lari, J. Teich, A. Tanase, M. Witterauf, F. Khosravi, and B. H. Meyer, “Techniques for on-demand structural redundancy for massively parallel processor arrays,” <em>Journal of Systems Architecture</em>, vol. 61, no. 10, pp. 615–627, November 2015.</p>
</div>
<div id="ref-meyer-todaes14-cqsa">
<p>B. H. Meyer, A. S. Hartman, and D. E. Thomas, “Cost-effective lifetime and yield optimization for NoC-based MPSoCs,” <em>ACM Trans. Des. Autom. Electron. Syst.</em>, vol. 19, no. 2, pp. 12:1–12:33, Mar. 2014.</p>
</div>
<div id="ref-szafaryn-ieeemicro13-mbu">
<p>L. G. Szafaryn, B. H. Meyer, and K. Skadron, “Evaluating overheads of multibit soft-error protection in the processor core,” <em>IEEE Micro</em>, vol. 33, no. 4, pp. 56–65, Jul. 2013.</p>
</div>
<div id="ref-sankaranarayanan-integration13-stf">
<p>K. Sankaranarayanan, B. H. Meyer, W. Huang, R. Ribando, H. Haj-Hariri, M. R. Stan, and K. Skadron, “Architectural implications of spatial thermal filtering,” <em>Integr. VLSI J.</em>, vol. 46, no. 1, pp. 44–56, Jan. 2013.</p>
</div>
<div id="ref-sankaranarayanan-suscom11-stf">
<p>K. Sankaranarayanan, B. H. Meyer, M. R. Stan, and K. Skadron, “Thermal benefit of multi-core floorplanning: A limits study,” <em>Sustainable Computing: Informatics and Systems</em>, vol. 1, no. 4, pp. 286–293, 2011.</p>
</div>
<div id="ref-meyer-daem09-ss">
<p>B. H. Meyer and D. E. Thomas, “Rethinking the synthesis of buses, data mapping, and memory allocation for MPSoC,” <em>Design Automation for Embedded Systems</em>, vol. 13, no. 1, pp. 73–88, 2009.</p>
</div>
<div id="ref-paul-ijpp07-amdahl">
<p>J. M. Paul and B. H. Meyer, “Amdahl’s law revisited for single chip systems,” <em>International Journal of Parallel Programming</em>, vol. 35, no. 2, pp. 101–123, 2007.</p>
</div>
<div id="ref-meyer-tcomp05-schm">
<p>B. H. Meyer, J. J. Pieper, J. M. Paul, J. E. Nelson, S. M. Pieper, and A. G. Rowe, “Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors,” <em>IEEE Transactions on Computers</em>, vol. 54, no. 6, pp. 684–697, Jun. 2005.</p>
</div>

<a name="conferences">
## Conference Proceedings

<div id="ref-ardakani-iclr19-btrnn">
<p>A. Ardakani, Z. Ji, S. C. Smithson, B. H. Meyer, and W. J. Gross, “Learning recurrent binary/ternary weights,” in <em>2019 seventh international conference on learning representations (iclr)</em>, 2019, pp. 1–14.</p>
</div>
<div id="ref-nishino-icecs18-invertible">
<p>K. Nishino, S. C. Smithson, N. Onizawa, B. H. Meyer, W. J. Gross, H. Yamagata, H. Fujita, and T. Hanyu, “Study of stochastic invertible multiplier designs,” in <em>2018 25th ieee international conference on electronics, circuits and systems (icecs)</em>, 2018, pp. 649–650.</p>
</div>
<div id="ref-ma-date17-mab">
<p>C. Ma, A. Mahajan, and B. H. Meyer, “Multi-armed bandits for efficient lifetime estimation in MPSoC design,” in <em>2017 design, automation test in europe conference exhibition (date)</em>, 2017, pp. 1–6.</p>
</div>
<div id="ref-smithson-iccad16-nndnn">
<p>S. C. Smithson, G. Yang, W. J. Gross, and B. H. Meyer, “Neural networks designing neural networks: Multi-objective hyper-parameter optimization,” in <em>Computer-aided design (iccad), 2016 ieee/acm international conference on</em>, 2016, pp. 1–8.</p>
</div>
<div id="ref-dagondon-sips16-ipc">
<p>S. D. Dagondon, W. J. Gross, and B. H. Meyer, “Sparse-clustered network with selective decoding for internet traffic classification,” in <em>Signal processing systems (sips), 2016 ieee workshop on</em>, 2016, pp. 1–6.</p>
</div>
<div id="ref-smithson-sips16-ssstochastic">
<p>S. C. Smithson, K. Boga, A. Ardakani, B. H. Meyer, and W. J. Gross, “SS-stochastic: Stochastic computing can improve upon digital spiking neural networks,” in <em>Signal processing systems (sips), 2015 ieee workshop on</em>, 2016, pp. 1–6.</p>
</div>
<div id="ref-kassis-epeps16-mor">
<p>M. T. Kassis, Y. R. Akaveeti, B. H. Meyer, and R. Khazaka, “Parallel transient simulation of power delivery networks using model order reduction,” in <em>Electrical performance of electronic packaging and systems (epeps), 2015 ieee 25th conference on</em>, 2016, pp. 1–3.</p>
</div>
<div id="ref-al-bayati-dfts16-ftmcs">
<p>Z. Al-bayati, B. H. Meyer, and H. Zeng, “Fault-tolerant scheduling of multicore mixed-criticality systems under permanent failures,” in <em>2016 ieee international symposium on defect and fault tolerance in vlsi and nanotechnology systems (dfts)</em>, 2016, pp. 1–6.</p>
</div>
<div id="ref-liu-dfts16-eef">
<p>M. Liu and B. H. Meyer, “Bounding error detection latency in safety critical systems with enhanced execution fingerprinting,” in <em>2016 ieee international symposium on defect and fault tolerance in vlsi and nanotechnology systems (dfts)</em>, 2016, pp. 1–6.</p>
</div>
<div id="ref-al-bayati-date16-ftmcs">
<p>Z. Al-bayati, J. Caplan, B. H. Meyer, and H. Zeng, “A four-mode model for efficient fault-tolerant mixed-criticality systems,” in <em>2016 design, automation test in europe conference exhibition (date)</em>, 2016, pp. 97–102.</p>
</div>
<div id="ref-stamoulis-glsvlsi16-bti">
<p>D. Stamoulis, S. Corbetta, D. Rodopoulos, P. Weckx, P. Debacker, B. H. Meyer, B. Kaczer, P. Raghavan, D. Soudris, F. Catthoor, and Z. Zilic, “Capturing true workload dependency of BTI-induced degradation in CPU components,” in <em>Proceedings of the 26th edition of the great lakes symposium on vlsi</em>, 2016, pp. 373–376.</p>
</div>
<div id="ref-mozafari-dfts15-hot">
<p>S. H. Mozafari and B. H. Meyer, “Hot spare components for performance-cost improvement in multi-core SIMT,” in <em>2015 ieee international symposium on defect and fault tolerance in vlsi and nanotechnology systems (dfts)</em>, 2015, pp. 53–59.</p>
</div>
<div id="ref-nahar-dfts15-rotr">
<p>B. Nahar and B. H. Meyer, “RotR: Rotational redundant task mapping for fail-operational MPSoCs,” in <em>2015 ieee international symposium on defect and fault tolerance in vlsi and nanotechnology systems (dfts)</em>, 2015, pp. 21–28.</p>
</div>
<div id="ref-zhang-islped15-3dvs">
<p>R. Zhang, K. Mazumdar, B. H. Meyer, K. Wang, K. Skadron, and M. R. Stan, “Transient voltage noise in charge-recycled power delivery networks for many-layer 3D-IC,” in <em>Low power electronics and design (islped), 2015 ieee/acm international symposium on</em>, 2015, pp. 152–158.</p>
</div>
<div id="ref-lari-ahs15-cgra">
<p>V. Lari, A. Tanase, J. Teich, M. Witterauf, F. Khosravi, F. Hannig, and B. H. Meyer, “A co-design approach for fault-tolerant loop execution on coarse-grained reconfigurable arrays,” in <em>Adaptive hardware and systems (ahs), 2015 nasa/esa conference on</em>, 2015, pp. 1–8.</p>
</div>
<div id="ref-zhang-dac15-3dvs">
<p>R. Zhang, K. Mazumdar, B. H. Meyer, K. Wang, K. Skadron, and M. Stan, “A cross-layer design exploration of charge-recycled power-delivery in many-layer 3D-IC,” in <em>2015 52nd acm/edac/ieee design automation conference (dac)</em>, 2015, pp. 1–6.</p>
</div>
<div id="ref-mozafari-glsvlsi15-cold">
<p>S. H. Mozafari, B. H. Meyer, and K. Skadron, “Yield-aware performance-cost characterization for multi-core SIMT,” in <em>Proceedings of the 25th edition of the great lakes symposium on vlsi</em>, 2015, pp. 237–240.</p>
</div>
<div id="ref-stamoulis-glsvlsi15-bti">
<p>D. Stamoulis, D. Rodopoulos, B. H. Meyer, D. Soudris, F. Catthoor, and Z. Zilic, “Efficient reliability analysis of processor datapath using atomistic BTI variability models,” in <em>Proceedings of the 25th edition of the great lakes symposium on vlsi</em>, 2015, pp. 57–62.</p>
</div>
<div id="ref-al-bayati-rtas15-tp">
<p>Z. Al-bayati, Y. Sun, H. Zeng, M. D. Natale, Q. Zhu, and B. H. Meyer, “Task placement and selection of data consistency mechanisms for real-time multicore applications,” in <em>21st ieee real-time and embedded technology and applications symposium</em>, 2015, pp. 172–181.</p>
</div>
<div id="ref-stamoulis-icecs14-bti">
<p>D. Stamoulis, D. Rodopoulos, B. H. Meyer, D. Soudris, and Z. Zilic, “Linear regression techniques for efficient analysis of transistor variability,” in <em>Electronics, circuits and systems (icecs), 2014 21st ieee international conference on</em>, 2014, pp. 267–270.</p>
</div>
<div id="ref-zhang-isca14-voltspot">
<p>R. Zhang, K. Wang, B. H. Meyer, M. R. Stan, and K. Skadron, “Architecture implications of pads as a scarce resource,” in <em>2014 acm/ieee 41st international symposium on computer architecture (isca)</em>, 2014, pp. 373–384.</p>
</div>
<div id="ref-wang-dac14-wp">
<p>K. Wang, B. H. Meyer, R. Zhang, M. Stan, and K. Skadron, “Walking pads: Managing C4 placement for transient voltage noise minimization,” in <em>2014 51st acm/edac/ieee design automation conference (dac)</em>, 2014, pp. 1–6.</p>
</div>
<div id="ref-jiang-glsvlsi14-mbfica">
<p>C. Jiang, M. Liu, and B. H. Meyer, “MB-FICA: Multi-bit fault injection and coverage analysis,” in <em>Proceedings of the 24th edition of the great lakes symposium on vlsi</em>, 2014, pp. 205–210.</p>
</div>
<div id="ref-caplan-date14-ef">
<p>J. Caplan, M. I. Mera, P. Milder, and B. H. Meyer, “Trade-offs in execution signature compression for reliable processor systems,” in <em>2014 design, automation test in europe conference exhibition (date)</em>, 2014, pp. 1–6.</p>
</div>
<div id="ref-wang-aspdac14-wp">
<p>K. Wang, B. H. Meyer, R. Zhang, K. Skadron, and M. Stan, “Walking pads: Fast power-supply pad-placement optimization,” in <em>2014 19th asia and south pacific design automation conference (asp-dac)</em>, 2014, pp. 537–543.</p>
</div>
<div id="ref-meyer-aerotech13-ef">
<p>B. H. Meyer, M. Liu, J. Caplan, and G. Z. Kostadinov, “Rapid, tunable error detection with execution fingerprinting,” in <em>SAE 2013 aerotech congress and exhibition</em>, 2013, pp. 1–13.</p>
</div>
<div id="ref-faust-vlsisoc12-archfp">
<p>G. G. Faust, R. Zhang, K. Skadron, M. R. Stan, and B. H. Meyer, “ArchFP: Rapid prototyping of pre-RTL floorplans,” in <em>VLSI and system-on-chip, 2012 (vlsi-soc), ieee/ifip 20th international conference on</em>, 2012, pp. 183–188.</p>
</div>
<div id="ref-meyer-cases11-odr">
<p>B. H. Meyer, B. H. Calhoun, J. Lach, and K. Skadron, “Cost-effective safety and fault localization using distributed temporal redundancy,” in <em>Compilers, architectures and synthesis for embedded systems (cases), 2011 proceedings of the 14th international conference on</em>, 2011, pp. 125–134.</p>
</div>
<div id="ref-meyer-date11-odr">
<p>B. H. Meyer, N. George, B. Calhoun, J. Lach, and K. Skadron, “Reducing the cost of redundant execution in safety-critical systems using relaxed dedication,” in <em>2011 design, automation test in europe</em>, 2011, pp. 1–6.</p>
</div>
<div id="ref-hartman-codes+isss10-lifetime">
<p>A. S. Hartman, D. E. Thomas, and B. H. Meyer, “A case for lifetime-aware task mapping in embedded chip multiprocessors,” in <em>Hardware/software codesign and system synthesis (codes+isss), 2010 ieee/acm/ifip international conference on</em>, 2010, pp. 145–154.</p>
</div>
<div id="ref-qi-iccd10-t2p">
<p>Z. Qi, B. H. Meyer, W. Huang, R. J. Ribando, K. Skadron, and M. R. Stan, “Temperature-to-power mapping,” in <em>Computer design (iccd), 2010 ieee international conference on</em>, 2010, pp. 384–389.</p>
</div>
<div id="ref-meyer-isqed10-cqsa">
<p>B. H. Meyer, A. S. Hartman, and D. E. Thomas, “Slack allocation for yield improvement in NoC-based MPSoCs,” in <em>Quality electronic design (isqed), 2010 11th international symposium on</em>, 2010, pp. 738–746.</p>
</div>
<div id="ref-meyer-date10-cqsa">
<p>B. H. Meyer, A. S. Hartman, and D. E. Thomas, “Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs,” in <em>2010 design, automation test in europe conference exhibition (date 2010)</em>, 2010, pp. 1596–1601.</p>
</div>
<div id="ref-meyer-codes+isss07-ss">
<p>B. H. Meyer and D. E. Thomas, “Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC,” in <em>Hardware/software codesign and system synthesis (codes+isss), 2007 5th ieee/acm/ifip international conference on</em>, 2007, pp. 3–8.</p>
</div>
<div id="ref-meyer-ipdps07-ss">
<p>B. H. Meyer and D. E. Thomas, “Rethinking automated synthesis of MPSoC architectures,” in <em>2007 ieee international parallel and distributed processing symposium</em>, 2007, pp. 1–6.</p>
</div>

<a name="posters">
## Posters and Symposia

<div id="ref-smithson-halo16-nndnn">
<p>S. C. Smithson, O. S. Ahmed, G. Yang, W. J. Gross, and B. H. Meyer, “Neural networks designing neural networks: Multi-objective hyper-parameter optimization,” in <em>Workshop on hardware and algorithms for learning on-a-chip (halo)</em>, 2016.</p>
</div>
<div id="ref-arrabi-fccm14-fpca">
<p>S. Arrabi, L. Wang, D. Moore, B. Calhoun, K. Skadron, J. Lach, and B. H. Meyer, “Flexibility and circuit overheads in reconfigurable SIMD/MIMD systems,” in <em>Proceedings of the 22nd ieee international symposium on field-programmable custom computing machines (fccm)</em>, 2014.</p>
</div>
<div id="ref-liu-techcon13-ef">
<p>M. Liu, J. Caplan, G. Z. Kostadinov, and B. H. Meyer, “Workload effects on execution fingerprinting for low-cost safety-critical systems,” in <em>Semiconductor research corporation techcon 2013</em>, 2013.</p>
</div>
<div id="ref-szafaryn-techcon12-mbu">
<p>L. G. Szafaryn, B. H. Meyer, and K. Skadron, “Evaluating soft error protection mechanisms in the context of multi-bit errors at the scope of a processor,” in <em>Semiconductor research corporation techcon 2012</em>, 2012.</p>
</div>
<div id="ref-epstein-dfmy12-simt">
<p>D. A. Epstein, K. Skadron, and B. H. Meyer, “Multi-granularity redundancy in multi-core SIMT,” in <em>Proceedings of the 6th ieee workshop on design for manufacturability and yield</em>, 2012.</p>
</div>
<div id="ref-zhang-weed12-voltspot">
<p>R. Zhang, B. H. Meyer, W. Huang, K. Skadron, and M. R. Stan, “Some limits of power delivery in multicore era,” in <em>Proceedings of the 4th workshop on energy-efficient design (weed)</em>, 2012.</p>
</div>
<div id="ref-epstein-dac12wip-simt">
<p>D. A. Epstein, K. Skadron, and B. H. Meyer, “SIMD performance and yield optimization with multi-granularity redundancy,” in <em>Work-in-progress poster session at the 49th ieee/acm design automation conference</em>, 2012.</p>
</div>
<div id="ref-guevara-techcon10-fpca">
<p>M. Guevar, P. Wu, M. D. Marino, J. Meng, L. G. Szafaryn, P. Satyamoorthy, B. H. Meyer, K. Skadron, J. Lach, and B. Calhoun, “Exploiting dynamically changing parallelism with a reconfigurable array of homogeneous sub-cores,” in <em>Semiconductor research corporation techcon 2010</em>, 2010.</p>
</div>
<div id="ref-meyer-dacphd10-cqsa">
<p>B. H. Meyer, “Cost-effective lifetime and yield optimization for NoC-based MPSoCs,” in <em>13th acm/sigda ph.D. forum at dac</em>, 2010.</p>
</div>
<div id="ref-hartman-techcon09-aco">
<p>A. S. Hartman, B. H. Meyer, and D. E. Thomas, “Lifetime-aware task mapping using ant colony optimization,” in <em>Semiconductor research corporation techcon 2009</em>, 2009.</p>
</div>
<div id="ref-meyer-dfmy09-cqsa">
<p>B. H. Meyer, A. S. Hartman, and D. E. Thomas, “Architecture and automation insights for system-level lifetime and yield optimization in NoC-based MPSoCs,” in <em>Proceedings of the 3rd ieee workshop on design for manufacturability and yield</em>, 2009.</p>
</div>
<div id="ref-meyer-techcon08-cqsa">
<p>B. H. Meyer and D. E. Thomas, “Reliability and cost in NoC-based MPSoCs,” in <em>Semiconductor Research Corporation TECHCON 2008</em>, 2008.</p>
</div>
<div id="ref-meyer-techcon07-ss">
<p>B. H. Meyer and D. E. Thomas, “Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC,” in <em>Semiconductor Research Corporation TECHCON 2007</em>, 2007.</p>
</div>
<div id="ref-paul-wasp04-ssh">
<p>J. M. Paul and B. H. Meyer, “Systems, speedup and heterogeneity,” in <em>Proceedings of the 3rd workshop on application specific processors</em>, 2004.</p>
</div>

<a name="books">
## Book Chapters

<div id="ref-paul-2007-des">
<p>J. M. Paul and B. H. Meyer, “Power-performance modeling and design for heterogeneous multiprocessors,” in <em>Designing embedded processors</em>, Springer, 2007, pp. 423–448.</p>
</div>

