<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4732" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4732{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4732{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4732{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4732{left:189px;bottom:979px;letter-spacing:-0.17px;}
#t5_4732{left:440px;bottom:979px;letter-spacing:-0.13px;}
#t6_4732{left:534px;bottom:979px;letter-spacing:-0.12px;}
#t7_4732{left:534px;bottom:958px;letter-spacing:-0.11px;}
#t8_4732{left:534px;bottom:941px;letter-spacing:-0.11px;}
#t9_4732{left:534px;bottom:924px;letter-spacing:-0.12px;}
#ta_4732{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tb_4732{left:534px;bottom:900px;letter-spacing:-0.14px;}
#tc_4732{left:189px;bottom:875px;letter-spacing:-0.15px;}
#td_4732{left:440px;bottom:875px;letter-spacing:-0.13px;}
#te_4732{left:534px;bottom:875px;letter-spacing:-0.12px;}
#tf_4732{left:534px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#tg_4732{left:534px;bottom:837px;letter-spacing:-0.11px;}
#th_4732{left:189px;bottom:813px;letter-spacing:-0.14px;}
#ti_4732{left:440px;bottom:813px;letter-spacing:-0.14px;}
#tj_4732{left:534px;bottom:813px;letter-spacing:-0.12px;}
#tk_4732{left:534px;bottom:791px;letter-spacing:-0.11px;}
#tl_4732{left:534px;bottom:770px;letter-spacing:-0.11px;}
#tm_4732{left:534px;bottom:749px;letter-spacing:-0.11px;}
#tn_4732{left:534px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#to_4732{left:189px;bottom:703px;letter-spacing:-0.14px;}
#tp_4732{left:534px;bottom:703px;letter-spacing:-0.14px;}
#tq_4732{left:189px;bottom:678px;letter-spacing:-0.14px;}
#tr_4732{left:440px;bottom:678px;letter-spacing:-0.14px;}
#ts_4732{left:534px;bottom:678px;letter-spacing:-0.11px;}
#tt_4732{left:534px;bottom:657px;letter-spacing:-0.11px;}
#tu_4732{left:534px;bottom:640px;letter-spacing:-0.12px;}
#tv_4732{left:189px;bottom:616px;letter-spacing:-0.14px;}
#tw_4732{left:440px;bottom:616px;letter-spacing:-0.14px;}
#tx_4732{left:534px;bottom:616px;letter-spacing:-0.12px;}
#ty_4732{left:534px;bottom:594px;letter-spacing:-0.11px;}
#tz_4732{left:534px;bottom:577px;letter-spacing:-0.12px;}
#t10_4732{left:189px;bottom:553px;letter-spacing:-0.14px;}
#t11_4732{left:534px;bottom:553px;letter-spacing:-0.14px;}
#t12_4732{left:85px;bottom:529px;letter-spacing:-0.17px;}
#t13_4732{left:142px;bottom:529px;letter-spacing:-0.17px;}
#t14_4732{left:189px;bottom:529px;letter-spacing:-0.14px;}
#t15_4732{left:440px;bottom:529px;letter-spacing:-0.14px;}
#t16_4732{left:534px;bottom:529px;letter-spacing:-0.11px;}
#t17_4732{left:534px;bottom:507px;letter-spacing:-0.11px;}
#t18_4732{left:534px;bottom:490px;letter-spacing:-0.12px;}
#t19_4732{left:534px;bottom:474px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_4732{left:534px;bottom:452px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1b_4732{left:189px;bottom:428px;letter-spacing:-0.1px;}
#t1c_4732{left:534px;bottom:428px;letter-spacing:-0.11px;}
#t1d_4732{left:534px;bottom:406px;letter-spacing:-0.11px;}
#t1e_4732{left:534px;bottom:389px;letter-spacing:-0.11px;}
#t1f_4732{left:534px;bottom:373px;letter-spacing:-0.11px;}
#t1g_4732{left:534px;bottom:356px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1h_4732{left:534px;bottom:334px;letter-spacing:-0.12px;}
#t1i_4732{left:534px;bottom:318px;letter-spacing:-0.12px;}
#t1j_4732{left:534px;bottom:296px;letter-spacing:-0.12px;}
#t1k_4732{left:534px;bottom:275px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_4732{left:534px;bottom:254px;letter-spacing:-0.12px;}
#t1m_4732{left:534px;bottom:232px;letter-spacing:-0.12px;}
#t1n_4732{left:534px;bottom:211px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_4732{left:534px;bottom:189px;letter-spacing:-0.13px;}
#t1p_4732{left:534px;bottom:168px;letter-spacing:-0.11px;}
#t1q_4732{left:534px;bottom:147px;letter-spacing:-0.11px;}
#t1r_4732{left:534px;bottom:130px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_4732{left:108px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1t_4732{left:194px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1u_4732{left:371px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1v_4732{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t1w_4732{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t1x_4732{left:228px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1y_4732{left:462px;bottom:1028px;letter-spacing:-0.16px;}
#t1z_4732{left:643px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t20_4732{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t21_4732{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4732{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4732{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4732{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4732{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4732{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4732" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4732Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4732" style="-webkit-user-select: none;"><object width="935" height="1210" data="4732/4732.svg" type="image/svg+xml" id="pdf4732" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4732" class="t s1_4732">2-210 </span><span id="t2_4732" class="t s1_4732">Vol. 4 </span>
<span id="t3_4732" class="t s2_4732">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4732" class="t s3_4732">29 </span><span id="t5_4732" class="t s3_4732">Package </span><span id="t6_4732" class="t s3_4732">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="t7_4732" class="t s3_4732">When set to 1, indicates that TDP Limit for Turbo </span>
<span id="t8_4732" class="t s3_4732">mode is programmable. When set to 0, indicates that </span>
<span id="t9_4732" class="t s3_4732">TDP Limit for Turbo mode is not programmable. </span>
<span id="ta_4732" class="t s3_4732">31:30 </span><span id="tb_4732" class="t s3_4732">Reserved </span>
<span id="tc_4732" class="t s3_4732">32 </span><span id="td_4732" class="t s3_4732">Package </span><span id="te_4732" class="t s3_4732">Low Power Mode Support (LPM) (R/O) </span>
<span id="tf_4732" class="t s3_4732">When set to 1, indicates that LPM is supported. When </span>
<span id="tg_4732" class="t s3_4732">set to 0, indicates LPM is not supported. </span>
<span id="th_4732" class="t s3_4732">34:33 </span><span id="ti_4732" class="t s3_4732">Package </span><span id="tj_4732" class="t s3_4732">Number of ConfigTDP Levels (R/O) </span>
<span id="tk_4732" class="t s3_4732">00: Only Base TDP level available. </span>
<span id="tl_4732" class="t s3_4732">01: One additional TDP level available. </span>
<span id="tm_4732" class="t s3_4732">02: Two additional TDP level available. </span>
<span id="tn_4732" class="t s3_4732">03: Reserved </span>
<span id="to_4732" class="t s3_4732">39:35 </span><span id="tp_4732" class="t s3_4732">Reserved </span>
<span id="tq_4732" class="t s3_4732">47:40 </span><span id="tr_4732" class="t s3_4732">Package </span><span id="ts_4732" class="t s3_4732">Maximum Efficiency Ratio (R/O) </span>
<span id="tt_4732" class="t s3_4732">This is the minimum ratio (maximum efficiency) that </span>
<span id="tu_4732" class="t s3_4732">the processor can operate, in units of 100MHz. </span>
<span id="tv_4732" class="t s3_4732">55:48 </span><span id="tw_4732" class="t s3_4732">Package </span><span id="tx_4732" class="t s3_4732">Minimum Operating Ratio (R/O) </span>
<span id="ty_4732" class="t s3_4732">Contains the minimum supported operating ratio in </span>
<span id="tz_4732" class="t s3_4732">units of 100 MHz. </span>
<span id="t10_4732" class="t s3_4732">63:56 </span><span id="t11_4732" class="t s3_4732">Reserved </span>
<span id="t12_4732" class="t s3_4732">E2H </span><span id="t13_4732" class="t s3_4732">226 </span><span id="t14_4732" class="t s3_4732">MSR_PKG_CST_CONFIG_CONTROL </span><span id="t15_4732" class="t s3_4732">Core </span><span id="t16_4732" class="t s3_4732">C-State Configuration Control (R/W) </span>
<span id="t17_4732" class="t s3_4732">Note: C-state values are processor specific C-state </span>
<span id="t18_4732" class="t s3_4732">code names, unrelated to MWAIT extension C-state </span>
<span id="t19_4732" class="t s3_4732">parameters or ACPI C-States. </span>
<span id="t1a_4732" class="t s3_4732">See http://biosbits.org. </span>
<span id="t1b_4732" class="t s3_4732">2:0 </span><span id="t1c_4732" class="t s3_4732">Package C-State Limit (R/W) </span>
<span id="t1d_4732" class="t s3_4732">Specifies the lowest processor-specific C-state code </span>
<span id="t1e_4732" class="t s3_4732">name (consuming the least power) for the package. </span>
<span id="t1f_4732" class="t s3_4732">The default is set as factory-configured package C- </span>
<span id="t1g_4732" class="t s3_4732">state limit. </span>
<span id="t1h_4732" class="t s3_4732">The following C-state code name encodings are </span>
<span id="t1i_4732" class="t s3_4732">supported: </span>
<span id="t1j_4732" class="t s3_4732">000b: C0/C1 (no package C-sate support) </span>
<span id="t1k_4732" class="t s3_4732">001b: C2 </span>
<span id="t1l_4732" class="t s3_4732">010b: C6 no retention </span>
<span id="t1m_4732" class="t s3_4732">011b: C6 retention </span>
<span id="t1n_4732" class="t s3_4732">100b: C7 </span>
<span id="t1o_4732" class="t s3_4732">101b: C7s </span>
<span id="t1p_4732" class="t s3_4732">111: No package C-state limit. </span>
<span id="t1q_4732" class="t s3_4732">Note: This field cannot be used to limit package C- </span>
<span id="t1r_4732" class="t s3_4732">state to C3. </span>
<span id="t1s_4732" class="t s4_4732">Table 2-25. </span><span id="t1t_4732" class="t s4_4732">Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge </span>
<span id="t1u_4732" class="t s4_4732">Microarchitecture (Contd.) </span>
<span id="t1v_4732" class="t s5_4732">Register </span>
<span id="t1w_4732" class="t s5_4732">Address </span><span id="t1x_4732" class="t s5_4732">Register Name / Bit Fields </span><span id="t1y_4732" class="t s5_4732">Scope </span><span id="t1z_4732" class="t s5_4732">Bit Description </span>
<span id="t20_4732" class="t s5_4732">Hex </span><span id="t21_4732" class="t s5_4732">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
