Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 10:25:21 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    397         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (397)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (765)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (397)
--------------------------
 There are 332 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (765)
--------------------------------------------------
 There are 765 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.315        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.315        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.736ns (30.659%)  route 3.926ns (69.341%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.751     5.513    joystick_test/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     6.031 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.705    joystick_test/count_reg_n_0_[21]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.146     6.851 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.323     7.174    joystick_test/count[23]_i_13_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.502 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.720     8.222    joystick_test/count[23]_i_7_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.346 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.601     8.947    joystick_test/count[23]_i_10_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.514     9.585    joystick_test/count[23]_i_4_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.709 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.452    10.161    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.285 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.151    10.436    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.560 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.492    11.052    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.176 r  joystick_test/spi_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.176    joystick_test/spi_master_0_n_6
    SLICE_X12Y36         FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.572    15.055    joystick_test/clk_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  joystick_test/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)        0.077    15.491    joystick_test/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.736ns (30.719%)  route 3.915ns (69.281%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.751     5.513    joystick_test/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     6.031 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.705    joystick_test/count_reg_n_0_[21]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.146     6.851 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.323     7.174    joystick_test/count[23]_i_13_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.502 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.720     8.222    joystick_test/count[23]_i_7_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.346 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.601     8.947    joystick_test/count[23]_i_10_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.514     9.585    joystick_test/count[23]_i_4_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.709 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.452    10.161    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.285 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.151    10.436    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.560 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.481    11.041    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.165 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.165    joystick_test/spi_master_0_n_5
    SLICE_X12Y37         FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.573    15.056    joystick_test/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  joystick_test/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.394    15.450    
                         clock uncertainty           -0.035    15.415    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)        0.077    15.492    joystick_test/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.957ns (38.383%)  route 3.142ns (61.617%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.478     6.057 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.029     7.087    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.295     7.382 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.382    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.915 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.915    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.032    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.261 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          0.809     9.070    joystick_test/spi_master_0/busy1
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.305     9.375 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.303    10.678    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.572    15.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X12Y35         FDRE (Setup_fdre_C_CE)      -0.377    15.037    joystick_test/spi_master_0/rx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.957ns (38.383%)  route 3.142ns (61.617%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.478     6.057 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.029     7.087    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.295     7.382 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.382    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.915 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.915    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.032    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.261 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          0.809     9.070    joystick_test/spi_master_0/busy1
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.305     9.375 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.303    10.678    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.572    15.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[1]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X12Y35         FDRE (Setup_fdre_C_CE)      -0.377    15.037    joystick_test/spi_master_0/rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.957ns (38.383%)  route 3.142ns (61.617%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.478     6.057 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.029     7.087    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.295     7.382 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.382    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.915 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.915    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.032    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.261 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          0.809     9.070    joystick_test/spi_master_0/busy1
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.305     9.375 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.303    10.678    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.572    15.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[2]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X12Y35         FDRE (Setup_fdre_C_CE)      -0.377    15.037    joystick_test/spi_master_0/rx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.957ns (38.383%)  route 3.142ns (61.617%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.478     6.057 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.029     7.087    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.295     7.382 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.382    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.915 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.915    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.032 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.032    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.261 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          0.809     9.070    joystick_test/spi_master_0/busy1
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.305     9.375 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           1.303    10.678    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.572    15.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X12Y35         FDRE (Setup_fdre_C_CE)      -0.377    15.037    joystick_test/spi_master_0/rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.612ns (28.990%)  route 3.948ns (71.010%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.751     5.513    joystick_test/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     6.031 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.705    joystick_test/count_reg_n_0_[21]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.146     6.851 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.323     7.174    joystick_test/count[23]_i_13_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.502 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.720     8.222    joystick_test/count[23]_i_7_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.346 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.601     8.947    joystick_test/count[23]_i_10_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.514     9.585    joystick_test/count[23]_i_4_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.709 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.682    10.391    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.515 r  joystick_test/spi_master_0/byte[2]_i_2/O
                         net (fo=3, routed)           0.435    10.950    joystick_test/spi_master_0/byte
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.124    11.074 r  joystick_test/spi_master_0/byte[1]_i_1/O
                         net (fo=1, routed)           0.000    11.074    joystick_test/spi_master_0_n_9
    SLICE_X12Y38         FDRE                                         r  joystick_test/byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.574    15.057    joystick_test/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  joystick_test/byte_reg[1]/C
                         clock pessimism              0.394    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.081    15.497    joystick_test/byte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.612ns (29.048%)  route 3.937ns (70.952%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.751     5.513    joystick_test/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     6.031 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.705    joystick_test/count_reg_n_0_[21]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.146     6.851 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.323     7.174    joystick_test/count[23]_i_13_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.502 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.720     8.222    joystick_test/count[23]_i_7_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.346 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.601     8.947    joystick_test/count[23]_i_10_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.514     9.585    joystick_test/count[23]_i_4_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.709 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.682    10.391    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.515 r  joystick_test/spi_master_0/byte[2]_i_2/O
                         net (fo=3, routed)           0.424    10.939    joystick_test/spi_master_0/byte
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.124    11.063 r  joystick_test/spi_master_0/byte[0]_i_1/O
                         net (fo=1, routed)           0.000    11.063    joystick_test/spi_master_0_n_10
    SLICE_X12Y38         FDRE                                         r  joystick_test/byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.574    15.057    joystick_test/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  joystick_test/byte_reg[0]/C
                         clock pessimism              0.394    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.077    15.493    joystick_test/byte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.605ns (28.901%)  route 3.948ns (71.099%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.751     5.513    joystick_test/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     6.031 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.705    joystick_test/count_reg_n_0_[21]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.146     6.851 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.323     7.174    joystick_test/count[23]_i_13_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.502 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.720     8.222    joystick_test/count[23]_i_7_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.346 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.601     8.947    joystick_test/count[23]_i_10_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.514     9.585    joystick_test/count[23]_i_4_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.709 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.682    10.391    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.124    10.515 r  joystick_test/spi_master_0/byte[2]_i_2/O
                         net (fo=3, routed)           0.435    10.950    joystick_test/spi_master_0/byte
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.117    11.067 r  joystick_test/spi_master_0/byte[2]_i_1/O
                         net (fo=1, routed)           0.000    11.067    joystick_test/spi_master_0_n_8
    SLICE_X12Y38         FDRE                                         r  joystick_test/byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.574    15.057    joystick_test/clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  joystick_test/byte_reg[2]/C
                         clock pessimism              0.394    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)        0.118    15.534    joystick_test/byte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 1.736ns (31.573%)  route 3.762ns (68.427%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.751     5.513    joystick_test/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  joystick_test/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     6.031 r  joystick_test/count_reg[21]/Q
                         net (fo=3, routed)           0.673     6.705    joystick_test/count_reg_n_0_[21]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.146     6.851 f  joystick_test/count[23]_i_13/O
                         net (fo=1, routed)           0.323     7.174    joystick_test/count[23]_i_13_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.328     7.502 r  joystick_test/count[23]_i_7/O
                         net (fo=2, routed)           0.720     8.222    joystick_test/count[23]_i_7_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.346 r  joystick_test/count[23]_i_10/O
                         net (fo=2, routed)           0.601     8.947    joystick_test/count[23]_i_10_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  joystick_test/count[23]_i_4/O
                         net (fo=25, routed)          0.514     9.585    joystick_test/count[23]_i_4_n_0
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.709 r  joystick_test/byte[2]_i_3/O
                         net (fo=2, routed)           0.452    10.161    joystick_test/spi_master_0/byte_reg[0]_1
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.285 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.151    10.436    joystick_test/spi_master_0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.560 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.328    10.888    joystick_test/spi_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X11Y36         LUT4 (Prop_lut4_I2_O)        0.124    11.012 r  joystick_test/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.012    joystick_test/spi_master_0_n_7
    SLICE_X11Y36         FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.573    15.056    joystick_test/clk_IBUF_BUFG
    SLICE_X11Y36         FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.430    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.029    15.480    joystick_test/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  4.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.993%)  route 0.118ns (23.007%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.016    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.477%)  route 0.118ns (22.523%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.027    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.591     1.538    joystick_test/clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  joystick_test/spi_rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  joystick_test/spi_rx_data_reg[8]/Q
                         net (fo=1, routed)           0.115     1.794    joystick_test/p_1_in[0]
    SLICE_X16Y38         FDRE                                         r  joystick_test/y_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.055    joystick_test/clk_IBUF_BUFG
    SLICE_X16Y38         FDRE                                         r  joystick_test/y_position_reg[0]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.063     1.638    joystick_test/y_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=1, routed)           0.112     1.790    joystick_test/spi_master_0/rx_buffer[7]
    SLICE_X13Y36         FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.858     2.052    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[7]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.078     1.630    joystick_test/spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  joystick_test/spi_rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/spi_rx_data_reg[10]/Q
                         net (fo=1, routed)           0.112     1.790    joystick_test/p_1_in[2]
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.055    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[2]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.075     1.629    joystick_test/y_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  joystick_test/spi_rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/spi_rx_data_reg[11]/Q
                         net (fo=1, routed)           0.112     1.790    joystick_test/p_1_in[3]
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.055    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[3]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.071     1.625    joystick_test/y_position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           793 Endpoints
Min Delay           793 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.873ns  (logic 17.196ns (33.801%)  route 33.678ns (66.199%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.421    42.862    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    42.986 r  vga_display/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.350    47.336    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    50.873 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.873    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.854ns  (logic 17.205ns (33.832%)  route 33.649ns (66.168%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.424    42.866    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I1_O)        0.124    42.990 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.317    47.307    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    50.854 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.854    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.675ns  (logic 17.173ns (33.888%)  route 33.503ns (66.112%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.016    42.457    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124    42.581 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.580    47.161    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    50.675 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.675    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.608ns  (logic 17.499ns (34.577%)  route 33.109ns (65.423%))
  Logic Levels:           47  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=5 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.146    41.053 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.173    42.225    vga_display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I2_O)        0.354    42.579 r  vga_display/red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.316    46.895    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.713    50.608 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.608    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.571ns  (logic 17.205ns (34.021%)  route 33.366ns (65.979%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.424    42.866    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I1_O)        0.124    42.990 r  vga_display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.034    47.024    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    50.571 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.571    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.466ns  (logic 17.195ns (34.072%)  route 33.271ns (65.928%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.253    42.694    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    42.818 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.112    46.929    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    50.466 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.466    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.388ns  (logic 17.215ns (34.164%)  route 33.173ns (65.836%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.253    42.694    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I1_O)        0.124    42.818 r  vga_display/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.013    46.831    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    50.388 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.388    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.384ns  (logic 17.216ns (34.170%)  route 33.168ns (65.830%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.016    42.457    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.124    42.581 r  vga_display/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.245    46.826    blue_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    50.384 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.384    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.354ns  (logic 17.205ns (34.169%)  route 33.148ns (65.831%))
  Logic Levels:           48  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 f  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.124    41.031 r  vga_display/red_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.286    41.317    vga_display/red1
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    41.441 r  vga_display/red_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.253    42.694    vga_display/red_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    42.818 r  vga_display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.988    46.806    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    50.354 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.354    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.299ns  (logic 17.291ns (34.376%)  route 33.008ns (65.624%))
  Logic Levels:           47  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[3]/C
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_display/vcount_reg[3]/Q
                         net (fo=19, routed)          2.367     2.885    vga_display/vcount_reg_n_0_[3]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.009 r  vga_display/red_OBUF[3]_inst_i_1690/O
                         net (fo=1, routed)           0.000     3.009    vga_display/red_OBUF[3]_inst_i_1690_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.385 r  vga_display/red_OBUF[3]_inst_i_1273/CO[3]
                         net (fo=1, routed)           0.000     3.385    vga_display/red_OBUF[3]_inst_i_1273_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.502 r  vga_display/red_OBUF[3]_inst_i_1275/CO[3]
                         net (fo=1, routed)           0.000     3.502    vga_display/red_OBUF[3]_inst_i_1275_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  vga_display/red_OBUF[3]_inst_i_1269/CO[3]
                         net (fo=1, routed)           0.000     3.619    vga_display/red_OBUF[3]_inst_i_1269_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  vga_display/red_OBUF[3]_inst_i_1268/CO[3]
                         net (fo=1, routed)           0.000     3.736    vga_display/red_OBUF[3]_inst_i_1268_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  vga_display/red_OBUF[3]_inst_i_1284/CO[3]
                         net (fo=1, routed)           0.000     3.853    vga_display/red_OBUF[3]_inst_i_1284_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  vga_display/red_OBUF[3]_inst_i_907/CO[3]
                         net (fo=1, routed)           0.000     3.970    vga_display/red_OBUF[3]_inst_i_907_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  vga_display/red_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000     4.087    vga_display/red_OBUF[3]_inst_i_561_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.402 r  vga_display/red_OBUF[3]_inst_i_335/O[3]
                         net (fo=438, routed)         3.516     7.918    vga_display/red_OBUF[3]_inst_i_335_n_4
    SLICE_X18Y1          LUT3 (Prop_lut3_I1_O)        0.307     8.225 r  vga_display/red_OBUF[3]_inst_i_1276/O
                         net (fo=17, routed)          1.706     9.931    vga_display/red_OBUF[3]_inst_i_1276_n_0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.055 r  vga_display/red_OBUF[3]_inst_i_846/O
                         net (fo=2, routed)           1.325    11.380    vga_display/red_OBUF[3]_inst_i_846_n_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.504 r  vga_display/red_OBUF[3]_inst_i_850/O
                         net (fo=1, routed)           0.000    11.504    vga_display/red_OBUF[3]_inst_i_850_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.884 r  vga_display/red_OBUF[3]_inst_i_546/CO[3]
                         net (fo=1, routed)           0.000    11.884    vga_display/red_OBUF[3]_inst_i_546_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  vga_display/red_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000    12.001    vga_display/red_OBUF[3]_inst_i_557_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.324 r  vga_display/red_OBUF[3]_inst_i_937/O[1]
                         net (fo=3, routed)           1.376    13.700    vga_display/red_OBUF[3]_inst_i_937_n_6
    SLICE_X23Y8          LUT3 (Prop_lut3_I1_O)        0.306    14.006 r  vga_display/red_OBUF[3]_inst_i_936/O
                         net (fo=2, routed)           1.126    15.133    vga_display/red_OBUF[3]_inst_i_936_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.152    15.285 r  vga_display/red_OBUF[3]_inst_i_1871/O
                         net (fo=2, routed)           1.041    16.326    vga_display/red_OBUF[3]_inst_i_1871_n_0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.326    16.652 r  vga_display/red_OBUF[3]_inst_i_1875/O
                         net (fo=1, routed)           0.000    16.652    vga_display/red_OBUF[3]_inst_i_1875_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.165 r  vga_display/red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000    17.165    vga_display/red_OBUF[3]_inst_i_1510_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  vga_display/red_OBUF[3]_inst_i_1091/CO[3]
                         net (fo=1, routed)           0.000    17.282    vga_display/red_OBUF[3]_inst_i_1091_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  vga_display/red_OBUF[3]_inst_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.399    vga_display/red_OBUF[3]_inst_i_1088_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.714 f  vga_display/red_OBUF[3]_inst_i_1085/O[3]
                         net (fo=14, routed)          1.889    19.603    vga_display/red_OBUF[3]_inst_i_1085_n_4
    SLICE_X19Y8          LUT3 (Prop_lut3_I0_O)        0.335    19.938 r  vga_display/red_OBUF[3]_inst_i_915/O
                         net (fo=1, routed)           0.857    20.795    vga_display/red_OBUF[3]_inst_i_915_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    21.534 r  vga_display/red_OBUF[3]_inst_i_566/O[2]
                         net (fo=3, routed)           1.152    22.686    vga_display/red_OBUF[3]_inst_i_566_n_5
    SLICE_X21Y10         LUT4 (Prop_lut4_I0_O)        0.302    22.988 r  vga_display/red_OBUF[3]_inst_i_924/O
                         net (fo=1, routed)           0.800    23.788    vga_display/red_OBUF[3]_inst_i_924_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.295 r  vga_display/red_OBUF[3]_inst_i_572/CO[3]
                         net (fo=1, routed)           0.000    24.295    vga_display/red_OBUF[3]_inst_i_572_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.566 r  vga_display/red_OBUF[3]_inst_i_337/CO[0]
                         net (fo=1, routed)           0.922    25.488    vga_display/red_OBUF[3]_inst_i_337_n_3
    SLICE_X20Y10         LUT5 (Prop_lut5_I4_O)        0.373    25.861 r  vga_display/red_OBUF[3]_inst_i_132/O
                         net (fo=111, routed)         2.208    28.069    vga_display/red_OBUF[3]_inst_i_132_n_0
    SLICE_X14Y3          LUT3 (Prop_lut3_I1_O)        0.150    28.219 r  vga_display/red_OBUF[3]_inst_i_723/O
                         net (fo=1, routed)           0.339    28.558    vga_display/red_OBUF[3]_inst_i_723_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    29.357 r  vga_display/red_OBUF[3]_inst_i_440/CO[3]
                         net (fo=1, routed)           0.000    29.357    vga_display/red_OBUF[3]_inst_i_440_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.474 r  vga_display/red_OBUF[3]_inst_i_1509/CO[3]
                         net (fo=1, routed)           0.000    29.474    vga_display/red_OBUF[3]_inst_i_1509_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.789 r  vga_display/red_OBUF[3]_inst_i_1090/O[3]
                         net (fo=3, routed)           0.768    30.557    vga_display/Y_COORD1[12]
    SLICE_X14Y5          LUT5 (Prop_lut5_I0_O)        0.307    30.864 r  vga_display/red_OBUF[3]_inst_i_652/O
                         net (fo=5, routed)           1.387    32.251    vga_display/red_OBUF[3]_inst_i_652_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.375 r  vga_display/red_OBUF[3]_inst_i_1958/O
                         net (fo=1, routed)           0.000    32.375    vga_display/red_OBUF[3]_inst_i_1958_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.888 r  vga_display/red_OBUF[3]_inst_i_1624/CO[3]
                         net (fo=1, routed)           0.000    32.888    vga_display/red_OBUF[3]_inst_i_1624_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.127 r  vga_display/red_OBUF[3]_inst_i_1218/O[2]
                         net (fo=1, routed)           0.945    34.073    vga_display/red_OBUF[3]_inst_i_1218_n_5
    SLICE_X17Y7          LUT6 (Prop_lut6_I5_O)        0.301    34.374 r  vga_display/red_OBUF[3]_inst_i_817/O
                         net (fo=1, routed)           0.000    34.374    vga_display/red_OBUF[3]_inst_i_817_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.772 r  vga_display/red_OBUF[3]_inst_i_535/CO[3]
                         net (fo=1, routed)           0.000    34.772    vga_display/red_OBUF[3]_inst_i_535_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.994 r  vga_display/red_OBUF[3]_inst_i_505/O[0]
                         net (fo=2, routed)           1.160    36.154    vga_display/red5[24]
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831    36.985 r  vga_display/red_OBUF[3]_inst_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.985    vga_display/red_OBUF[3]_inst_i_268_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.319 r  vga_display/red_OBUF[3]_inst_i_100/O[1]
                         net (fo=1, routed)           0.952    38.270    vga_display/red4[29]
    SLICE_X21Y18         LUT2 (Prop_lut2_I1_O)        0.303    38.573 r  vga_display/red_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.000    38.573    vga_display/red_OBUF[3]_inst_i_103_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.123 r  vga_display/red_OBUF[3]_inst_i_20/CO[3]
                         net (fo=2, routed)           1.784    40.907    vga_display/red_OBUF[3]_inst_i_20_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.146    41.053 r  vga_display/red_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.396    42.448    vga_display/red_OBUF[3]_inst_i_4_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.328    42.776 r  vga_display/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.992    46.768    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    50.299 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.299    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_pieces_reg[7,1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[7,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE                         0.000     0.000 r  white_pieces_reg[7,1][0]/C
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[7,1][0]/Q
                         net (fo=8, routed)           0.132     0.273    white_pieces_reg[7,_n_0_1][0]
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  white_pieces[7,1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.318    white_pieces[7,1][0]_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  white_pieces_reg[7,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[6,5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.881%)  route 0.129ns (38.119%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE                         0.000     0.000 r  white_pieces_reg[6,5][0]/C
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  white_pieces_reg[6,5][0]/Q
                         net (fo=7, routed)           0.129     0.293    white_pieces_reg[6,_n_0_5][0]
    SLICE_X14Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  white_pieces[6,5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.338    white_pieces[6,5][0]_i_1_n_0
    SLICE_X14Y27         FDRE                                         r  white_pieces_reg[6,5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[0,5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[0,5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE                         0.000     0.000 r  legal_moves_reg[0,5]/C
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[0,5]/Q
                         net (fo=2, routed)           0.167     0.308    legal_moves_reg[0,_n_0_5]
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  legal_moves[0,5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    legal_moves[0,5]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  legal_moves_reg[0,5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[1,0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[1,0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE                         0.000     0.000 r  legal_moves_reg[1,0]/C
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[1,0]/Q
                         net (fo=2, routed)           0.167     0.308    legal_moves_reg[1,_n_0_0]
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  legal_moves[1,0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    legal_moves[1,0]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  legal_moves_reg[1,0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[5,4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[5,4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE                         0.000     0.000 r  legal_moves_reg[5,4]/C
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[5,4]/Q
                         net (fo=2, routed)           0.167     0.308    legal_moves_reg[5,_n_0_4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  legal_moves[5,4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    legal_moves[5,4]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  legal_moves_reg[5,4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[5,7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[5,7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE                         0.000     0.000 r  legal_moves_reg[5,7]/C
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[5,7]/Q
                         net (fo=2, routed)           0.167     0.308    legal_moves_reg[5,_n_0_7]
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  legal_moves[5,7]_i_1/O
                         net (fo=1, routed)           0.000     0.353    legal_moves[5,7]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  legal_moves_reg[5,7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[3,1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[3,1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  legal_moves_reg[3,1]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[3,1]/Q
                         net (fo=2, routed)           0.167     0.308    legal_moves_reg[3,_n_0_1]
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  legal_moves[3,1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    legal_moves[3,1]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  legal_moves_reg[3,1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 legal_moves_reg[6,3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            legal_moves_reg[6,3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE                         0.000     0.000 r  legal_moves_reg[6,3]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  legal_moves_reg[6,3]/Q
                         net (fo=2, routed)           0.167     0.308    legal_moves_reg[6,_n_0_3]
    SLICE_X37Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  legal_moves[6,3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    legal_moves[6,3]_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  legal_moves_reg[6,3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[0,3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[0,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE                         0.000     0.000 r  black_pieces_reg[0,3][0]/C
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[0,3][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[0,_n_0_3][0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[0,3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[0,3][0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  black_pieces_reg[0,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[1,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[1,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE                         0.000     0.000 r  black_pieces_reg[1,0][0]/C
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[1,0][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[1,_n_0_0][0]
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[1,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[1,0][0]_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  black_pieces_reg[1,0][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 4.006ns (60.858%)  route 2.576ns (39.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.748     5.510    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  joystick_test/cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.966 r  joystick_test/cs_n_reg/Q
                         net (fo=1, routed)           2.576     8.543    cs_n_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    12.093 r  cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    12.093    cs_n
    AB7                                                               r  cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 2.249ns (35.882%)  route 4.019ns (64.118%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.457    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.780 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.780    joystick_test_n_66
    SLICE_X14Y15         FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 2.241ns (35.800%)  route 4.019ns (64.200%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.457    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.772 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.772    joystick_test_n_64
    SLICE_X14Y15         FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 2.165ns (35.011%)  route 4.019ns (64.989%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.457    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.696 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.696    joystick_test_n_65
    SLICE_X14Y15         FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 2.145ns (34.800%)  route 4.019ns (65.200%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.457    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.676 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.676    joystick_test_n_67
    SLICE_X14Y15         FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 2.132ns (34.662%)  route 4.019ns (65.338%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.663 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.663    joystick_test_n_62
    SLICE_X14Y14         FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 2.124ns (34.577%)  route 4.019ns (65.423%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.655 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.655    joystick_test_n_60
    SLICE_X14Y14         FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 2.048ns (33.757%)  route 4.019ns (66.243%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.579 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.579    joystick_test_n_61
    SLICE_X14Y14         FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 4.148ns (69.290%)  route 1.838ns (30.710%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419     5.998 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.838     7.837    mosi_TRI
    AB6                  OBUFT (TriStatE_obuft_T_O)
                                                      3.729    11.565 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.565    mosi
    AB6                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 2.028ns (33.538%)  route 4.019ns (66.462%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.750     5.512    joystick_test/clk_IBUF_BUFG
    SLICE_X17Y38         FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.968 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           0.982     6.951    joystick_test/y_position[1]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=63, routed)          2.557     9.631    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  joystick_test/MOVE_Y[0]_i_8/O
                         net (fo=1, routed)           0.480    10.235    joystick_test/MOVE_Y[0]_i_8_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.755 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.755    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.872 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.872    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.989 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.989    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.106    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.223    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.340    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.559 r  joystick_test/MOVE_Y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.559    joystick_test_n_63
    SLICE_X14Y14         FDRE                                         r  MOVE_Y_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.275ns (37.637%)  route 0.456ns (62.363%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.536    joystick_test/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.456     2.156    joystick_test/x_position[6]
    SLICE_X27Y28         LUT5 (Prop_lut5_I3_O)        0.045     2.201 r  joystick_test/MOVE_X[28]_i_3/O
                         net (fo=1, routed)           0.000     2.201    joystick_test/MOVE_X[28]_i_3_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.267 r  joystick_test/MOVE_X_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.267    joystick_test_n_97
    SLICE_X27Y28         FDRE                                         r  MOVE_X_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.272ns (37.226%)  route 0.459ns (62.774%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.536    joystick_test/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  joystick_test/x_position_reg[6]/Q
                         net (fo=33, routed)          0.459     2.159    joystick_test/x_position[6]
    SLICE_X27Y28         LUT5 (Prop_lut5_I3_O)        0.045     2.204 r  joystick_test/MOVE_X[28]_i_2/O
                         net (fo=1, routed)           0.000     2.204    joystick_test/MOVE_X[28]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.267 r  joystick_test/MOVE_X_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.267    joystick_test_n_96
    SLICE_X27Y28         FDRE                                         r  MOVE_X_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.274ns (35.630%)  route 0.495ns (64.370%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.536    joystick_test/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  joystick_test/x_position_reg[7]/Q
                         net (fo=33, routed)          0.495     2.195    joystick_test/x_position[7]
    SLICE_X27Y27         LUT5 (Prop_lut5_I1_O)        0.045     2.240 r  joystick_test/MOVE_X[24]_i_4/O
                         net (fo=1, routed)           0.000     2.240    joystick_test/MOVE_X[24]_i_4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.305 r  joystick_test/MOVE_X_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.305    joystick_test_n_94
    SLICE_X27Y27         FDRE                                         r  MOVE_X_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.771ns  (logic 0.279ns (36.201%)  route 0.492ns (63.799%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.536    joystick_test/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  joystick_test/x_position_reg[7]/Q
                         net (fo=33, routed)          0.492     2.192    joystick_test/x_position[7]
    SLICE_X27Y28         LUT5 (Prop_lut5_I1_O)        0.045     2.237 r  joystick_test/MOVE_X[28]_i_5/O
                         net (fo=1, routed)           0.000     2.237    joystick_test/MOVE_X[28]_i_5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.307 r  joystick_test/MOVE_X_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.307    joystick_test_n_99
    SLICE_X27Y28         FDRE                                         r  MOVE_X_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.279ns (35.999%)  route 0.496ns (64.001%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.536    joystick_test/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  joystick_test/x_position_reg[7]/Q
                         net (fo=33, routed)          0.496     2.196    joystick_test/x_position[7]
    SLICE_X27Y27         LUT5 (Prop_lut5_I1_O)        0.045     2.241 r  joystick_test/MOVE_X[24]_i_5/O
                         net (fo=1, routed)           0.000     2.241    joystick_test/MOVE_X[24]_i_5_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.311 r  joystick_test/MOVE_X_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.311    joystick_test_n_95
    SLICE_X27Y27         FDRE                                         r  MOVE_X_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.250ns (31.387%)  route 0.547ns (68.613%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.547     2.224    joystick_test/y_position[7]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.269 r  joystick_test/MOVE_Y[28]_i_5/O
                         net (fo=1, routed)           0.000     2.269    joystick_test/MOVE_Y[28]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.333 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.333    joystick_test_n_64
    SLICE_X14Y15         FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.800ns  (logic 0.251ns (31.394%)  route 0.549ns (68.606%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.549     2.226    joystick_test/y_position[7]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.271 r  joystick_test/MOVE_Y[28]_i_6/O
                         net (fo=1, routed)           0.000     2.271    joystick_test/MOVE_Y[28]_i_6_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.336 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.336    joystick_test_n_65
    SLICE_X14Y15         FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.250ns (31.107%)  route 0.554ns (68.893%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.554     2.232    joystick_test/y_position[7]
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.045     2.277 r  joystick_test/MOVE_Y[24]_i_6/O
                         net (fo=1, routed)           0.000     2.277    joystick_test/MOVE_Y[24]_i_6_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.341 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.341    joystick_test_n_60
    SLICE_X14Y14         FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.315ns (39.048%)  route 0.492ns (60.952%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.589     1.536    joystick_test/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  joystick_test/x_position_reg[7]/Q
                         net (fo=33, routed)          0.492     2.192    joystick_test/x_position[7]
    SLICE_X27Y28         LUT5 (Prop_lut5_I1_O)        0.045     2.237 r  joystick_test/MOVE_X[28]_i_5/O
                         net (fo=1, routed)           0.000     2.237    joystick_test/MOVE_X[28]_i_5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.343 r  joystick_test/MOVE_X_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.343    joystick_test_n_98
    SLICE_X27Y28         FDRE                                         r  MOVE_X_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.251ns (31.115%)  route 0.556ns (68.885%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/y_position_reg[7]/Q
                         net (fo=63, routed)          0.556     2.234    joystick_test/y_position[7]
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.045     2.279 r  joystick_test/MOVE_Y[24]_i_7/O
                         net (fo=1, routed)           0.000     2.279    joystick_test/MOVE_Y[24]_i_7_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.344 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.344    joystick_test_n_61
    SLICE_X14Y14         FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.460ns (43.878%)  route 1.867ns (56.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.867     3.326    joystick_test/spi_master_0/D[0]
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.572     5.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.228ns (21.322%)  route 0.840ns (78.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.840     1.067    joystick_test/spi_master_0/D[0]
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.858     2.052    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





