// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2019 Daniel Gl√∂ckner <dg@emlix.com>
 */

/ {
	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usbotg1pwrgrp>;
		compatible = "regulator-fixed";
		regulator-name = "usb_otg1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_can_en: regulator-can-en {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_can_en>;
		regulator-name = "reg_can_en";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <20>;
		enable-active-high;
	};

	clocks {
		#address-cells = <1>;
		#size-cells = <0>;

		can_osc_20m: can-clock@0 {
			compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
			clock-frequency = <20000000>;
			clock-output-names = "can_osc_20m";
		};
	};
};

&iomuxc {
	imx8mm-phyboard-polis {
		pinctrl_can_en: can-engrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT	0x00
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK	0x82
				MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI	0x82
				MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO	0x82
			>;
		};

		pinctrl_ecspi1_cs: ecspi1csgrp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9	0x00
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK	0x82
				MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI	0x82
				MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO	0x82
			>;
		};

		pinctrl_ecspi2_cs: ecspi2csgrp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13	0x00
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL		0x400001c3
				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA		0x400001c3
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				/* /PERST */
				MX8MM_IOMUXC_SAI1_RXD7_GPIO4_IO9	0x00
				/* COEX1 */
				MX8MM_IOMUXC_SAI1_TXD0_GPIO4_IO12	0x12
				/* COEX2 */
				MX8MM_IOMUXC_SAI1_TXD7_GPIO4_IO19	0x12
			>;
		};

		pinctrl_tpm: tpmgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10	0x140
				MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11	0x140
			>;
		};

		pinctrl_usbotg1pwrgrp: usbotg1pwrgrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12	0x00
			>;
		};

		pinctrl_usbotg1grp: usbotg1grp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO10_USB1_OTG_ID	0x80
				MX8MM_IOMUXC_GPIO1_IO13_USB1_OTG_OC	0x80
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX	0x00
				MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX	0x00
				MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B	0x00
				MX8MM_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B	0x00
			>;
		};

	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&ecspi1 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	status = "okay";

	can0: can@0 {
		compatible = "microchip,mcp2517fd";
		reg = <0>;
		spi-max-frequency = <20000000>;
		interrupt-parent = <&gpio1>;
		interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
		clocks = <&can_osc_20m>;
		xceiver-supply = <&reg_can_en>;
	};
};

&ecspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
	status = "okay";

	tpm: tpm_tis@0 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tpm>;
		compatible = "tcg,tpm_tis-spi";
		reg = <0>;
		spi-max-frequency = <38000000>;
#if 0 /* IRQ support is not properly implemented in the driver */
		interrupt-parent = <&gpio2>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
#endif
	};
};

&gpio2 {
	tpm_nreset {
		gpio-hog;
		gpios = <10 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "TPM_nRESET";
	};
};

&pcie0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio4 9 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MM_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	status = "okay";
	uart-has-rtscts;
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1grp>;
	vbus-supply = <&reg_usb_otg1_vbus>;
	dr_mode = "otg";
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};
