A simple mixed-language AFU that uses Verilog and VHDL modules
