#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Jun 29 19:41:56 2020
# Process ID: 12196
# Log file: C:/Zynk_test/lowlag_test/lowlag_test.runs/impl_1/ip_design_wrapper.vdi
# Journal file: C:/Zynk_test/lowlag_test/lowlag_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ip_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_rst_processing_system7_0_100M_0/ip_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_rst_processing_system7_0_100M_0/ip_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_rst_processing_system7_0_100M_0/ip_design_rst_processing_system7_0_100M_0.xdc] for cell 'ip_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_rst_processing_system7_0_100M_0/ip_design_rst_processing_system7_0_100M_0.xdc] for cell 'ip_design_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc]
Finished Parsing XDC File [C:/Zynk_test/lowlag_test/lowlag_test.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 487.211 ; gain = 289.855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 491.180 ; gain = 3.969
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 147e96057

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 903.020 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 38 cells.
Phase 2 Constant Propagation | Checksum: 28cd037d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 903.020 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 206 unconnected nets.
INFO: [Opt 31-11] Eliminated 148 unconnected cells.
Phase 3 Sweep | Checksum: 211a28233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 903.020 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 903.020 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 211a28233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 903.020 ; gain = 0.000
Implement Debug Cores | Checksum: 1e13eb223
Logic Optimization | Checksum: 1e13eb223

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 211a28233

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 903.020 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 903.020 ; gain = 415.809
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 903.020 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Zynk_test/lowlag_test/lowlag_test.runs/impl_1/ip_design_wrapper_drc_opted.rpt.
Command: place_design -directive SSI_ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'SSI_ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12f47b57f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 903.277 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 903.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 903.277 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: c7ca5e14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 903.277 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: c7ca5e14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 928.629 ; gain = 25.352

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: c7ca5e14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 928.629 ; gain = 25.352

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: ec2eb2b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 928.629 ; gain = 25.352
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15a7020e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 928.629 ; gain = 25.352

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 18f7a3c83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 928.629 ; gain = 25.352
Phase 2.2.1 Place Init Design | Checksum: 234638d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 928.629 ; gain = 25.352
Phase 2.2 Build Placer Netlist Model | Checksum: 234638d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 928.629 ; gain = 25.352

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 234638d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 928.629 ; gain = 25.352
Phase 2.3 Constrain Clocks/Macros | Checksum: 234638d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 928.629 ; gain = 25.352
Phase 2 Placer Initialization | Checksum: 234638d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 928.629 ; gain = 25.352

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 118454390

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 118454390

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 16618cc47

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d3b73dbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1d3b73dbf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 17004edc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1b9e4b254

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 149d3ddd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 930.598 ; gain = 27.320
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 149d3ddd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 149d3ddd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 149d3ddd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 930.598 ; gain = 27.320
Phase 4.6 Small Shape Detail Placement | Checksum: 149d3ddd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 149d3ddd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320
Phase 4 Detail Placement | Checksum: 149d3ddd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 18eb18a3f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 18eb18a3f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.107. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 2470181a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320
Phase 5.2.2 Post Placement Optimization | Checksum: 2470181a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320
Phase 5.2 Post Commit Optimization | Checksum: 2470181a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2470181a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2470181a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 2470181a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320
Phase 5.5 Placer Reporting | Checksum: 2470181a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 27e5ff261

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 27e5ff261

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320
Ending Placer Task | Checksum: 198f7094b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 930.598 ; gain = 27.320
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 930.598 ; gain = 27.578
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 930.598 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 930.598 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 930.598 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 930.598 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 930.598 ; gain = 0.000
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5ce5ead7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1073.809 ; gain = 131.098

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5ce5ead7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1073.809 ; gain = 131.098

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5ce5ead7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1077.773 ; gain = 135.063
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 243b373f8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1102.289 ; gain = 159.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.083  | TNS=0.000  | WHS=-0.144 | THS=-40.891|

Phase 2 Router Initialization | Checksum: 2533f1224

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2056cb1af

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 397f72fc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1102.289 ; gain = 159.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.797  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19ff2e39b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 27d234c03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.766  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27d234c03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578
Phase 4 Rip-up And Reroute | Checksum: 27d234c03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dda0d391

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1dda0d391

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dda0d391

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578
Phase 5 Delay and Skew Optimization | Checksum: 1dda0d391

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1c8aefbce

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.905  | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1fef0fc6f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.503728 %
  Global Horizontal Routing Utilization  = 0.609026 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f23e3647

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f23e3647

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1428c6052

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.905  | TNS=0.000  | WHS=0.063  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1428c6052

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1102.289 ; gain = 159.578

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1102.289 ; gain = 171.691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1102.289 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Zynk_test/lowlag_test/lowlag_test.runs/impl_1/ip_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain2_mul_temp input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain2_mul_temp output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ip_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1430.398 ; gain = 327.953
INFO: [Common 17-206] Exiting Vivado at Mon Jun 29 19:43:39 2020...
