ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB74:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include <stdio.h>
  22:Core/Src/main.c **** #include "fm_init_project.h"
  23:Core/Src/main.c **** #include "fm_rtc.h"
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** uint8_t g_flag = 0;
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 2


  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** // RTC_HandleTypeDef hrtc;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef huart1;
  48:Core/Src/main.c **** UART_HandleTypeDef huart2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** // static void MX_RTC_Init(void);
  58:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  59:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  60:Core/Src/main.c **** //  uint8_t g_Alarm = 0;
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** int _write(int file, char *ptr, int len)
  63:Core/Src/main.c **** {
  64:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
  65:Core/Src/main.c ****     return len;
  66:Core/Src/main.c **** }
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END 0 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****   * @brief  The application entry point.
  76:Core/Src/main.c ****   * @retval int
  77:Core/Src/main.c ****   */
  78:Core/Src/main.c **** int main(void)
  79:Core/Src/main.c **** {
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   // MX_RTC_Init();
 104:Core/Src/main.c ****   MX_USART1_UART_Init();
 105:Core/Src/main.c ****   MX_USART2_UART_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c ****   // HAL_UART_Receive_IT (&huart2, &u8_RxData,1);
 108:Core/Src/main.c ****   fm_fc_init();
 109:Core/Src/main.c ****   if( FM_V0x_Rtc_Init( )) {
 110:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 111:Core/Src/main.c ****       return false;
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c ****   FM_V0x_RTC_Set_RTC();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE END 2 */
 116:Core/Src/main.c ****     SystemClock_Config(); 
 117:Core/Src/main.c ****   /* Infinite loop */
 118:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 119:Core/Src/main.c ****   while (1)
 120:Core/Src/main.c ****   {
 121:Core/Src/main.c ****     /* USER CODE END WHILE */
 122:Core/Src/main.c ****     FM_V0x_RTC_Loop();
 123:Core/Src/main.c ****     DBG_OUT("Enter Sleep Moder\n"); 
 124:Core/Src/main.c ****     HAL_Delay(1000);
 125:Core/Src/main.c ****     HAL_SuspendTick();
 126:Core/Src/main.c ****     HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); // sleep mode
 127:Core/Src/main.c ****     HAL_ResumeTick();
 128:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c ****   /* USER CODE END 3 */
 131:Core/Src/main.c **** }
 132:Core/Src/main.c **** void HAL_RTC_AlarmAEventCallback( RTC_HandleTypeDef *hrtc ) {
 133:Core/Src/main.c ****    DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 134:Core/Src/main.c ****    FM_FUNC_GPIO_LED_STATUS_TOGG();
 135:Core/Src/main.c ****    DBG_OUT("Exit Sleep Moder\n"); 
 136:Core/Src/main.c ****   FM_V0x_RTC_Set_RTC();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** /**
 139:Core/Src/main.c ****   * @brief System Clock Configuration
 140:Core/Src/main.c ****   * @retval None
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c **** void SystemClock_Config(void)
 143:Core/Src/main.c **** {
 144:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 145:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 146:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 147:Core/Src/main.c **** 
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 4


 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 149:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 154:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****     Error_Handler();
 176:Core/Src/main.c ****   }
 177:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 178:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 179:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c **** }
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****   * @brief RTC Initialization Function
 187:Core/Src/main.c ****   * @param None
 188:Core/Src/main.c ****   * @retval None
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /**
 192:Core/Src/main.c ****   * @brief USART1 Initialization Function
 193:Core/Src/main.c ****   * @param None
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 197:Core/Src/main.c **** {
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 204:Core/Src/main.c **** 
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 5


 205:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 206:Core/Src/main.c ****   huart1.Instance = USART1;
 207:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 208:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 209:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 210:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 211:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 212:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 213:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 214:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 215:Core/Src/main.c ****   {
 216:Core/Src/main.c ****     Error_Handler();
 217:Core/Src/main.c ****   }
 218:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** /**
 225:Core/Src/main.c ****   * @brief USART2 Initialization Function
 226:Core/Src/main.c ****   * @param None
 227:Core/Src/main.c ****   * @retval None
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 230:Core/Src/main.c **** {
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 239:Core/Src/main.c ****   huart2.Instance = USART2;
 240:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 241:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 242:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 243:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 244:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 245:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 246:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 247:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /**
 258:Core/Src/main.c ****   * @brief GPIO Initialization Function
 259:Core/Src/main.c ****   * @param None
 260:Core/Src/main.c ****   * @retval None
 261:Core/Src/main.c ****   */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 6


 262:Core/Src/main.c **** static void MX_GPIO_Init(void)
 263:Core/Src/main.c **** {
  26              		.loc 1 263 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 264:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 264 3 view .LVU1
  40              		.loc 1 264 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0494     		str	r4, [sp, #16]
  43 0008 0594     		str	r4, [sp, #20]
  44 000a 0694     		str	r4, [sp, #24]
  45 000c 0794     		str	r4, [sp, #28]
 265:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 266:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 269:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 269 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 269 3 view .LVU4
  49              		.loc 1 269 3 view .LVU5
  50 000e 1D4B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F01002 		orr	r2, r2, #16
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 269 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F01002 		and	r2, r2, #16
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 269 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE4:
  61              		.loc 1 269 3 view .LVU8
 270:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  62              		.loc 1 270 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 270 3 view .LVU10
  65              		.loc 1 270 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F02002 		orr	r2, r2, #32
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 270 3 view .LVU12
  70 002a 9A69     		ldr	r2, [r3, #24]
  71 002c 02F02002 		and	r2, r2, #32
  72 0030 0192     		str	r2, [sp, #4]
  73              		.loc 1 270 3 view .LVU13
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 7


  74 0032 019A     		ldr	r2, [sp, #4]
  75              	.LBE5:
  76              		.loc 1 270 3 view .LVU14
 271:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 271 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 271 3 view .LVU16
  80              		.loc 1 271 3 view .LVU17
  81 0034 9A69     		ldr	r2, [r3, #24]
  82 0036 42F00402 		orr	r2, r2, #4
  83 003a 9A61     		str	r2, [r3, #24]
  84              		.loc 1 271 3 view .LVU18
  85 003c 9A69     		ldr	r2, [r3, #24]
  86 003e 02F00402 		and	r2, r2, #4
  87 0042 0292     		str	r2, [sp, #8]
  88              		.loc 1 271 3 view .LVU19
  89 0044 029A     		ldr	r2, [sp, #8]
  90              	.LBE6:
  91              		.loc 1 271 3 view .LVU20
 272:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 272 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 272 3 view .LVU22
  95              		.loc 1 272 3 view .LVU23
  96 0046 9A69     		ldr	r2, [r3, #24]
  97 0048 42F00802 		orr	r2, r2, #8
  98 004c 9A61     		str	r2, [r3, #24]
  99              		.loc 1 272 3 view .LVU24
 100 004e 9B69     		ldr	r3, [r3, #24]
 101 0050 03F00803 		and	r3, r3, #8
 102 0054 0393     		str	r3, [sp, #12]
 103              		.loc 1 272 3 view .LVU25
 104 0056 039B     		ldr	r3, [sp, #12]
 105              	.LBE7:
 106              		.loc 1 272 3 view .LVU26
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 275:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 107              		.loc 1 275 3 view .LVU27
 108 0058 0B4D     		ldr	r5, .L3+4
 109 005a 2246     		mov	r2, r4
 110 005c 4FF48071 		mov	r1, #256
 111 0060 2846     		mov	r0, r5
 112 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 113              	.LVL0:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /*Configure GPIO pin : PA8 */
 278:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 114              		.loc 1 278 3 view .LVU28
 115              		.loc 1 278 23 is_stmt 0 view .LVU29
 116 0066 4FF48073 		mov	r3, #256
 117 006a 0493     		str	r3, [sp, #16]
 279:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 118              		.loc 1 279 3 is_stmt 1 view .LVU30
 119              		.loc 1 279 24 is_stmt 0 view .LVU31
 120 006c 0123     		movs	r3, #1
 121 006e 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 8


 280:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 122              		.loc 1 280 3 is_stmt 1 view .LVU32
 123              		.loc 1 280 24 is_stmt 0 view .LVU33
 124 0070 0694     		str	r4, [sp, #24]
 281:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 125              		.loc 1 281 3 is_stmt 1 view .LVU34
 126              		.loc 1 281 25 is_stmt 0 view .LVU35
 127 0072 0223     		movs	r3, #2
 128 0074 0793     		str	r3, [sp, #28]
 282:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 129              		.loc 1 282 3 is_stmt 1 view .LVU36
 130 0076 04A9     		add	r1, sp, #16
 131 0078 2846     		mov	r0, r5
 132 007a FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL1:
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 285:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 286:Core/Src/main.c **** }
 134              		.loc 1 286 1 is_stmt 0 view .LVU37
 135 007e 09B0     		add	sp, sp, #36
 136              	.LCFI2:
 137              		.cfi_def_cfa_offset 12
 138              		@ sp needed
 139 0080 30BD     		pop	{r4, r5, pc}
 140              	.L4:
 141 0082 00BF     		.align	2
 142              	.L3:
 143 0084 00100240 		.word	1073876992
 144 0088 00080140 		.word	1073809408
 145              		.cfi_endproc
 146              	.LFE74:
 148              		.section	.text._write,"ax",%progbits
 149              		.align	1
 150              		.global	_write
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	_write:
 156              	.LVL2:
 157              	.LFB68:
  63:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 158              		.loc 1 63 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
  63:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 162              		.loc 1 63 1 is_stmt 0 view .LVU39
 163 0000 10B5     		push	{r4, lr}
 164              	.LCFI3:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 4, -8
 167              		.cfi_offset 14, -4
 168 0002 1446     		mov	r4, r2
  64:Core/Src/main.c ****     return len;
 169              		.loc 1 64 5 is_stmt 1 view .LVU40
 170 0004 4FF0FF33 		mov	r3, #-1
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 9


 171 0008 92B2     		uxth	r2, r2
 172              	.LVL3:
  64:Core/Src/main.c ****     return len;
 173              		.loc 1 64 5 is_stmt 0 view .LVU41
 174 000a 0248     		ldr	r0, .L7
 175              	.LVL4:
  64:Core/Src/main.c ****     return len;
 176              		.loc 1 64 5 view .LVU42
 177 000c FFF7FEFF 		bl	HAL_UART_Transmit
 178              	.LVL5:
  65:Core/Src/main.c **** }
 179              		.loc 1 65 5 is_stmt 1 view .LVU43
  66:Core/Src/main.c **** /* USER CODE END PFP */
 180              		.loc 1 66 1 is_stmt 0 view .LVU44
 181 0010 2046     		mov	r0, r4
 182 0012 10BD     		pop	{r4, pc}
 183              	.LVL6:
 184              	.L8:
  66:Core/Src/main.c **** /* USER CODE END PFP */
 185              		.loc 1 66 1 view .LVU45
 186              		.align	2
 187              	.L7:
 188 0014 00000000 		.word	huart2
 189              		.cfi_endproc
 190              	.LFE68:
 192              		.section	.rodata.HAL_RTC_AlarmAEventCallback.str1.4,"aMS",%progbits,1
 193              		.align	2
 194              	.LC0:
 195 0000 5254435F 		.ascii	"RTC_BUG: Something is wrong in RTC function\015\000"
 195      4255473A 
 195      20536F6D 
 195      65746869 
 195      6E672069 
 196 002d 000000   		.align	2
 197              	.LC1:
 198 0030 45786974 		.ascii	"Exit Sleep Moder\000"
 198      20536C65 
 198      6570204D 
 198      6F646572 
 198      00
 199              		.section	.text.HAL_RTC_AlarmAEventCallback,"ax",%progbits
 200              		.align	1
 201              		.global	HAL_RTC_AlarmAEventCallback
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	HAL_RTC_AlarmAEventCallback:
 207              	.LVL7:
 208              	.LFB70:
 132:Core/Src/main.c ****    DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 209              		.loc 1 132 61 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Core/Src/main.c ****    DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 213              		.loc 1 132 61 is_stmt 0 view .LVU47
 214 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 10


 215              	.LCFI4:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 3, -8
 218              		.cfi_offset 14, -4
 133:Core/Src/main.c ****    FM_FUNC_GPIO_LED_STATUS_TOGG();
 219              		.loc 1 133 4 is_stmt 1 view .LVU48
 220 0002 0748     		ldr	r0, .L11
 221              	.LVL8:
 133:Core/Src/main.c ****    FM_FUNC_GPIO_LED_STATUS_TOGG();
 222              		.loc 1 133 4 is_stmt 0 view .LVU49
 223 0004 FFF7FEFF 		bl	puts
 224              	.LVL9:
 134:Core/Src/main.c ****    DBG_OUT("Exit Sleep Moder\n"); 
 225              		.loc 1 134 4 is_stmt 1 view .LVU50
 226 0008 4FF48071 		mov	r1, #256
 227 000c 0548     		ldr	r0, .L11+4
 228 000e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 229              	.LVL10:
 134:Core/Src/main.c ****    DBG_OUT("Exit Sleep Moder\n"); 
 230              		.loc 1 134 34 discriminator 1 view .LVU51
 135:Core/Src/main.c ****   FM_V0x_RTC_Set_RTC();
 231              		.loc 1 135 4 view .LVU52
 232 0012 0548     		ldr	r0, .L11+8
 233 0014 FFF7FEFF 		bl	puts
 234              	.LVL11:
 136:Core/Src/main.c ****   }
 235              		.loc 1 136 3 view .LVU53
 236 0018 FFF7FEFF 		bl	FM_V0x_RTC_Set_RTC
 237              	.LVL12:
 137:Core/Src/main.c **** /**
 238              		.loc 1 137 3 is_stmt 0 view .LVU54
 239 001c 08BD     		pop	{r3, pc}
 240              	.L12:
 241 001e 00BF     		.align	2
 242              	.L11:
 243 0020 00000000 		.word	.LC0
 244 0024 00080140 		.word	1073809408
 245 0028 30000000 		.word	.LC1
 246              		.cfi_endproc
 247              	.LFE70:
 249              		.section	.text.Error_Handler,"ax",%progbits
 250              		.align	1
 251              		.global	Error_Handler
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	Error_Handler:
 257              	.LFB75:
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /* USER CODE END 4 */
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /**
 293:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 294:Core/Src/main.c ****   * @retval None
 295:Core/Src/main.c ****   */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 11


 296:Core/Src/main.c **** void Error_Handler(void)
 297:Core/Src/main.c **** {
 258              		.loc 1 297 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ Volatile: function does not return.
 261              		@ args = 0, pretend = 0, frame = 0
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		@ link register save eliminated.
 298:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 299:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 300:Core/Src/main.c ****   __disable_irq();
 264              		.loc 1 300 3 view .LVU56
 265              	.LBB8:
 266              	.LBI8:
 267              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 12


  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 13


 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 268              		.loc 2 140 27 view .LVU57
 269              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 270              		.loc 2 142 3 view .LVU58
 271              		.syntax unified
 272              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 273 0000 72B6     		cpsid i
 274              	@ 0 "" 2
 275              		.thumb
 276              		.syntax unified
 277              	.L14:
 278              	.LBE9:
 279              	.LBE8:
 301:Core/Src/main.c ****   while (1)
 280              		.loc 1 301 3 view .LVU59
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 14


 302:Core/Src/main.c ****   {
 303:Core/Src/main.c ****   }
 281              		.loc 1 303 3 view .LVU60
 301:Core/Src/main.c ****   while (1)
 282              		.loc 1 301 9 view .LVU61
 283 0002 FEE7     		b	.L14
 284              		.cfi_endproc
 285              	.LFE75:
 287              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 288              		.align	1
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	MX_USART1_UART_Init:
 294              	.LFB72:
 197:Core/Src/main.c **** 
 295              		.loc 1 197 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 08B5     		push	{r3, lr}
 300              	.LCFI5:
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 3, -8
 303              		.cfi_offset 14, -4
 206:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 304              		.loc 1 206 3 view .LVU63
 206:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 305              		.loc 1 206 19 is_stmt 0 view .LVU64
 306 0002 0A48     		ldr	r0, .L19
 307 0004 0A4B     		ldr	r3, .L19+4
 308 0006 0360     		str	r3, [r0]
 207:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 309              		.loc 1 207 3 is_stmt 1 view .LVU65
 207:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 310              		.loc 1 207 24 is_stmt 0 view .LVU66
 311 0008 4FF4E133 		mov	r3, #115200
 312 000c 4360     		str	r3, [r0, #4]
 208:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 313              		.loc 1 208 3 is_stmt 1 view .LVU67
 208:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 314              		.loc 1 208 26 is_stmt 0 view .LVU68
 315 000e 0023     		movs	r3, #0
 316 0010 8360     		str	r3, [r0, #8]
 209:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 317              		.loc 1 209 3 is_stmt 1 view .LVU69
 209:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 318              		.loc 1 209 24 is_stmt 0 view .LVU70
 319 0012 C360     		str	r3, [r0, #12]
 210:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 320              		.loc 1 210 3 is_stmt 1 view .LVU71
 210:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 321              		.loc 1 210 22 is_stmt 0 view .LVU72
 322 0014 0361     		str	r3, [r0, #16]
 211:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 323              		.loc 1 211 3 is_stmt 1 view .LVU73
 211:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 15


 324              		.loc 1 211 20 is_stmt 0 view .LVU74
 325 0016 0C22     		movs	r2, #12
 326 0018 4261     		str	r2, [r0, #20]
 212:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 327              		.loc 1 212 3 is_stmt 1 view .LVU75
 212:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 328              		.loc 1 212 25 is_stmt 0 view .LVU76
 329 001a 8361     		str	r3, [r0, #24]
 213:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 330              		.loc 1 213 3 is_stmt 1 view .LVU77
 213:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 331              		.loc 1 213 28 is_stmt 0 view .LVU78
 332 001c C361     		str	r3, [r0, #28]
 214:Core/Src/main.c ****   {
 333              		.loc 1 214 3 is_stmt 1 view .LVU79
 214:Core/Src/main.c ****   {
 334              		.loc 1 214 7 is_stmt 0 view .LVU80
 335 001e FFF7FEFF 		bl	HAL_UART_Init
 336              	.LVL13:
 214:Core/Src/main.c ****   {
 337              		.loc 1 214 6 discriminator 1 view .LVU81
 338 0022 00B9     		cbnz	r0, .L18
 222:Core/Src/main.c **** 
 339              		.loc 1 222 1 view .LVU82
 340 0024 08BD     		pop	{r3, pc}
 341              	.L18:
 216:Core/Src/main.c ****   }
 342              		.loc 1 216 5 is_stmt 1 view .LVU83
 343 0026 FFF7FEFF 		bl	Error_Handler
 344              	.LVL14:
 345              	.L20:
 346 002a 00BF     		.align	2
 347              	.L19:
 348 002c 00000000 		.word	huart1
 349 0030 00380140 		.word	1073821696
 350              		.cfi_endproc
 351              	.LFE72:
 353              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 354              		.align	1
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	MX_USART2_UART_Init:
 360              	.LFB73:
 230:Core/Src/main.c **** 
 361              		.loc 1 230 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 08B5     		push	{r3, lr}
 366              	.LCFI6:
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 3, -8
 369              		.cfi_offset 14, -4
 239:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 370              		.loc 1 239 3 view .LVU85
 239:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 16


 371              		.loc 1 239 19 is_stmt 0 view .LVU86
 372 0002 0A48     		ldr	r0, .L25
 373 0004 0A4B     		ldr	r3, .L25+4
 374 0006 0360     		str	r3, [r0]
 240:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 375              		.loc 1 240 3 is_stmt 1 view .LVU87
 240:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 376              		.loc 1 240 24 is_stmt 0 view .LVU88
 377 0008 4FF4E133 		mov	r3, #115200
 378 000c 4360     		str	r3, [r0, #4]
 241:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 379              		.loc 1 241 3 is_stmt 1 view .LVU89
 241:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 380              		.loc 1 241 26 is_stmt 0 view .LVU90
 381 000e 0023     		movs	r3, #0
 382 0010 8360     		str	r3, [r0, #8]
 242:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 383              		.loc 1 242 3 is_stmt 1 view .LVU91
 242:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 384              		.loc 1 242 24 is_stmt 0 view .LVU92
 385 0012 C360     		str	r3, [r0, #12]
 243:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 386              		.loc 1 243 3 is_stmt 1 view .LVU93
 243:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 387              		.loc 1 243 22 is_stmt 0 view .LVU94
 388 0014 0361     		str	r3, [r0, #16]
 244:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 389              		.loc 1 244 3 is_stmt 1 view .LVU95
 244:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 390              		.loc 1 244 20 is_stmt 0 view .LVU96
 391 0016 0C22     		movs	r2, #12
 392 0018 4261     		str	r2, [r0, #20]
 245:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 393              		.loc 1 245 3 is_stmt 1 view .LVU97
 245:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 394              		.loc 1 245 25 is_stmt 0 view .LVU98
 395 001a 8361     		str	r3, [r0, #24]
 246:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 396              		.loc 1 246 3 is_stmt 1 view .LVU99
 246:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 397              		.loc 1 246 28 is_stmt 0 view .LVU100
 398 001c C361     		str	r3, [r0, #28]
 247:Core/Src/main.c ****   {
 399              		.loc 1 247 3 is_stmt 1 view .LVU101
 247:Core/Src/main.c ****   {
 400              		.loc 1 247 7 is_stmt 0 view .LVU102
 401 001e FFF7FEFF 		bl	HAL_UART_Init
 402              	.LVL15:
 247:Core/Src/main.c ****   {
 403              		.loc 1 247 6 discriminator 1 view .LVU103
 404 0022 00B9     		cbnz	r0, .L24
 255:Core/Src/main.c **** 
 405              		.loc 1 255 1 view .LVU104
 406 0024 08BD     		pop	{r3, pc}
 407              	.L24:
 249:Core/Src/main.c ****   }
 408              		.loc 1 249 5 is_stmt 1 view .LVU105
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 17


 409 0026 FFF7FEFF 		bl	Error_Handler
 410              	.LVL16:
 411              	.L26:
 412 002a 00BF     		.align	2
 413              	.L25:
 414 002c 00000000 		.word	huart2
 415 0030 00440040 		.word	1073759232
 416              		.cfi_endproc
 417              	.LFE73:
 419              		.section	.text.SystemClock_Config,"ax",%progbits
 420              		.align	1
 421              		.global	SystemClock_Config
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	SystemClock_Config:
 427              	.LFB71:
 143:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 428              		.loc 1 143 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 80
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432 0000 00B5     		push	{lr}
 433              	.LCFI7:
 434              		.cfi_def_cfa_offset 4
 435              		.cfi_offset 14, -4
 436 0002 95B0     		sub	sp, sp, #84
 437              	.LCFI8:
 438              		.cfi_def_cfa_offset 88
 144:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 439              		.loc 1 144 3 view .LVU107
 144:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 440              		.loc 1 144 22 is_stmt 0 view .LVU108
 441 0004 2822     		movs	r2, #40
 442 0006 0021     		movs	r1, #0
 443 0008 0DEB0200 		add	r0, sp, r2
 444 000c FFF7FEFF 		bl	memset
 445              	.LVL17:
 145:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 446              		.loc 1 145 3 is_stmt 1 view .LVU109
 145:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 447              		.loc 1 145 22 is_stmt 0 view .LVU110
 448 0010 0023     		movs	r3, #0
 449 0012 0593     		str	r3, [sp, #20]
 450 0014 0693     		str	r3, [sp, #24]
 451 0016 0793     		str	r3, [sp, #28]
 452 0018 0893     		str	r3, [sp, #32]
 453 001a 0993     		str	r3, [sp, #36]
 146:Core/Src/main.c **** 
 454              		.loc 1 146 3 is_stmt 1 view .LVU111
 146:Core/Src/main.c **** 
 455              		.loc 1 146 28 is_stmt 0 view .LVU112
 456 001c 0193     		str	r3, [sp, #4]
 457 001e 0293     		str	r3, [sp, #8]
 458 0020 0393     		str	r3, [sp, #12]
 459 0022 0493     		str	r3, [sp, #16]
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 18


 460              		.loc 1 151 3 is_stmt 1 view .LVU113
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 461              		.loc 1 151 36 is_stmt 0 view .LVU114
 462 0024 0523     		movs	r3, #5
 463 0026 0A93     		str	r3, [sp, #40]
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 464              		.loc 1 152 3 is_stmt 1 view .LVU115
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 465              		.loc 1 152 30 is_stmt 0 view .LVU116
 466 0028 4FF48033 		mov	r3, #65536
 467 002c 0B93     		str	r3, [sp, #44]
 153:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 468              		.loc 1 153 3 is_stmt 1 view .LVU117
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 469              		.loc 1 154 3 view .LVU118
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 470              		.loc 1 154 30 is_stmt 0 view .LVU119
 471 002e 0122     		movs	r2, #1
 472 0030 0D92     		str	r2, [sp, #52]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 473              		.loc 1 155 3 is_stmt 1 view .LVU120
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 474              		.loc 1 155 30 is_stmt 0 view .LVU121
 475 0032 0E92     		str	r2, [sp, #56]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 476              		.loc 1 156 3 is_stmt 1 view .LVU122
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 477              		.loc 1 156 34 is_stmt 0 view .LVU123
 478 0034 0222     		movs	r2, #2
 479 0036 1192     		str	r2, [sp, #68]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 480              		.loc 1 157 3 is_stmt 1 view .LVU124
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 481              		.loc 1 157 35 is_stmt 0 view .LVU125
 482 0038 1293     		str	r3, [sp, #72]
 158:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 483              		.loc 1 158 3 is_stmt 1 view .LVU126
 158:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 484              		.loc 1 158 32 is_stmt 0 view .LVU127
 485 003a 4FF4E013 		mov	r3, #1835008
 486 003e 1393     		str	r3, [sp, #76]
 159:Core/Src/main.c ****   {
 487              		.loc 1 159 3 is_stmt 1 view .LVU128
 159:Core/Src/main.c ****   {
 488              		.loc 1 159 7 is_stmt 0 view .LVU129
 489 0040 0AA8     		add	r0, sp, #40
 490 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 491              	.LVL18:
 159:Core/Src/main.c ****   {
 492              		.loc 1 159 6 discriminator 1 view .LVU130
 493 0046 C8B9     		cbnz	r0, .L32
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 494              		.loc 1 166 3 is_stmt 1 view .LVU131
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 495              		.loc 1 166 31 is_stmt 0 view .LVU132
 496 0048 0F23     		movs	r3, #15
 497 004a 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 19


 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 498              		.loc 1 168 3 is_stmt 1 view .LVU133
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 499              		.loc 1 168 34 is_stmt 0 view .LVU134
 500 004c 0221     		movs	r1, #2
 501 004e 0691     		str	r1, [sp, #24]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 502              		.loc 1 169 3 is_stmt 1 view .LVU135
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 503              		.loc 1 169 35 is_stmt 0 view .LVU136
 504 0050 0023     		movs	r3, #0
 505 0052 0793     		str	r3, [sp, #28]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 506              		.loc 1 170 3 is_stmt 1 view .LVU137
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 507              		.loc 1 170 36 is_stmt 0 view .LVU138
 508 0054 4FF48062 		mov	r2, #1024
 509 0058 0892     		str	r2, [sp, #32]
 171:Core/Src/main.c **** 
 510              		.loc 1 171 3 is_stmt 1 view .LVU139
 171:Core/Src/main.c **** 
 511              		.loc 1 171 36 is_stmt 0 view .LVU140
 512 005a 0993     		str	r3, [sp, #36]
 173:Core/Src/main.c ****   {
 513              		.loc 1 173 3 is_stmt 1 view .LVU141
 173:Core/Src/main.c ****   {
 514              		.loc 1 173 7 is_stmt 0 view .LVU142
 515 005c 05A8     		add	r0, sp, #20
 516 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 517              	.LVL19:
 173:Core/Src/main.c ****   {
 518              		.loc 1 173 6 discriminator 1 view .LVU143
 519 0062 68B9     		cbnz	r0, .L33
 177:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 520              		.loc 1 177 3 is_stmt 1 view .LVU144
 177:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 521              		.loc 1 177 38 is_stmt 0 view .LVU145
 522 0064 0123     		movs	r3, #1
 523 0066 0193     		str	r3, [sp, #4]
 178:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 524              		.loc 1 178 3 is_stmt 1 view .LVU146
 178:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 525              		.loc 1 178 35 is_stmt 0 view .LVU147
 526 0068 4FF48073 		mov	r3, #256
 527 006c 0293     		str	r3, [sp, #8]
 179:Core/Src/main.c ****   {
 528              		.loc 1 179 3 is_stmt 1 view .LVU148
 179:Core/Src/main.c ****   {
 529              		.loc 1 179 7 is_stmt 0 view .LVU149
 530 006e 01A8     		add	r0, sp, #4
 531 0070 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 532              	.LVL20:
 179:Core/Src/main.c ****   {
 533              		.loc 1 179 6 discriminator 1 view .LVU150
 534 0074 30B9     		cbnz	r0, .L34
 183:Core/Src/main.c **** 
 535              		.loc 1 183 1 view .LVU151
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 20


 536 0076 15B0     		add	sp, sp, #84
 537              	.LCFI9:
 538              		.cfi_remember_state
 539              		.cfi_def_cfa_offset 4
 540              		@ sp needed
 541 0078 5DF804FB 		ldr	pc, [sp], #4
 542              	.L32:
 543              	.LCFI10:
 544              		.cfi_restore_state
 161:Core/Src/main.c ****   }
 545              		.loc 1 161 5 is_stmt 1 view .LVU152
 546 007c FFF7FEFF 		bl	Error_Handler
 547              	.LVL21:
 548              	.L33:
 175:Core/Src/main.c ****   }
 549              		.loc 1 175 5 view .LVU153
 550 0080 FFF7FEFF 		bl	Error_Handler
 551              	.LVL22:
 552              	.L34:
 181:Core/Src/main.c ****   }
 553              		.loc 1 181 5 view .LVU154
 554 0084 FFF7FEFF 		bl	Error_Handler
 555              	.LVL23:
 556              		.cfi_endproc
 557              	.LFE71:
 559              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 560              		.align	2
 561              	.LC2:
 562 0000 456E7465 		.ascii	"Enter Sleep Moder\000"
 562      7220536C 
 562      65657020 
 562      4D6F6465 
 562      7200
 563              		.section	.text.main,"ax",%progbits
 564              		.align	1
 565              		.global	main
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	main:
 571              	.LFB69:
  79:Core/Src/main.c **** 
 572              		.loc 1 79 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 0
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576 0000 08B5     		push	{r3, lr}
 577              	.LCFI11:
 578              		.cfi_def_cfa_offset 8
 579              		.cfi_offset 3, -8
 580              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 581              		.loc 1 88 3 view .LVU156
 582 0002 FFF7FEFF 		bl	HAL_Init
 583              	.LVL24:
  95:Core/Src/main.c **** 
 584              		.loc 1 95 3 view .LVU157
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 21


 585 0006 FFF7FEFF 		bl	SystemClock_Config
 586              	.LVL25:
 102:Core/Src/main.c ****   // MX_RTC_Init();
 587              		.loc 1 102 3 view .LVU158
 588 000a FFF7FEFF 		bl	MX_GPIO_Init
 589              	.LVL26:
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 590              		.loc 1 104 3 view .LVU159
 591 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 592              	.LVL27:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 593              		.loc 1 105 3 view .LVU160
 594 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 595              	.LVL28:
 108:Core/Src/main.c ****   if( FM_V0x_Rtc_Init( )) {
 596              		.loc 1 108 3 view .LVU161
 597 0016 FFF7FEFF 		bl	fm_fc_init
 598              	.LVL29:
 109:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 599              		.loc 1 109 3 view .LVU162
 109:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 600              		.loc 1 109 7 is_stmt 0 view .LVU163
 601 001a FFF7FEFF 		bl	FM_V0x_Rtc_Init
 602              	.LVL30:
 109:Core/Src/main.c ****       DBG_OUT("RTC_BUG: Something is wrong in RTC function\r\n");
 603              		.loc 1 109 5 discriminator 1 view .LVU164
 604 001e A8B9     		cbnz	r0, .L39
 113:Core/Src/main.c **** 
 605              		.loc 1 113 3 is_stmt 1 view .LVU165
 606 0020 FFF7FEFF 		bl	FM_V0x_RTC_Set_RTC
 607              	.LVL31:
 116:Core/Src/main.c ****   /* Infinite loop */
 608              		.loc 1 116 5 view .LVU166
 609 0024 FFF7FEFF 		bl	SystemClock_Config
 610              	.LVL32:
 611              	.L37:
 119:Core/Src/main.c ****   {
 612              		.loc 1 119 3 view .LVU167
 122:Core/Src/main.c ****     DBG_OUT("Enter Sleep Moder\n"); 
 613              		.loc 1 122 5 view .LVU168
 614 0028 FFF7FEFF 		bl	FM_V0x_RTC_Loop
 615              	.LVL33:
 123:Core/Src/main.c ****     HAL_Delay(1000);
 616              		.loc 1 123 5 view .LVU169
 617 002c 0A48     		ldr	r0, .L41
 618 002e FFF7FEFF 		bl	puts
 619              	.LVL34:
 124:Core/Src/main.c ****     HAL_SuspendTick();
 620              		.loc 1 124 5 view .LVU170
 621 0032 4FF47A70 		mov	r0, #1000
 622 0036 FFF7FEFF 		bl	HAL_Delay
 623              	.LVL35:
 125:Core/Src/main.c ****     HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); // sleep mode
 624              		.loc 1 125 5 view .LVU171
 625 003a FFF7FEFF 		bl	HAL_SuspendTick
 626              	.LVL36:
 126:Core/Src/main.c ****     HAL_ResumeTick();
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 22


 627              		.loc 1 126 5 view .LVU172
 628 003e 0121     		movs	r1, #1
 629 0040 0020     		movs	r0, #0
 630 0042 FFF7FEFF 		bl	HAL_PWR_EnterSLEEPMode
 631              	.LVL37:
 127:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 632              		.loc 1 127 5 discriminator 1 view .LVU173
 633 0046 FFF7FEFF 		bl	HAL_ResumeTick
 634              	.LVL38:
 119:Core/Src/main.c ****   {
 635              		.loc 1 119 9 view .LVU174
 636 004a EDE7     		b	.L37
 637              	.L39:
 110:Core/Src/main.c ****       return false;
 638              		.loc 1 110 7 view .LVU175
 639 004c 0348     		ldr	r0, .L41+4
 640 004e FFF7FEFF 		bl	puts
 641              	.LVL39:
 111:Core/Src/main.c ****   }
 642              		.loc 1 111 7 view .LVU176
 131:Core/Src/main.c **** void HAL_RTC_AlarmAEventCallback( RTC_HandleTypeDef *hrtc ) {
 643              		.loc 1 131 1 is_stmt 0 view .LVU177
 644 0052 0020     		movs	r0, #0
 645 0054 08BD     		pop	{r3, pc}
 646              	.L42:
 647 0056 00BF     		.align	2
 648              	.L41:
 649 0058 00000000 		.word	.LC2
 650 005c 00000000 		.word	.LC0
 651              		.cfi_endproc
 652              	.LFE69:
 654              		.global	huart2
 655              		.section	.bss.huart2,"aw",%nobits
 656              		.align	2
 659              	huart2:
 660 0000 00000000 		.space	72
 660      00000000 
 660      00000000 
 660      00000000 
 660      00000000 
 661              		.global	huart1
 662              		.section	.bss.huart1,"aw",%nobits
 663              		.align	2
 666              	huart1:
 667 0000 00000000 		.space	72
 667      00000000 
 667      00000000 
 667      00000000 
 667      00000000 
 668              		.global	g_flag
 669              		.section	.bss.g_flag,"aw",%nobits
 672              	g_flag:
 673 0000 00       		.space	1
 674              		.text
 675              	.Letext0:
 676              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 677              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 23


 678              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 679              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 680              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 681              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 682              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 683              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 684              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 685              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 686              		.file 13 "Core/Inc/fm_rtc.h"
 687              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
 688              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 689              		.file 16 "<built-in>"
 690              		.file 17 "Core/Inc/fm_init_project.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:143    .text.MX_GPIO_Init:00000084 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:149    .text._write:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:155    .text._write:00000000 _write
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:188    .text._write:00000014 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:659    .bss.huart2:00000000 huart2
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:193    .rodata.HAL_RTC_AlarmAEventCallback.str1.4:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:200    .text.HAL_RTC_AlarmAEventCallback:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:206    .text.HAL_RTC_AlarmAEventCallback:00000000 HAL_RTC_AlarmAEventCallback
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:243    .text.HAL_RTC_AlarmAEventCallback:00000020 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:250    .text.Error_Handler:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:256    .text.Error_Handler:00000000 Error_Handler
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:288    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:293    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:348    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:666    .bss.huart1:00000000 huart1
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:354    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:359    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:414    .text.MX_USART2_UART_Init:0000002c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:420    .text.SystemClock_Config:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:426    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:560    .rodata.main.str1.4:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:564    .text.main:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:570    .text.main:00000000 main
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:649    .text.main:00000058 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:656    .bss.huart2:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:663    .bss.huart1:00000000 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:672    .bss.g_flag:00000000 g_flag
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccZt6neK.s:673    .bss.g_flag:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
puts
HAL_GPIO_TogglePin
FM_V0x_RTC_Set_RTC
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
fm_fc_init
FM_V0x_Rtc_Init
FM_V0x_RTC_Loop
HAL_Delay
HAL_SuspendTick
HAL_PWR_EnterSLEEPMode
HAL_ResumeTick
