_SUBSEQUENT_FAULT_STATUS_ADDR_UPDATES__SHIFT 0x8
#define ATC_ATS_FAULT_DEBUG__CLEAR_FAULT_STATUS_ADDR_MASK 0x10000
#define ATC_ATS_FAULT_DEBUG__CLEAR_FAULT_STATUS_ADDR__SHIFT 0x10
#define ATC_ATS_STATUS__BUSY_MASK 0x1
#define ATC_ATS_STATUS__BUSY__SHIFT 0x0
#define ATC_ATS_STATUS__CRASHED_MASK 0x2
#define ATC_ATS_STATUS__CRASHED__SHIFT 0x1
#define ATC_ATS_STATUS__DEADLOCK_DETECTION_MASK 0x4
#define ATC_ATS_STATUS__DEADLOCK_DETECTION__SHIFT 0x2
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK 0x3f
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG__SHIFT 0x0
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK 0xfc00
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE__SHIFT 0xa
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK 0x3f00000
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE__SHIFT 0x14
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK 0x3f
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE__SHIFT 0x0
#define ATC_ATS_FAULT_STATUS_INFO__VMID_MASK 0x7c00
#define ATC_ATS_FAULT_STATUS_INFO__VMID__SHIFT 0xa
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO_MASK 0x8000
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO__SHIFT 0xf
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2_MASK 0x10000
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2__SHIFT 0x10
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION_MASK 0x20000
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION__SHIFT 0x11
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST_MASK 0x40000
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST__SHIFT 0x12
#define ATC_ATS_FAULT_STATUS_INFO__STATUS_MASK 0xf80000
#define ATC_ATS_FAULT_STATUS_INFO__STATUS__SHIFT 0x13
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH_MASK 0xf000000
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH__SHIFT 0x18
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR_MASK 0xffffffff
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR__SHIFT 0x0
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK 0xffffffff
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE__SHIFT 0x0
#define ATC_ATS_DEFAULT_PAGE_CNTL__SEND_DEFAULT_PAGE_MASK 0x1
#define ATC_ATS_DEFAULT_PAGE_CNTL__SEND_DEFAULT_PAGE__SHIFT 0x0
#define ATC_ATS_DEFAULT_PAGE_CNTL__DEFAULT_PAGE_HIGH_MASK 0x3c
#define ATC_ATS_DEFAULT_PAGE_CNTL__DEFAULT_PAGE_HIGH__SHIFT 0x2
#define ATC_MISC_CG__OFFDLY_MASK 0xfc0
#define ATC_MISC_CG__OFFDLY__SHIFT 0x6
#define ATC_MISC_CG__ENABLE_MASK 0x40000
#define ATC_MISC_CG__ENABLE__SHIFT 0x12
#define ATC_MISC_CG__MEM_LS_ENABLE_MASK 0x80000
#define ATC_MISC_CG__MEM_LS_ENABLE__SHIFT 0x13
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS_MASK 0x3
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS__SHIFT 0x0
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS_MASK 0x30
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS__SHIFT 0x4
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK 0x100
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD__SHIFT 0x8
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK 0x200
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD__SHIFT 0x9
#define ATC_L2_CNTL2__BANK_SELECT_MASK 0x3f
#define ATC_L2_CNTL2__BANK_SELECT__SHIFT 0x0
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE_MASK 0xc0
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT 0x6
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x100
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE__SHIFT 0x8
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS_MASK 0xe00
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS__SHIFT 0x9
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE_MASK 0x7000
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE__SHIFT 0xc
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK 0x1f8000
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE__SHIFT 0xf
#define ATC_L2_DEBUG__CREDITS_L2_ATS_MASK 0x3f
#define ATC_L2_DEBUG__CREDITS_L2_ATS__SHIFT 0x0
#define ATC_L2_DEBUG2__EFFECTIVE_CACHE_SIZE_MASK 0x1f
#define ATC_L2_DEBUG2__EFFECTIVE_CACHE_SIZE__SHIFT 0x0
#define ATC_L2_DEBUG2__EFFECTIVE_WORK_QUEUE_SIZE_MASK 0xe0
#define ATC_L2_DEBUG2__EFFECTIVE_WORK_QUEUE_SIZE__SHIFT 0x5
#define ATC_L2_DEBUG2__FORCE_CACHE_MISS_MASK 0x100
#define ATC_L2_DEBUG2__FORCE_CACHE_MISS__SHIFT 0x8
#define ATC_L2_DEBUG2__INVALIDATE_ALL_MASK 0x200
#define ATC_L2_DEBUG2__INVALIDATE_ALL__SHIFT 0x9
#define ATC_L2_DEBUG2__DISABLE_INVALIDATE_PER_DOMAIN_MASK 0x400
#define ATC_L2_DEBUG2__DISABLE_INVALIDATE_PER_DOMAIN__SHIFT 0xa
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_READ_RETURNS_MASK 0x800
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_READ_RETURNS__SHIFT 0xb
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_WRITE_RETURNS_MASK 0x1000
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_WRITE_RETURNS__SHIFT 0xc
#define ATC_L2_DEBUG2__DISABLE_CACHING_FAULT_RETURNS_MASK 0x4000
#define ATC_L2_DEBUG2__DISABLE_CACHING_FAULT_RETURNS__SHIFT 0xe
#define ATC_L2_DEBUG2__DEBUG_BUS_SELECT_MASK 0x18000
#define ATC_L2_DEBUG2__DEBUG_BUS_SELECT__SHIFT 0xf
#define ATC_L2_DEBUG2__DEBUG_ECO_MASK 0x60000
#define ATC_L2_DEBUG2__DEBUG_ECO__SHIFT 0x11
#define ATC_L1_CNTL__DONT_NEED_ATS_BEHAVIOR_MASK 0x3
#define ATC_L1_CNTL__DONT_NEED_ATS_BEHAVIOR__SHIFT 0x0
#define ATC_L1_CNTL__NEED_ATS_BEHAVIOR_MASK 0x4
#define ATC_L1_CNTL__NEED_ATS_BEHAVIOR__SHIFT 0x2
#define ATC_L1_CNTL__NEED_ATS_SNOOP_DEFAULT_MASK 0x10
#define ATC_L1_CNTL__NEED_ATS_SNOOP_DEFAULT__SHIFT 0x4
#define ATC_L1_ADDRESS_OFFSET__LOGICAL_ADDRESS_MASK 0xffffffff
#define ATC_L1_ADDRESS_OFFSET__LOGICAL_ADDRESS__SHIFT 0x0
#define ATC_L1RD_DEBUG_TLB__DISABLE_FRAGMENTS_MASK 0x1
#define ATC_L1RD_DEBUG_TLB__DISABLE_FRAGMENTS__SHIFT 0x0
#define ATC_L1RD_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE_MASK 0x2
#define ATC_L1RD_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE__SHIFT 0x1
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_CAM_SIZE_MASK 0xf0
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_CAM_SIZE__SHIFT 0x4
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE_MASK 0x700
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE__SHIFT 0x8
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_L2_MASK 0x3f000
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_L2__SHIFT 0xc
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_RPB_MASK 0xff00000
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_RPB__SHIFT 0x14
#define ATC_L1RD_DEBUG_TLB__DEBUG_ECO_MASK 0x30000000
#define ATC_L1RD_DEBUG_TLB__DEBUG_ECO__SHIFT 0x1c
#define ATC_L1RD_DEBUG_TLB__INVALIDATE_ALL_MASK 0x40000000
#define ATC_L1RD_DEBUG_TLB__INVALIDATE_ALL__SHIFT 0x1e
#define ATC_L1RD_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS_MASK 0x80000000
#define ATC_L1RD_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS__SHIFT 0x1f
#define ATC_L1WR_DEBUG_TLB__DISABLE_FRAGMENTS_MASK 0x1
#define ATC_L1WR_DEBUG_TLB__DISABLE_FRAGMENTS__SHIFT 0x0
#define ATC_L1WR_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE_MASK 0x2
#define ATC_L1WR_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE__SHIFT 0x1
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_CAM_SIZE_MASK 0xf0
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_CAM_SIZE__SHIFT 0x4
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE_MASK 0x700
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE__SHIFT 0x8
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_L2_MASK 0x3f000
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_L2__SHIFT 0xc
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_RPB_MASK 0xff00000
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_RPB__SHIFT 0x14
#define ATC_L1WR_DEBUG_TLB__DEBUG_ECO_MASK 0x30000000
#define ATC_L1WR_DEBUG_TLB__DEBUG_ECO__SHIFT 0x1c
#define ATC_L1WR_DEBUG_TLB__INVALIDATE_ALL_MASK 0x40000000
#define ATC_L1WR_DEBUG_TLB__INVALIDATE_ALL__SHIFT 0x1e
#define ATC_L1WR_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS_MASK 0x80000000
#define ATC_L1WR_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS__SHIFT 0x1f
#define ATC_L1RD_STATUS__BUSY_MASK 0x1
#define ATC_L1RD_STATUS__BUSY__SHIFT 0x0
#define ATC_L1RD_STATUS__DEADLOCK_DETECTION_MASK 0x2
#define ATC_L1RD_STATUS__DEADLOCK_DETECTION__SHIFT 0x1
#define ATC_L1RD_STATUS__BAD_NEED_ATS_MASK 0x100
#define ATC_L1RD_STATUS__BAD_NEED_ATS__SHIFT 0x8
#define ATC_L1WR_STATUS__BUSY_MASK 0x1
#define ATC_L1WR_STATUS__BUSY__SHIFT 0x0
#define ATC_L1WR_STATUS__DEADLOCK_DETECTION_MASK 0x2
#define ATC_L1WR_STATUS__DEADLOCK_DETECTION__SHIFT 0x1
#define ATC_L1WR_STATUS__BAD_NEED_ATS_MASK 0x100
#define ATC_L1WR_STATUS__BAD_NEED_ATS__SHIFT 0x8
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED_MASK 0x1
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED__SHIFT 0x0
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED_MASK 0x2
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED__SHIFT 0x1
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED_MASK 0x4
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED__SHIFT 0x2
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED_MASK 0x8
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED__SHIFT 0x3
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED_MASK 0x10
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED__SHIFT 0x4
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED_MASK 0x20
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED__SHIFT 0x5
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED_MASK 0x40
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED__SHIFT 0x6
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED_MASK 0x80
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED__SHIFT 0x7
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED_MASK 0x100
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED__SHIFT 0x8
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED_MASK 0x200
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED__SHIFT 0x9
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED_MASK 0x400
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED__SHIFT 0xa
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED_MASK 0x800
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED__SHIFT 0xb
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED_MASK 0x1000
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED__SHIFT 0xc
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED_MASK 0x2000
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED__SHIFT 0xd
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED_MASK 0x4000
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED__SHIFT 0xe
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED_MASK 0x8000
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED__SHIFT 0xf
#define ATC_VMID0_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID0_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID0_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID0_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID1_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID1_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID1_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID1_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID2_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID2_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID2_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID2_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID3_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID3_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID3_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID3_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID4_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID4_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID4_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID4_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID5_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID5_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID5_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID5_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID6_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID6_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID6_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID6_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID7_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID7_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID7_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID7_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID8_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID8_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID8_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID8_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID9_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID9_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID9_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID9_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID10_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID10_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID10_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID10_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID11_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID11_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID11_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID11_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID12_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID12_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID12_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID12_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID13_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID13_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID13_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID13_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID14_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID14_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID14_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID14_PASID_MAPPING__VALID__SHIFT 0x1f
#define ATC_VMID15_PASID_MAPPING__PASID_MASK 0xffff
#define ATC_VMID15_PASID_MAPPING__PASID__SHIFT 0x0
#define ATC_VMID15_PASID_MAPPING__VALID_MASK 0x80000000
#define ATC_VMID15_PASID_MAPPING__VALID__SHIFT 0x1f
#define GMCON_RENG_RAM_INDEX__RENG_RAM_INDEX_MASK 0x3ff
#define GMCON_RENG_RAM_INDEX__RENG_RAM_INDEX__SHIFT 0x0
#define GMCON_RENG_RAM_DATA__RENG_RAM_DATA_MASK 0xffffffff
#define GMCON_RENG_RAM_DATA__RENG_RAM_DATA__SHIFT 0x0
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_ON_PWR_UP_MASK 0x1
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_ON_PWR_UP__SHIFT 0x0
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_MASK 0x2
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW__SHIFT 0x1
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_START_PTR_MASK 0xffc
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_START_PTR__SHIFT 0x2
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_DSP_END_PTR_MASK 0x3ff000
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_DSP_END_PTR__SHIFT 0xc
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_END_PTR_MASK 0xffc00000
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_END_PTR__SHIFT 0x16
#define GMCON_MISC__RENG_EXECUTE_NOW_MODE_MASK 0x400
#define GMCON_MISC__RENG_EXECUTE_NOW_MODE__SHIFT 0xa
#define GMCON_MISC__RENG_EXECUTE_ON_REG_UPDATE_MASK 0x800
#define GMCON_MISC__RENG_EXECUTE_ON_REG_UPDATE__SHIFT 0xb
#define GMCON_MISC__RENG_SRBM_CREDITS_MCD_MASK 0xf000
#define GMCON_MISC__RENG_SRBM_CREDITS_MCD__SHIFT 0xc
#define GMCON_MISC__STCTRL_STUTTER_EN_MASK 0x10000
#define GMCON_MISC__STCTRL_STUTTER_EN__SHIFT 0x10
#define GMCON_MISC__STCTRL_GMC_IDLE_THRESHOLD_MASK 0x60000
#define GMCON_MISC__STCTRL_GMC_IDLE_THRESHOLD__SHIFT 0x11
#define GMCON_MISC__STCTRL_SRBM_IDLE_THRESHOLD_MASK 0x180000
#define GMCON_MISC__STCTRL_SRBM_IDLE_THRESHOLD__SHIFT 0x13
#define GMCON_MISC__STCTRL_IGNORE_PRE_SR_MASK 0x200000
#define GMCON_MISC__STCTRL_IGNORE_PRE_SR__SHIFT 0x15
#define GMCON_MISC__STCTRL_IGNORE_ALLOW_STOP_MASK 0x400000
#define GMCON_MISC__STCTRL_IGNORE_ALLOW_STOP__SHIFT 0x16
#define GMCON_MISC__STCTRL_IGNORE_SR_COMMIT_MASK 0x800000
#define GMCON_MISC__STCTRL_IGNORE_SR_COMMIT__SHIFT 0x17
#define GMCON_MISC__STCTRL_IGNORE_PROTECTION_FAULT_MASK 0x1000000
#define GMCON_MISC__STCTRL_IGNORE_PROTECTION_FAULT__SHIFT 0x18
#define GMCON_MISC__STCTRL_DISABLE_ALLOW_SR_MASK 0x2000000
#define GMCON_MISC__STCTRL_DISABLE_ALLOW_SR__SHIFT 0x19
#define GMCON_MISC__STCTRL_DISABLE_GMC_OFFLINE_MASK 0x4000000
#define GMCON_MISC__STCTRL_DISABLE_GMC_OFFLINE__SHIFT 0x1a
#define GMCON_MISC__CRITICAL_REGS_LOCK_MASK 0x8000000
#define GMCON_MISC__CRITICAL_REGS_LOCK__SHIFT 0x1b
#define GMCON_MIS