<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/platform/stm32nucleo-spirit1/stm32cube-lib/drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_206e9d4b2c9bc05aa0b079a803a973a3.html">platform</a></li><li class="navelem"><a class="el" href="dir_e2d39be6ca30b09e78cff250106b64f2.html">stm32nucleo-spirit1</a></li><li class="navelem"><a class="el" href="dir_4e23d31b5d0c9e819cbd42c59c7843b7.html">stm32cube-lib</a></li><li class="navelem"><a class="el" href="dir_7c6c8bd24154fb4cff906096cfdd7125.html">drivers</a></li><li class="navelem"><a class="el" href="dir_1cc1ee17e3d07d3161599902069ca75a.html">STM32L1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_40fc44aa017a1c55920b2beb7b0abaa3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l1xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l1xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32L1xx_HAL_RCC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32L1xx_HAL_RCC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l1xx__hal__def_8h.html">stm32l1xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a6cbaf84f6566af15e6e4f97a339d5759">   68</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__PLLInitTypeDef.html#a6cbaf84f6566af15e6e4f97a339d5759">PLLState</a>;     </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a72806832a179af8756b9330de7f7c6a8">   71</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__PLLInitTypeDef.html#a72806832a179af8756b9330de7f7c6a8">PLLSource</a>;    </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a351617c365fad2d58aedb7335308044b">   74</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__PLLInitTypeDef.html#a351617c365fad2d58aedb7335308044b">PLLMUL</a>;         </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a7b0ad197ffcf75b68f7fa90ce1c99103">   77</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__PLLInitTypeDef.html#a7b0ad197ffcf75b68f7fa90ce1c99103">PLLDIV</a>;         </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;} <a class="code" href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;   </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html">   84</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088">   86</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088">OscillatorType</a>;       </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a7e05d6eec98ed8cdaba00ca3d167ff72">   89</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#a7e05d6eec98ed8cdaba00ca3d167ff72">HSEState</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a7c1294e9407e69e80fe034caf35fe7ea">   92</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#a7c1294e9407e69e80fe034caf35fe7ea">LSEState</a>;              </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a39b62cae65fe7a251000354e5bba8cb6">   95</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#a39b62cae65fe7a251000354e5bba8cb6">HSIState</a>;              </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a9b2e48e452d0c334f2b9473216064560">   98</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#a9b2e48e452d0c334f2b9473216064560">HSICalibrationValue</a>;   </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a955de90db8882fde02c4fb59c7c000f0">  101</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#a955de90db8882fde02c4fb59c7c000f0">LSIState</a>;              </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#ae195d3c855a814b931f7cf57e4fc3fe6">  104</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#ae195d3c855a814b931f7cf57e4fc3fe6">MSIState</a>;              </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a62152a6e80ade492afa6753ea2acc673">  107</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#a62152a6e80ade492afa6753ea2acc673">MSICalibrationValue</a>;   </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#adaab402d37223348fcc96aeaf7643045">  110</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__OscInitTypeDef.html#adaab402d37223348fcc96aeaf7643045">MSIClockRange</a>;         </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#af76de5ee86798f0c3a4c83c84dfa58be">  113</a></span>&#160;  <a class="code" href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a> <a class="code" href="structRCC__OscInitTypeDef.html#af76de5ee86798f0c3a4c83c84dfa58be">PLL</a>;         </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} <a class="code" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html">  120</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a93a53676a1cfc5b55b8b990e7ff4dac5">  122</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__ClkInitTypeDef.html#a93a53676a1cfc5b55b8b990e7ff4dac5">ClockType</a>;             </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a4ceff1fdbf423e347c63052ca2c1d7e1">  125</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__ClkInitTypeDef.html#a4ceff1fdbf423e347c63052ca2c1d7e1">SYSCLKSource</a>;          </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#abd9bcaa8dcf4b816462ee2930ab3e993">  128</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__ClkInitTypeDef.html#abd9bcaa8dcf4b816462ee2930ab3e993">AHBCLKDivider</a>;         </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a21ceb024102adc3c4dc7eb270cf02ebd">  131</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__ClkInitTypeDef.html#a21ceb024102adc3c4dc7eb270cf02ebd">APB1CLKDivider</a>;        </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#aa75c110cd93855d49249f38da8cf94f7">  134</a></span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structRCC__ClkInitTypeDef.html#aa75c110cd93855d49249f38da8cf94f7">APB2CLKDivider</a>;        </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;} <a class="code" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Constants.html#ga3508fa29d62b42d7d9117c419e076efc">  147</a></span>&#160;<span class="preprocessor">#define DBP_TIMEOUT_VALUE          ((uint32_t)100)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Constants.html#ga0965572baea57cdfd3616bef14d41053">  148</a></span>&#160;<span class="preprocessor">#define LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga539e07c3b3c55f1f1d47231341fb11e1">  154</a></span>&#160;<span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">  155</a></span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET             0x00</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gafb1e90a88869585b970749de3c16ce4a">  156</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET           0x08</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gace77000e86938c6253dc08e8c17e891a">  157</a></span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET            0x0C</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga63141585a221eed1fd009eb80e406619">  158</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET            0x34</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">  159</a></span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gaff4bdac027bca99768bdbdd4bd794abc">  160</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gae509d1d4d3915d2d95b0c141e09a8fd2">  161</a></span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">  162</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga79f147c8b2f8fe05574f861483be5aa4">  166</a></span>&#160;<span class="preprocessor">#define HSION_BITNUMBER           POSITION_VAL(RCC_CR_HSION)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gac3290a833c0e35ec17d32c2d494e6133">  167</a></span>&#160;<span class="preprocessor">#define CR_HSION_BB               ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (HSION_BITNUMBER * 4)))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* Alias word address of MSION bit */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga269ef9e8d23c9ea0c0a0df0d361c3467">  169</a></span>&#160;<span class="preprocessor">#define MSION_BITNUMBER           POSITION_VAL(RCC_CR_MSION)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gac80b5fd1d6f839cc29c9272d47742907">  170</a></span>&#160;<span class="preprocessor">#define CR_MSION_BB               ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (MSION_BITNUMBER * 4)))</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* Alias word address of HSEON bit */</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga6ca813609511152216b194e490bef027">  172</a></span>&#160;<span class="preprocessor">#define HSEON_BITNUMBER           POSITION_VAL(RCC_CR_HSEON)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga08230c355dd58b92f14444c65521e248">  173</a></span>&#160;<span class="preprocessor">#define CR_HSEON_BB               ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (HSEON_BITNUMBER * 4)))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga993cf17c844a51d912cf099d4117bd70">  175</a></span>&#160;<span class="preprocessor">#define CSSON_BITNUMBER           POSITION_VAL(RCC_CR_CSSON)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gaca914aed10477ae4090fea0a9639b1ea">  176</a></span>&#160;<span class="preprocessor">#define CR_CSSON_BB               ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (CSSON_BITNUMBER * 4)))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga1360ce96541cc7c323d3ea4b5b885a64">  178</a></span>&#160;<span class="preprocessor">#define PLLON_BITNUMBER           POSITION_VAL(RCC_CR_PLLON)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">  179</a></span>&#160;<span class="preprocessor">#define CR_PLLON_BB               ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32) + (PLLON_BITNUMBER * 4)))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga240275048c246bf22b5fce8ff4f7b33d">  183</a></span>&#160;<span class="preprocessor">#define LSION_BITNUMBER           POSITION_VAL(RCC_CSR_LSION)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gaa253e36e7e5fb02998c0e4d0388abc52">  184</a></span>&#160;<span class="preprocessor">#define CSR_LSION_BB              ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32) + (LSION_BITNUMBER * 4)))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga9dcf3f6a2fd518a7fd96f96280f81f8f">  187</a></span>&#160;<span class="preprocessor">#define LSEON_BITNUMBER           POSITION_VAL(RCC_CSR_LSEON)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga213e54878ac3849d9ea59567cf73bac2">  188</a></span>&#160;<span class="preprocessor">#define CSR_LSEON_BB              ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32) + (LSEON_BITNUMBER * 4)))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga6af20e20f5b32e8a85f607ea43c338df">  191</a></span>&#160;<span class="preprocessor">#define LSEBYP_BITNUMBER          POSITION_VAL(RCC_CSR_LSEBYP)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gac7c26259006de79c8754693af9712d1a">  192</a></span>&#160;<span class="preprocessor">#define CSR_LSEBYP_BB             ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32) + (LSEBYP_BITNUMBER * 4)))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga58db3c6eeaa150182f32e741e2ad8066">  195</a></span>&#160;<span class="preprocessor">#define RTCEN_BITNUMBER           POSITION_VAL(RCC_CSR_RTCEN)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gac3641969630c9b8eb0f5da2f164a5892">  196</a></span>&#160;<span class="preprocessor">#define CSR_RTCEN_BB              ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32) + (RTCEN_BITNUMBER * 4)))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* Alias word address of RTCRST bit */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga0cfaa60ebd031d12bff625ca896f1fd5">  199</a></span>&#160;<span class="preprocessor">#define RTCRST_BITNUMBER          POSITION_VAL(RCC_CSR_RTCRST)</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga55aab5ed906bf71760d81cc5acefd55c">  200</a></span>&#160;<span class="preprocessor">#define CSR_RTCRST_BB             ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32) + (RTCRST_BITNUMBER * 4)))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* CR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga0193aa09fc91ebd9a119c8d98e6184a9">  203</a></span>&#160;<span class="preprocessor">#define CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02))</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* CIR register byte 1 (Bits[15:8]) base address */</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#ga159aa247b8dc96a030bcb9b43ece4256">  206</a></span>&#160;<span class="preprocessor">#define CIR_BYTE1_ADDRESS         ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__RCC__BitAddress__AliasRegion.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">  209</a></span>&#160;<span class="preprocessor">#define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02))</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">  219</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI           RCC_CFGR_PLLSRC_HSI</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  220</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC_HSE</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Source.html#ga13202f72c93b28705bd35aab3cbd951f">  222</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI) || \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">  231</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga28cacd402dec84e548c9e4ba86d4603f">  232</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">  233</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga7036aec5659343c695d795e04d9152ba">  234</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga3b7abb8ce0544cca0aa4550540194ce2">  235</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga967ab49a19c9c88b4d7a85faf4707243">  236</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_MSI             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga68584e3b585c1c1770d504a030d0dd34">  238</a></span>&#160;<span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Config.html#ga1616626d23fbce440398578855df6f97">  251</a></span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Config.html#gabc4f70a44776c557af20496b04d9a9db">  252</a></span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  253</a></span>&#160;<span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)0x00000005)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Config.html#ga3c9bb7f31e4cd8436a41ae33c8908226">  255</a></span>&#160;<span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  264</a></span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                      ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#gac981ea636c2f215e4473901e0912f55a">  265</a></span>&#160;<span class="preprocessor">#define RCC_LSE_ON                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#gaad580157edbae878edbcc83c5a68e767">  266</a></span>&#160;<span class="preprocessor">#define RCC_LSE_BYPASS                   ((uint32_t)0x00000005)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#ga6c766af016cdc1d63f1ed64c5082737c">  268</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  277</a></span>&#160;<span class="preprocessor">#define RCC_HSI_OFF                      ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  278</a></span>&#160;<span class="preprocessor">#define RCC_HSI_ON                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga230f351a740560f6b51cdc4b7051606e">  280</a></span>&#160;<span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga03cf582e263fb7e31a7783d8adabd7a0">  282</a></span>&#160;<span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       ((uint32_t)0x10)   </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga0811e1266f1690c9f967df0129cb9d66">  284</a></span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1F)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">  293</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_0                   ((uint32_t)RCC_ICSCR_MSIRANGE_0) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga90601d6a9beb6a00245ecbf193d0ece5">  294</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_1                   ((uint32_t)RCC_ICSCR_MSIRANGE_1) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gafa12a5d5063914b4aa66c8f12324926e">  295</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_2                   ((uint32_t)RCC_ICSCR_MSIRANGE_2) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga2eb0f8e9e5800747454d52f5497dea57">  296</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_3                   ((uint32_t)RCC_ICSCR_MSIRANGE_3) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">  297</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_4                   ((uint32_t)RCC_ICSCR_MSIRANGE_4) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gabcd068b50d4fdfb3529272fbb169ebb1">  298</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_5                   ((uint32_t)RCC_ICSCR_MSIRANGE_5) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga7f6e3de13b041244869fba14585c43fe">  299</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_6                   ((uint32_t)RCC_ICSCR_MSIRANGE_6) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gafbf6f1eef394237321549a70bfcd6344">  301</a></span>&#160;<span class="preprocessor">#define IS_RCC_MSIRANGE(__RANGE__)  (((__RANGE__) == RCC_MSIRANGE_0) || \</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">                                     ((__RANGE__) == RCC_MSIRANGE_1) || \</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">                                     ((__RANGE__) == RCC_MSIRANGE_2) || \</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">                                     ((__RANGE__) == RCC_MSIRANGE_3) || \</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">                                     ((__RANGE__) == RCC_MSIRANGE_4) || \</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">                                     ((__RANGE__) == RCC_MSIRANGE_5) || \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                                     ((__RANGE__) == RCC_MSIRANGE_6))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">  315</a></span>&#160;<span class="preprocessor">#define RCC_LSI_OFF                      ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">  316</a></span>&#160;<span class="preprocessor">#define RCC_LSI_ON                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__RCC__LSI__Config.html#ga2961f77a4ee7870f36d9f7f6729a0608">  318</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">  327</a></span>&#160;<span class="preprocessor">#define RCC_MSI_OFF                      ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Config.html#gabf942d45be1bc843650abc9e79426739">  328</a></span>&#160;<span class="preprocessor">#define RCC_MSI_ON                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Config.html#gac570b69943ae13dc611be7cf1216a76e">  330</a></span>&#160;<span class="preprocessor">#define IS_RCC_MSI(__MSI__) (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">  332</a></span>&#160;<span class="preprocessor">#define RCC_MSICALIBRATION_DEFAULT       ((uint32_t)0x00)   </span><span class="comment">/* Default MSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Config.html#gae47a612f8e15c32917ee2181362d88f3">  341</a></span>&#160;<span class="preprocessor">#define RCC_PLL_NONE                      ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  342</a></span>&#160;<span class="preprocessor">#define RCC_PLL_OFF                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Config.html#gaf86dbee130304ba5760818f56d34ec91">  343</a></span>&#160;<span class="preprocessor">#define RCC_PLL_ON                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Config.html#ga4e8a1f3a151c3011e915df4da312dd73">  345</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Division__Factor.html#gaa99ce6d8bb2024b91859445ea6dd6e8f">  355</a></span>&#160;<span class="preprocessor">#define RCC_PLL_DIV2                    RCC_CFGR_PLLDIV2</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Division__Factor.html#ga08f44363e494f7ab9259e1c64b981dd2">  356</a></span>&#160;<span class="preprocessor">#define RCC_PLL_DIV3                    RCC_CFGR_PLLDIV3</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Division__Factor.html#ga2632cb3df857c806ea08a4482df5daa6">  357</a></span>&#160;<span class="preprocessor">#define RCC_PLL_DIV4                    RCC_CFGR_PLLDIV4</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Division__Factor.html#ga538fbf6f9c19eff60a92d73ce8d8c12f">  359</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL_DIV(__DIV__) (((__DIV__) == RCC_PLL_DIV2) || \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">                                 ((__DIV__) == RCC_PLL_DIV3) || ((__DIV__) == RCC_PLL_DIV4))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#ga4ee529382af73885706795fd81538781">  370</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL3                    RCC_CFGR_PLLMUL3</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#ga2aedc8bc6552d98fb748b58a2379820b">  371</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL4                    RCC_CFGR_PLLMUL4</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#gae2f8dd748556470dcac6901ac7a3e650">  372</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL6                    RCC_CFGR_PLLMUL6</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">  373</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL8                    RCC_CFGR_PLLMUL8</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">  374</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL12                   RCC_CFGR_PLLMUL12</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">  375</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL16                   RCC_CFGR_PLLMUL16</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#gaee672b4272b1054bb53278972bbd1c76">  376</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL24                   RCC_CFGR_PLLMUL24</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#gae37615feccd4bdf924c05c6d6576acc2">  377</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL32                   RCC_CFGR_PLLMUL32</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#gadd0f597bce64d1db8ad83fdfd15ed518">  378</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL48                   RCC_CFGR_PLLMUL48</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Multiplication__Factor.html#gaaa87e62aba8556651b5d09e2f7ec4db5">  380</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL3)  || ((__MUL__) == RCC_PLL_MUL4)  || \</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL8)  || \</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL16) || \</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL24) || ((__MUL__) == RCC_PLL_MUL32) || \</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL48))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#ga7e721f5bf3fe925f78dae0356165332e">  392</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#gaa5330efbd790632856a2b15851517ef9">  393</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#gab00c7b70f0770a616be4b5df45a454c4">  394</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  395</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#ga5639cc7f37f0cb7ce1e5d0f3918a48ba">  397</a></span>&#160;<span class="preprocessor">#define IS_RCC_CLOCKTYPE(__CLK__) ((1 &lt;= (__CLK__)) &amp;&amp; ((__CLK__) &lt;= 15))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#ga1e02722521eb426d481d52ba9f79afef">  405</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_MSI             ((uint32_t)RCC_CFGR_SW_MSI)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  406</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             ((uint32_t)RCC_CFGR_SW_HSI)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  407</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             ((uint32_t)RCC_CFGR_SW_HSE)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  408</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          ((uint32_t)RCC_CFGR_SW_PLL)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#ga7dc6fce00c2191e691fb2b17dd176d65">  410</a></span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">  421</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV1                  ((uint32_t)RCC_CFGR_HPRE_DIV1)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">  422</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV2                  ((uint32_t)RCC_CFGR_HPRE_DIV2)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">  423</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV4                  ((uint32_t)RCC_CFGR_HPRE_DIV4)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">  424</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV8                  ((uint32_t)RCC_CFGR_HPRE_DIV8)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">  425</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV16                 ((uint32_t)RCC_CFGR_HPRE_DIV16)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">  426</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV64                 ((uint32_t)RCC_CFGR_HPRE_DIV64)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">  427</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV128                ((uint32_t)RCC_CFGR_HPRE_DIV128)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">  428</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV256                ((uint32_t)RCC_CFGR_HPRE_DIV256)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  429</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV512                ((uint32_t)RCC_CFGR_HPRE_DIV512)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__RCC__AHB__Clock__Source.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">  431</a></span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__RCC__APB1__APB2__Clock__Source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  443</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV1                    ((uint32_t)RCC_CFGR_PPRE1_DIV1)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__RCC__APB1__APB2__Clock__Source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  444</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV2                    ((uint32_t)RCC_CFGR_PPRE1_DIV2)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__RCC__APB1__APB2__Clock__Source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  445</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV4                    ((uint32_t)RCC_CFGR_PPRE1_DIV4)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__RCC__APB1__APB2__Clock__Source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  446</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV8                    ((uint32_t)RCC_CFGR_PPRE1_DIV8)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__RCC__APB1__APB2__Clock__Source.html#ga27ac27d48360121bc2dc68b99dc8845d">  447</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV16                   ((uint32_t)RCC_CFGR_PPRE1_DIV16)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__RCC__APB1__APB2__Clock__Source.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">  449</a></span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__RCC__RTC__LCD__Clock__Source.html#ga5dca8d63f250a20bd6bc005670d0c150">  459</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             ((uint32_t)RCC_CSR_RTCSEL_LSE)</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__RCC__RTC__LCD__Clock__Source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  460</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             ((uint32_t)RCC_CSR_RTCSEL_LSI)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__RCC__RTC__LCD__Clock__Source.html#gac1ee63256acb5637e994abf629edaf3b">  461</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV2        ((uint32_t)RCC_CSR_RTCSEL_HSE)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__RCC__RTC__LCD__Clock__Source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">  462</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV4        ((uint32_t)(RCC_CR_RTCPRE_0 | RCC_CSR_RTCSEL_HSE))</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__RCC__RTC__LCD__Clock__Source.html#gaf4f0209bbf068b427617f380e8e42490">  463</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV8        ((uint32_t)(RCC_CR_RTCPRE_1 | RCC_CSR_RTCSEL_HSE))</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__RCC__RTC__LCD__Clock__Source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">  464</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV16       ((uint32_t)(RCC_CR_RTCPRE | RCC_CSR_RTCSEL_HSE))</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">  472</a></span>&#160;<span class="preprocessor">#define RCC_MCO1                         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__RCC__MCO__Index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  473</a></span>&#160;<span class="preprocessor">#define RCC_MCO                          RCC_MCO1</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__RCC__MCO__Index.html#ga9fa7b8751b8f868f0f1dd55b6efced65">  475</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO(__MCO__) (((__MCO__) == RCC_MCO))</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">  483</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                    ((uint32_t)RCC_CFGR_MCO_DIV1)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga6198330847077f4da351915518140bfc">  484</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_2                    ((uint32_t)RCC_CFGR_MCO_DIV2)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">  485</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO_DIV4)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#gadb84d9a10db2c49376be8fada619fe08">  486</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_8                    ((uint32_t)RCC_CFGR_MCO_DIV8)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga3ab3ab9547ef8800355111517b547882">  487</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_16                   ((uint32_t)RCC_CFGR_MCO_DIV16)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#gab281379d2f6361a20a082259be63af0f">  489</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_16)) </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga725a16362f3324ef5866dc5a1ff07cf5">  499</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK           ((uint32_t)RCC_CFGR_MCO_NOCLOCK)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gae8ca2959a1252ecd319843da02c79526">  500</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK            ((uint32_t)RCC_CFGR_MCO_SYSCLK)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gac5ae615cfe916da9ecb212cf8ac102a6">  501</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_MSI               ((uint32_t)RCC_CFGR_MCO_MSI)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gad99c388c455852143220397db3730635">  502</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSI               ((uint32_t)RCC_CFGR_MCO_HSI)</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">  503</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSE               ((uint32_t)RCC_CFGR_MCO_LSE)</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga4ada18d28374df66c1b6da16606c23d8">  504</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSI               ((uint32_t)RCC_CFGR_MCO_LSI)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga5582d2ab152eb440a6cc3ae4833b043f">  505</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSE               ((uint32_t)RCC_CFGR_MCO_HSE)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">  506</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            ((uint32_t)RCC_CFGR_MCO_PLL)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga17690472f266a032db5324907a0ddc31">  508</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_MSI) \</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSI)    || ((__SOURCE__) == RCC_MCO1SOURCE_LSE) \</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_LSI)    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE) \</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  519</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gad6b6e78a426850f595ef180d292a673d">  520</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  521</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gad13eaede352bca59611e6cae68665866">  522</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  523</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">  524</a></span>&#160;<span class="preprocessor">#define RCC_IT_MSIRDY                    ((uint8_t)RCC_CIR_MSIRDYF)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gaf3f259914cb56820b1649c9d4413736c">  525</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSECSS                    ((uint8_t)RCC_CIR_LSECSS)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  526</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga56feb1abcd35b22427fa55164c585afa">  539</a></span>&#160;<span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1)    </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gab9507f2d9ee5d477b11363b052cd07c8">  540</a></span>&#160;<span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)3)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* Flags in the CR register */</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga827d986723e7ce652fa733bb8184d216">  543</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CR_HSIRDY)))</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">  544</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_MSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CR_MSIRDY)))</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  545</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CR_HSERDY)))</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  546</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CR_PLLRDY)))</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* Flags in the CSR register */</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga8c5e4992314d347597621bfe7ab10d72">  549</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_LSIRDY)))</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gac9fb963db446c16e46a18908f7fe1927">  550</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_LSERDY)))</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga7b25cf4df6fbb729b0d3f1530e5f6576">  551</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSECSS                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_LSECSSD)))</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga7f8c4619a9f4ca5d19340d0510aa37e5">  552</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_RMV                     ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_RMVF)))</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">  553</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_OBLRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_OBLRSTF)))</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  554</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_PINRSTF)))</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga39ad309070f416720207eece5da7dc2c">  555</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_PORRSTF)))</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  556</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_SFTRSTF)))</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  557</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_IWDGRSTF)))</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  558</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_WWDGRSTF)))</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga67049531354aed7546971163d02c9920">  559</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(RCC_CSR_LPWRRSTF)))</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">  561</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1F)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga2040fdf331db98e0fd887b244b7ff172">  584</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_ENABLE()      (RCC-&gt;AHBENR |= (RCC_AHBENR_GPIOAEN))</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gacc636ff03a42ab4be78b6029ae80271d">  585</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_ENABLE()      (RCC-&gt;AHBENR |= (RCC_AHBENR_GPIOBEN))</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gad3fba7fc35bc89927c666427b251988d">  586</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_ENABLE()      (RCC-&gt;AHBENR |= (RCC_AHBENR_GPIOCEN))</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga23fc5a09e6132a7dd82150d3c518d371">  587</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_ENABLE()      (RCC-&gt;AHBENR |= (RCC_AHBENR_GPIODEN))</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gabf6266ff53538648d34198b0513f6dc7">  588</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_ENABLE()      (RCC-&gt;AHBENR |= (RCC_AHBENR_GPIOHEN))</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga7aca7089a6e0c473d599e784cb2c70fd">  590</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_ENABLE()        (RCC-&gt;AHBENR |= (RCC_AHBENR_CRCEN))</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga271a07304f2e863f19fdd13d41bae47c">  591</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_ENABLE()      (RCC-&gt;AHBENR |= (RCC_AHBENR_FLITFEN))</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga4c46f3ca0f41eccb579a8695965e2ed3">  592</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_ENABLE()       (RCC-&gt;AHBENR |= (RCC_AHBENR_DMA1EN))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga55611ad5b74fd66d559094b381d7e775">  594</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOAEN))</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga5c708bc4e94a521cb6ea2f67d44e0aed">  595</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOBEN))</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaf1b0292ea15890abc49b49e32ce32e00">  596</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOCEN))</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab36f7db61c220e2fc903575168703fc8">  597</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIODEN))</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga7c800e30edc73abbedd96880e4336d9c">  598</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOHEN))</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga9162a63a0ed92401200145efee605650">  600</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_DISABLE()       (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab451ff2120cd4e83f559ea230ea95006">  601</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gafd35ed9c991f90a67e79392509688c32">  602</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga8f5db5981b04f2ef00b4d660adc7ed8f">  609</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaf89f11cded6e76fb011109fae7d051d1">  610</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga5334ce85f4c2078b09479d855150501b">  611</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga52bd8ea021f1ceef0a1bf6ab5f613b9a">  612</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga16e70519c142fabfb5182761e126cc1d">  613</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga9cd8d0b078f967225fcececf0d4a32a8">  614</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga04c0b620030538d3eec8e797d605a98c">  615</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga19f09e53523f1659071354a17a72ba63">  616</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_ENABLE()     (RCC-&gt;APB1ENR |= (RCC_APB1ENR_USART2EN))</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga87dafbdd65bbc8d48b64ef99c702bdc3">  617</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_ENABLE()     (RCC-&gt;APB1ENR |= (RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga74632f4c0b984e497f4ab792acf25f88">  618</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_I2C1EN))</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga2f226d206b5826e0b659789f50d134e2">  619</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab77ba29070e91daa7eaedda388c6705c">  620</a></span>&#160;<span class="preprocessor">#define __USB_CLK_ENABLE()        (RCC-&gt;APB1ENR |= (RCC_APB1ENR_USBEN))</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga714060f6efe9614a5222dc2d9a5dbc3b">  621</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_ENABLE()        (RCC-&gt;APB1ENR |= (RCC_APB1ENR_PWREN))</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gade6115e15cfb6d71f60f94b3d6564fd0">  622</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_ENABLE()        (RCC-&gt;APB1ENR |= (RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaedb32e22b2afd716edbea432b183dea9">  623</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_ENABLE()       (RCC-&gt;APB1ENR |= (RCC_APB1ENR_COMPEN))</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga266c349c8d14f9c99143d0ff1c0b724a">  625</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga7af4211a72c692cb40a07dff0433fddd">  626</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga36bf3d742817031974ec68edf0c34ba0">  627</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gacd1db3f3377dcfee8024e728159c46b9">  628</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gae4384af8b9bb4d6ce4986af055b5436a">  629</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gae58a60dac1343c8e4999f800a0b12c4f">  630</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga17055374452ff904ed238bb702f692f9">  631</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaa063500432ebe53a8e19fb7739590dfa">  632</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga6c2a6cb9998c9fe1aa2d88b349154930">  633</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga17a7ad9dc047323f759d2f9d5240e9c4">  634</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab61113a7a6ec00e33e673158edaf4a18">  635</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga4e2d43496807ddef7f78cf0d8e41f983">  636</a></span>&#160;<span class="preprocessor">#define __USB_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USBEN))</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga9314358bee2d449f2aafe9725bcf06df">  637</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaa0c4b8e9e18851d85fbe6729706a38ad">  638</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga8cd4b2a94a5590aa74040253a925976a">  639</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_COMPEN))</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga414ead6b8bd49ec44c127fe51b21315f">  646</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_ENABLE()     (RCC-&gt;APB2ENR |= (RCC_APB2ENR_SYSCFGEN))</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gab61872a1928532f4ec081bc2ff2a5234">  647</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_ENABLE()       (RCC-&gt;APB2ENR |= (RCC_APB2ENR_TIM9EN))</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga94c3e152e1b7f9cc0d772f37e9d3cf75">  648</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_ENABLE()      (RCC-&gt;APB2ENR |= (RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga0307a8011144e62790d931ea00ce37bc">  649</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_ENABLE()      (RCC-&gt;APB2ENR |= (RCC_APB2ENR_TIM11EN))</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga08ba0fbac7dc8f96894cefbca9af41e5">  650</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_ENABLE()       (RCC-&gt;APB2ENR |= (RCC_APB2ENR_ADC1EN))</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga1830cf3b75c0695b3c8a0bacd4e1deb1">  651</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_ENABLE()       (RCC-&gt;APB2ENR |= (RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga23de933fad121fa0034844e4c3093d1b">  652</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_ENABLE()     (RCC-&gt;APB2ENR |= (RCC_APB2ENR_USART1EN))</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga565ff4c946631daa48068db67495084b">  654</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gaa971dfd4cb4e0a104f42eac92eec8f7e">  655</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga3b74f93ec123508c676396a380260dc5">  656</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga0b79e1130e9235182ef5b807e9aebbf1">  657</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga173362326ecc82180b863393ee781097">  658</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#gad1b7803922ad09acce9ce7fac33bb5ca">  659</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga6ae202ba0653f8193f465540df04b2ae">  660</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga066d38c26bffae5936064dd3316b99c1">  670</a></span>&#160;<span class="preprocessor">#define __AHB_FORCE_RESET()       (RCC-&gt;AHBRSTR = 0xFFFFFFFF)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gac53ac2da99c9699e97fca645af412d42">  671</a></span>&#160;<span class="preprocessor">#define __GPIOA_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOARST))</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gadb2f08e019eafe4872660ec908836f49">  672</a></span>&#160;<span class="preprocessor">#define __GPIOB_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOBRST))</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga6dfaacc1b9a54296ba1756085179acde">  673</a></span>&#160;<span class="preprocessor">#define __GPIOC_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOCRST))</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga9891dc6475f68029cefc5421dd0bd28d">  674</a></span>&#160;<span class="preprocessor">#define __GPIOD_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIODRST))</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gadb8cb1d391e800bdcb08847549593345">  675</a></span>&#160;<span class="preprocessor">#define __GPIOH_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOHRST))</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga124fe851e88c56a7ab4f55139a07baa5">  677</a></span>&#160;<span class="preprocessor">#define __CRC_FORCE_RESET()       (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_CRCRST))</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gac65a57fdbd3f9a9d3dae457d03e963e3">  678</a></span>&#160;<span class="preprocessor">#define __FLITF_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_FLITFRST))</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga2ba211f55b3d1f98c3f2d1e2d505089d">  679</a></span>&#160;<span class="preprocessor">#define __DMA1_FORCE_RESET()      (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_DMA1RST))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gae4dfd52407e8670a4233ad0e9ac93a78">  681</a></span>&#160;<span class="preprocessor">#define __AHB_RELEASE_RESET()     (RCC-&gt;AHBRSTR = 0x00)</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0b4dff3e72feea14def8e01978b2876e">  682</a></span>&#160;<span class="preprocessor">#define __GPIOA_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOARST))</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga29fe5bce7dfa48a680176fccaa2f4194">  683</a></span>&#160;<span class="preprocessor">#define __GPIOB_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOBRST))</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5ad48b930be88563b75de1674d252128">  684</a></span>&#160;<span class="preprocessor">#define __GPIOC_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOCRST))</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5f5e0bc82fe9dd4dfe9f639c18265ffb">  685</a></span>&#160;<span class="preprocessor">#define __GPIOD_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIODRST))</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga9798278634f760d2710f77de921f2189">  686</a></span>&#160;<span class="preprocessor">#define __GPIOH_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOHRST))</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gade11ef6b09339931584e89342e9a83bb">  688</a></span>&#160;<span class="preprocessor">#define __CRC_RELEASE_RESET()     (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_CRCRST))</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gac1158bbbffe63ef291b1f90f06fcce17">  689</a></span>&#160;<span class="preprocessor">#define __FLITF_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_FLITFRST))</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gaf00cb8e328b057553e7679cd5aaaf128">  690</a></span>&#160;<span class="preprocessor">#define __DMA1_RELEASE_RESET()    (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_DMA1RST))</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gabb652fad9969cf07ca19cb44f5a6aaf2">  694</a></span>&#160;<span class="preprocessor">#define __APB1_FORCE_RESET()      (RCC-&gt;APB1RSTR = 0xFFFFFFFF)  </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gaad8de2fd2b4824f74d224d3ed250d22f">  695</a></span>&#160;<span class="preprocessor">#define __TIM2_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gac330e8745bc605134beb3f8b0e710343">  696</a></span>&#160;<span class="preprocessor">#define __TIM3_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga09d7d6edf526af037c6d98a6aaf45d3e">  697</a></span>&#160;<span class="preprocessor">#define __TIM4_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga1f322a22601d881e41571d23d8ab82a3">  698</a></span>&#160;<span class="preprocessor">#define __TIM6_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga81fa3a9fd6ea060d780aa4ad8a549967">  699</a></span>&#160;<span class="preprocessor">#define __TIM7_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga54aacffe47d41f02a7a60048c4378a5a">  700</a></span>&#160;<span class="preprocessor">#define __WWDG_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga208b91334be948ed8dc4335ed7dad6b2">  701</a></span>&#160;<span class="preprocessor">#define __SPI2_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gab3f35d5a4ee7fd39c7172d1ef3bd689b">  702</a></span>&#160;<span class="preprocessor">#define __USART2_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga51b3fb3b88d0af3e018fd4f11aee7629">  703</a></span>&#160;<span class="preprocessor">#define __USART3_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0a00c647822c285737f3d532d73a3a8c">  704</a></span>&#160;<span class="preprocessor">#define __I2C1_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga42f47a35a678fb4b04a0a13b8ea3d599">  705</a></span>&#160;<span class="preprocessor">#define __I2C2_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0ea438c85852e2fe096122c72414ff66">  706</a></span>&#160;<span class="preprocessor">#define __USB_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gaee2b3546a86cce1119cfb239f073b5df">  707</a></span>&#160;<span class="preprocessor">#define __PWR_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga073ffd85c7dc137898afed7efa2ab88f">  708</a></span>&#160;<span class="preprocessor">#define __DAC_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gaceb22d49eab1144d92e1aa8a202f4a56">  709</a></span>&#160;<span class="preprocessor">#define __COMP_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_COMPRST))</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0f75418cb370d7be609dd272ba75b02f">  711</a></span>&#160;<span class="preprocessor">#define __APB1_RELEASE_RESET()    (RCC-&gt;APB1RSTR = 0x00) </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga2dca8996024dd53f2b0efa4352e3f1f1">  712</a></span>&#160;<span class="preprocessor">#define __TIM2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga697a415832a512df537f31f89347d883">  713</a></span>&#160;<span class="preprocessor">#define __TIM3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gaed1dc0c50c5146b8387ac2e7c8184dda">  714</a></span>&#160;<span class="preprocessor">#define __TIM4_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga44b76de33173b546eafb8457ba8a88fe">  715</a></span>&#160;<span class="preprocessor">#define __TIM6_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gabd0371094798fd2e0d736bbc67231fce">  716</a></span>&#160;<span class="preprocessor">#define __TIM7_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gade639a993d2b3f3269360282889dbc62">  717</a></span>&#160;<span class="preprocessor">#define __WWDG_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga40b0d796003dfd0b72390c21301165c6">  718</a></span>&#160;<span class="preprocessor">#define __SPI2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5847a3269715b7252fa9a26d45fe67ac">  719</a></span>&#160;<span class="preprocessor">#define __USART2_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga5d4233bdc95745d4690c8f359aac01cb">  720</a></span>&#160;<span class="preprocessor">#define __USART3_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga2b01ba44daa66c18af195a9c3d6ba371">  721</a></span>&#160;<span class="preprocessor">#define __I2C1_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga12942137b1164bf3f97533451df7d4ca">  722</a></span>&#160;<span class="preprocessor">#define __I2C2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga9b2963c832c28302e099d1bda1336a2d">  723</a></span>&#160;<span class="preprocessor">#define __USB_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga90aca0e996a2a292addf21d7b8787ab5">  724</a></span>&#160;<span class="preprocessor">#define __PWR_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gaa9559626c800e583a024db66a5454065">  725</a></span>&#160;<span class="preprocessor">#define __DAC_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga68d7483f45439c3541e79c3989b7a80f">  726</a></span>&#160;<span class="preprocessor">#define __COMP_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_COMPRST))</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gabb26fc64aa793146dbacf2c4a21fca67">  730</a></span>&#160;<span class="preprocessor">#define __APB2_FORCE_RESET()      (RCC-&gt;APB2RSTR = 0xFFFFFFFF)  </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga3bd7c392e6c8fbb7081fcee100dea4b9">  731</a></span>&#160;<span class="preprocessor">#define __SYSCFG_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga15d702f24f3386305b728fedabe1da78">  732</a></span>&#160;<span class="preprocessor">#define __TIM9_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga3702c18cef9b427a7d84ab57a08cc14e">  733</a></span>&#160;<span class="preprocessor">#define __TIM10_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga49713fd0d5319ab707cbeebcb067a052">  734</a></span>&#160;<span class="preprocessor">#define __TIM11_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga0a324f4d940319521dd2441862fc821a">  735</a></span>&#160;<span class="preprocessor">#define __ADC1_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga743eabfff95dc66a2bd94587b8e26727">  736</a></span>&#160;<span class="preprocessor">#define __SPI1_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga8f3ad2646ce15b193e3134bd05dab7d3">  737</a></span>&#160;<span class="preprocessor">#define __USART1_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#gab73e1addcdd82c6c97dd843a161473af">  739</a></span>&#160;<span class="preprocessor">#define __APB2_RELEASE_RESET()    (RCC-&gt;APB2RSTR = 0x00)</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga661c05d88401b811f261eb0bacfd16d5">  740</a></span>&#160;<span class="preprocessor">#define __SYSCFG_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga257a2ef198be9965132b107151bf4e33">  741</a></span>&#160;<span class="preprocessor">#define __TIM9_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga03cc93fd2202a73d918d8862e6e87e20">  742</a></span>&#160;<span class="preprocessor">#define __TIM10_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga6044bf8fb42af4b6acf9e493bd7e4d4e">  743</a></span>&#160;<span class="preprocessor">#define __TIM11_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga60618a7a3ee8cd761ca95e3e47f2f669">  744</a></span>&#160;<span class="preprocessor">#define __ADC1_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga39667e27dac8ef868287948bb3eee69c">  745</a></span>&#160;<span class="preprocessor">#define __SPI1_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Force__Release.html#ga54146ad06ec6a6ad028a6a920eccab0a">  746</a></span>&#160;<span class="preprocessor">#define __USART1_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa7226f2a8e6177a8460c6cff095b47cc">  759</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOALPEN))</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaddac75812cf5ea634dd2de0cc80ad34b">  760</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOBLPEN))</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa62c22199cb0521b7d7f961d28fe6f04">  761</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOCLPEN))</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad6a88fbdf3d630c0d56a25c539866867">  762</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIODLPEN))</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga16afe20eafd431e50cab3f234792af21">  763</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOHLPEN))</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9786479c06b3b804e5a9546adac5c748">  765</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_CRCLPEN))</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga1782b13d16e9b6847b777600c1c77c0a">  766</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_FLITFLPEN))</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad959b0a4eb5b87d460791a6de8a78513">  767</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_SLEEP_ENABLE()     (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_DMA1LPEN))</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaeea189ec5f1a9f0979625df1e49bda6c">  769</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOALPEN))</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga18823dc3f6df380f212fc23918ab0240">  770</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOBLPEN))</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaed7435b49fb5c0ddb588789c054162ef">  771</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOCLPEN))</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac71706b87112aa43c0364e15a9f5e202">  772</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIODLPEN))</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa73a317183b0a920c843b61b5be79e9b">  773</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOHLPEN))</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga70bd35a7b8044dbe33bd452b81915bb0">  775</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_CRCLPEN))</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gae8b30c33c17f97ed9e2cd3af0afe3f05">  776</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_FLITFLPEN))</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad2c3c514f62e1bdba0a39a4f45af547a">  777</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_SLEEP_DISABLE()    (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_DMA1LPEN))</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga548dab344e5f4f733f10f621d5021258">  785</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga7f85684d6cf2aef3f12d2e5e7c582242">  786</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad10a7e0ff283f479ec97e92df3ac3246">  787</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9a0940278b1ad855f29935ce1e93bbb3">  788</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga84aaa432228664b1d71e62b5f6f036cf">  789</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaa30175f1c20623be727bb9882fd7875c">  790</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga27596c991eb89307897f15356573ae4d">  791</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gafc176ced9204a2e8fa7f3c60dbe2bd2d">  792</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga5ee65cfa9fa9908058b6cc5589bf229d">  793</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga3e8c1f2f1710b3d9ac6c1ff47b8216f5">  794</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gadd03bd6614d2e69221c7fb6208f57959">  795</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga7f84246aa8b25ed0e0d47f7606327070">  796</a></span>&#160;<span class="preprocessor">#define __USB_CLK_SLEEP_ENABLE()      (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USBLPEN))</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga18304dbd75bc6ca98a3be9834ea3a193">  797</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_SLEEP_ENABLE()      (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac14a008285c82413ef992fa86ab5501a">  798</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_SLEEP_ENABLE()      (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac1db68f2988d11738c8465c0e28cf970">  799</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_COMPLPEN))</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac7d45f3a4232045971840c447f798db4">  801</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga653238770c676e8027096821356c76f1">  802</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac56d691bb8f24caf34748e8fbe08246d">  803</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad10718e4dacc2b886fa5038990f480e1">  804</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga53fd91cd698c062e00a245dbc3b6267f">  805</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gab690663b0d7bb91887d7655496f76d68">  806</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9d0cdfebe340524ec980e03b1ebef2b1">  807</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gab13b1b90717b63339001bde799676d98">  808</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaec8e2b3d8e49a7b52e7ba920bac232e5">  809</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaffef2534d1d74d7cf39c9466ebad7c33">  810</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gaf9fe7357c252303be97424e03775a16c">  811</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga3063451617c910e54d630011c47e655f">  812</a></span>&#160;<span class="preprocessor">#define __USB_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USBLPEN))</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gabfa76560ea9d20285f94ca36111d5048">  813</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gac61a3d81c3512860d669ff97a6540140">  814</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga1bc36e5c20728c91d29d1d440c8763e5">  815</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_COMPLPEN))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga9440005e90146348c9172c379963df62">  823</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga0d42f306cafde9841d9eb66e62c4ea80">  824</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga704b70541b0dd37cbeed2a7871460baf">  825</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gad75162b5c0b0c62ddc3c6e1509c9804f">  826</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga80a6e9a53ed4cf8af2fd1129f49d99f2">  827</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga22b1be31f1972d6d3089e8faa1372fa3">  828</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga7595f248296f06dc9d49d243c3b649f6">  829</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga2c47a6b111062192d81460dc0dfa49c9">  831</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#gadb054752a802576d532d502bbbb5d6e1">  832</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga6408109c422cd730ae7efdc72d62101f">  833</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga83664173583e23c386ae49f7fcba6939">  834</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga2743a40f0b1712a06947c2f368435429">  835</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga448614eb6e006bffe6a77dba07e7fbae">  836</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__RCC__Peripheral__Clock__Sleep__Enable__Disable.html#ga1df637fa137457830dcc1311040d8a36">  837</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaab944f562b53fc74bcc0e4958388fd42">  853</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) CR_HSION_BB = ENABLE)</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga0c0dc8bc0ef58703782f45b4e487c031">  854</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) CR_HSION_BB = DISABLE)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gadd977713ebe44549ad1592f04bad8d48">  864</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__HSE_STATE__) (*(__IO uint8_t *) CR_BYTE2_ADDRESS = (__HSE_STATE__))</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaf6797e8502d134483ba092f5d4345c70">  880</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_ENABLE()  (*(__IO uint32_t *) CR_MSION_BB = ENABLE)</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga49c15fd232bd099f020e508fe9c3cd12">  881</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_DISABLE() (*(__IO uint32_t *) CR_MSION_BB = DISABLE)</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                                       </div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga36991d340af7ad14b79f204c748b0e3e">  890</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">          (MODIFY_REG(RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; POSITION_VAL(RCC_ICSCR_HSITRIM)))</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga6c1e051a956f43b1895e8b6c0572c45e">  900</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(_MSICALIBRATIONVALUE_) \</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">          (MODIFY_REG(RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM, (uint32_t)(_MSICALIBRATIONVALUE_) &lt;&lt; POSITION_VAL(RCC_ICSCR_MSITRIM)))</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">/* @brief  Macro to configures the Internal Multi Speed oscillator (MSI) clock range.</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">  * @note     After restart from Reset or wakeup from STANDBY, the MSI clock is </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">  *           around 2.097 MHz. The MSI clock does not change after wake-up from</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">  *           STOP mode.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">  * @note    The MSI clock range can be modified on the fly.     </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">  * @param  _MSIRANGEVALUE_: specifies the MSI Clock range.</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  *   This parameter must be one of the following values:</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  *     @arg RCC_MSIRANGE_0: MSI clock is around 65.536 KHz</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  *     @arg RCC_MSIRANGE_1: MSI clock is around 131.072 KHz</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">  *     @arg RCC_MSIRANGE_2: MSI clock is around 262.144 KHz</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">  *     @arg RCC_MSIRANGE_3: MSI clock is around 524.288 KHz</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">  *     @arg RCC_MSIRANGE_4: MSI clock is around 1.048 MHz</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">  *     @arg RCC_MSIRANGE_5: MSI clock is around 2.097 MHz (default after Reset or wake-up from STANDBY)</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">  *     @arg RCC_MSIRANGE_6: MSI clock is around 4.194 MHz</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">  */</span>   </div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaa68665004900d9e54d6083861c727af9">  918</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_RANGE_CONFIG(_MSIRANGEVALUE_) (MODIFY_REG(RCC-&gt;ICSCR, RCC_ICSCR_MSIRANGE, (uint32_t)(_MSIRANGEVALUE_)))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                                       </div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga560de8b8991db4a296de878a7a8aa58b">  929</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) CSR_LSION_BB = ENABLE)</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga4f96095bb4acda60b7f66d5d927da181">  930</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) CSR_LSION_BB = DISABLE)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                       </div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gabfc75d74c58b63f15394dcc2be2a5ae6">  934</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__LSE_STATE__) \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">                                       do{ \</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">                                         if ((__LSE_STATE__) == RCC_LSE_OFF) \</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">                                         { \</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">                                           *(__IO uint32_t *) CSR_LSEON_BB = DISABLE; \</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">                                           *(__IO uint32_t *) CSR_LSEBYP_BB = DISABLE; \</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">                                         } \</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">                                         else if ((__LSE_STATE__) == RCC_LSE_ON) \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">                                         { \</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">                                           *(__IO uint32_t *) CSR_LSEBYP_BB = DISABLE; \</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">                                           *(__IO uint32_t *) CSR_LSEON_BB = ENABLE; \</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                         } \</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">                                         else \</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">                                         { \</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">                                           *(__IO uint32_t *) CSR_LSEON_BB = DISABLE; \</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">                                           *(__IO uint32_t *) CSR_LSEBYP_BB = ENABLE; \</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">                                         } \</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">                                       }while(0)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                                       </div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gab7cc36427c31da645a0e38e181f8ce0f">  956</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) CSR_RTCEN_BB = ENABLE)</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaab5eeb81fc9f0c8d4450069f7a751855">  957</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) CSR_RTCEN_BB = DISABLE)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga3bf7da608ff985873ca8e248fb1dc4f0">  964</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) CSR_RTCRST_BB = ENABLE)</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga14f32622c65f4ae239ba8cb00d510321">  965</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) CSR_RTCRST_BB = DISABLE)</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gad781a9f1f8aea8713287ca6d7d2ac683">  993</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__) do { \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">            if(((__RTC_CLKSOURCE__) &amp; RCC_CSR_RTCSEL_HSE) == RCC_CSR_RTCSEL_HSE)          \</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">            {                                                                             \</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">              MODIFY_REG(RCC-&gt;CR, RCC_CR_RTCPRE, ((__RTC_CLKSOURCE__) &amp; RCC_CR_RTCPRE));  \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">            }                                                                             \</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">          } while (0)</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"> 1000</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) do { \</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">                                      __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__);      \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">                                      RCC-&gt;CSR |= ((__RTC_CLKSOURCE__) &amp; RCC_CSR_RTCSEL); \</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">                                    } while (0)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;                                                   </div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 1007</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;CSR, RCC_CSR_RTCSEL))</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaaf196a2df41b0bcbc32745c2b218e696"> 1016</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) CR_PLLON_BB = ENABLE)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga718a6afcb1492cc2796be78445a7d5ab"> 1017</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) CR_PLLON_BB = DISABLE)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga2145b44e05d90ad3ff43653ee98cbba7"> 1048</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__, __PLLDIV__)\</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_PLLSRC|RCC_CFGR_PLLMUL|RCC_CFGR_PLLDIV),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gac99c2453d9e77c8b457acc0210e754c2"> 1059</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                              </div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1076</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1090</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) CIR_BYTE1_ADDRESS &amp;= ~(__INTERRUPT__))</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga9d8ab157f58045b8daf8136bee54f139"> 1105</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga134af980b892f362c05ae21922cd828d"> 1120</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1125</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1147</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) &gt;&gt; 5) == CR_REG_INDEX)? RCC-&gt;CR :RCC-&gt;CSR) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))   </span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;     </div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 1156</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((RCC-&gt;CFGR &amp; RCC_CFGR_PLLSRC))</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/* Include RCC HAL Extension module */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l1xx__hal__rcc__ex_8h.html">stm32l1xx_hal_rcc_ex.h</a>&quot;</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group1.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<a class="code" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<a class="code" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> FLatency);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> RCC_MCOx, <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> RCC_MCOSource, <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> RCC_MCODiv);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>          <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>          <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>          <a class="code" href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>          <a class="code" href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *pFLatency);</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/* CSS NMI IRQ handler */</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span> </div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;}</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32L1xx_HAL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="ttc" id="structRCC__OscInitTypeDef_html_a7c1294e9407e69e80fe034caf35fe7ea"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a7c1294e9407e69e80fe034caf35fe7ea">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00092">stm32l1xx_hal_rcc.h:92</a></div></div>
<div class="ttc" id="structRCC__PLLInitTypeDef_html_a7b0ad197ffcf75b68f7fa90ce1c99103"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a7b0ad197ffcf75b68f7fa90ce1c99103">RCC_PLLInitTypeDef::PLLDIV</a></div><div class="ttdeci">uint32_t PLLDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00077">stm32l1xx_hal_rcc.h:77</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="structRCC__ClkInitTypeDef_html_a21ceb024102adc3c4dc7eb270cf02ebd"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a21ceb024102adc3c4dc7eb270cf02ebd">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00131">stm32l1xx_hal_rcc.h:131</a></div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_af76de5ee86798f0c3a4c83c84dfa58be"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#af76de5ee86798f0c3a4c83c84dfa58be">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00113">stm32l1xx_hal_rcc.h:113</a></div></div>
<div class="ttc" id="structRCC__ClkInitTypeDef_html_abd9bcaa8dcf4b816462ee2930ab3e993"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#abd9bcaa8dcf4b816462ee2930ab3e993">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00128">stm32l1xx_hal_rcc.h:128</a></div></div>
<div class="ttc" id="stm32l1xx__hal__def_8h_html"><div class="ttname"><a href="stm32l1xx__hal__def_8h.html">stm32l1xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_a9b2e48e452d0c334f2b9473216064560"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a9b2e48e452d0c334f2b9473216064560">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00098">stm32l1xx_hal_rcc.h:98</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group1_html_ga6b82cafd84a33caa126523b3d288f14b"><div class="ttname"><a href="group__RCC__Exported__Functions__Group1.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a></div><div class="ttdeci">void HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_ga0c124cf403362750513cae7fb6e6b195"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a></div><div class="ttdeci">void HAL_RCC_NMI_IRQHandler(void)</div></div>
<div class="ttc" id="structRCC__PLLInitTypeDef_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00068">stm32l1xx_hal_rcc.h:68</a></div></div>
<div class="ttc" id="structRCC__ClkInitTypeDef_html_aa75c110cd93855d49249f38da8cf94f7"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#aa75c110cd93855d49249f38da8cf94f7">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00134">stm32l1xx_hal_rcc.h:134</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_gabbd5f8933a5ee05e4b3384e33026aca1"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK2Freq(void)</div></div>
<div class="ttc" id="structRCC__ClkInitTypeDef_html_a4ceff1fdbf423e347c63052ca2c1d7e1"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a4ceff1fdbf423e347c63052ca2c1d7e1">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00125">stm32l1xx_hal_rcc.h:125</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="structRCC__ClkInitTypeDef_html_a93a53676a1cfc5b55b8b990e7ff4dac5"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00122">stm32l1xx_hal_rcc.h:122</a></div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_af9e7bc89cab81c1705d94c74c7a81088"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00086">stm32l1xx_hal_rcc.h:86</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a></div><div class="ttdeci">void HAL_RCC_DisableCSS(void)</div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="structRCC__ClkInitTypeDef_html"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00120">stm32l1xx_hal_rcc.h:120</a></div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_a62152a6e80ade492afa6753ea2acc673"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a62152a6e80ade492afa6753ea2acc673">RCC_OscInitTypeDef::MSICalibrationValue</a></div><div class="ttdeci">uint32_t MSICalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00107">stm32l1xx_hal_rcc.h:107</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="jn516x_2platform-conf_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="jn516x_2platform-conf_8h_source.html#l00230">platform-conf.h:230</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_adaab402d37223348fcc96aeaf7643045"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#adaab402d37223348fcc96aeaf7643045">RCC_OscInitTypeDef::MSIClockRange</a></div><div class="ttdeci">uint32_t MSIClockRange</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00110">stm32l1xx_hal_rcc.h:110</a></div></div>
<div class="ttc" id="stm32l1xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__def_8h_source.html#l00055">stm32l1xx_hal_def.h:55</a></div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_gaa0f440ce71c18e95b12b2044cc044bea"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a></div><div class="ttdeci">void HAL_RCC_EnableCSS(void)</div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="structRCC__PLLInitTypeDef_html"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00066">stm32l1xx_hal_rcc.h:66</a></div></div>
<div class="ttc" id="structRCC__PLLInitTypeDef_html_a351617c365fad2d58aedb7335308044b"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a351617c365fad2d58aedb7335308044b">RCC_PLLInitTypeDef::PLLMUL</a></div><div class="ttdeci">uint32_t PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00074">stm32l1xx_hal_rcc.h:74</a></div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html"><div class="ttname"><a href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00084">stm32l1xx_hal_rcc.h:84</a></div></div>
<div class="ttc" id="stm32l1xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32l1xx__hal__rcc__ex_8h.html">stm32l1xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module. </div></div>
<div class="ttc" id="group__RCC__Exported__Functions__Group2_html_gaa6a4bfea38a4d69462d2f1ef8204596d"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</a></div><div class="ttdeci">void HAL_RCC_CCSCallback(void)</div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_a39b62cae65fe7a251000354e5bba8cb6"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a39b62cae65fe7a251000354e5bba8cb6">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00095">stm32l1xx_hal_rcc.h:95</a></div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_ae195d3c855a814b931f7cf57e4fc3fe6"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#ae195d3c855a814b931f7cf57e4fc3fe6">RCC_OscInitTypeDef::MSIState</a></div><div class="ttdeci">uint32_t MSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00104">stm32l1xx_hal_rcc.h:104</a></div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_a7e05d6eec98ed8cdaba00ca3d167ff72"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a7e05d6eec98ed8cdaba00ca3d167ff72">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00089">stm32l1xx_hal_rcc.h:89</a></div></div>
<div class="ttc" id="structRCC__OscInitTypeDef_html_a955de90db8882fde02c4fb59c7c000f0"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a955de90db8882fde02c4fb59c7c000f0">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00101">stm32l1xx_hal_rcc.h:101</a></div></div>
<div class="ttc" id="structRCC__PLLInitTypeDef_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__hal__rcc_8h_source.html#l00071">stm32l1xx_hal_rcc.h:71</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:09:21 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
