<stg><name>conv3_Pipeline_CLEARW</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %h_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %h_1

]]></Node>
<StgValue><ssdm name="h_1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body8.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.0.i.i:0 %w_2 = load i8 %w

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.0.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i.i:2 %icmp_ln73 = icmp_eq  i8 %w_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i.i:3 %add_ln73 = add i8 %w_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i.i:4 %br_ln73 = br i1 %icmp_ln73, void %for.body8.0.i.i.split, void %for.inc13.0.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="8">
<![CDATA[
for.body8.0.i.i.split:0 %empty = trunc i8 %w_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.i.i.split:1 %speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln73"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.i.i.split:2 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.body8.0.i.i.split:3 %tmp_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %h_1_read, i7 %empty

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="10">
<![CDATA[
for.body8.0.i.i.split:4 %zext_ln75 = zext i10 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.i.split:5 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_427 = getelementptr i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_427"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.i.split:6 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_428 = getelementptr i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_428"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body8.0.i.i.split:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %w_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i.i.split:8 %br_ln75 = br i1 %tmp, void %arrayidx1225.0.i.i.case.0, void %arrayidx1225.0.i.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
arrayidx1225.0.i.i.case.0:0 %store_ln75 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_427

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1225.0.i.i.case.0:1 %br_ln75 = br void %arrayidx1225.0.i.i.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
arrayidx1225.0.i.i.case.1:0 %store_ln75 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_428

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1225.0.i.i.case.1:1 %br_ln75 = br void %arrayidx1225.0.i.i.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1225.0.i.i.exit:0 %store_ln73 = store i8 %add_ln73, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1225.0.i.i.exit:1 %br_ln73 = br void %for.body8.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.inc13.0.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="h_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="h_1"/></StgValue>
</port>
<port id="36" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="w" fromId="38" toId="4">
</dataflow>
<dataflow id="41" from="_ssdm_op_Read.ap_auto.i3" to="h_1_read" fromId="40" toId="5">
</dataflow>
<dataflow id="42" from="h_1" to="h_1_read" fromId="35" toId="5">
</dataflow>
<dataflow id="44" from="StgValue_43" to="store_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="w" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="46" from="w" to="w_2" fromId="4" toId="8">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="56" from="p_str" to="specpipeline_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="w_2" to="icmp_ln73" fromId="8" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_58" to="icmp_ln73" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="w_2" to="add_ln73" fromId="8" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_61" to="add_ln73" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="icmp_ln73" to="br_ln73" fromId="10" toId="12">
</dataflow>
<dataflow id="64" from="w_2" to="empty" fromId="8" toId="13">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln73" fromId="65" toId="14">
</dataflow>
<dataflow id="68" from="StgValue_67" to="speclooptripcount_ln73" fromId="67" toId="14">
</dataflow>
<dataflow id="69" from="StgValue_67" to="speclooptripcount_ln73" fromId="67" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_67" to="speclooptripcount_ln73" fromId="67" toId="14">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopName" to="specloopname_ln73" fromId="71" toId="15">
</dataflow>
<dataflow id="74" from="empty_11" to="specloopname_ln73" fromId="73" toId="15">
</dataflow>
<dataflow id="76" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="tmp_79" fromId="75" toId="16">
</dataflow>
<dataflow id="77" from="h_1_read" to="tmp_79" fromId="5" toId="16">
</dataflow>
<dataflow id="78" from="empty" to="tmp_79" fromId="13" toId="16">
</dataflow>
<dataflow id="79" from="tmp_79" to="zext_ln75" fromId="16" toId="17">
</dataflow>
<dataflow id="80" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_427" fromId="36" toId="18">
</dataflow>
<dataflow id="82" from="StgValue_81" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_427" fromId="81" toId="18">
</dataflow>
<dataflow id="83" from="zext_ln75" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_427" fromId="17" toId="18">
</dataflow>
<dataflow id="84" from="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_428" fromId="37" toId="19">
</dataflow>
<dataflow id="85" from="StgValue_81" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_428" fromId="81" toId="19">
</dataflow>
<dataflow id="86" from="zext_ln75" to="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_428" fromId="17" toId="19">
</dataflow>
<dataflow id="88" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="w_2" to="tmp" fromId="8" toId="20">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp" fromId="90" toId="20">
</dataflow>
<dataflow id="92" from="tmp" to="br_ln75" fromId="20" toId="21">
</dataflow>
<dataflow id="94" from="StgValue_93" to="store_ln75" fromId="93" toId="22">
</dataflow>
<dataflow id="95" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_427" to="store_ln75" fromId="18" toId="22">
</dataflow>
<dataflow id="96" from="StgValue_93" to="store_ln75" fromId="93" toId="24">
</dataflow>
<dataflow id="97" from="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_428" to="store_ln75" fromId="19" toId="24">
</dataflow>
<dataflow id="98" from="add_ln73" to="store_ln73" fromId="11" toId="26">
</dataflow>
<dataflow id="99" from="w" to="store_ln73" fromId="4" toId="26">
</dataflow>
<dataflow id="100" from="icmp_ln73" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="101" from="tmp" to="StgValue_2" fromId="20" toId="2">
</dataflow>
</dataflows>


</stg>
