
TFG-Brushless-ESC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008718  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080088b0  080088b0  000098b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008910  08008910  0000a148  2**0
                  CONTENTS
  4 .ARM          00000008  08008910  08008910  00009910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008918  08008918  0000a148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008918  08008918  00009918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800891c  0800891c  0000991c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000148  20000000  08008920  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015bc  20000148  08008a68  0000a148  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001704  08008a68  0000a704  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a148  2**0
                  CONTENTS, READONLY
 12 .debug_info   000163cd  00000000  00000000  0000a178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003647  00000000  00000000  00020545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  00023b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff5  00000000  00000000  00025030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a8fb  00000000  00000000  00026025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019837  00000000  00000000  00040920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e121  00000000  00000000  0005a157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8278  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000578c  00000000  00000000  000f82bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000fda48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000148 	.word	0x20000148
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008898 	.word	0x08008898

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000014c 	.word	0x2000014c
 80001d4:	08008898 	.word	0x08008898

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <PWMSet>:

// Number of elements in the table
#define PWM_MAP_SIZE (sizeof(pwmMap) / sizeof(PWMmap))

int8_t PWMSet(MosfetPin pin, uint16_t value)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	4603      	mov	r3, r0
 80004d0:	460a      	mov	r2, r1
 80004d2:	71fb      	strb	r3, [r7, #7]
 80004d4:	4613      	mov	r3, r2
 80004d6:	80bb      	strh	r3, [r7, #4]
	if (pin > PWM_MAP_SIZE) return RTSPEED_ERROR;
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	2b06      	cmp	r3, #6
 80004dc:	d902      	bls.n	80004e4 <PWMSet+0x1c>
 80004de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004e2:	e06b      	b.n	80005bc <PWMSet+0xf4>
    for (size_t i = 0; i < PWM_MAP_SIZE; i++)
 80004e4:	2300      	movs	r3, #0
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	e063      	b.n	80005b2 <PWMSet+0xea>
    {
        if (pwmMap[i].pin == pin)
 80004ea:	4937      	ldr	r1, [pc, #220]	@ (80005c8 <PWMSet+0x100>)
 80004ec:	68fa      	ldr	r2, [r7, #12]
 80004ee:	4613      	mov	r3, r2
 80004f0:	005b      	lsls	r3, r3, #1
 80004f2:	4413      	add	r3, r2
 80004f4:	009b      	lsls	r3, r3, #2
 80004f6:	440b      	add	r3, r1
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	79fa      	ldrb	r2, [r7, #7]
 80004fc:	429a      	cmp	r2, r3
 80004fe:	d155      	bne.n	80005ac <PWMSet+0xe4>
        {
            __HAL_TIM_SET_COMPARE(pwmMap[i].htim, pwmMap[i].channel, value);
 8000500:	4931      	ldr	r1, [pc, #196]	@ (80005c8 <PWMSet+0x100>)
 8000502:	68fa      	ldr	r2, [r7, #12]
 8000504:	4613      	mov	r3, r2
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	4413      	add	r3, r2
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	440b      	add	r3, r1
 800050e:	3308      	adds	r3, #8
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d10c      	bne.n	8000530 <PWMSet+0x68>
 8000516:	492c      	ldr	r1, [pc, #176]	@ (80005c8 <PWMSet+0x100>)
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	4613      	mov	r3, r2
 800051c:	005b      	lsls	r3, r3, #1
 800051e:	4413      	add	r3, r2
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	440b      	add	r3, r1
 8000524:	3304      	adds	r3, #4
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	88ba      	ldrh	r2, [r7, #4]
 800052c:	635a      	str	r2, [r3, #52]	@ 0x34
 800052e:	e03b      	b.n	80005a8 <PWMSet+0xe0>
 8000530:	4925      	ldr	r1, [pc, #148]	@ (80005c8 <PWMSet+0x100>)
 8000532:	68fa      	ldr	r2, [r7, #12]
 8000534:	4613      	mov	r3, r2
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	4413      	add	r3, r2
 800053a:	009b      	lsls	r3, r3, #2
 800053c:	440b      	add	r3, r1
 800053e:	3308      	adds	r3, #8
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b04      	cmp	r3, #4
 8000544:	d10c      	bne.n	8000560 <PWMSet+0x98>
 8000546:	4920      	ldr	r1, [pc, #128]	@ (80005c8 <PWMSet+0x100>)
 8000548:	68fa      	ldr	r2, [r7, #12]
 800054a:	4613      	mov	r3, r2
 800054c:	005b      	lsls	r3, r3, #1
 800054e:	4413      	add	r3, r2
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	440b      	add	r3, r1
 8000554:	3304      	adds	r3, #4
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	88bb      	ldrh	r3, [r7, #4]
 800055c:	6393      	str	r3, [r2, #56]	@ 0x38
 800055e:	e023      	b.n	80005a8 <PWMSet+0xe0>
 8000560:	4919      	ldr	r1, [pc, #100]	@ (80005c8 <PWMSet+0x100>)
 8000562:	68fa      	ldr	r2, [r7, #12]
 8000564:	4613      	mov	r3, r2
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	4413      	add	r3, r2
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	440b      	add	r3, r1
 800056e:	3308      	adds	r3, #8
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b08      	cmp	r3, #8
 8000574:	d10c      	bne.n	8000590 <PWMSet+0xc8>
 8000576:	4914      	ldr	r1, [pc, #80]	@ (80005c8 <PWMSet+0x100>)
 8000578:	68fa      	ldr	r2, [r7, #12]
 800057a:	4613      	mov	r3, r2
 800057c:	005b      	lsls	r3, r3, #1
 800057e:	4413      	add	r3, r2
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	440b      	add	r3, r1
 8000584:	3304      	adds	r3, #4
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	681a      	ldr	r2, [r3, #0]
 800058a:	88bb      	ldrh	r3, [r7, #4]
 800058c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800058e:	e00b      	b.n	80005a8 <PWMSet+0xe0>
 8000590:	490d      	ldr	r1, [pc, #52]	@ (80005c8 <PWMSet+0x100>)
 8000592:	68fa      	ldr	r2, [r7, #12]
 8000594:	4613      	mov	r3, r2
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	4413      	add	r3, r2
 800059a:	009b      	lsls	r3, r3, #2
 800059c:	440b      	add	r3, r1
 800059e:	3304      	adds	r3, #4
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	681a      	ldr	r2, [r3, #0]
 80005a4:	88bb      	ldrh	r3, [r7, #4]
 80005a6:	6413      	str	r3, [r2, #64]	@ 0x40
            return RTSPEED_OK;
 80005a8:	2300      	movs	r3, #0
 80005aa:	e007      	b.n	80005bc <PWMSet+0xf4>
    for (size_t i = 0; i < PWM_MAP_SIZE; i++)
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	3301      	adds	r3, #1
 80005b0:	60fb      	str	r3, [r7, #12]
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b05      	cmp	r3, #5
 80005b6:	d998      	bls.n	80004ea <PWMSet+0x22>
        }
    }
    return RTSPEED_ERROR;
 80005b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3714      	adds	r7, #20
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	20000000 	.word	0x20000000

080005cc <updateState>:
uint8_t state = 0;

uint32_t speed = 256;

void updateState(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	state = (Hall_U_State << 2) | (Hall_V_State << 1) | (Hall_W_State);
 80005d0:	4b6c      	ldr	r3, [pc, #432]	@ (8000784 <updateState+0x1b8>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	b25a      	sxtb	r2, r3
 80005d8:	4b6b      	ldr	r3, [pc, #428]	@ (8000788 <updateState+0x1bc>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	005b      	lsls	r3, r3, #1
 80005de:	b25b      	sxtb	r3, r3
 80005e0:	4313      	orrs	r3, r2
 80005e2:	b25a      	sxtb	r2, r3
 80005e4:	4b69      	ldr	r3, [pc, #420]	@ (800078c <updateState+0x1c0>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b25b      	sxtb	r3, r3
 80005ea:	4313      	orrs	r3, r2
 80005ec:	b25b      	sxtb	r3, r3
 80005ee:	b2da      	uxtb	r2, r3
 80005f0:	4b67      	ldr	r3, [pc, #412]	@ (8000790 <updateState+0x1c4>)
 80005f2:	701a      	strb	r2, [r3, #0]

	switch(state)
 80005f4:	4b66      	ldr	r3, [pc, #408]	@ (8000790 <updateState+0x1c4>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	3b01      	subs	r3, #1
 80005fa:	2b05      	cmp	r3, #5
 80005fc:	f200 80be 	bhi.w	800077c <updateState+0x1b0>
 8000600:	a201      	add	r2, pc, #4	@ (adr r2, 8000608 <updateState+0x3c>)
 8000602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000606:	bf00      	nop
 8000608:	08000709 	.word	0x08000709
 800060c:	08000695 	.word	0x08000695
 8000610:	080006cf 	.word	0x080006cf
 8000614:	08000621 	.word	0x08000621
 8000618:	08000743 	.word	0x08000743
 800061c:	0800065b 	.word	0x0800065b
	{
	case 0b100:
		PWMSet(HI_U, 0);
 8000620:	2100      	movs	r1, #0
 8000622:	2000      	movs	r0, #0
 8000624:	f7ff ff50 	bl	80004c8 <PWMSet>
		PWMSet(LO_U, 0);
 8000628:	2100      	movs	r1, #0
 800062a:	2003      	movs	r0, #3
 800062c:	f7ff ff4c 	bl	80004c8 <PWMSet>
		PWMSet(HI_V, speed);
 8000630:	4b58      	ldr	r3, [pc, #352]	@ (8000794 <updateState+0x1c8>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	b29b      	uxth	r3, r3
 8000636:	4619      	mov	r1, r3
 8000638:	2001      	movs	r0, #1
 800063a:	f7ff ff45 	bl	80004c8 <PWMSet>
		PWMSet(LO_V, 0);
 800063e:	2100      	movs	r1, #0
 8000640:	2004      	movs	r0, #4
 8000642:	f7ff ff41 	bl	80004c8 <PWMSet>
		PWMSet(HI_W, 0);
 8000646:	2100      	movs	r1, #0
 8000648:	2002      	movs	r0, #2
 800064a:	f7ff ff3d 	bl	80004c8 <PWMSet>
		PWMSet(LO_W, 256);
 800064e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000652:	2005      	movs	r0, #5
 8000654:	f7ff ff38 	bl	80004c8 <PWMSet>
		break;
 8000658:	e091      	b.n	800077e <updateState+0x1b2>
	case 0b110:
		PWMSet(HI_U, 0);
 800065a:	2100      	movs	r1, #0
 800065c:	2000      	movs	r0, #0
 800065e:	f7ff ff33 	bl	80004c8 <PWMSet>
		PWMSet(LO_U, 256);
 8000662:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000666:	2003      	movs	r0, #3
 8000668:	f7ff ff2e 	bl	80004c8 <PWMSet>
		PWMSet(HI_V, speed);
 800066c:	4b49      	ldr	r3, [pc, #292]	@ (8000794 <updateState+0x1c8>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	b29b      	uxth	r3, r3
 8000672:	4619      	mov	r1, r3
 8000674:	2001      	movs	r0, #1
 8000676:	f7ff ff27 	bl	80004c8 <PWMSet>
		PWMSet(LO_V, 0);
 800067a:	2100      	movs	r1, #0
 800067c:	2004      	movs	r0, #4
 800067e:	f7ff ff23 	bl	80004c8 <PWMSet>
		PWMSet(HI_W, 0);
 8000682:	2100      	movs	r1, #0
 8000684:	2002      	movs	r0, #2
 8000686:	f7ff ff1f 	bl	80004c8 <PWMSet>
		PWMSet(LO_W, 0);
 800068a:	2100      	movs	r1, #0
 800068c:	2005      	movs	r0, #5
 800068e:	f7ff ff1b 	bl	80004c8 <PWMSet>
		break;
 8000692:	e074      	b.n	800077e <updateState+0x1b2>
	case 0b010:
		PWMSet(HI_U, 0);
 8000694:	2100      	movs	r1, #0
 8000696:	2000      	movs	r0, #0
 8000698:	f7ff ff16 	bl	80004c8 <PWMSet>
		PWMSet(LO_U, 256);
 800069c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006a0:	2003      	movs	r0, #3
 80006a2:	f7ff ff11 	bl	80004c8 <PWMSet>
		PWMSet(HI_V, 0);
 80006a6:	2100      	movs	r1, #0
 80006a8:	2001      	movs	r0, #1
 80006aa:	f7ff ff0d 	bl	80004c8 <PWMSet>
		PWMSet(LO_V, 0);
 80006ae:	2100      	movs	r1, #0
 80006b0:	2004      	movs	r0, #4
 80006b2:	f7ff ff09 	bl	80004c8 <PWMSet>
		PWMSet(HI_W, speed);
 80006b6:	4b37      	ldr	r3, [pc, #220]	@ (8000794 <updateState+0x1c8>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	4619      	mov	r1, r3
 80006be:	2002      	movs	r0, #2
 80006c0:	f7ff ff02 	bl	80004c8 <PWMSet>
		PWMSet(LO_W, 0);
 80006c4:	2100      	movs	r1, #0
 80006c6:	2005      	movs	r0, #5
 80006c8:	f7ff fefe 	bl	80004c8 <PWMSet>
		break;
 80006cc:	e057      	b.n	800077e <updateState+0x1b2>
	case 0b011:
		PWMSet(HI_U, 0);
 80006ce:	2100      	movs	r1, #0
 80006d0:	2000      	movs	r0, #0
 80006d2:	f7ff fef9 	bl	80004c8 <PWMSet>
		PWMSet(LO_U, 0);
 80006d6:	2100      	movs	r1, #0
 80006d8:	2003      	movs	r0, #3
 80006da:	f7ff fef5 	bl	80004c8 <PWMSet>
		PWMSet(HI_V, 0);
 80006de:	2100      	movs	r1, #0
 80006e0:	2001      	movs	r0, #1
 80006e2:	f7ff fef1 	bl	80004c8 <PWMSet>
		PWMSet(LO_V, 256);
 80006e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006ea:	2004      	movs	r0, #4
 80006ec:	f7ff feec 	bl	80004c8 <PWMSet>
		PWMSet(HI_W, speed);
 80006f0:	4b28      	ldr	r3, [pc, #160]	@ (8000794 <updateState+0x1c8>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	2002      	movs	r0, #2
 80006fa:	f7ff fee5 	bl	80004c8 <PWMSet>
		PWMSet(LO_W, 0);
 80006fe:	2100      	movs	r1, #0
 8000700:	2005      	movs	r0, #5
 8000702:	f7ff fee1 	bl	80004c8 <PWMSet>
		break;
 8000706:	e03a      	b.n	800077e <updateState+0x1b2>
	case 0b001:
		PWMSet(HI_U, speed);
 8000708:	4b22      	ldr	r3, [pc, #136]	@ (8000794 <updateState+0x1c8>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	b29b      	uxth	r3, r3
 800070e:	4619      	mov	r1, r3
 8000710:	2000      	movs	r0, #0
 8000712:	f7ff fed9 	bl	80004c8 <PWMSet>
		PWMSet(LO_U, 0);
 8000716:	2100      	movs	r1, #0
 8000718:	2003      	movs	r0, #3
 800071a:	f7ff fed5 	bl	80004c8 <PWMSet>
		PWMSet(HI_V, 0);
 800071e:	2100      	movs	r1, #0
 8000720:	2001      	movs	r0, #1
 8000722:	f7ff fed1 	bl	80004c8 <PWMSet>
		PWMSet(LO_V, 256);
 8000726:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800072a:	2004      	movs	r0, #4
 800072c:	f7ff fecc 	bl	80004c8 <PWMSet>
		PWMSet(HI_W, 0);
 8000730:	2100      	movs	r1, #0
 8000732:	2002      	movs	r0, #2
 8000734:	f7ff fec8 	bl	80004c8 <PWMSet>
		PWMSet(LO_W, 0);
 8000738:	2100      	movs	r1, #0
 800073a:	2005      	movs	r0, #5
 800073c:	f7ff fec4 	bl	80004c8 <PWMSet>
		break;
 8000740:	e01d      	b.n	800077e <updateState+0x1b2>
	case 0b101:
		PWMSet(HI_U, speed);
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <updateState+0x1c8>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	b29b      	uxth	r3, r3
 8000748:	4619      	mov	r1, r3
 800074a:	2000      	movs	r0, #0
 800074c:	f7ff febc 	bl	80004c8 <PWMSet>
		PWMSet(LO_U, 0);
 8000750:	2100      	movs	r1, #0
 8000752:	2003      	movs	r0, #3
 8000754:	f7ff feb8 	bl	80004c8 <PWMSet>
		PWMSet(HI_V, 0);
 8000758:	2100      	movs	r1, #0
 800075a:	2001      	movs	r0, #1
 800075c:	f7ff feb4 	bl	80004c8 <PWMSet>
		PWMSet(LO_V, 0);
 8000760:	2100      	movs	r1, #0
 8000762:	2004      	movs	r0, #4
 8000764:	f7ff feb0 	bl	80004c8 <PWMSet>
		PWMSet(HI_W, 0);
 8000768:	2100      	movs	r1, #0
 800076a:	2002      	movs	r0, #2
 800076c:	f7ff feac 	bl	80004c8 <PWMSet>
		PWMSet(LO_W, 256);
 8000770:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000774:	2005      	movs	r0, #5
 8000776:	f7ff fea7 	bl	80004c8 <PWMSet>
		break;
 800077a:	e000      	b.n	800077e <updateState+0x1b2>
	default:
		break;
 800077c:	bf00      	nop
	} // !switch
}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000164 	.word	0x20000164
 8000788:	20000165 	.word	0x20000165
 800078c:	20000166 	.word	0x20000166
 8000790:	20000167 	.word	0x20000167
 8000794:	20000048 	.word	0x20000048

08000798 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_8)
 80007a2:	88fb      	ldrh	r3, [r7, #6]
 80007a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80007a8:	d10f      	bne.n	80007ca <HAL_GPIO_EXTI_Callback+0x32>
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_Pin) == GPIO_PIN_SET)
 80007aa:	88fb      	ldrh	r3, [r7, #6]
 80007ac:	4619      	mov	r1, r3
 80007ae:	481d      	ldr	r0, [pc, #116]	@ (8000824 <HAL_GPIO_EXTI_Callback+0x8c>)
 80007b0:	f001 fbf0 	bl	8001f94 <HAL_GPIO_ReadPin>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d103      	bne.n	80007c2 <HAL_GPIO_EXTI_Callback+0x2a>
		  Hall_U_State = 1;
 80007ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <HAL_GPIO_EXTI_Callback+0x90>)
 80007bc:	2201      	movs	r2, #1
 80007be:	701a      	strb	r2, [r3, #0]
 80007c0:	e02a      	b.n	8000818 <HAL_GPIO_EXTI_Callback+0x80>
	  else
		  Hall_U_State = 0;
 80007c2:	4b19      	ldr	r3, [pc, #100]	@ (8000828 <HAL_GPIO_EXTI_Callback+0x90>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
 80007c8:	e026      	b.n	8000818 <HAL_GPIO_EXTI_Callback+0x80>
  }
  else if(GPIO_Pin == GPIO_PIN_9)
 80007ca:	88fb      	ldrh	r3, [r7, #6]
 80007cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007d0:	d10f      	bne.n	80007f2 <HAL_GPIO_EXTI_Callback+0x5a>
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_Pin) == GPIO_PIN_SET)
 80007d2:	88fb      	ldrh	r3, [r7, #6]
 80007d4:	4619      	mov	r1, r3
 80007d6:	4813      	ldr	r0, [pc, #76]	@ (8000824 <HAL_GPIO_EXTI_Callback+0x8c>)
 80007d8:	f001 fbdc 	bl	8001f94 <HAL_GPIO_ReadPin>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d103      	bne.n	80007ea <HAL_GPIO_EXTI_Callback+0x52>
		  Hall_V_State = 1;
 80007e2:	4b12      	ldr	r3, [pc, #72]	@ (800082c <HAL_GPIO_EXTI_Callback+0x94>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	701a      	strb	r2, [r3, #0]
 80007e8:	e016      	b.n	8000818 <HAL_GPIO_EXTI_Callback+0x80>
	  else
		  Hall_V_State = 0;
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <HAL_GPIO_EXTI_Callback+0x94>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	701a      	strb	r2, [r3, #0]
 80007f0:	e012      	b.n	8000818 <HAL_GPIO_EXTI_Callback+0x80>
  }
  else if(GPIO_Pin == GPIO_PIN_10)
 80007f2:	88fb      	ldrh	r3, [r7, #6]
 80007f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007f8:	d10e      	bne.n	8000818 <HAL_GPIO_EXTI_Callback+0x80>
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_Pin) == GPIO_PIN_SET)
 80007fa:	88fb      	ldrh	r3, [r7, #6]
 80007fc:	4619      	mov	r1, r3
 80007fe:	4809      	ldr	r0, [pc, #36]	@ (8000824 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000800:	f001 fbc8 	bl	8001f94 <HAL_GPIO_ReadPin>
 8000804:	4603      	mov	r3, r0
 8000806:	2b01      	cmp	r3, #1
 8000808:	d103      	bne.n	8000812 <HAL_GPIO_EXTI_Callback+0x7a>
		  Hall_W_State = 1;
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <HAL_GPIO_EXTI_Callback+0x98>)
 800080c:	2201      	movs	r2, #1
 800080e:	701a      	strb	r2, [r3, #0]
 8000810:	e002      	b.n	8000818 <HAL_GPIO_EXTI_Callback+0x80>
	  else
		  Hall_W_State = 0;
 8000812:	4b07      	ldr	r3, [pc, #28]	@ (8000830 <HAL_GPIO_EXTI_Callback+0x98>)
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
  }
  updateState();
 8000818:	f7ff fed8 	bl	80005cc <updateState>
}
 800081c:	bf00      	nop
 800081e:	3708      	adds	r7, #8
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	40020000 	.word	0x40020000
 8000828:	20000164 	.word	0x20000164
 800082c:	20000165 	.word	0x20000165
 8000830:	20000166 	.word	0x20000166

08000834 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000838:	f000 fd50 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083c:	f000 f834 	bl	80008a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000840:	f000 fa48 	bl	8000cd4 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000844:	f007 fb12 	bl	8007e6c <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8000848:	f000 f89a 	bl	8000980 <MX_ADC1_Init>
  MX_I2C1_Init();
 800084c:	f000 f8ea 	bl	8000a24 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000850:	f000 f916 	bl	8000a80 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000854:	f000 f976 	bl	8000b44 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000858:	f000 f9d8 	bl	8000c0c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800085c:	2100      	movs	r1, #0
 800085e:	480e      	ldr	r0, [pc, #56]	@ (8000898 <main+0x64>)
 8000860:	f003 fc0c 	bl	800407c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000864:	2108      	movs	r1, #8
 8000866:	480c      	ldr	r0, [pc, #48]	@ (8000898 <main+0x64>)
 8000868:	f003 fc08 	bl	800407c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800086c:	2100      	movs	r1, #0
 800086e:	480b      	ldr	r0, [pc, #44]	@ (800089c <main+0x68>)
 8000870:	f003 fc04 	bl	800407c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000874:	210c      	movs	r1, #12
 8000876:	4809      	ldr	r0, [pc, #36]	@ (800089c <main+0x68>)
 8000878:	f003 fc00 	bl	800407c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800087c:	2100      	movs	r1, #0
 800087e:	4808      	ldr	r0, [pc, #32]	@ (80008a0 <main+0x6c>)
 8000880:	f003 fbfc 	bl	800407c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000884:	2104      	movs	r1, #4
 8000886:	4806      	ldr	r0, [pc, #24]	@ (80008a0 <main+0x6c>)
 8000888:	f003 fbf8 	bl	800407c <HAL_TIM_PWM_Start>

  HAL_ADC_Start_IT(&hadc1);
 800088c:	4805      	ldr	r0, [pc, #20]	@ (80008a4 <main+0x70>)
 800088e:	f000 fdff 	bl	8001490 <HAL_ADC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000892:	bf00      	nop
 8000894:	e7fd      	b.n	8000892 <main+0x5e>
 8000896:	bf00      	nop
 8000898:	20000204 	.word	0x20000204
 800089c:	2000024c 	.word	0x2000024c
 80008a0:	20000294 	.word	0x20000294
 80008a4:	20000168 	.word	0x20000168

080008a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b094      	sub	sp, #80	@ 0x50
 80008ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ae:	f107 0320 	add.w	r3, r7, #32
 80008b2:	2230      	movs	r2, #48	@ 0x30
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f007 ffc2 	bl	8008840 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008bc:	f107 030c 	add.w	r3, r7, #12
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
 80008c6:	609a      	str	r2, [r3, #8]
 80008c8:	60da      	str	r2, [r3, #12]
 80008ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008cc:	2300      	movs	r3, #0
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	4b29      	ldr	r3, [pc, #164]	@ (8000978 <SystemClock_Config+0xd0>)
 80008d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d4:	4a28      	ldr	r2, [pc, #160]	@ (8000978 <SystemClock_Config+0xd0>)
 80008d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008da:	6413      	str	r3, [r2, #64]	@ 0x40
 80008dc:	4b26      	ldr	r3, [pc, #152]	@ (8000978 <SystemClock_Config+0xd0>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008e8:	2300      	movs	r3, #0
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	4b23      	ldr	r3, [pc, #140]	@ (800097c <SystemClock_Config+0xd4>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a22      	ldr	r2, [pc, #136]	@ (800097c <SystemClock_Config+0xd4>)
 80008f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008f6:	6013      	str	r3, [r2, #0]
 80008f8:	4b20      	ldr	r3, [pc, #128]	@ (800097c <SystemClock_Config+0xd4>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000904:	2303      	movs	r3, #3
 8000906:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000908:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090e:	2301      	movs	r3, #1
 8000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000912:	2310      	movs	r3, #16
 8000914:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000916:	2302      	movs	r3, #2
 8000918:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800091a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800091e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000920:	2319      	movs	r3, #25
 8000922:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000924:	2390      	movs	r3, #144	@ 0x90
 8000926:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8000928:	2306      	movs	r3, #6
 800092a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800092c:	2303      	movs	r3, #3
 800092e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000930:	f107 0320 	add.w	r3, r7, #32
 8000934:	4618      	mov	r0, r3
 8000936:	f002 ff0d 	bl	8003754 <HAL_RCC_OscConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000940:	f000 fa5e 	bl	8000e00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000944:	230f      	movs	r3, #15
 8000946:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000948:	2300      	movs	r3, #0
 800094a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000954:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f003 f96f 	bl	8003c44 <HAL_RCC_ClockConfig>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800096c:	f000 fa48 	bl	8000e00 <Error_Handler>
  }
}
 8000970:	bf00      	nop
 8000972:	3750      	adds	r7, #80	@ 0x50
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800
 800097c:	40007000 	.word	0x40007000

08000980 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000986:	463b      	mov	r3, r7
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000992:	4b21      	ldr	r3, [pc, #132]	@ (8000a18 <MX_ADC1_Init+0x98>)
 8000994:	4a21      	ldr	r2, [pc, #132]	@ (8000a1c <MX_ADC1_Init+0x9c>)
 8000996:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000998:	4b1f      	ldr	r3, [pc, #124]	@ (8000a18 <MX_ADC1_Init+0x98>)
 800099a:	2200      	movs	r2, #0
 800099c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800099e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80009a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009b0:	4b19      	ldr	r3, [pc, #100]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009b8:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009be:	4b16      	ldr	r3, [pc, #88]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009c0:	4a17      	ldr	r2, [pc, #92]	@ (8000a20 <MX_ADC1_Init+0xa0>)
 80009c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009ca:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009da:	2201      	movs	r2, #1
 80009dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009de:	480e      	ldr	r0, [pc, #56]	@ (8000a18 <MX_ADC1_Init+0x98>)
 80009e0:	f000 fd12 	bl	8001408 <HAL_ADC_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009ea:	f000 fa09 	bl	8000e00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009ee:	2303      	movs	r3, #3
 80009f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009f2:	2301      	movs	r3, #1
 80009f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009f6:	2300      	movs	r3, #0
 80009f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fa:	463b      	mov	r3, r7
 80009fc:	4619      	mov	r1, r3
 80009fe:	4806      	ldr	r0, [pc, #24]	@ (8000a18 <MX_ADC1_Init+0x98>)
 8000a00:	f000 fe04 	bl	800160c <HAL_ADC_ConfigChannel>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000a0a:	f000 f9f9 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	3710      	adds	r7, #16
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000168 	.word	0x20000168
 8000a1c:	40012000 	.word	0x40012000
 8000a20:	0f000001 	.word	0x0f000001

08000a24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a28:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a2a:	4a13      	ldr	r2, [pc, #76]	@ (8000a78 <MX_I2C1_Init+0x54>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a30:	4a12      	ldr	r2, [pc, #72]	@ (8000a7c <MX_I2C1_Init+0x58>)
 8000a32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a40:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a48:	4b0a      	ldr	r3, [pc, #40]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a4e:	4b09      	ldr	r3, [pc, #36]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a54:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a5a:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a60:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <MX_I2C1_Init+0x50>)
 8000a62:	f001 fae1 	bl	8002028 <HAL_I2C_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a6c:	f000 f9c8 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	200001b0 	.word	0x200001b0
 8000a78:	40005400 	.word	0x40005400
 8000a7c:	000186a0 	.word	0x000186a0

08000a80 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08a      	sub	sp, #40	@ 0x28
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a86:	f107 0320 	add.w	r3, r7, #32
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
 8000a9c:	611a      	str	r2, [r3, #16]
 8000a9e:	615a      	str	r2, [r3, #20]
 8000aa0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000aa2:	4b27      	ldr	r3, [pc, #156]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000aa4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000aa8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000aaa:	4b25      	ldr	r3, [pc, #148]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ab0:	4b23      	ldr	r3, [pc, #140]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8000ab6:	4b22      	ldr	r3, [pc, #136]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000ab8:	22ff      	movs	r2, #255	@ 0xff
 8000aba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000abc:	4b20      	ldr	r3, [pc, #128]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ac8:	481d      	ldr	r0, [pc, #116]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000aca:	f003 fa87 	bl	8003fdc <HAL_TIM_PWM_Init>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000ad4:	f000 f994 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000adc:	2300      	movs	r3, #0
 8000ade:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ae0:	f107 0320 	add.w	r3, r7, #32
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4816      	ldr	r0, [pc, #88]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000ae8:	f003 fe78 	bl	80047dc <HAL_TIMEx_MasterConfigSynchronization>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8000af2:	f000 f985 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000af6:	2360      	movs	r3, #96	@ 0x60
 8000af8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b06:	1d3b      	adds	r3, r7, #4
 8000b08:	2200      	movs	r2, #0
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	480c      	ldr	r0, [pc, #48]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000b0e:	f003 fb65 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000b18:	f000 f972 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	2208      	movs	r2, #8
 8000b20:	4619      	mov	r1, r3
 8000b22:	4807      	ldr	r0, [pc, #28]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000b24:	f003 fb5a 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000b2e:	f000 f967 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000b32:	4803      	ldr	r0, [pc, #12]	@ (8000b40 <MX_TIM2_Init+0xc0>)
 8000b34:	f000 fa86 	bl	8001044 <HAL_TIM_MspPostInit>

}
 8000b38:	bf00      	nop
 8000b3a:	3728      	adds	r7, #40	@ 0x28
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000204 	.word	0x20000204

08000b44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	@ 0x28
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b4a:	f107 0320 	add.w	r3, r7, #32
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	611a      	str	r2, [r3, #16]
 8000b62:	615a      	str	r2, [r3, #20]
 8000b64:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b66:	4b27      	ldr	r3, [pc, #156]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000b68:	4a27      	ldr	r2, [pc, #156]	@ (8000c08 <MX_TIM3_Init+0xc4>)
 8000b6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b6c:	4b25      	ldr	r3, [pc, #148]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b72:	4b24      	ldr	r3, [pc, #144]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8000b78:	4b22      	ldr	r3, [pc, #136]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000b7a:	22ff      	movs	r2, #255	@ 0xff
 8000b7c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b7e:	4b21      	ldr	r3, [pc, #132]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b84:	4b1f      	ldr	r3, [pc, #124]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b8a:	481e      	ldr	r0, [pc, #120]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000b8c:	f003 fa26 	bl	8003fdc <HAL_TIM_PWM_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000b96:	f000 f933 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ba2:	f107 0320 	add.w	r3, r7, #32
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4816      	ldr	r0, [pc, #88]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000baa:	f003 fe17 	bl	80047dc <HAL_TIMEx_MasterConfigSynchronization>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8000bb4:	f000 f924 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bb8:	2360      	movs	r3, #96	@ 0x60
 8000bba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	2200      	movs	r2, #0
 8000bcc:	4619      	mov	r1, r3
 8000bce:	480d      	ldr	r0, [pc, #52]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000bd0:	f003 fb04 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000bda:	f000 f911 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	220c      	movs	r2, #12
 8000be2:	4619      	mov	r1, r3
 8000be4:	4807      	ldr	r0, [pc, #28]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000be6:	f003 faf9 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000bf0:	f000 f906 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bf4:	4803      	ldr	r0, [pc, #12]	@ (8000c04 <MX_TIM3_Init+0xc0>)
 8000bf6:	f000 fa25 	bl	8001044 <HAL_TIM_MspPostInit>

}
 8000bfa:	bf00      	nop
 8000bfc:	3728      	adds	r7, #40	@ 0x28
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	2000024c 	.word	0x2000024c
 8000c08:	40000400 	.word	0x40000400

08000c0c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08a      	sub	sp, #40	@ 0x28
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c12:	f107 0320 	add.w	r3, r7, #32
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
 8000c24:	609a      	str	r2, [r3, #8]
 8000c26:	60da      	str	r2, [r3, #12]
 8000c28:	611a      	str	r2, [r3, #16]
 8000c2a:	615a      	str	r2, [r3, #20]
 8000c2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c2e:	4b27      	ldr	r3, [pc, #156]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c30:	4a27      	ldr	r2, [pc, #156]	@ (8000cd0 <MX_TIM4_Init+0xc4>)
 8000c32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000c34:	4b25      	ldr	r3, [pc, #148]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c3a:	4b24      	ldr	r3, [pc, #144]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 8000c40:	4b22      	ldr	r3, [pc, #136]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c42:	22ff      	movs	r2, #255	@ 0xff
 8000c44:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c46:	4b21      	ldr	r3, [pc, #132]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000c52:	481e      	ldr	r0, [pc, #120]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c54:	f003 f9c2 	bl	8003fdc <HAL_TIM_PWM_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8000c5e:	f000 f8cf 	bl	8000e00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c62:	2300      	movs	r3, #0
 8000c64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c66:	2300      	movs	r3, #0
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c6a:	f107 0320 	add.w	r3, r7, #32
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4816      	ldr	r0, [pc, #88]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c72:	f003 fdb3 	bl	80047dc <HAL_TIMEx_MasterConfigSynchronization>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8000c7c:	f000 f8c0 	bl	8000e00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c80:	2360      	movs	r3, #96	@ 0x60
 8000c82:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2200      	movs	r2, #0
 8000c94:	4619      	mov	r1, r3
 8000c96:	480d      	ldr	r0, [pc, #52]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000c98:	f003 faa0 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000ca2:	f000 f8ad 	bl	8000e00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2204      	movs	r2, #4
 8000caa:	4619      	mov	r1, r3
 8000cac:	4807      	ldr	r0, [pc, #28]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000cae:	f003 fa95 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000cb8:	f000 f8a2 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000cbc:	4803      	ldr	r0, [pc, #12]	@ (8000ccc <MX_TIM4_Init+0xc0>)
 8000cbe:	f000 f9c1 	bl	8001044 <HAL_TIM_MspPostInit>

}
 8000cc2:	bf00      	nop
 8000cc4:	3728      	adds	r7, #40	@ 0x28
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000294 	.word	0x20000294
 8000cd0:	40000800 	.word	0x40000800

08000cd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b08a      	sub	sp, #40	@ 0x28
 8000cd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]
 8000ce8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	613b      	str	r3, [r7, #16]
 8000cee:	4b41      	ldr	r3, [pc, #260]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	4a40      	ldr	r2, [pc, #256]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000cf4:	f043 0304 	orr.w	r3, r3, #4
 8000cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	f003 0304 	and.w	r3, r3, #4
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0e:	4a39      	ldr	r2, [pc, #228]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d16:	4b37      	ldr	r3, [pc, #220]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	60bb      	str	r3, [r7, #8]
 8000d26:	4b33      	ldr	r3, [pc, #204]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2a:	4a32      	ldr	r2, [pc, #200]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d2c:	f043 0301 	orr.w	r3, r3, #1
 8000d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d32:	4b30      	ldr	r3, [pc, #192]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	607b      	str	r3, [r7, #4]
 8000d42:	4b2c      	ldr	r3, [pc, #176]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	4a2b      	ldr	r2, [pc, #172]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d48:	f043 0302 	orr.w	r3, r3, #2
 8000d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4e:	4b29      	ldr	r3, [pc, #164]	@ (8000df4 <MX_GPIO_Init+0x120>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(N_USER_LED_GPIO_Port, N_USER_LED_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d60:	4825      	ldr	r0, [pc, #148]	@ (8000df8 <MX_GPIO_Init+0x124>)
 8000d62:	f001 f92f 	bl	8001fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(N_USER_LEDA15_GPIO_Port, N_USER_LEDA15_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d6c:	4823      	ldr	r0, [pc, #140]	@ (8000dfc <MX_GPIO_Init+0x128>)
 8000d6e:	f001 f929 	bl	8001fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : N_USER_LED_Pin */
  GPIO_InitStruct.Pin = N_USER_LED_Pin;
 8000d72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2300      	movs	r3, #0
 8000d82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(N_USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	4619      	mov	r1, r3
 8000d8a:	481b      	ldr	r0, [pc, #108]	@ (8000df8 <MX_GPIO_Init+0x124>)
 8000d8c:	f000 ff7e 	bl	8001c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : HALL_U_Pin HALL_V_Pin HALL_W_Pin */
  GPIO_InitStruct.Pin = HALL_U_Pin|HALL_V_Pin|HALL_W_Pin;
 8000d90:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000d96:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4619      	mov	r1, r3
 8000da6:	4815      	ldr	r0, [pc, #84]	@ (8000dfc <MX_GPIO_Init+0x128>)
 8000da8:	f000 ff70 	bl	8001c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : N_USER_LEDA15_Pin */
  GPIO_InitStruct.Pin = N_USER_LEDA15_Pin;
 8000dac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(N_USER_LEDA15_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <MX_GPIO_Init+0x128>)
 8000dc6:	f000 ff61 	bl	8001c8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2100      	movs	r1, #0
 8000dce:	2017      	movs	r0, #23
 8000dd0:	f000 ff25 	bl	8001c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000dd4:	2017      	movs	r0, #23
 8000dd6:	f000 ff3e 	bl	8001c56 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2028      	movs	r0, #40	@ 0x28
 8000de0:	f000 ff1d 	bl	8001c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000de4:	2028      	movs	r0, #40	@ 0x28
 8000de6:	f000 ff36 	bl	8001c56 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000dea:	bf00      	nop
 8000dec:	3728      	adds	r7, #40	@ 0x28
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40020800 	.word	0x40020800
 8000dfc:	40020000 	.word	0x40020000

08000e00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e04:	b672      	cpsid	i
}
 8000e06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <Error_Handler+0x8>

08000e0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	4b10      	ldr	r3, [pc, #64]	@ (8000e58 <HAL_MspInit+0x4c>)
 8000e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1a:	4a0f      	ldr	r2, [pc, #60]	@ (8000e58 <HAL_MspInit+0x4c>)
 8000e1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e22:	4b0d      	ldr	r3, [pc, #52]	@ (8000e58 <HAL_MspInit+0x4c>)
 8000e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	603b      	str	r3, [r7, #0]
 8000e32:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <HAL_MspInit+0x4c>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e36:	4a08      	ldr	r2, [pc, #32]	@ (8000e58 <HAL_MspInit+0x4c>)
 8000e38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e3e:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <HAL_MspInit+0x4c>)
 8000e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	40023800 	.word	0x40023800

08000e5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	@ 0x28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a24      	ldr	r2, [pc, #144]	@ (8000f0c <HAL_ADC_MspInit+0xb0>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d141      	bne.n	8000f02 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
 8000e82:	4b23      	ldr	r3, [pc, #140]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e86:	4a22      	ldr	r2, [pc, #136]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e8e:	4b20      	ldr	r3, [pc, #128]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b19      	ldr	r3, [pc, #100]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a14      	ldr	r2, [pc, #80]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000ec0:	f043 0302 	orr.w	r3, r3, #2
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b12      	ldr	r3, [pc, #72]	@ (8000f10 <HAL_ADC_MspInit+0xb4>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = I_SENSE_W_Pin|V_SENSE_W_Pin|I_SENSE_V_Pin|V_SENSE_V_Pin
 8000ed2:	239b      	movs	r3, #155	@ 0x9b
 8000ed4:	617b      	str	r3, [r7, #20]
                          |I_SENSE_U_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	480b      	ldr	r0, [pc, #44]	@ (8000f14 <HAL_ADC_MspInit+0xb8>)
 8000ee6:	f000 fed1 	bl	8001c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_SENSE_U_Pin;
 8000eea:	2301      	movs	r3, #1
 8000eec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(V_SENSE_U_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	4806      	ldr	r0, [pc, #24]	@ (8000f18 <HAL_ADC_MspInit+0xbc>)
 8000efe:	f000 fec5 	bl	8001c8c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f02:	bf00      	nop
 8000f04:	3728      	adds	r7, #40	@ 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40012000 	.word	0x40012000
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40020000 	.word	0x40020000
 8000f18:	40020400 	.word	0x40020400

08000f1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08a      	sub	sp, #40	@ 0x28
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a19      	ldr	r2, [pc, #100]	@ (8000fa0 <HAL_I2C_MspInit+0x84>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d12c      	bne.n	8000f98 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <HAL_I2C_MspInit+0x88>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	4a17      	ldr	r2, [pc, #92]	@ (8000fa4 <HAL_I2C_MspInit+0x88>)
 8000f48:	f043 0302 	orr.w	r3, r3, #2
 8000f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <HAL_I2C_MspInit+0x88>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f5a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f60:	2312      	movs	r3, #18
 8000f62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	480c      	ldr	r0, [pc, #48]	@ (8000fa8 <HAL_I2C_MspInit+0x8c>)
 8000f78:	f000 fe88 	bl	8001c8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <HAL_I2C_MspInit+0x88>)
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	4a07      	ldr	r2, [pc, #28]	@ (8000fa4 <HAL_I2C_MspInit+0x88>)
 8000f86:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f8c:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <HAL_I2C_MspInit+0x88>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f98:	bf00      	nop
 8000f9a:	3728      	adds	r7, #40	@ 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40005400 	.word	0x40005400
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020400 	.word	0x40020400

08000fac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b087      	sub	sp, #28
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fbc:	d10e      	bne.n	8000fdc <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fce:	4b1a      	ldr	r3, [pc, #104]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000fda:	e026      	b.n	800102a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a16      	ldr	r2, [pc, #88]	@ (800103c <HAL_TIM_PWM_MspInit+0x90>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d10e      	bne.n	8001004 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	613b      	str	r3, [r7, #16]
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	4a12      	ldr	r2, [pc, #72]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]
}
 8001002:	e012      	b.n	800102a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM4)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a0d      	ldr	r2, [pc, #52]	@ (8001040 <HAL_TIM_PWM_MspInit+0x94>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d10d      	bne.n	800102a <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	4b09      	ldr	r3, [pc, #36]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8001014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001016:	4a08      	ldr	r2, [pc, #32]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	6413      	str	r3, [r2, #64]	@ 0x40
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <HAL_TIM_PWM_MspInit+0x8c>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
}
 800102a:	bf00      	nop
 800102c:	371c      	adds	r7, #28
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800
 800103c:	40000400 	.word	0x40000400
 8001040:	40000800 	.word	0x40000800

08001044 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08c      	sub	sp, #48	@ 0x30
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001064:	d13d      	bne.n	80010e2 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	61bb      	str	r3, [r7, #24]
 800106a:	4b52      	ldr	r3, [pc, #328]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	4a51      	ldr	r2, [pc, #324]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6313      	str	r3, [r2, #48]	@ 0x30
 8001076:	4b4f      	ldr	r3, [pc, #316]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	61bb      	str	r3, [r7, #24]
 8001080:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
 8001086:	4b4b      	ldr	r3, [pc, #300]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a4a      	ldr	r2, [pc, #296]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	4b48      	ldr	r3, [pc, #288]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = LO_V_Pin;
 800109e:	2320      	movs	r3, #32
 80010a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2300      	movs	r3, #0
 80010ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010ae:	2301      	movs	r3, #1
 80010b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LO_V_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	4619      	mov	r1, r3
 80010b8:	483f      	ldr	r0, [pc, #252]	@ (80011b8 <HAL_TIM_MspPostInit+0x174>)
 80010ba:	f000 fde7 	bl	8001c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HI_U_Pin;
 80010be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c4:	2302      	movs	r3, #2
 80010c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010cc:	2300      	movs	r3, #0
 80010ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010d0:	2301      	movs	r3, #1
 80010d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(HI_U_GPIO_Port, &GPIO_InitStruct);
 80010d4:	f107 031c 	add.w	r3, r7, #28
 80010d8:	4619      	mov	r1, r3
 80010da:	4838      	ldr	r0, [pc, #224]	@ (80011bc <HAL_TIM_MspPostInit+0x178>)
 80010dc:	f000 fdd6 	bl	8001c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80010e0:	e064      	b.n	80011ac <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM3)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a36      	ldr	r2, [pc, #216]	@ (80011c0 <HAL_TIM_MspPostInit+0x17c>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d13c      	bne.n	8001166 <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
 80010f0:	4b30      	ldr	r3, [pc, #192]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 80010f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f4:	4a2f      	ldr	r2, [pc, #188]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fc:	4b2d      	ldr	r3, [pc, #180]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	4b29      	ldr	r3, [pc, #164]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 800110e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001110:	4a28      	ldr	r2, [pc, #160]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 8001112:	f043 0302 	orr.w	r3, r3, #2
 8001116:	6313      	str	r3, [r2, #48]	@ 0x30
 8001118:	4b26      	ldr	r3, [pc, #152]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 800111a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HI_V_Pin;
 8001124:	2340      	movs	r3, #64	@ 0x40
 8001126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001128:	2302      	movs	r3, #2
 800112a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2300      	movs	r3, #0
 8001132:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001134:	2302      	movs	r3, #2
 8001136:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(HI_V_GPIO_Port, &GPIO_InitStruct);
 8001138:	f107 031c 	add.w	r3, r7, #28
 800113c:	4619      	mov	r1, r3
 800113e:	481e      	ldr	r0, [pc, #120]	@ (80011b8 <HAL_TIM_MspPostInit+0x174>)
 8001140:	f000 fda4 	bl	8001c8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LO_U_Pin;
 8001144:	2302      	movs	r3, #2
 8001146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001148:	2302      	movs	r3, #2
 800114a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001150:	2300      	movs	r3, #0
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001154:	2302      	movs	r3, #2
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LO_U_GPIO_Port, &GPIO_InitStruct);
 8001158:	f107 031c 	add.w	r3, r7, #28
 800115c:	4619      	mov	r1, r3
 800115e:	4817      	ldr	r0, [pc, #92]	@ (80011bc <HAL_TIM_MspPostInit+0x178>)
 8001160:	f000 fd94 	bl	8001c8c <HAL_GPIO_Init>
}
 8001164:	e022      	b.n	80011ac <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM4)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a16      	ldr	r2, [pc, #88]	@ (80011c4 <HAL_TIM_MspPostInit+0x180>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d11d      	bne.n	80011ac <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001170:	2300      	movs	r3, #0
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	4b0f      	ldr	r3, [pc, #60]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001178:	4a0e      	ldr	r2, [pc, #56]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 800117a:	f043 0302 	orr.w	r3, r3, #2
 800117e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001180:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <HAL_TIM_MspPostInit+0x170>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LO_W_Pin|HI_W_Pin;
 800118c:	23c0      	movs	r3, #192	@ 0xc0
 800118e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	2300      	movs	r3, #0
 800119a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800119c:	2302      	movs	r3, #2
 800119e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a0:	f107 031c 	add.w	r3, r7, #28
 80011a4:	4619      	mov	r1, r3
 80011a6:	4805      	ldr	r0, [pc, #20]	@ (80011bc <HAL_TIM_MspPostInit+0x178>)
 80011a8:	f000 fd70 	bl	8001c8c <HAL_GPIO_Init>
}
 80011ac:	bf00      	nop
 80011ae:	3730      	adds	r7, #48	@ 0x30
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40020000 	.word	0x40020000
 80011bc:	40020400 	.word	0x40020400
 80011c0:	40000400 	.word	0x40000400
 80011c4:	40000800 	.word	0x40000800

080011c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <NMI_Handler+0x4>

080011d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <HardFault_Handler+0x4>

080011d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <MemManage_Handler+0x4>

080011e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <BusFault_Handler+0x4>

080011e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <UsageFault_Handler+0x4>

080011f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f4:	bf00      	nop
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr

0800121a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121e:	f000 f8af 	bl	8001380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}

08001226 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HALL_U_Pin);
 800122a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800122e:	f000 fee3 	bl	8001ff8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HALL_V_Pin);
 8001232:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001236:	f000 fedf 	bl	8001ff8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}

0800123e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HALL_W_Pin);
 8001242:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001246:	f000 fed7 	bl	8001ff8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001254:	4802      	ldr	r0, [pc, #8]	@ (8001260 <OTG_FS_IRQHandler+0x10>)
 8001256:	f001 f96f 	bl	8002538 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20001000 	.word	0x20001000

08001264 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <SystemInit+0x20>)
 800126a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800126e:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <SystemInit+0x20>)
 8001270:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack    		 /* set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800128c:	f7ff ffea 	bl	8001264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001290:	480c      	ldr	r0, [pc, #48]	@ (80012c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001292:	490d      	ldr	r1, [pc, #52]	@ (80012c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001294:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001298:	e002      	b.n	80012a0 <LoopCopyDataInit>

0800129a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800129c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129e:	3304      	adds	r3, #4

080012a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a4:	d3f9      	bcc.n	800129a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a6:	4a0a      	ldr	r2, [pc, #40]	@ (80012d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a8:	4c0a      	ldr	r4, [pc, #40]	@ (80012d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ac:	e001      	b.n	80012b2 <LoopFillZerobss>

080012ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b0:	3204      	adds	r2, #4

080012b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b4:	d3fb      	bcc.n	80012ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012b6:	f007 facb 	bl	8008850 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ba:	f7ff fabb 	bl	8000834 <main>
  bx  lr    
 80012be:	4770      	bx	lr
   ldr   sp, =_estack    		 /* set stack pointer */
 80012c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	20000148 	.word	0x20000148
  ldr r2, =_sidata
 80012cc:	08008920 	.word	0x08008920
  ldr r2, =_sbss
 80012d0:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 80012d4:	20001704 	.word	0x20001704

080012d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC_IRQHandler>
	...

080012dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012e0:	4b0e      	ldr	r3, [pc, #56]	@ (800131c <HAL_Init+0x40>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0d      	ldr	r2, [pc, #52]	@ (800131c <HAL_Init+0x40>)
 80012e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012ec:	4b0b      	ldr	r3, [pc, #44]	@ (800131c <HAL_Init+0x40>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0a      	ldr	r2, [pc, #40]	@ (800131c <HAL_Init+0x40>)
 80012f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <HAL_Init+0x40>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a07      	ldr	r2, [pc, #28]	@ (800131c <HAL_Init+0x40>)
 80012fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001302:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001304:	2003      	movs	r0, #3
 8001306:	f000 fc7f 	bl	8001c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800130a:	200f      	movs	r0, #15
 800130c:	f000 f808 	bl	8001320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001310:	f7ff fd7c 	bl	8000e0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023c00 	.word	0x40023c00

08001320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <HAL_InitTick+0x54>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b12      	ldr	r3, [pc, #72]	@ (8001378 <HAL_InitTick+0x58>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001336:	fbb3 f3f1 	udiv	r3, r3, r1
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 fc97 	bl	8001c72 <HAL_SYSTICK_Config>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e00e      	b.n	800136c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b0f      	cmp	r3, #15
 8001352:	d80a      	bhi.n	800136a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001354:	2200      	movs	r2, #0
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800135c:	f000 fc5f 	bl	8001c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001360:	4a06      	ldr	r2, [pc, #24]	@ (800137c <HAL_InitTick+0x5c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	e000      	b.n	800136c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	2000004c 	.word	0x2000004c
 8001378:	20000054 	.word	0x20000054
 800137c:	20000050 	.word	0x20000050

08001380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_IncTick+0x20>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_IncTick+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <HAL_IncTick+0x24>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20000054 	.word	0x20000054
 80013a4:	200002dc 	.word	0x200002dc

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	200002dc 	.word	0x200002dc

080013c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c8:	f7ff ffee 	bl	80013a8 <HAL_GetTick>
 80013cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013d8:	d005      	beq.n	80013e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_Delay+0x44>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013e6:	bf00      	nop
 80013e8:	f7ff ffde 	bl	80013a8 <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	68fa      	ldr	r2, [r7, #12]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d8f7      	bhi.n	80013e8 <HAL_Delay+0x28>
  {
  }
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000054 	.word	0x20000054

08001408 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001410:	2300      	movs	r3, #0
 8001412:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e033      	b.n	8001486 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001422:	2b00      	cmp	r3, #0
 8001424:	d109      	bne.n	800143a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff fd18 	bl	8000e5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143e:	f003 0310 	and.w	r3, r3, #16
 8001442:	2b00      	cmp	r3, #0
 8001444:	d118      	bne.n	8001478 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800144e:	f023 0302 	bic.w	r3, r3, #2
 8001452:	f043 0202 	orr.w	r2, r3, #2
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 fa08 	bl	8001870 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146a:	f023 0303 	bic.w	r3, r3, #3
 800146e:	f043 0201 	orr.w	r2, r3, #1
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	641a      	str	r2, [r3, #64]	@ 0x40
 8001476:	e001      	b.n	800147c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001484:	7bfb      	ldrb	r3, [r7, #15]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001498:	2300      	movs	r3, #0
 800149a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d101      	bne.n	80014aa <HAL_ADC_Start_IT+0x1a>
 80014a6:	2302      	movs	r3, #2
 80014a8:	e0a1      	b.n	80015ee <HAL_ADC_Start_IT+0x15e>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2201      	movs	r2, #1
 80014ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d018      	beq.n	80014f2 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f042 0201 	orr.w	r2, r2, #1
 80014ce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014d0:	4b4a      	ldr	r3, [pc, #296]	@ (80015fc <HAL_ADC_Start_IT+0x16c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a4a      	ldr	r2, [pc, #296]	@ (8001600 <HAL_ADC_Start_IT+0x170>)
 80014d6:	fba2 2303 	umull	r2, r3, r2, r3
 80014da:	0c9a      	lsrs	r2, r3, #18
 80014dc:	4613      	mov	r3, r2
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80014e4:	e002      	b.n	80014ec <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f9      	bne.n	80014e6 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d169      	bne.n	80015d4 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001504:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001508:	f023 0301 	bic.w	r3, r3, #1
 800150c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800151e:	2b00      	cmp	r3, #0
 8001520:	d007      	beq.n	8001532 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001526:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800152a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001536:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800153a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800153e:	d106      	bne.n	800154e <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001544:	f023 0206 	bic.w	r2, r3, #6
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	645a      	str	r2, [r3, #68]	@ 0x44
 800154c:	e002      	b.n	8001554 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800155c:	4b29      	ldr	r3, [pc, #164]	@ (8001604 <HAL_ADC_Start_IT+0x174>)
 800155e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001568:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001578:	f043 0320 	orr.w	r3, r3, #32
 800157c:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f003 031f 	and.w	r3, r3, #31
 8001586:	2b00      	cmp	r3, #0
 8001588:	d10f      	bne.n	80015aa <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d129      	bne.n	80015ec <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	689a      	ldr	r2, [r3, #8]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	e020      	b.n	80015ec <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a16      	ldr	r2, [pc, #88]	@ (8001608 <HAL_ADC_Start_IT+0x178>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d11b      	bne.n	80015ec <HAL_ADC_Start_IT+0x15c>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d114      	bne.n	80015ec <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	689a      	ldr	r2, [r3, #8]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	e00b      	b.n	80015ec <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d8:	f043 0210 	orr.w	r2, r3, #16
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e4:	f043 0201 	orr.w	r2, r3, #1
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3714      	adds	r7, #20
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	2000004c 	.word	0x2000004c
 8001600:	431bde83 	.word	0x431bde83
 8001604:	40012300 	.word	0x40012300
 8001608:	40012000 	.word	0x40012000

0800160c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001620:	2b01      	cmp	r3, #1
 8001622:	d101      	bne.n	8001628 <HAL_ADC_ConfigChannel+0x1c>
 8001624:	2302      	movs	r3, #2
 8001626:	e113      	b.n	8001850 <HAL_ADC_ConfigChannel+0x244>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2201      	movs	r2, #1
 800162c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b09      	cmp	r3, #9
 8001636:	d925      	bls.n	8001684 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	68d9      	ldr	r1, [r3, #12]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	b29b      	uxth	r3, r3
 8001644:	461a      	mov	r2, r3
 8001646:	4613      	mov	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	3b1e      	subs	r3, #30
 800164e:	2207      	movs	r2, #7
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43da      	mvns	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	400a      	ands	r2, r1
 800165c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68d9      	ldr	r1, [r3, #12]
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	689a      	ldr	r2, [r3, #8]
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	b29b      	uxth	r3, r3
 800166e:	4618      	mov	r0, r3
 8001670:	4603      	mov	r3, r0
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4403      	add	r3, r0
 8001676:	3b1e      	subs	r3, #30
 8001678:	409a      	lsls	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	430a      	orrs	r2, r1
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	e022      	b.n	80016ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6919      	ldr	r1, [r3, #16]
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	b29b      	uxth	r3, r3
 8001690:	461a      	mov	r2, r3
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4413      	add	r3, r2
 8001698:	2207      	movs	r2, #7
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	400a      	ands	r2, r1
 80016a6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6919      	ldr	r1, [r3, #16]
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	689a      	ldr	r2, [r3, #8]
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	4603      	mov	r3, r0
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4403      	add	r3, r0
 80016c0:	409a      	lsls	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	430a      	orrs	r2, r1
 80016c8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b06      	cmp	r3, #6
 80016d0:	d824      	bhi.n	800171c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	3b05      	subs	r3, #5
 80016e4:	221f      	movs	r2, #31
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	43da      	mvns	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	400a      	ands	r2, r1
 80016f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	b29b      	uxth	r3, r3
 8001700:	4618      	mov	r0, r3
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685a      	ldr	r2, [r3, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	3b05      	subs	r3, #5
 800170e:	fa00 f203 	lsl.w	r2, r0, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	430a      	orrs	r2, r1
 8001718:	635a      	str	r2, [r3, #52]	@ 0x34
 800171a:	e04c      	b.n	80017b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b0c      	cmp	r3, #12
 8001722:	d824      	bhi.n	800176e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	4613      	mov	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	3b23      	subs	r3, #35	@ 0x23
 8001736:	221f      	movs	r2, #31
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	43da      	mvns	r2, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	400a      	ands	r2, r1
 8001744:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	b29b      	uxth	r3, r3
 8001752:	4618      	mov	r0, r3
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	4613      	mov	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	4413      	add	r3, r2
 800175e:	3b23      	subs	r3, #35	@ 0x23
 8001760:	fa00 f203 	lsl.w	r2, r0, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	430a      	orrs	r2, r1
 800176a:	631a      	str	r2, [r3, #48]	@ 0x30
 800176c:	e023      	b.n	80017b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	3b41      	subs	r3, #65	@ 0x41
 8001780:	221f      	movs	r2, #31
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	400a      	ands	r2, r1
 800178e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	b29b      	uxth	r3, r3
 800179c:	4618      	mov	r0, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	3b41      	subs	r3, #65	@ 0x41
 80017aa:	fa00 f203 	lsl.w	r2, r0, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	430a      	orrs	r2, r1
 80017b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017b6:	4b29      	ldr	r3, [pc, #164]	@ (800185c <HAL_ADC_ConfigChannel+0x250>)
 80017b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a28      	ldr	r2, [pc, #160]	@ (8001860 <HAL_ADC_ConfigChannel+0x254>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d10f      	bne.n	80017e4 <HAL_ADC_ConfigChannel+0x1d8>
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b12      	cmp	r3, #18
 80017ca:	d10b      	bne.n	80017e4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001860 <HAL_ADC_ConfigChannel+0x254>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d12b      	bne.n	8001846 <HAL_ADC_ConfigChannel+0x23a>
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001864 <HAL_ADC_ConfigChannel+0x258>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d003      	beq.n	8001800 <HAL_ADC_ConfigChannel+0x1f4>
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b11      	cmp	r3, #17
 80017fe:	d122      	bne.n	8001846 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a11      	ldr	r2, [pc, #68]	@ (8001864 <HAL_ADC_ConfigChannel+0x258>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d111      	bne.n	8001846 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <HAL_ADC_ConfigChannel+0x25c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a11      	ldr	r2, [pc, #68]	@ (800186c <HAL_ADC_ConfigChannel+0x260>)
 8001828:	fba2 2303 	umull	r2, r3, r2, r3
 800182c:	0c9a      	lsrs	r2, r3, #18
 800182e:	4613      	mov	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001838:	e002      	b.n	8001840 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	3b01      	subs	r3, #1
 800183e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f9      	bne.n	800183a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	40012300 	.word	0x40012300
 8001860:	40012000 	.word	0x40012000
 8001864:	10000012 	.word	0x10000012
 8001868:	2000004c 	.word	0x2000004c
 800186c:	431bde83 	.word	0x431bde83

08001870 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001878:	4b79      	ldr	r3, [pc, #484]	@ (8001a60 <ADC_Init+0x1f0>)
 800187a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	431a      	orrs	r2, r3
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6859      	ldr	r1, [r3, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	021a      	lsls	r2, r3, #8
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	430a      	orrs	r2, r1
 80018b8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	685a      	ldr	r2, [r3, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80018c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	6859      	ldr	r1, [r3, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	430a      	orrs	r2, r1
 80018da:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	689a      	ldr	r2, [r3, #8]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6899      	ldr	r1, [r3, #8]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	68da      	ldr	r2, [r3, #12]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	430a      	orrs	r2, r1
 80018fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001902:	4a58      	ldr	r2, [pc, #352]	@ (8001a64 <ADC_Init+0x1f4>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d022      	beq.n	800194e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001916:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	6899      	ldr	r1, [r3, #8]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	430a      	orrs	r2, r1
 8001928:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001938:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	6899      	ldr	r1, [r3, #8]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	430a      	orrs	r2, r1
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	e00f      	b.n	800196e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800195c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800196c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 0202 	bic.w	r2, r2, #2
 800197c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	6899      	ldr	r1, [r3, #8]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	7e1b      	ldrb	r3, [r3, #24]
 8001988:	005a      	lsls	r2, r3, #1
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d01b      	beq.n	80019d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80019aa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80019ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6859      	ldr	r1, [r3, #4]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c6:	3b01      	subs	r3, #1
 80019c8:	035a      	lsls	r2, r3, #13
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	430a      	orrs	r2, r1
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	e007      	b.n	80019e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	685a      	ldr	r2, [r3, #4]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019e2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80019f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	051a      	lsls	r2, r3, #20
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	430a      	orrs	r2, r1
 8001a08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	6899      	ldr	r1, [r3, #8]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a26:	025a      	lsls	r2, r3, #9
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	689a      	ldr	r2, [r3, #8]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6899      	ldr	r1, [r3, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	029a      	lsls	r2, r3, #10
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	430a      	orrs	r2, r1
 8001a52:	609a      	str	r2, [r3, #8]
}
 8001a54:	bf00      	nop
 8001a56:	3714      	adds	r7, #20
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	40012300 	.word	0x40012300
 8001a64:	0f000001 	.word	0x0f000001

08001a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a78:	4b0c      	ldr	r3, [pc, #48]	@ (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a9a:	4a04      	ldr	r2, [pc, #16]	@ (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	60d3      	str	r3, [r2, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab4:	4b04      	ldr	r3, [pc, #16]	@ (8001ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f003 0307 	and.w	r3, r3, #7
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	db0b      	blt.n	8001af6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	f003 021f 	and.w	r2, r3, #31
 8001ae4:	4907      	ldr	r1, [pc, #28]	@ (8001b04 <__NVIC_EnableIRQ+0x38>)
 8001ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aea:	095b      	lsrs	r3, r3, #5
 8001aec:	2001      	movs	r0, #1
 8001aee:	fa00 f202 	lsl.w	r2, r0, r2
 8001af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	e000e100 	.word	0xe000e100

08001b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	6039      	str	r1, [r7, #0]
 8001b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	db0a      	blt.n	8001b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	490c      	ldr	r1, [pc, #48]	@ (8001b54 <__NVIC_SetPriority+0x4c>)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	0112      	lsls	r2, r2, #4
 8001b28:	b2d2      	uxtb	r2, r2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b30:	e00a      	b.n	8001b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	4908      	ldr	r1, [pc, #32]	@ (8001b58 <__NVIC_SetPriority+0x50>)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	3b04      	subs	r3, #4
 8001b40:	0112      	lsls	r2, r2, #4
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	440b      	add	r3, r1
 8001b46:	761a      	strb	r2, [r3, #24]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000e100 	.word	0xe000e100
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b089      	sub	sp, #36	@ 0x24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f1c3 0307 	rsb	r3, r3, #7
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	bf28      	it	cs
 8001b7a:	2304      	movcs	r3, #4
 8001b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	3304      	adds	r3, #4
 8001b82:	2b06      	cmp	r3, #6
 8001b84:	d902      	bls.n	8001b8c <NVIC_EncodePriority+0x30>
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3b03      	subs	r3, #3
 8001b8a:	e000      	b.n	8001b8e <NVIC_EncodePriority+0x32>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9a:	43da      	mvns	r2, r3
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bae:	43d9      	mvns	r1, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb4:	4313      	orrs	r3, r2
         );
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3724      	adds	r7, #36	@ 0x24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
	...

08001bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bd4:	d301      	bcc.n	8001bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e00f      	b.n	8001bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bda:	4a0a      	ldr	r2, [pc, #40]	@ (8001c04 <SysTick_Config+0x40>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be2:	210f      	movs	r1, #15
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001be8:	f7ff ff8e 	bl	8001b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <SysTick_Config+0x40>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf2:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <SysTick_Config+0x40>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	e000e010 	.word	0xe000e010

08001c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ff29 	bl	8001a68 <__NVIC_SetPriorityGrouping>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b086      	sub	sp, #24
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	4603      	mov	r3, r0
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c30:	f7ff ff3e 	bl	8001ab0 <__NVIC_GetPriorityGrouping>
 8001c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	6978      	ldr	r0, [r7, #20]
 8001c3c:	f7ff ff8e 	bl	8001b5c <NVIC_EncodePriority>
 8001c40:	4602      	mov	r2, r0
 8001c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c46:	4611      	mov	r1, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ff5d 	bl	8001b08 <__NVIC_SetPriority>
}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff ff31 	bl	8001acc <__NVIC_EnableIRQ>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ffa2 	bl	8001bc4 <SysTick_Config>
 8001c80:	4603      	mov	r3, r0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	@ 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61fb      	str	r3, [r7, #28]
 8001ca6:	e159      	b.n	8001f5c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ca8:	2201      	movs	r2, #1
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	f040 8148 	bne.w	8001f56 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d005      	beq.n	8001cde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d130      	bne.n	8001d40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	2203      	movs	r2, #3
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	68da      	ldr	r2, [r3, #12]
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d14:	2201      	movs	r2, #1
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4013      	ands	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	091b      	lsrs	r3, r3, #4
 8001d2a:	f003 0201 	and.w	r2, r3, #1
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f003 0303 	and.w	r3, r3, #3
 8001d48:	2b03      	cmp	r3, #3
 8001d4a:	d017      	beq.n	8001d7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	2203      	movs	r2, #3
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	4013      	ands	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d123      	bne.n	8001dd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	08da      	lsrs	r2, r3, #3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3208      	adds	r2, #8
 8001d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	220f      	movs	r2, #15
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	691a      	ldr	r2, [r3, #16]
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	08da      	lsrs	r2, r3, #3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	3208      	adds	r2, #8
 8001dca:	69b9      	ldr	r1, [r7, #24]
 8001dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	2203      	movs	r2, #3
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0203 	and.w	r2, r3, #3
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 80a2 	beq.w	8001f56 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b57      	ldr	r3, [pc, #348]	@ (8001f74 <HAL_GPIO_Init+0x2e8>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1a:	4a56      	ldr	r2, [pc, #344]	@ (8001f74 <HAL_GPIO_Init+0x2e8>)
 8001e1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e22:	4b54      	ldr	r3, [pc, #336]	@ (8001f74 <HAL_GPIO_Init+0x2e8>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e2e:	4a52      	ldr	r2, [pc, #328]	@ (8001f78 <HAL_GPIO_Init+0x2ec>)
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	089b      	lsrs	r3, r3, #2
 8001e34:	3302      	adds	r3, #2
 8001e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f003 0303 	and.w	r3, r3, #3
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	220f      	movs	r2, #15
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a49      	ldr	r2, [pc, #292]	@ (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d019      	beq.n	8001e8e <HAL_GPIO_Init+0x202>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a48      	ldr	r2, [pc, #288]	@ (8001f80 <HAL_GPIO_Init+0x2f4>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d013      	beq.n	8001e8a <HAL_GPIO_Init+0x1fe>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a47      	ldr	r2, [pc, #284]	@ (8001f84 <HAL_GPIO_Init+0x2f8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00d      	beq.n	8001e86 <HAL_GPIO_Init+0x1fa>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a46      	ldr	r2, [pc, #280]	@ (8001f88 <HAL_GPIO_Init+0x2fc>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d007      	beq.n	8001e82 <HAL_GPIO_Init+0x1f6>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a45      	ldr	r2, [pc, #276]	@ (8001f8c <HAL_GPIO_Init+0x300>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d101      	bne.n	8001e7e <HAL_GPIO_Init+0x1f2>
 8001e7a:	2304      	movs	r3, #4
 8001e7c:	e008      	b.n	8001e90 <HAL_GPIO_Init+0x204>
 8001e7e:	2307      	movs	r3, #7
 8001e80:	e006      	b.n	8001e90 <HAL_GPIO_Init+0x204>
 8001e82:	2303      	movs	r3, #3
 8001e84:	e004      	b.n	8001e90 <HAL_GPIO_Init+0x204>
 8001e86:	2302      	movs	r3, #2
 8001e88:	e002      	b.n	8001e90 <HAL_GPIO_Init+0x204>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e000      	b.n	8001e90 <HAL_GPIO_Init+0x204>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	69fa      	ldr	r2, [r7, #28]
 8001e92:	f002 0203 	and.w	r2, r2, #3
 8001e96:	0092      	lsls	r2, r2, #2
 8001e98:	4093      	lsls	r3, r2
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ea0:	4935      	ldr	r1, [pc, #212]	@ (8001f78 <HAL_GPIO_Init+0x2ec>)
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	089b      	lsrs	r3, r3, #2
 8001ea6:	3302      	adds	r3, #2
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eae:	4b38      	ldr	r3, [pc, #224]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ed2:	4a2f      	ldr	r2, [pc, #188]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ed8:	4b2d      	ldr	r3, [pc, #180]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d003      	beq.n	8001efc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001efc:	4a24      	ldr	r2, [pc, #144]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f02:	4b23      	ldr	r3, [pc, #140]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f26:	4a1a      	ldr	r2, [pc, #104]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f2c:	4b18      	ldr	r3, [pc, #96]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f50:	4a0f      	ldr	r2, [pc, #60]	@ (8001f90 <HAL_GPIO_Init+0x304>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	61fb      	str	r3, [r7, #28]
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	2b0f      	cmp	r3, #15
 8001f60:	f67f aea2 	bls.w	8001ca8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f64:	bf00      	nop
 8001f66:	bf00      	nop
 8001f68:	3724      	adds	r7, #36	@ 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40023800 	.word	0x40023800
 8001f78:	40013800 	.word	0x40013800
 8001f7c:	40020000 	.word	0x40020000
 8001f80:	40020400 	.word	0x40020400
 8001f84:	40020800 	.word	0x40020800
 8001f88:	40020c00 	.word	0x40020c00
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40013c00 	.word	0x40013c00

08001f94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	887b      	ldrh	r3, [r7, #2]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d002      	beq.n	8001fb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fac:	2301      	movs	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
 8001fb0:	e001      	b.n	8001fb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	807b      	strh	r3, [r7, #2]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fd4:	787b      	ldrb	r3, [r7, #1]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fda:	887a      	ldrh	r2, [r7, #2]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fe0:	e003      	b.n	8001fea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fe2:	887b      	ldrh	r3, [r7, #2]
 8001fe4:	041a      	lsls	r2, r3, #16
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	619a      	str	r2, [r3, #24]
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
	...

08001ff8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002002:	4b08      	ldr	r3, [pc, #32]	@ (8002024 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002004:	695a      	ldr	r2, [r3, #20]
 8002006:	88fb      	ldrh	r3, [r7, #6]
 8002008:	4013      	ands	r3, r2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d006      	beq.n	800201c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800200e:	4a05      	ldr	r2, [pc, #20]	@ (8002024 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002010:	88fb      	ldrh	r3, [r7, #6]
 8002012:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002014:	88fb      	ldrh	r3, [r7, #6]
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe fbbe 	bl	8000798 <HAL_GPIO_EXTI_Callback>
  }
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40013c00 	.word	0x40013c00

08002028 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d101      	bne.n	800203a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e12b      	b.n	8002292 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d106      	bne.n	8002054 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7fe ff64 	bl	8000f1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2224      	movs	r2, #36	@ 0x24
 8002058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0201 	bic.w	r2, r2, #1
 800206a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800207a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800208a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800208c:	f001 ff92 	bl	8003fb4 <HAL_RCC_GetPCLK1Freq>
 8002090:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4a81      	ldr	r2, [pc, #516]	@ (800229c <HAL_I2C_Init+0x274>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d807      	bhi.n	80020ac <HAL_I2C_Init+0x84>
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4a80      	ldr	r2, [pc, #512]	@ (80022a0 <HAL_I2C_Init+0x278>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	bf94      	ite	ls
 80020a4:	2301      	movls	r3, #1
 80020a6:	2300      	movhi	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	e006      	b.n	80020ba <HAL_I2C_Init+0x92>
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4a7d      	ldr	r2, [pc, #500]	@ (80022a4 <HAL_I2C_Init+0x27c>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	bf94      	ite	ls
 80020b4:	2301      	movls	r3, #1
 80020b6:	2300      	movhi	r3, #0
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e0e7      	b.n	8002292 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	4a78      	ldr	r2, [pc, #480]	@ (80022a8 <HAL_I2C_Init+0x280>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0c9b      	lsrs	r3, r3, #18
 80020cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	430a      	orrs	r2, r1
 80020e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	4a6a      	ldr	r2, [pc, #424]	@ (800229c <HAL_I2C_Init+0x274>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d802      	bhi.n	80020fc <HAL_I2C_Init+0xd4>
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	3301      	adds	r3, #1
 80020fa:	e009      	b.n	8002110 <HAL_I2C_Init+0xe8>
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002102:	fb02 f303 	mul.w	r3, r2, r3
 8002106:	4a69      	ldr	r2, [pc, #420]	@ (80022ac <HAL_I2C_Init+0x284>)
 8002108:	fba2 2303 	umull	r2, r3, r2, r3
 800210c:	099b      	lsrs	r3, r3, #6
 800210e:	3301      	adds	r3, #1
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6812      	ldr	r2, [r2, #0]
 8002114:	430b      	orrs	r3, r1
 8002116:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002122:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	495c      	ldr	r1, [pc, #368]	@ (800229c <HAL_I2C_Init+0x274>)
 800212c:	428b      	cmp	r3, r1
 800212e:	d819      	bhi.n	8002164 <HAL_I2C_Init+0x13c>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	1e59      	subs	r1, r3, #1
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	fbb1 f3f3 	udiv	r3, r1, r3
 800213e:	1c59      	adds	r1, r3, #1
 8002140:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002144:	400b      	ands	r3, r1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <HAL_I2C_Init+0x138>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	1e59      	subs	r1, r3, #1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	fbb1 f3f3 	udiv	r3, r1, r3
 8002158:	3301      	adds	r3, #1
 800215a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800215e:	e051      	b.n	8002204 <HAL_I2C_Init+0x1dc>
 8002160:	2304      	movs	r3, #4
 8002162:	e04f      	b.n	8002204 <HAL_I2C_Init+0x1dc>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d111      	bne.n	8002190 <HAL_I2C_Init+0x168>
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	1e58      	subs	r0, r3, #1
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6859      	ldr	r1, [r3, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	440b      	add	r3, r1
 800217a:	fbb0 f3f3 	udiv	r3, r0, r3
 800217e:	3301      	adds	r3, #1
 8002180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002184:	2b00      	cmp	r3, #0
 8002186:	bf0c      	ite	eq
 8002188:	2301      	moveq	r3, #1
 800218a:	2300      	movne	r3, #0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	e012      	b.n	80021b6 <HAL_I2C_Init+0x18e>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	1e58      	subs	r0, r3, #1
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6859      	ldr	r1, [r3, #4]
 8002198:	460b      	mov	r3, r1
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	0099      	lsls	r1, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a6:	3301      	adds	r3, #1
 80021a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf0c      	ite	eq
 80021b0:	2301      	moveq	r3, #1
 80021b2:	2300      	movne	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <HAL_I2C_Init+0x196>
 80021ba:	2301      	movs	r3, #1
 80021bc:	e022      	b.n	8002204 <HAL_I2C_Init+0x1dc>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10e      	bne.n	80021e4 <HAL_I2C_Init+0x1bc>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	1e58      	subs	r0, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6859      	ldr	r1, [r3, #4]
 80021ce:	460b      	mov	r3, r1
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	440b      	add	r3, r1
 80021d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80021d8:	3301      	adds	r3, #1
 80021da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021e2:	e00f      	b.n	8002204 <HAL_I2C_Init+0x1dc>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	1e58      	subs	r0, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6859      	ldr	r1, [r3, #4]
 80021ec:	460b      	mov	r3, r1
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	0099      	lsls	r1, r3, #2
 80021f4:	440b      	add	r3, r1
 80021f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021fa:	3301      	adds	r3, #1
 80021fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002200:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	6809      	ldr	r1, [r1, #0]
 8002208:	4313      	orrs	r3, r2
 800220a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	69da      	ldr	r2, [r3, #28]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002232:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6911      	ldr	r1, [r2, #16]
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	68d2      	ldr	r2, [r2, #12]
 800223e:	4311      	orrs	r1, r2
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	6812      	ldr	r2, [r2, #0]
 8002244:	430b      	orrs	r3, r1
 8002246:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	695a      	ldr	r2, [r3, #20]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	431a      	orrs	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0201 	orr.w	r2, r2, #1
 8002272:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2220      	movs	r2, #32
 800227e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	000186a0 	.word	0x000186a0
 80022a0:	001e847f 	.word	0x001e847f
 80022a4:	003d08ff 	.word	0x003d08ff
 80022a8:	431bde83 	.word	0x431bde83
 80022ac:	10624dd3 	.word	0x10624dd3

080022b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af02      	add	r7, sp, #8
 80022b6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e101      	b.n	80024c6 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d106      	bne.n	80022e2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f005 ffa5 	bl	800822c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2203      	movs	r2, #3
 80022e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022f0:	d102      	bne.n	80022f8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f002 fbf2 	bl	8004ae6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6818      	ldr	r0, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	7c1a      	ldrb	r2, [r3, #16]
 800230a:	f88d 2000 	strb.w	r2, [sp]
 800230e:	3304      	adds	r3, #4
 8002310:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002312:	f002 fad1 	bl	80048b8 <USB_CoreInit>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2202      	movs	r2, #2
 8002320:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e0ce      	b.n	80024c6 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2100      	movs	r1, #0
 800232e:	4618      	mov	r0, r3
 8002330:	f002 fbea 	bl	8004b08 <USB_SetCurrentMode>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d005      	beq.n	8002346 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2202      	movs	r2, #2
 800233e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e0bf      	b.n	80024c6 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002346:	2300      	movs	r3, #0
 8002348:	73fb      	strb	r3, [r7, #15]
 800234a:	e04a      	b.n	80023e2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800234c:	7bfa      	ldrb	r2, [r7, #15]
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4413      	add	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	3315      	adds	r3, #21
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002360:	7bfa      	ldrb	r2, [r7, #15]
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	3314      	adds	r3, #20
 8002370:	7bfa      	ldrb	r2, [r7, #15]
 8002372:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002374:	7bfa      	ldrb	r2, [r7, #15]
 8002376:	7bfb      	ldrb	r3, [r7, #15]
 8002378:	b298      	uxth	r0, r3
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	4413      	add	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	332e      	adds	r3, #46	@ 0x2e
 8002388:	4602      	mov	r2, r0
 800238a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800238c:	7bfa      	ldrb	r2, [r7, #15]
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4413      	add	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	3318      	adds	r3, #24
 800239c:	2200      	movs	r2, #0
 800239e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023a0:	7bfa      	ldrb	r2, [r7, #15]
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	4613      	mov	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4413      	add	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	440b      	add	r3, r1
 80023ae:	331c      	adds	r3, #28
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023b4:	7bfa      	ldrb	r2, [r7, #15]
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4413      	add	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	3320      	adds	r3, #32
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023c8:	7bfa      	ldrb	r2, [r7, #15]
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	4613      	mov	r3, r2
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4413      	add	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	3324      	adds	r3, #36	@ 0x24
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
 80023de:	3301      	adds	r3, #1
 80023e0:	73fb      	strb	r3, [r7, #15]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	791b      	ldrb	r3, [r3, #4]
 80023e6:	7bfa      	ldrb	r2, [r7, #15]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d3af      	bcc.n	800234c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023ec:	2300      	movs	r3, #0
 80023ee:	73fb      	strb	r3, [r7, #15]
 80023f0:	e044      	b.n	800247c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80023f2:	7bfa      	ldrb	r2, [r7, #15]
 80023f4:	6879      	ldr	r1, [r7, #4]
 80023f6:	4613      	mov	r3, r2
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	4413      	add	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	440b      	add	r3, r1
 8002400:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002404:	2200      	movs	r2, #0
 8002406:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002408:	7bfa      	ldrb	r2, [r7, #15]
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	4413      	add	r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800241a:	7bfa      	ldrb	r2, [r7, #15]
 800241c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800241e:	7bfa      	ldrb	r2, [r7, #15]
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002434:	7bfa      	ldrb	r2, [r7, #15]
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800244a:	7bfa      	ldrb	r2, [r7, #15]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	4413      	add	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002476:	7bfb      	ldrb	r3, [r7, #15]
 8002478:	3301      	adds	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	791b      	ldrb	r3, [r3, #4]
 8002480:	7bfa      	ldrb	r2, [r7, #15]
 8002482:	429a      	cmp	r2, r3
 8002484:	d3b5      	bcc.n	80023f2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6818      	ldr	r0, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	7c1a      	ldrb	r2, [r3, #16]
 800248e:	f88d 2000 	strb.w	r2, [sp]
 8002492:	3304      	adds	r3, #4
 8002494:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002496:	f002 fb83 	bl	8004ba0 <USB_DevInit>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d005      	beq.n	80024ac <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2202      	movs	r2, #2
 80024a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e00c      	b.n	80024c6 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f003 fbcd 	bl	8005c5e <USB_DevDisconnect>

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b084      	sub	sp, #16
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d101      	bne.n	80024ea <HAL_PCD_Start+0x1c>
 80024e6:	2302      	movs	r3, #2
 80024e8:	e022      	b.n	8002530 <HAL_PCD_Start+0x62>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2201      	movs	r2, #1
 80024ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d009      	beq.n	8002512 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002502:	2b01      	cmp	r3, #1
 8002504:	d105      	bne.n	8002512 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800250a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f002 fad4 	bl	8004ac4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f003 fb7b 	bl	8005c1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002538:	b590      	push	{r4, r7, lr}
 800253a:	b08d      	sub	sp, #52	@ 0x34
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002546:	6a3b      	ldr	r3, [r7, #32]
 8002548:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f003 fc39 	bl	8005dc6 <USB_GetMode>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	f040 848c 	bne.w	8002e74 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4618      	mov	r0, r3
 8002562:	f003 fb9d 	bl	8005ca0 <USB_ReadInterrupts>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	f000 8482 	beq.w	8002e72 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	0a1b      	lsrs	r3, r3, #8
 8002578:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f003 fb8a 	bl	8005ca0 <USB_ReadInterrupts>
 800258c:	4603      	mov	r3, r0
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b02      	cmp	r3, #2
 8002594:	d107      	bne.n	80025a6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	695a      	ldr	r2, [r3, #20]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f002 0202 	and.w	r2, r2, #2
 80025a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f003 fb78 	bl	8005ca0 <USB_ReadInterrupts>
 80025b0:	4603      	mov	r3, r0
 80025b2:	f003 0310 	and.w	r3, r3, #16
 80025b6:	2b10      	cmp	r3, #16
 80025b8:	d161      	bne.n	800267e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	699a      	ldr	r2, [r3, #24]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 0210 	bic.w	r2, r2, #16
 80025c8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80025ca:	6a3b      	ldr	r3, [r7, #32]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	f003 020f 	and.w	r2, r3, #15
 80025d6:	4613      	mov	r3, r2
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	3304      	adds	r3, #4
 80025e8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	0c5b      	lsrs	r3, r3, #17
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d124      	bne.n	8002640 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80025fc:	4013      	ands	r3, r2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d035      	beq.n	800266e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	091b      	lsrs	r3, r3, #4
 800260a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800260c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002610:	b29b      	uxth	r3, r3
 8002612:	461a      	mov	r2, r3
 8002614:	6a38      	ldr	r0, [r7, #32]
 8002616:	f003 f9af 	bl	8005978 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002626:	441a      	add	r2, r3
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	695a      	ldr	r2, [r3, #20]
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	091b      	lsrs	r3, r3, #4
 8002634:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002638:	441a      	add	r2, r3
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	615a      	str	r2, [r3, #20]
 800263e:	e016      	b.n	800266e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	0c5b      	lsrs	r3, r3, #17
 8002644:	f003 030f 	and.w	r3, r3, #15
 8002648:	2b06      	cmp	r3, #6
 800264a:	d110      	bne.n	800266e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002652:	2208      	movs	r2, #8
 8002654:	4619      	mov	r1, r3
 8002656:	6a38      	ldr	r0, [r7, #32]
 8002658:	f003 f98e 	bl	8005978 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	695a      	ldr	r2, [r3, #20]
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002668:	441a      	add	r2, r3
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	699a      	ldr	r2, [r3, #24]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f042 0210 	orr.w	r2, r2, #16
 800267c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f003 fb0c 	bl	8005ca0 <USB_ReadInterrupts>
 8002688:	4603      	mov	r3, r0
 800268a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800268e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002692:	f040 80a7 	bne.w	80027e4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002696:	2300      	movs	r3, #0
 8002698:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f003 fb11 	bl	8005cc6 <USB_ReadDevAllOutEpInterrupt>
 80026a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80026a6:	e099      	b.n	80027dc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80026a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 808e 	beq.w	80027d0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f003 fb35 	bl	8005d2e <USB_ReadDevOutEPInterrupt>
 80026c4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	f003 0301 	and.w	r3, r3, #1
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00c      	beq.n	80026ea <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80026d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d2:	015a      	lsls	r2, r3, #5
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	4413      	add	r3, r2
 80026d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026dc:	461a      	mov	r2, r3
 80026de:	2301      	movs	r3, #1
 80026e0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80026e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 fea3 	bl	8003430 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00c      	beq.n	800270e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80026f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f6:	015a      	lsls	r2, r3, #5
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	4413      	add	r3, r2
 80026fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002700:	461a      	mov	r2, r3
 8002702:	2308      	movs	r3, #8
 8002704:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002706:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 ff79 	bl	8003600 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	f003 0310 	and.w	r3, r3, #16
 8002714:	2b00      	cmp	r3, #0
 8002716:	d008      	beq.n	800272a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	4413      	add	r3, r2
 8002720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002724:	461a      	mov	r2, r3
 8002726:	2310      	movs	r3, #16
 8002728:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d030      	beq.n	8002796 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800273c:	2b80      	cmp	r3, #128	@ 0x80
 800273e:	d109      	bne.n	8002754 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	69fa      	ldr	r2, [r7, #28]
 800274a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800274e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002752:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002754:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002756:	4613      	mov	r3, r2
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	4413      	add	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	3304      	adds	r3, #4
 8002768:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	78db      	ldrb	r3, [r3, #3]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d108      	bne.n	8002784 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	2200      	movs	r2, #0
 8002776:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	b2db      	uxtb	r3, r3
 800277c:	4619      	mov	r1, r3
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f005 fe50 	bl	8008424 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	015a      	lsls	r2, r3, #5
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	4413      	add	r3, r2
 800278c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002790:	461a      	mov	r2, r3
 8002792:	2302      	movs	r3, #2
 8002794:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	f003 0320 	and.w	r3, r3, #32
 800279c:	2b00      	cmp	r3, #0
 800279e:	d008      	beq.n	80027b2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80027a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a2:	015a      	lsls	r2, r3, #5
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	4413      	add	r3, r2
 80027a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027ac:	461a      	mov	r2, r3
 80027ae:	2320      	movs	r3, #32
 80027b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d009      	beq.n	80027d0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80027bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027be:	015a      	lsls	r2, r3, #5
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	4413      	add	r3, r2
 80027c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027c8:	461a      	mov	r2, r3
 80027ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027ce:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80027d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d2:	3301      	adds	r3, #1
 80027d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80027d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027d8:	085b      	lsrs	r3, r3, #1
 80027da:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80027dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f47f af62 	bne.w	80026a8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f003 fa59 	bl	8005ca0 <USB_ReadInterrupts>
 80027ee:	4603      	mov	r3, r0
 80027f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027f8:	f040 80db 	bne.w	80029b2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f003 fa7a 	bl	8005cfa <USB_ReadDevAllInEpInterrupt>
 8002806:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002808:	2300      	movs	r3, #0
 800280a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800280c:	e0cd      	b.n	80029aa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800280e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80c2 	beq.w	800299e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002820:	b2d2      	uxtb	r2, r2
 8002822:	4611      	mov	r1, r2
 8002824:	4618      	mov	r0, r3
 8002826:	f003 faa0 	bl	8005d6a <USB_ReadDevInEPInterrupt>
 800282a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	2b00      	cmp	r3, #0
 8002834:	d057      	beq.n	80028e6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	f003 030f 	and.w	r3, r3, #15
 800283c:	2201      	movs	r2, #1
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800284a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	43db      	mvns	r3, r3
 8002850:	69f9      	ldr	r1, [r7, #28]
 8002852:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002856:	4013      	ands	r3, r2
 8002858:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800285a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285c:	015a      	lsls	r2, r3, #5
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	4413      	add	r3, r2
 8002862:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002866:	461a      	mov	r2, r3
 8002868:	2301      	movs	r3, #1
 800286a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	799b      	ldrb	r3, [r3, #6]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d132      	bne.n	80028da <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002878:	4613      	mov	r3, r2
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	4413      	add	r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	3320      	adds	r3, #32
 8002884:	6819      	ldr	r1, [r3, #0]
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800288a:	4613      	mov	r3, r2
 800288c:	00db      	lsls	r3, r3, #3
 800288e:	4413      	add	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4403      	add	r3, r0
 8002894:	331c      	adds	r3, #28
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4419      	add	r1, r3
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800289e:	4613      	mov	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4413      	add	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4403      	add	r3, r0
 80028a8:	3320      	adds	r3, #32
 80028aa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80028ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d113      	bne.n	80028da <HAL_PCD_IRQHandler+0x3a2>
 80028b2:	6879      	ldr	r1, [r7, #4]
 80028b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b6:	4613      	mov	r3, r2
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	4413      	add	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	440b      	add	r3, r1
 80028c0:	3324      	adds	r3, #36	@ 0x24
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d108      	bne.n	80028da <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028d2:	461a      	mov	r2, r3
 80028d4:	2101      	movs	r1, #1
 80028d6:	f003 faa7 	bl	8005e28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80028da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	4619      	mov	r1, r3
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f005 fd24 	bl	800832e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	f003 0308 	and.w	r3, r3, #8
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d008      	beq.n	8002902 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80028f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f2:	015a      	lsls	r2, r3, #5
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	4413      	add	r3, r2
 80028f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028fc:	461a      	mov	r2, r3
 80028fe:	2308      	movs	r3, #8
 8002900:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	f003 0310 	and.w	r3, r3, #16
 8002908:	2b00      	cmp	r3, #0
 800290a:	d008      	beq.n	800291e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800290c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290e:	015a      	lsls	r2, r3, #5
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	4413      	add	r3, r2
 8002914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002918:	461a      	mov	r2, r3
 800291a:	2310      	movs	r3, #16
 800291c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002924:	2b00      	cmp	r3, #0
 8002926:	d008      	beq.n	800293a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	015a      	lsls	r2, r3, #5
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	4413      	add	r3, r2
 8002930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002934:	461a      	mov	r2, r3
 8002936:	2340      	movs	r3, #64	@ 0x40
 8002938:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	f003 0302 	and.w	r3, r3, #2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d023      	beq.n	800298c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002944:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002946:	6a38      	ldr	r0, [r7, #32]
 8002948:	f002 fa8e 	bl	8004e68 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800294c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	3310      	adds	r3, #16
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	4413      	add	r3, r2
 800295c:	3304      	adds	r3, #4
 800295e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	78db      	ldrb	r3, [r3, #3]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d108      	bne.n	800297a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2200      	movs	r2, #0
 800296c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800296e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002970:	b2db      	uxtb	r3, r3
 8002972:	4619      	mov	r1, r3
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f005 fd67 	bl	8008448 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	015a      	lsls	r2, r3, #5
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	4413      	add	r3, r2
 8002982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002986:	461a      	mov	r2, r3
 8002988:	2302      	movs	r3, #2
 800298a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002996:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 fcbd 	bl	8003318 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	3301      	adds	r3, #1
 80029a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80029a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029a6:	085b      	lsrs	r3, r3, #1
 80029a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80029aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f47f af2e 	bne.w	800280e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f003 f972 	bl	8005ca0 <USB_ReadInterrupts>
 80029bc:	4603      	mov	r3, r0
 80029be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80029c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029c6:	d122      	bne.n	8002a0e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	69fa      	ldr	r2, [r7, #28]
 80029d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029d6:	f023 0301 	bic.w	r3, r3, #1
 80029da:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d108      	bne.n	80029f8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80029ee:	2100      	movs	r1, #0
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 fea3 	bl	800373c <HAL_PCDEx_LPM_Callback>
 80029f6:	e002      	b.n	80029fe <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f005 fd05 	bl	8008408 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	695a      	ldr	r2, [r3, #20]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002a0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f003 f944 	bl	8005ca0 <USB_ReadInterrupts>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a22:	d112      	bne.n	8002a4a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d102      	bne.n	8002a3a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f005 fcc1 	bl	80083bc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	695a      	ldr	r2, [r3, #20]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002a48:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f003 f926 	bl	8005ca0 <USB_ReadInterrupts>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a5e:	f040 80b7 	bne.w	8002bd0 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	69fa      	ldr	r2, [r7, #28]
 8002a6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a70:	f023 0301 	bic.w	r3, r3, #1
 8002a74:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2110      	movs	r1, #16
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f002 f9f3 	bl	8004e68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a82:	2300      	movs	r3, #0
 8002a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a86:	e046      	b.n	8002b16 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a8a:	015a      	lsls	r2, r3, #5
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a94:	461a      	mov	r2, r3
 8002a96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a9a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a9e:	015a      	lsls	r2, r3, #5
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002aac:	0151      	lsls	r1, r2, #5
 8002aae:	69fa      	ldr	r2, [r7, #28]
 8002ab0:	440a      	add	r2, r1
 8002ab2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002ab6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002aba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002abe:	015a      	lsls	r2, r3, #5
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ac8:	461a      	mov	r2, r3
 8002aca:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002ace:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad2:	015a      	lsls	r2, r3, #5
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ae0:	0151      	lsls	r1, r2, #5
 8002ae2:	69fa      	ldr	r2, [r7, #28]
 8002ae4:	440a      	add	r2, r1
 8002ae6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002aea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002aee:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002af2:	015a      	lsls	r2, r3, #5
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	4413      	add	r3, r2
 8002af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b00:	0151      	lsls	r1, r2, #5
 8002b02:	69fa      	ldr	r2, [r7, #28]
 8002b04:	440a      	add	r2, r1
 8002b06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b0a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002b0e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b12:	3301      	adds	r3, #1
 8002b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	791b      	ldrb	r3, [r3, #4]
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d3b2      	bcc.n	8002a88 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b30:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002b34:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	7bdb      	ldrb	r3, [r3, #15]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d016      	beq.n	8002b6c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b48:	69fa      	ldr	r2, [r7, #28]
 8002b4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b4e:	f043 030b 	orr.w	r3, r3, #11
 8002b52:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b64:	f043 030b 	orr.w	r3, r3, #11
 8002b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b6a:	e015      	b.n	8002b98 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	69fa      	ldr	r2, [r7, #28]
 8002b76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b7a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b7e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002b82:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	69fa      	ldr	r2, [r7, #28]
 8002b8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b92:	f043 030b 	orr.w	r3, r3, #11
 8002b96:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	69fa      	ldr	r2, [r7, #28]
 8002ba2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ba6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002baa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6818      	ldr	r0, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002bba:	461a      	mov	r2, r3
 8002bbc:	f003 f934 	bl	8005e28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	695a      	ldr	r2, [r3, #20]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002bce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f003 f863 	bl	8005ca0 <USB_ReadInterrupts>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002be0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002be4:	d123      	bne.n	8002c2e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f003 f8f9 	bl	8005de2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f002 f9b0 	bl	8004f5a <USB_GetDevSpeed>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681c      	ldr	r4, [r3, #0]
 8002c06:	f001 f9c9 	bl	8003f9c <HAL_RCC_GetHCLKFreq>
 8002c0a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c10:	461a      	mov	r2, r3
 8002c12:	4620      	mov	r0, r4
 8002c14:	f001 feb4 	bl	8004980 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f005 fbb0 	bl	800837e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	695a      	ldr	r2, [r3, #20]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002c2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f003 f834 	bl	8005ca0 <USB_ReadInterrupts>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d10a      	bne.n	8002c58 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f005 fb8d 	bl	8008362 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	695a      	ldr	r2, [r3, #20]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f002 0208 	and.w	r2, r2, #8
 8002c56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f003 f81f 	bl	8005ca0 <USB_ReadInterrupts>
 8002c62:	4603      	mov	r3, r0
 8002c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c68:	2b80      	cmp	r3, #128	@ 0x80
 8002c6a:	d123      	bne.n	8002cb4 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c78:	2301      	movs	r3, #1
 8002c7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c7c:	e014      	b.n	8002ca8 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c82:	4613      	mov	r3, r2
 8002c84:	00db      	lsls	r3, r3, #3
 8002c86:	4413      	add	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d105      	bne.n	8002ca2 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 fb0a 	bl	80032b6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	791b      	ldrb	r3, [r3, #4]
 8002cac:	461a      	mov	r2, r3
 8002cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d3e4      	bcc.n	8002c7e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f002 fff1 	bl	8005ca0 <USB_ReadInterrupts>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cc8:	d13c      	bne.n	8002d44 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cca:	2301      	movs	r3, #1
 8002ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cce:	e02b      	b.n	8002d28 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd2:	015a      	lsls	r2, r3, #5
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	4413      	add	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	3318      	adds	r3, #24
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d115      	bne.n	8002d22 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002cf6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	da12      	bge.n	8002d22 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002cfc:	6879      	ldr	r1, [r7, #4]
 8002cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d00:	4613      	mov	r3, r2
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	4413      	add	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	3317      	adds	r3, #23
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 faca 	bl	80032b6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	3301      	adds	r3, #1
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	791b      	ldrb	r3, [r3, #4]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d3cd      	bcc.n	8002cd0 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	695a      	ldr	r2, [r3, #20]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002d42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f002 ffa9 	bl	8005ca0 <USB_ReadInterrupts>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d58:	d156      	bne.n	8002e08 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5e:	e045      	b.n	8002dec <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d62:	015a      	lsls	r2, r3, #5
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	4413      	add	r3, r2
 8002d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d70:	6879      	ldr	r1, [r7, #4]
 8002d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d74:	4613      	mov	r3, r2
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	4413      	add	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d12e      	bne.n	8002de6 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d88:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	da2b      	bge.n	8002de6 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002d9a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d121      	bne.n	8002de6 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002da6:	4613      	mov	r3, r2
 8002da8:	00db      	lsls	r3, r3, #3
 8002daa:	4413      	add	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	440b      	add	r3, r1
 8002db0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002db4:	2201      	movs	r2, #1
 8002db6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002dc0:	6a3b      	ldr	r3, [r7, #32]
 8002dc2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d10a      	bne.n	8002de6 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	69fa      	ldr	r2, [r7, #28]
 8002dda:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002dde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002de2:	6053      	str	r3, [r2, #4]
            break;
 8002de4:	e008      	b.n	8002df8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	3301      	adds	r3, #1
 8002dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	791b      	ldrb	r3, [r3, #4]
 8002df0:	461a      	mov	r2, r3
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d3b3      	bcc.n	8002d60 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695a      	ldr	r2, [r3, #20]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002e06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f002 ff47 	bl	8005ca0 <USB_ReadInterrupts>
 8002e12:	4603      	mov	r3, r0
 8002e14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e1c:	d10a      	bne.n	8002e34 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f005 fb24 	bl	800846c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	695a      	ldr	r2, [r3, #20]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f002 ff31 	bl	8005ca0 <USB_ReadInterrupts>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b04      	cmp	r3, #4
 8002e46:	d115      	bne.n	8002e74 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	f003 0304 	and.w	r3, r3, #4
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d002      	beq.n	8002e60 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f005 fb14 	bl	8008488 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6859      	ldr	r1, [r3, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	605a      	str	r2, [r3, #4]
 8002e70:	e000      	b.n	8002e74 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002e72:	bf00      	nop
    }
  }
}
 8002e74:	3734      	adds	r7, #52	@ 0x34
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd90      	pop	{r4, r7, pc}

08002e7a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	460b      	mov	r3, r1
 8002e84:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_PCD_SetAddress+0x1a>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e012      	b.n	8002eba <HAL_PCD_SetAddress+0x40>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	78fa      	ldrb	r2, [r7, #3]
 8002ea0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	78fa      	ldrb	r2, [r7, #3]
 8002ea8:	4611      	mov	r1, r2
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f002 fe90 	bl	8005bd0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b084      	sub	sp, #16
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
 8002eca:	4608      	mov	r0, r1
 8002ecc:	4611      	mov	r1, r2
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	70fb      	strb	r3, [r7, #3]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	803b      	strh	r3, [r7, #0]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ee0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	da0f      	bge.n	8002f08 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ee8:	78fb      	ldrb	r3, [r7, #3]
 8002eea:	f003 020f 	and.w	r2, r3, #15
 8002eee:	4613      	mov	r3, r2
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	4413      	add	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	3310      	adds	r3, #16
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	4413      	add	r3, r2
 8002efc:	3304      	adds	r3, #4
 8002efe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2201      	movs	r2, #1
 8002f04:	705a      	strb	r2, [r3, #1]
 8002f06:	e00f      	b.n	8002f28 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f08:	78fb      	ldrb	r3, [r7, #3]
 8002f0a:	f003 020f 	and.w	r2, r3, #15
 8002f0e:	4613      	mov	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	4413      	add	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3304      	adds	r3, #4
 8002f20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f28:	78fb      	ldrb	r3, [r7, #3]
 8002f2a:	f003 030f 	and.w	r3, r3, #15
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002f34:	883b      	ldrh	r3, [r7, #0]
 8002f36:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	78ba      	ldrb	r2, [r7, #2]
 8002f42:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	785b      	ldrb	r3, [r3, #1]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d004      	beq.n	8002f56 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	461a      	mov	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f56:	78bb      	ldrb	r3, [r7, #2]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d102      	bne.n	8002f62 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_PCD_EP_Open+0xae>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e00e      	b.n	8002f8e <HAL_PCD_EP_Open+0xcc>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68f9      	ldr	r1, [r7, #12]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f002 f810 	bl	8004fa4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002f8c:	7afb      	ldrb	r3, [r7, #11]
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b084      	sub	sp, #16
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002fa2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	da0f      	bge.n	8002fca <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002faa:	78fb      	ldrb	r3, [r7, #3]
 8002fac:	f003 020f 	and.w	r2, r3, #15
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	4413      	add	r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	3310      	adds	r3, #16
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	705a      	strb	r2, [r3, #1]
 8002fc8:	e00f      	b.n	8002fea <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fca:	78fb      	ldrb	r3, [r7, #3]
 8002fcc:	f003 020f 	and.w	r2, r3, #15
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	4413      	add	r3, r2
 8002fe0:	3304      	adds	r3, #4
 8002fe2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	f003 030f 	and.w	r3, r3, #15
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d101      	bne.n	8003004 <HAL_PCD_EP_Close+0x6e>
 8003000:	2302      	movs	r3, #2
 8003002:	e00e      	b.n	8003022 <HAL_PCD_EP_Close+0x8c>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68f9      	ldr	r1, [r7, #12]
 8003012:	4618      	mov	r0, r3
 8003014:	f002 f84e 	bl	80050b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b086      	sub	sp, #24
 800302e:	af00      	add	r7, sp, #0
 8003030:	60f8      	str	r0, [r7, #12]
 8003032:	607a      	str	r2, [r7, #4]
 8003034:	603b      	str	r3, [r7, #0]
 8003036:	460b      	mov	r3, r1
 8003038:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800303a:	7afb      	ldrb	r3, [r7, #11]
 800303c:	f003 020f 	and.w	r2, r3, #15
 8003040:	4613      	mov	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	4413      	add	r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	4413      	add	r3, r2
 8003050:	3304      	adds	r3, #4
 8003052:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2200      	movs	r2, #0
 8003064:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2200      	movs	r2, #0
 800306a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800306c:	7afb      	ldrb	r3, [r7, #11]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	b2da      	uxtb	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	799b      	ldrb	r3, [r3, #6]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d102      	bne.n	8003086 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6818      	ldr	r0, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	799b      	ldrb	r3, [r3, #6]
 800308e:	461a      	mov	r2, r3
 8003090:	6979      	ldr	r1, [r7, #20]
 8003092:	f002 f8eb 	bl	800526c <USB_EPStartXfer>

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	460b      	mov	r3, r1
 80030aa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	f003 020f 	and.w	r2, r3, #15
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80030c2:	681b      	ldr	r3, [r3, #0]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	607a      	str	r2, [r7, #4]
 80030da:	603b      	str	r3, [r7, #0]
 80030dc:	460b      	mov	r3, r1
 80030de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030e0:	7afb      	ldrb	r3, [r7, #11]
 80030e2:	f003 020f 	and.w	r2, r3, #15
 80030e6:	4613      	mov	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	4413      	add	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	3310      	adds	r3, #16
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	4413      	add	r3, r2
 80030f4:	3304      	adds	r3, #4
 80030f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	2200      	movs	r2, #0
 8003108:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2201      	movs	r2, #1
 800310e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003110:	7afb      	ldrb	r3, [r7, #11]
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	b2da      	uxtb	r2, r3
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	799b      	ldrb	r3, [r3, #6]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d102      	bne.n	800312a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6818      	ldr	r0, [r3, #0]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	799b      	ldrb	r3, [r3, #6]
 8003132:	461a      	mov	r2, r3
 8003134:	6979      	ldr	r1, [r7, #20]
 8003136:	f002 f899 	bl	800526c <USB_EPStartXfer>

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	460b      	mov	r3, r1
 800314e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	f003 030f 	and.w	r3, r3, #15
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	7912      	ldrb	r2, [r2, #4]
 800315a:	4293      	cmp	r3, r2
 800315c:	d901      	bls.n	8003162 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e04f      	b.n	8003202 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003162:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003166:	2b00      	cmp	r3, #0
 8003168:	da0f      	bge.n	800318a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800316a:	78fb      	ldrb	r3, [r7, #3]
 800316c:	f003 020f 	and.w	r2, r3, #15
 8003170:	4613      	mov	r3, r2
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	4413      	add	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	3310      	adds	r3, #16
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	3304      	adds	r3, #4
 8003180:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2201      	movs	r2, #1
 8003186:	705a      	strb	r2, [r3, #1]
 8003188:	e00d      	b.n	80031a6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800318a:	78fa      	ldrb	r2, [r7, #3]
 800318c:	4613      	mov	r3, r2
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	4413      	add	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	4413      	add	r3, r2
 800319c:	3304      	adds	r3, #4
 800319e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2201      	movs	r2, #1
 80031aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031ac:	78fb      	ldrb	r3, [r7, #3]
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d101      	bne.n	80031c6 <HAL_PCD_EP_SetStall+0x82>
 80031c2:	2302      	movs	r3, #2
 80031c4:	e01d      	b.n	8003202 <HAL_PCD_EP_SetStall+0xbe>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68f9      	ldr	r1, [r7, #12]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f002 fc27 	bl	8005a28 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031da:	78fb      	ldrb	r3, [r7, #3]
 80031dc:	f003 030f 	and.w	r3, r3, #15
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d109      	bne.n	80031f8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6818      	ldr	r0, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	7999      	ldrb	r1, [r3, #6]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80031f2:	461a      	mov	r2, r3
 80031f4:	f002 fe18 	bl	8005e28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}

0800320a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800320a:	b580      	push	{r7, lr}
 800320c:	b084      	sub	sp, #16
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
 8003212:	460b      	mov	r3, r1
 8003214:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003216:	78fb      	ldrb	r3, [r7, #3]
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	7912      	ldrb	r2, [r2, #4]
 8003220:	4293      	cmp	r3, r2
 8003222:	d901      	bls.n	8003228 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e042      	b.n	80032ae <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003228:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800322c:	2b00      	cmp	r3, #0
 800322e:	da0f      	bge.n	8003250 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003230:	78fb      	ldrb	r3, [r7, #3]
 8003232:	f003 020f 	and.w	r2, r3, #15
 8003236:	4613      	mov	r3, r2
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	4413      	add	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	3310      	adds	r3, #16
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	4413      	add	r3, r2
 8003244:	3304      	adds	r3, #4
 8003246:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2201      	movs	r2, #1
 800324c:	705a      	strb	r2, [r3, #1]
 800324e:	e00f      	b.n	8003270 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003250:	78fb      	ldrb	r3, [r7, #3]
 8003252:	f003 020f 	and.w	r2, r3, #15
 8003256:	4613      	mov	r3, r2
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4413      	add	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	4413      	add	r3, r2
 8003266:	3304      	adds	r3, #4
 8003268:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003276:	78fb      	ldrb	r3, [r7, #3]
 8003278:	f003 030f 	and.w	r3, r3, #15
 800327c:	b2da      	uxtb	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003288:	2b01      	cmp	r3, #1
 800328a:	d101      	bne.n	8003290 <HAL_PCD_EP_ClrStall+0x86>
 800328c:	2302      	movs	r3, #2
 800328e:	e00e      	b.n	80032ae <HAL_PCD_EP_ClrStall+0xa4>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68f9      	ldr	r1, [r7, #12]
 800329e:	4618      	mov	r0, r3
 80032a0:	f002 fc30 	bl	8005b04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b084      	sub	sp, #16
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
 80032be:	460b      	mov	r3, r1
 80032c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80032c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	da0c      	bge.n	80032e4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032ca:	78fb      	ldrb	r3, [r7, #3]
 80032cc:	f003 020f 	and.w	r2, r3, #15
 80032d0:	4613      	mov	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	3310      	adds	r3, #16
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	3304      	adds	r3, #4
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	e00c      	b.n	80032fe <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032e4:	78fb      	ldrb	r3, [r7, #3]
 80032e6:	f003 020f 	and.w	r2, r3, #15
 80032ea:	4613      	mov	r3, r2
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4413      	add	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	4413      	add	r3, r2
 80032fa:	3304      	adds	r3, #4
 80032fc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68f9      	ldr	r1, [r7, #12]
 8003304:	4618      	mov	r0, r3
 8003306:	f002 fa4f 	bl	80057a8 <USB_EPStopXfer>
 800330a:	4603      	mov	r3, r0
 800330c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800330e:	7afb      	ldrb	r3, [r7, #11]
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08a      	sub	sp, #40	@ 0x28
 800331c:	af02      	add	r7, sp, #8
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	4613      	mov	r3, r2
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	4413      	add	r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	3310      	adds	r3, #16
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	4413      	add	r3, r2
 800333c:	3304      	adds	r3, #4
 800333e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	695a      	ldr	r2, [r3, #20]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	429a      	cmp	r2, r3
 800334a:	d901      	bls.n	8003350 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e06b      	b.n	8003428 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	691a      	ldr	r2, [r3, #16]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	429a      	cmp	r2, r3
 8003364:	d902      	bls.n	800336c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	3303      	adds	r3, #3
 8003370:	089b      	lsrs	r3, r3, #2
 8003372:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003374:	e02a      	b.n	80033cc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	691a      	ldr	r2, [r3, #16]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	429a      	cmp	r2, r3
 800338a:	d902      	bls.n	8003392 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	3303      	adds	r3, #3
 8003396:	089b      	lsrs	r3, r3, #2
 8003398:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	68d9      	ldr	r1, [r3, #12]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	4603      	mov	r3, r0
 80033ae:	6978      	ldr	r0, [r7, #20]
 80033b0:	f002 faa4 	bl	80058fc <USB_WritePacket>

    ep->xfer_buff  += len;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	68da      	ldr	r2, [r3, #12]
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	441a      	add	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	695a      	ldr	r2, [r3, #20]
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	441a      	add	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d809      	bhi.n	80033f6 <PCD_WriteEmptyTxFifo+0xde>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	695a      	ldr	r2, [r3, #20]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d203      	bcs.n	80033f6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1bf      	bne.n	8003376 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	691a      	ldr	r2, [r3, #16]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d811      	bhi.n	8003426 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	f003 030f 	and.w	r3, r3, #15
 8003408:	2201      	movs	r2, #1
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	43db      	mvns	r3, r3
 800341c:	6939      	ldr	r1, [r7, #16]
 800341e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003422:	4013      	ands	r3, r2
 8003424:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3720      	adds	r7, #32
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b088      	sub	sp, #32
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	333c      	adds	r3, #60	@ 0x3c
 8003448:	3304      	adds	r3, #4
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	015a      	lsls	r2, r3, #5
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	4413      	add	r3, r2
 8003456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	799b      	ldrb	r3, [r3, #6]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d17b      	bne.n	800355e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	2b00      	cmp	r3, #0
 800346e:	d015      	beq.n	800349c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	4a61      	ldr	r2, [pc, #388]	@ (80035f8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003474:	4293      	cmp	r3, r2
 8003476:	f240 80b9 	bls.w	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80b3 	beq.w	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	015a      	lsls	r2, r3, #5
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	4413      	add	r3, r2
 800348e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003492:	461a      	mov	r2, r3
 8003494:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003498:	6093      	str	r3, [r2, #8]
 800349a:	e0a7      	b.n	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	f003 0320 	and.w	r3, r3, #32
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d009      	beq.n	80034ba <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	015a      	lsls	r2, r3, #5
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	4413      	add	r3, r2
 80034ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034b2:	461a      	mov	r2, r3
 80034b4:	2320      	movs	r3, #32
 80034b6:	6093      	str	r3, [r2, #8]
 80034b8:	e098      	b.n	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f040 8093 	bne.w	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	4a4b      	ldr	r2, [pc, #300]	@ (80035f8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d90f      	bls.n	80034ee <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00a      	beq.n	80034ee <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	015a      	lsls	r2, r3, #5
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	4413      	add	r3, r2
 80034e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034e4:	461a      	mov	r2, r3
 80034e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ea:	6093      	str	r3, [r2, #8]
 80034ec:	e07e      	b.n	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	4613      	mov	r3, r2
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	4413      	add	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	4413      	add	r3, r2
 8003500:	3304      	adds	r3, #4
 8003502:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6a1a      	ldr	r2, [r3, #32]
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	0159      	lsls	r1, r3, #5
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	440b      	add	r3, r1
 8003510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800351a:	1ad2      	subs	r2, r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d114      	bne.n	8003550 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d109      	bne.n	8003542 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003538:	461a      	mov	r2, r3
 800353a:	2101      	movs	r1, #1
 800353c:	f002 fc74 	bl	8005e28 <USB_EP0_OutStart>
 8003540:	e006      	b.n	8003550 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	441a      	add	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	b2db      	uxtb	r3, r3
 8003554:	4619      	mov	r1, r3
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f004 fece 	bl	80082f8 <HAL_PCD_DataOutStageCallback>
 800355c:	e046      	b.n	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	4a26      	ldr	r2, [pc, #152]	@ (80035fc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d124      	bne.n	80035b0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00a      	beq.n	8003586 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	015a      	lsls	r2, r3, #5
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	4413      	add	r3, r2
 8003578:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800357c:	461a      	mov	r2, r3
 800357e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003582:	6093      	str	r3, [r2, #8]
 8003584:	e032      	b.n	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	f003 0320 	and.w	r3, r3, #32
 800358c:	2b00      	cmp	r3, #0
 800358e:	d008      	beq.n	80035a2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	015a      	lsls	r2, r3, #5
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	4413      	add	r3, r2
 8003598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800359c:	461a      	mov	r2, r3
 800359e:	2320      	movs	r3, #32
 80035a0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	4619      	mov	r1, r3
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f004 fea5 	bl	80082f8 <HAL_PCD_DataOutStageCallback>
 80035ae:	e01d      	b.n	80035ec <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d114      	bne.n	80035e0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	4613      	mov	r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	4413      	add	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	440b      	add	r3, r1
 80035c4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d108      	bne.n	80035e0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6818      	ldr	r0, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035d8:	461a      	mov	r2, r3
 80035da:	2100      	movs	r1, #0
 80035dc:	f002 fc24 	bl	8005e28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	4619      	mov	r1, r3
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f004 fe86 	bl	80082f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3720      	adds	r7, #32
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	4f54300a 	.word	0x4f54300a
 80035fc:	4f54310a 	.word	0x4f54310a

08003600 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	333c      	adds	r3, #60	@ 0x3c
 8003618:	3304      	adds	r3, #4
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	015a      	lsls	r2, r3, #5
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	4413      	add	r3, r2
 8003626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4a15      	ldr	r2, [pc, #84]	@ (8003688 <PCD_EP_OutSetupPacket_int+0x88>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d90e      	bls.n	8003654 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800363c:	2b00      	cmp	r3, #0
 800363e:	d009      	beq.n	8003654 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	015a      	lsls	r2, r3, #5
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	4413      	add	r3, r2
 8003648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800364c:	461a      	mov	r2, r3
 800364e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003652:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f004 fe3d 	bl	80082d4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4a0a      	ldr	r2, [pc, #40]	@ (8003688 <PCD_EP_OutSetupPacket_int+0x88>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d90c      	bls.n	800367c <PCD_EP_OutSetupPacket_int+0x7c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	799b      	ldrb	r3, [r3, #6]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d108      	bne.n	800367c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6818      	ldr	r0, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003674:	461a      	mov	r2, r3
 8003676:	2101      	movs	r1, #1
 8003678:	f002 fbd6 	bl	8005e28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	4f54300a 	.word	0x4f54300a

0800368c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	460b      	mov	r3, r1
 8003696:	70fb      	strb	r3, [r7, #3]
 8003698:	4613      	mov	r3, r2
 800369a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d107      	bne.n	80036ba <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80036aa:	883b      	ldrh	r3, [r7, #0]
 80036ac:	0419      	lsls	r1, r3, #16
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80036b8:	e028      	b.n	800370c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c0:	0c1b      	lsrs	r3, r3, #16
 80036c2:	68ba      	ldr	r2, [r7, #8]
 80036c4:	4413      	add	r3, r2
 80036c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036c8:	2300      	movs	r3, #0
 80036ca:	73fb      	strb	r3, [r7, #15]
 80036cc:	e00d      	b.n	80036ea <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
 80036d4:	3340      	adds	r3, #64	@ 0x40
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4413      	add	r3, r2
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	0c1b      	lsrs	r3, r3, #16
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	4413      	add	r3, r2
 80036e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
 80036e6:	3301      	adds	r3, #1
 80036e8:	73fb      	strb	r3, [r7, #15]
 80036ea:	7bfa      	ldrb	r2, [r7, #15]
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	3b01      	subs	r3, #1
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d3ec      	bcc.n	80036ce <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80036f4:	883b      	ldrh	r3, [r7, #0]
 80036f6:	0418      	lsls	r0, r3, #16
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6819      	ldr	r1, [r3, #0]
 80036fc:	78fb      	ldrb	r3, [r7, #3]
 80036fe:	3b01      	subs	r3, #1
 8003700:	68ba      	ldr	r2, [r7, #8]
 8003702:	4302      	orrs	r2, r0
 8003704:	3340      	adds	r3, #64	@ 0x40
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3714      	adds	r7, #20
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800371a:	b480      	push	{r7}
 800371c:	b083      	sub	sp, #12
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	460b      	mov	r3, r1
 8003724:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	887a      	ldrh	r2, [r7, #2]
 800372c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	460b      	mov	r3, r1
 8003746:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e267      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d075      	beq.n	800385e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003772:	4b88      	ldr	r3, [pc, #544]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f003 030c 	and.w	r3, r3, #12
 800377a:	2b04      	cmp	r3, #4
 800377c:	d00c      	beq.n	8003798 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800377e:	4b85      	ldr	r3, [pc, #532]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003786:	2b08      	cmp	r3, #8
 8003788:	d112      	bne.n	80037b0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800378a:	4b82      	ldr	r3, [pc, #520]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003792:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003796:	d10b      	bne.n	80037b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003798:	4b7e      	ldr	r3, [pc, #504]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d05b      	beq.n	800385c <HAL_RCC_OscConfig+0x108>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d157      	bne.n	800385c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e242      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037b8:	d106      	bne.n	80037c8 <HAL_RCC_OscConfig+0x74>
 80037ba:	4b76      	ldr	r3, [pc, #472]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a75      	ldr	r2, [pc, #468]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	e01d      	b.n	8003804 <HAL_RCC_OscConfig+0xb0>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037d0:	d10c      	bne.n	80037ec <HAL_RCC_OscConfig+0x98>
 80037d2:	4b70      	ldr	r3, [pc, #448]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a6f      	ldr	r2, [pc, #444]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	4b6d      	ldr	r3, [pc, #436]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a6c      	ldr	r2, [pc, #432]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	e00b      	b.n	8003804 <HAL_RCC_OscConfig+0xb0>
 80037ec:	4b69      	ldr	r3, [pc, #420]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a68      	ldr	r2, [pc, #416]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	4b66      	ldr	r3, [pc, #408]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a65      	ldr	r2, [pc, #404]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80037fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d013      	beq.n	8003834 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380c:	f7fd fdcc 	bl	80013a8 <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003814:	f7fd fdc8 	bl	80013a8 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b64      	cmp	r3, #100	@ 0x64
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e207      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003826:	4b5b      	ldr	r3, [pc, #364]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0f0      	beq.n	8003814 <HAL_RCC_OscConfig+0xc0>
 8003832:	e014      	b.n	800385e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7fd fdb8 	bl	80013a8 <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800383c:	f7fd fdb4 	bl	80013a8 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b64      	cmp	r3, #100	@ 0x64
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e1f3      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800384e:	4b51      	ldr	r3, [pc, #324]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0xe8>
 800385a:	e000      	b.n	800385e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800385c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d063      	beq.n	8003932 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800386a:	4b4a      	ldr	r3, [pc, #296]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 030c 	and.w	r3, r3, #12
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00b      	beq.n	800388e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003876:	4b47      	ldr	r3, [pc, #284]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800387e:	2b08      	cmp	r3, #8
 8003880:	d11c      	bne.n	80038bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003882:	4b44      	ldr	r3, [pc, #272]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d116      	bne.n	80038bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800388e:	4b41      	ldr	r3, [pc, #260]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d005      	beq.n	80038a6 <HAL_RCC_OscConfig+0x152>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d001      	beq.n	80038a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e1c7      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	4937      	ldr	r1, [pc, #220]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ba:	e03a      	b.n	8003932 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d020      	beq.n	8003906 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038c4:	4b34      	ldr	r3, [pc, #208]	@ (8003998 <HAL_RCC_OscConfig+0x244>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ca:	f7fd fd6d 	bl	80013a8 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d2:	f7fd fd69 	bl	80013a8 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e1a8      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f0:	4b28      	ldr	r3, [pc, #160]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	4925      	ldr	r1, [pc, #148]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]
 8003904:	e015      	b.n	8003932 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003906:	4b24      	ldr	r3, [pc, #144]	@ (8003998 <HAL_RCC_OscConfig+0x244>)
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390c:	f7fd fd4c 	bl	80013a8 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003914:	f7fd fd48 	bl	80013a8 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e187      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003926:	4b1b      	ldr	r3, [pc, #108]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	2b00      	cmp	r3, #0
 800393c:	d036      	beq.n	80039ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	695b      	ldr	r3, [r3, #20]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d016      	beq.n	8003974 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003946:	4b15      	ldr	r3, [pc, #84]	@ (800399c <HAL_RCC_OscConfig+0x248>)
 8003948:	2201      	movs	r2, #1
 800394a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394c:	f7fd fd2c 	bl	80013a8 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003954:	f7fd fd28 	bl	80013a8 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e167      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003966:	4b0b      	ldr	r3, [pc, #44]	@ (8003994 <HAL_RCC_OscConfig+0x240>)
 8003968:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d0f0      	beq.n	8003954 <HAL_RCC_OscConfig+0x200>
 8003972:	e01b      	b.n	80039ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003974:	4b09      	ldr	r3, [pc, #36]	@ (800399c <HAL_RCC_OscConfig+0x248>)
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800397a:	f7fd fd15 	bl	80013a8 <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003980:	e00e      	b.n	80039a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003982:	f7fd fd11 	bl	80013a8 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d907      	bls.n	80039a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e150      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
 8003994:	40023800 	.word	0x40023800
 8003998:	42470000 	.word	0x42470000
 800399c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039a0:	4b88      	ldr	r3, [pc, #544]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 80039a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1ea      	bne.n	8003982 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8097 	beq.w	8003ae8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ba:	2300      	movs	r3, #0
 80039bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039be:	4b81      	ldr	r3, [pc, #516]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 80039c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10f      	bne.n	80039ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ca:	2300      	movs	r3, #0
 80039cc:	60bb      	str	r3, [r7, #8]
 80039ce:	4b7d      	ldr	r3, [pc, #500]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	4a7c      	ldr	r2, [pc, #496]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 80039d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80039da:	4b7a      	ldr	r3, [pc, #488]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 80039dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039e2:	60bb      	str	r3, [r7, #8]
 80039e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039e6:	2301      	movs	r3, #1
 80039e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ea:	4b77      	ldr	r3, [pc, #476]	@ (8003bc8 <HAL_RCC_OscConfig+0x474>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d118      	bne.n	8003a28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039f6:	4b74      	ldr	r3, [pc, #464]	@ (8003bc8 <HAL_RCC_OscConfig+0x474>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a73      	ldr	r2, [pc, #460]	@ (8003bc8 <HAL_RCC_OscConfig+0x474>)
 80039fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a02:	f7fd fcd1 	bl	80013a8 <HAL_GetTick>
 8003a06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a0a:	f7fd fccd 	bl	80013a8 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e10c      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a1c:	4b6a      	ldr	r3, [pc, #424]	@ (8003bc8 <HAL_RCC_OscConfig+0x474>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d0f0      	beq.n	8003a0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d106      	bne.n	8003a3e <HAL_RCC_OscConfig+0x2ea>
 8003a30:	4b64      	ldr	r3, [pc, #400]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a34:	4a63      	ldr	r2, [pc, #396]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a36:	f043 0301 	orr.w	r3, r3, #1
 8003a3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a3c:	e01c      	b.n	8003a78 <HAL_RCC_OscConfig+0x324>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b05      	cmp	r3, #5
 8003a44:	d10c      	bne.n	8003a60 <HAL_RCC_OscConfig+0x30c>
 8003a46:	4b5f      	ldr	r3, [pc, #380]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4a:	4a5e      	ldr	r2, [pc, #376]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a4c:	f043 0304 	orr.w	r3, r3, #4
 8003a50:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a52:	4b5c      	ldr	r3, [pc, #368]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a56:	4a5b      	ldr	r2, [pc, #364]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a58:	f043 0301 	orr.w	r3, r3, #1
 8003a5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a5e:	e00b      	b.n	8003a78 <HAL_RCC_OscConfig+0x324>
 8003a60:	4b58      	ldr	r3, [pc, #352]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a64:	4a57      	ldr	r2, [pc, #348]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a66:	f023 0301 	bic.w	r3, r3, #1
 8003a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6c:	4b55      	ldr	r3, [pc, #340]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a70:	4a54      	ldr	r2, [pc, #336]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003a72:	f023 0304 	bic.w	r3, r3, #4
 8003a76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d015      	beq.n	8003aac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a80:	f7fd fc92 	bl	80013a8 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a86:	e00a      	b.n	8003a9e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a88:	f7fd fc8e 	bl	80013a8 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e0cb      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a9e:	4b49      	ldr	r3, [pc, #292]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0ee      	beq.n	8003a88 <HAL_RCC_OscConfig+0x334>
 8003aaa:	e014      	b.n	8003ad6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aac:	f7fd fc7c 	bl	80013a8 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ab2:	e00a      	b.n	8003aca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab4:	f7fd fc78 	bl	80013a8 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e0b5      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aca:	4b3e      	ldr	r3, [pc, #248]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1ee      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ad6:	7dfb      	ldrb	r3, [r7, #23]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d105      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003adc:	4b39      	ldr	r3, [pc, #228]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae0:	4a38      	ldr	r2, [pc, #224]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003ae2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ae6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 80a1 	beq.w	8003c34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003af2:	4b34      	ldr	r3, [pc, #208]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 030c 	and.w	r3, r3, #12
 8003afa:	2b08      	cmp	r3, #8
 8003afc:	d05c      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d141      	bne.n	8003b8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b06:	4b31      	ldr	r3, [pc, #196]	@ (8003bcc <HAL_RCC_OscConfig+0x478>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0c:	f7fd fc4c 	bl	80013a8 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b14:	f7fd fc48 	bl	80013a8 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e087      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b26:	4b27      	ldr	r3, [pc, #156]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1f0      	bne.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69da      	ldr	r2, [r3, #28]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	431a      	orrs	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	019b      	lsls	r3, r3, #6
 8003b42:	431a      	orrs	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b48:	085b      	lsrs	r3, r3, #1
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	041b      	lsls	r3, r3, #16
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b54:	061b      	lsls	r3, r3, #24
 8003b56:	491b      	ldr	r1, [pc, #108]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bcc <HAL_RCC_OscConfig+0x478>)
 8003b5e:	2201      	movs	r2, #1
 8003b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b62:	f7fd fc21 	bl	80013a8 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b68:	e008      	b.n	8003b7c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b6a:	f7fd fc1d 	bl	80013a8 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e05c      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b7c:	4b11      	ldr	r3, [pc, #68]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0f0      	beq.n	8003b6a <HAL_RCC_OscConfig+0x416>
 8003b88:	e054      	b.n	8003c34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b8a:	4b10      	ldr	r3, [pc, #64]	@ (8003bcc <HAL_RCC_OscConfig+0x478>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b90:	f7fd fc0a 	bl	80013a8 <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b96:	e008      	b.n	8003baa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b98:	f7fd fc06 	bl	80013a8 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e045      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003baa:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_OscConfig+0x470>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1f0      	bne.n	8003b98 <HAL_RCC_OscConfig+0x444>
 8003bb6:	e03d      	b.n	8003c34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d107      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e038      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	40007000 	.word	0x40007000
 8003bcc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c40 <HAL_RCC_OscConfig+0x4ec>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d028      	beq.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d121      	bne.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d11a      	bne.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c00:	4013      	ands	r3, r2
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d111      	bne.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c16:	085b      	lsrs	r3, r3, #1
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d107      	bne.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d001      	beq.n	8003c34 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e000      	b.n	8003c36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3718      	adds	r7, #24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	40023800 	.word	0x40023800

08003c44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e0cc      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c58:	4b68      	ldr	r3, [pc, #416]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d90c      	bls.n	8003c80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c66:	4b65      	ldr	r3, [pc, #404]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6e:	4b63      	ldr	r3, [pc, #396]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0307 	and.w	r3, r3, #7
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e0b8      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d020      	beq.n	8003cce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c98:	4b59      	ldr	r3, [pc, #356]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	4a58      	ldr	r2, [pc, #352]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ca2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cb0:	4b53      	ldr	r3, [pc, #332]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	4a52      	ldr	r2, [pc, #328]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cbc:	4b50      	ldr	r3, [pc, #320]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	494d      	ldr	r1, [pc, #308]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d044      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d107      	bne.n	8003cf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ce2:	4b47      	ldr	r3, [pc, #284]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d119      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e07f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d003      	beq.n	8003d02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d107      	bne.n	8003d12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d02:	4b3f      	ldr	r3, [pc, #252]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d109      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e06f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d12:	4b3b      	ldr	r3, [pc, #236]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e067      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d22:	4b37      	ldr	r3, [pc, #220]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f023 0203 	bic.w	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	4934      	ldr	r1, [pc, #208]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d34:	f7fd fb38 	bl	80013a8 <HAL_GetTick>
 8003d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d3c:	f7fd fb34 	bl	80013a8 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e04f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d52:	4b2b      	ldr	r3, [pc, #172]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 020c 	and.w	r2, r3, #12
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d1eb      	bne.n	8003d3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d64:	4b25      	ldr	r3, [pc, #148]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0307 	and.w	r3, r3, #7
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d20c      	bcs.n	8003d8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d72:	4b22      	ldr	r3, [pc, #136]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7a:	4b20      	ldr	r3, [pc, #128]	@ (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e032      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d008      	beq.n	8003daa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d98:	4b19      	ldr	r3, [pc, #100]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	4916      	ldr	r1, [pc, #88]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0308 	and.w	r3, r3, #8
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003db6:	4b12      	ldr	r3, [pc, #72]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	490e      	ldr	r1, [pc, #56]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dca:	f000 f821 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	091b      	lsrs	r3, r3, #4
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	490a      	ldr	r1, [pc, #40]	@ (8003e04 <HAL_RCC_ClockConfig+0x1c0>)
 8003ddc:	5ccb      	ldrb	r3, [r1, r3]
 8003dde:	fa22 f303 	lsr.w	r3, r2, r3
 8003de2:	4a09      	ldr	r2, [pc, #36]	@ (8003e08 <HAL_RCC_ClockConfig+0x1c4>)
 8003de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003de6:	4b09      	ldr	r3, [pc, #36]	@ (8003e0c <HAL_RCC_ClockConfig+0x1c8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fd fa98 	bl	8001320 <HAL_InitTick>

  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40023c00 	.word	0x40023c00
 8003e00:	40023800 	.word	0x40023800
 8003e04:	080088f8 	.word	0x080088f8
 8003e08:	2000004c 	.word	0x2000004c
 8003e0c:	20000050 	.word	0x20000050

08003e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e14:	b090      	sub	sp, #64	@ 0x40
 8003e16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003e20:	2300      	movs	r3, #0
 8003e22:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e28:	4b59      	ldr	r3, [pc, #356]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f003 030c 	and.w	r3, r3, #12
 8003e30:	2b08      	cmp	r3, #8
 8003e32:	d00d      	beq.n	8003e50 <HAL_RCC_GetSysClockFreq+0x40>
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	f200 80a1 	bhi.w	8003f7c <HAL_RCC_GetSysClockFreq+0x16c>
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <HAL_RCC_GetSysClockFreq+0x34>
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d003      	beq.n	8003e4a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e42:	e09b      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e44:	4b53      	ldr	r3, [pc, #332]	@ (8003f94 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e48:	e09b      	b.n	8003f82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e4a:	4b53      	ldr	r3, [pc, #332]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e4e:	e098      	b.n	8003f82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e50:	4b4f      	ldr	r3, [pc, #316]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e5a:	4b4d      	ldr	r3, [pc, #308]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d028      	beq.n	8003eb8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e66:	4b4a      	ldr	r3, [pc, #296]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	099b      	lsrs	r3, r3, #6
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	623b      	str	r3, [r7, #32]
 8003e70:	627a      	str	r2, [r7, #36]	@ 0x24
 8003e72:	6a3b      	ldr	r3, [r7, #32]
 8003e74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e78:	2100      	movs	r1, #0
 8003e7a:	4b47      	ldr	r3, [pc, #284]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e7c:	fb03 f201 	mul.w	r2, r3, r1
 8003e80:	2300      	movs	r3, #0
 8003e82:	fb00 f303 	mul.w	r3, r0, r3
 8003e86:	4413      	add	r3, r2
 8003e88:	4a43      	ldr	r2, [pc, #268]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e8a:	fba0 1202 	umull	r1, r2, r0, r2
 8003e8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e90:	460a      	mov	r2, r1
 8003e92:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003e94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e96:	4413      	add	r3, r2
 8003e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	61bb      	str	r3, [r7, #24]
 8003ea0:	61fa      	str	r2, [r7, #28]
 8003ea2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ea6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003eaa:	f7fc f995 	bl	80001d8 <__aeabi_uldivmod>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003eb6:	e053      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb8:	4b35      	ldr	r3, [pc, #212]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	099b      	lsrs	r3, r3, #6
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	613b      	str	r3, [r7, #16]
 8003ec2:	617a      	str	r2, [r7, #20]
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003eca:	f04f 0b00 	mov.w	fp, #0
 8003ece:	4652      	mov	r2, sl
 8003ed0:	465b      	mov	r3, fp
 8003ed2:	f04f 0000 	mov.w	r0, #0
 8003ed6:	f04f 0100 	mov.w	r1, #0
 8003eda:	0159      	lsls	r1, r3, #5
 8003edc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ee0:	0150      	lsls	r0, r2, #5
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	ebb2 080a 	subs.w	r8, r2, sl
 8003eea:	eb63 090b 	sbc.w	r9, r3, fp
 8003eee:	f04f 0200 	mov.w	r2, #0
 8003ef2:	f04f 0300 	mov.w	r3, #0
 8003ef6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003efa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003efe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f02:	ebb2 0408 	subs.w	r4, r2, r8
 8003f06:	eb63 0509 	sbc.w	r5, r3, r9
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	f04f 0300 	mov.w	r3, #0
 8003f12:	00eb      	lsls	r3, r5, #3
 8003f14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f18:	00e2      	lsls	r2, r4, #3
 8003f1a:	4614      	mov	r4, r2
 8003f1c:	461d      	mov	r5, r3
 8003f1e:	eb14 030a 	adds.w	r3, r4, sl
 8003f22:	603b      	str	r3, [r7, #0]
 8003f24:	eb45 030b 	adc.w	r3, r5, fp
 8003f28:	607b      	str	r3, [r7, #4]
 8003f2a:	f04f 0200 	mov.w	r2, #0
 8003f2e:	f04f 0300 	mov.w	r3, #0
 8003f32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f36:	4629      	mov	r1, r5
 8003f38:	028b      	lsls	r3, r1, #10
 8003f3a:	4621      	mov	r1, r4
 8003f3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f40:	4621      	mov	r1, r4
 8003f42:	028a      	lsls	r2, r1, #10
 8003f44:	4610      	mov	r0, r2
 8003f46:	4619      	mov	r1, r3
 8003f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	60bb      	str	r3, [r7, #8]
 8003f4e:	60fa      	str	r2, [r7, #12]
 8003f50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f54:	f7fc f940 	bl	80001d8 <__aeabi_uldivmod>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f60:	4b0b      	ldr	r3, [pc, #44]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	0c1b      	lsrs	r3, r3, #16
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003f70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f7a:	e002      	b.n	8003f82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f7c:	4b05      	ldr	r3, [pc, #20]	@ (8003f94 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3740      	adds	r7, #64	@ 0x40
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f8e:	bf00      	nop
 8003f90:	40023800 	.word	0x40023800
 8003f94:	00f42400 	.word	0x00f42400
 8003f98:	017d7840 	.word	0x017d7840

08003f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fa0:	4b03      	ldr	r3, [pc, #12]	@ (8003fb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	2000004c 	.word	0x2000004c

08003fb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fb8:	f7ff fff0 	bl	8003f9c <HAL_RCC_GetHCLKFreq>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	4b05      	ldr	r3, [pc, #20]	@ (8003fd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	0a9b      	lsrs	r3, r3, #10
 8003fc4:	f003 0307 	and.w	r3, r3, #7
 8003fc8:	4903      	ldr	r1, [pc, #12]	@ (8003fd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fca:	5ccb      	ldrb	r3, [r1, r3]
 8003fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	08008908 	.word	0x08008908

08003fdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e041      	b.n	8004072 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fc ffd2 	bl	8000fac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	3304      	adds	r3, #4
 8004018:	4619      	mov	r1, r3
 800401a:	4610      	mov	r0, r2
 800401c:	f000 f9a0 	bl	8004360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d109      	bne.n	80040a0 <HAL_TIM_PWM_Start+0x24>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b01      	cmp	r3, #1
 8004096:	bf14      	ite	ne
 8004098:	2301      	movne	r3, #1
 800409a:	2300      	moveq	r3, #0
 800409c:	b2db      	uxtb	r3, r3
 800409e:	e022      	b.n	80040e6 <HAL_TIM_PWM_Start+0x6a>
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	2b04      	cmp	r3, #4
 80040a4:	d109      	bne.n	80040ba <HAL_TIM_PWM_Start+0x3e>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	bf14      	ite	ne
 80040b2:	2301      	movne	r3, #1
 80040b4:	2300      	moveq	r3, #0
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	e015      	b.n	80040e6 <HAL_TIM_PWM_Start+0x6a>
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d109      	bne.n	80040d4 <HAL_TIM_PWM_Start+0x58>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	bf14      	ite	ne
 80040cc:	2301      	movne	r3, #1
 80040ce:	2300      	moveq	r3, #0
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	e008      	b.n	80040e6 <HAL_TIM_PWM_Start+0x6a>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b01      	cmp	r3, #1
 80040de:	bf14      	ite	ne
 80040e0:	2301      	movne	r3, #1
 80040e2:	2300      	moveq	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e068      	b.n	80041c0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d104      	bne.n	80040fe <HAL_TIM_PWM_Start+0x82>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040fc:	e013      	b.n	8004126 <HAL_TIM_PWM_Start+0xaa>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b04      	cmp	r3, #4
 8004102:	d104      	bne.n	800410e <HAL_TIM_PWM_Start+0x92>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800410c:	e00b      	b.n	8004126 <HAL_TIM_PWM_Start+0xaa>
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b08      	cmp	r3, #8
 8004112:	d104      	bne.n	800411e <HAL_TIM_PWM_Start+0xa2>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2202      	movs	r2, #2
 8004118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800411c:	e003      	b.n	8004126 <HAL_TIM_PWM_Start+0xaa>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2202      	movs	r2, #2
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2201      	movs	r2, #1
 800412c:	6839      	ldr	r1, [r7, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f000 fb2e 	bl	8004790 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a23      	ldr	r2, [pc, #140]	@ (80041c8 <HAL_TIM_PWM_Start+0x14c>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d107      	bne.n	800414e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800414c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a1d      	ldr	r2, [pc, #116]	@ (80041c8 <HAL_TIM_PWM_Start+0x14c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d018      	beq.n	800418a <HAL_TIM_PWM_Start+0x10e>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004160:	d013      	beq.n	800418a <HAL_TIM_PWM_Start+0x10e>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a19      	ldr	r2, [pc, #100]	@ (80041cc <HAL_TIM_PWM_Start+0x150>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d00e      	beq.n	800418a <HAL_TIM_PWM_Start+0x10e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a17      	ldr	r2, [pc, #92]	@ (80041d0 <HAL_TIM_PWM_Start+0x154>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d009      	beq.n	800418a <HAL_TIM_PWM_Start+0x10e>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a16      	ldr	r2, [pc, #88]	@ (80041d4 <HAL_TIM_PWM_Start+0x158>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d004      	beq.n	800418a <HAL_TIM_PWM_Start+0x10e>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a14      	ldr	r2, [pc, #80]	@ (80041d8 <HAL_TIM_PWM_Start+0x15c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d111      	bne.n	80041ae <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2b06      	cmp	r3, #6
 800419a:	d010      	beq.n	80041be <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0201 	orr.w	r2, r2, #1
 80041aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ac:	e007      	b.n	80041be <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f042 0201 	orr.w	r2, r2, #1
 80041bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40010000 	.word	0x40010000
 80041cc:	40000400 	.word	0x40000400
 80041d0:	40000800 	.word	0x40000800
 80041d4:	40000c00 	.word	0x40000c00
 80041d8:	40014000 	.word	0x40014000

080041dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d101      	bne.n	80041fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041f6:	2302      	movs	r3, #2
 80041f8:	e0ae      	b.n	8004358 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b0c      	cmp	r3, #12
 8004206:	f200 809f 	bhi.w	8004348 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800420a:	a201      	add	r2, pc, #4	@ (adr r2, 8004210 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800420c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004210:	08004245 	.word	0x08004245
 8004214:	08004349 	.word	0x08004349
 8004218:	08004349 	.word	0x08004349
 800421c:	08004349 	.word	0x08004349
 8004220:	08004285 	.word	0x08004285
 8004224:	08004349 	.word	0x08004349
 8004228:	08004349 	.word	0x08004349
 800422c:	08004349 	.word	0x08004349
 8004230:	080042c7 	.word	0x080042c7
 8004234:	08004349 	.word	0x08004349
 8004238:	08004349 	.word	0x08004349
 800423c:	08004349 	.word	0x08004349
 8004240:	08004307 	.word	0x08004307
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68b9      	ldr	r1, [r7, #8]
 800424a:	4618      	mov	r0, r3
 800424c:	f000 f914 	bl	8004478 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699a      	ldr	r2, [r3, #24]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f042 0208 	orr.w	r2, r2, #8
 800425e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699a      	ldr	r2, [r3, #24]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0204 	bic.w	r2, r2, #4
 800426e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6999      	ldr	r1, [r3, #24]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	691a      	ldr	r2, [r3, #16]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	619a      	str	r2, [r3, #24]
      break;
 8004282:	e064      	b.n	800434e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68b9      	ldr	r1, [r7, #8]
 800428a:	4618      	mov	r0, r3
 800428c:	f000 f95a 	bl	8004544 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	699a      	ldr	r2, [r3, #24]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800429e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699a      	ldr	r2, [r3, #24]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6999      	ldr	r1, [r3, #24]
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	021a      	lsls	r2, r3, #8
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	619a      	str	r2, [r3, #24]
      break;
 80042c4:	e043      	b.n	800434e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68b9      	ldr	r1, [r7, #8]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f000 f9a5 	bl	800461c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	69da      	ldr	r2, [r3, #28]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f042 0208 	orr.w	r2, r2, #8
 80042e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	69da      	ldr	r2, [r3, #28]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0204 	bic.w	r2, r2, #4
 80042f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69d9      	ldr	r1, [r3, #28]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	691a      	ldr	r2, [r3, #16]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	61da      	str	r2, [r3, #28]
      break;
 8004304:	e023      	b.n	800434e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68b9      	ldr	r1, [r7, #8]
 800430c:	4618      	mov	r0, r3
 800430e:	f000 f9ef 	bl	80046f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	69da      	ldr	r2, [r3, #28]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004320:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69da      	ldr	r2, [r3, #28]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004330:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69d9      	ldr	r1, [r3, #28]
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	021a      	lsls	r2, r3, #8
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	61da      	str	r2, [r3, #28]
      break;
 8004346:	e002      	b.n	800434e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	75fb      	strb	r3, [r7, #23]
      break;
 800434c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004356:	7dfb      	ldrb	r3, [r7, #23]
}
 8004358:	4618      	mov	r0, r3
 800435a:	3718      	adds	r7, #24
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a3a      	ldr	r2, [pc, #232]	@ (800445c <TIM_Base_SetConfig+0xfc>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d00f      	beq.n	8004398 <TIM_Base_SetConfig+0x38>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800437e:	d00b      	beq.n	8004398 <TIM_Base_SetConfig+0x38>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a37      	ldr	r2, [pc, #220]	@ (8004460 <TIM_Base_SetConfig+0x100>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d007      	beq.n	8004398 <TIM_Base_SetConfig+0x38>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a36      	ldr	r2, [pc, #216]	@ (8004464 <TIM_Base_SetConfig+0x104>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d003      	beq.n	8004398 <TIM_Base_SetConfig+0x38>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a35      	ldr	r2, [pc, #212]	@ (8004468 <TIM_Base_SetConfig+0x108>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d108      	bne.n	80043aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800439e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a2b      	ldr	r2, [pc, #172]	@ (800445c <TIM_Base_SetConfig+0xfc>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d01b      	beq.n	80043ea <TIM_Base_SetConfig+0x8a>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043b8:	d017      	beq.n	80043ea <TIM_Base_SetConfig+0x8a>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a28      	ldr	r2, [pc, #160]	@ (8004460 <TIM_Base_SetConfig+0x100>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d013      	beq.n	80043ea <TIM_Base_SetConfig+0x8a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a27      	ldr	r2, [pc, #156]	@ (8004464 <TIM_Base_SetConfig+0x104>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d00f      	beq.n	80043ea <TIM_Base_SetConfig+0x8a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a26      	ldr	r2, [pc, #152]	@ (8004468 <TIM_Base_SetConfig+0x108>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00b      	beq.n	80043ea <TIM_Base_SetConfig+0x8a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a25      	ldr	r2, [pc, #148]	@ (800446c <TIM_Base_SetConfig+0x10c>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d007      	beq.n	80043ea <TIM_Base_SetConfig+0x8a>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a24      	ldr	r2, [pc, #144]	@ (8004470 <TIM_Base_SetConfig+0x110>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d003      	beq.n	80043ea <TIM_Base_SetConfig+0x8a>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a23      	ldr	r2, [pc, #140]	@ (8004474 <TIM_Base_SetConfig+0x114>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d108      	bne.n	80043fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a0e      	ldr	r2, [pc, #56]	@ (800445c <TIM_Base_SetConfig+0xfc>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d103      	bne.n	8004430 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b01      	cmp	r3, #1
 8004440:	d105      	bne.n	800444e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	f023 0201 	bic.w	r2, r3, #1
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	611a      	str	r2, [r3, #16]
  }
}
 800444e:	bf00      	nop
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40010000 	.word	0x40010000
 8004460:	40000400 	.word	0x40000400
 8004464:	40000800 	.word	0x40000800
 8004468:	40000c00 	.word	0x40000c00
 800446c:	40014000 	.word	0x40014000
 8004470:	40014400 	.word	0x40014400
 8004474:	40014800 	.word	0x40014800

08004478 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	f023 0201 	bic.w	r2, r3, #1
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f023 0303 	bic.w	r3, r3, #3
 80044ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f023 0302 	bic.w	r3, r3, #2
 80044c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004540 <TIM_OC1_SetConfig+0xc8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d10c      	bne.n	80044ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f023 0308 	bic.w	r3, r3, #8
 80044da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	f023 0304 	bic.w	r3, r3, #4
 80044ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a13      	ldr	r2, [pc, #76]	@ (8004540 <TIM_OC1_SetConfig+0xc8>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d111      	bne.n	800451a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004504:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	621a      	str	r2, [r3, #32]
}
 8004534:	bf00      	nop
 8004536:	371c      	adds	r7, #28
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr
 8004540:	40010000 	.word	0x40010000

08004544 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f023 0210 	bic.w	r2, r3, #16
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800457a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	021b      	lsls	r3, r3, #8
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	4313      	orrs	r3, r2
 8004586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	f023 0320 	bic.w	r3, r3, #32
 800458e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	4313      	orrs	r3, r2
 800459a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a1e      	ldr	r2, [pc, #120]	@ (8004618 <TIM_OC2_SetConfig+0xd4>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d10d      	bne.n	80045c0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a15      	ldr	r2, [pc, #84]	@ (8004618 <TIM_OC2_SetConfig+0xd4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d113      	bne.n	80045f0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	621a      	str	r2, [r3, #32]
}
 800460a:	bf00      	nop
 800460c:	371c      	adds	r7, #28
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40010000 	.word	0x40010000

0800461c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800464a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f023 0303 	bic.w	r3, r3, #3
 8004652:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	4313      	orrs	r3, r2
 800465c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004664:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	021b      	lsls	r3, r3, #8
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	4313      	orrs	r3, r2
 8004670:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a1d      	ldr	r2, [pc, #116]	@ (80046ec <TIM_OC3_SetConfig+0xd0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d10d      	bne.n	8004696 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004680:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	021b      	lsls	r3, r3, #8
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	4313      	orrs	r3, r2
 800468c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a14      	ldr	r2, [pc, #80]	@ (80046ec <TIM_OC3_SetConfig+0xd0>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d113      	bne.n	80046c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	011b      	lsls	r3, r3, #4
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	011b      	lsls	r3, r3, #4
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	621a      	str	r2, [r3, #32]
}
 80046e0:	bf00      	nop
 80046e2:	371c      	adds	r7, #28
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	40010000 	.word	0x40010000

080046f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b087      	sub	sp, #28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800471e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	021b      	lsls	r3, r3, #8
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	4313      	orrs	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800473a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	031b      	lsls	r3, r3, #12
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	4313      	orrs	r3, r2
 8004746:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a10      	ldr	r2, [pc, #64]	@ (800478c <TIM_OC4_SetConfig+0x9c>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d109      	bne.n	8004764 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004756:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	695b      	ldr	r3, [r3, #20]
 800475c:	019b      	lsls	r3, r3, #6
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	4313      	orrs	r3, r2
 8004762:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	621a      	str	r2, [r3, #32]
}
 800477e:	bf00      	nop
 8004780:	371c      	adds	r7, #28
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	40010000 	.word	0x40010000

08004790 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	f003 031f 	and.w	r3, r3, #31
 80047a2:	2201      	movs	r2, #1
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6a1a      	ldr	r2, [r3, #32]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	43db      	mvns	r3, r3
 80047b2:	401a      	ands	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a1a      	ldr	r2, [r3, #32]
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f003 031f 	and.w	r3, r3, #31
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	fa01 f303 	lsl.w	r3, r1, r3
 80047c8:	431a      	orrs	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	621a      	str	r2, [r3, #32]
}
 80047ce:	bf00      	nop
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
	...

080047dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d101      	bne.n	80047f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047f0:	2302      	movs	r3, #2
 80047f2:	e050      	b.n	8004896 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a1c      	ldr	r2, [pc, #112]	@ (80048a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d018      	beq.n	800486a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004840:	d013      	beq.n	800486a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a18      	ldr	r2, [pc, #96]	@ (80048a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d00e      	beq.n	800486a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a16      	ldr	r2, [pc, #88]	@ (80048ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d009      	beq.n	800486a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a15      	ldr	r2, [pc, #84]	@ (80048b0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d004      	beq.n	800486a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a13      	ldr	r2, [pc, #76]	@ (80048b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d10c      	bne.n	8004884 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004870:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	4313      	orrs	r3, r2
 800487a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	40010000 	.word	0x40010000
 80048a8:	40000400 	.word	0x40000400
 80048ac:	40000800 	.word	0x40000800
 80048b0:	40000c00 	.word	0x40000c00
 80048b4:	40014000 	.word	0x40014000

080048b8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048b8:	b084      	sub	sp, #16
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b084      	sub	sp, #16
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	f107 001c 	add.w	r0, r7, #28
 80048c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80048ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d123      	bne.n	800491a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80048e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80048fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d105      	bne.n	800490e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f001 fae8 	bl	8005ee4 <USB_CoreReset>
 8004914:	4603      	mov	r3, r0
 8004916:	73fb      	strb	r3, [r7, #15]
 8004918:	e01b      	b.n	8004952 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f001 fadc 	bl	8005ee4 <USB_CoreReset>
 800492c:	4603      	mov	r3, r0
 800492e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004930:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004934:	2b00      	cmp	r3, #0
 8004936:	d106      	bne.n	8004946 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	639a      	str	r2, [r3, #56]	@ 0x38
 8004944:	e005      	b.n	8004952 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004952:	7fbb      	ldrb	r3, [r7, #30]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d10b      	bne.n	8004970 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f043 0206 	orr.w	r2, r3, #6
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f043 0220 	orr.w	r2, r3, #32
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004970:	7bfb      	ldrb	r3, [r7, #15]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3710      	adds	r7, #16
 8004976:	46bd      	mov	sp, r7
 8004978:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800497c:	b004      	add	sp, #16
 800497e:	4770      	bx	lr

08004980 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	4613      	mov	r3, r2
 800498c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	2b02      	cmp	r3, #2
 8004992:	d165      	bne.n	8004a60 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	4a41      	ldr	r2, [pc, #260]	@ (8004a9c <USB_SetTurnaroundTime+0x11c>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d906      	bls.n	80049aa <USB_SetTurnaroundTime+0x2a>
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	4a40      	ldr	r2, [pc, #256]	@ (8004aa0 <USB_SetTurnaroundTime+0x120>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d202      	bcs.n	80049aa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80049a4:	230f      	movs	r3, #15
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	e062      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	4a3c      	ldr	r2, [pc, #240]	@ (8004aa0 <USB_SetTurnaroundTime+0x120>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d306      	bcc.n	80049c0 <USB_SetTurnaroundTime+0x40>
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	4a3b      	ldr	r2, [pc, #236]	@ (8004aa4 <USB_SetTurnaroundTime+0x124>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d202      	bcs.n	80049c0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80049ba:	230e      	movs	r3, #14
 80049bc:	617b      	str	r3, [r7, #20]
 80049be:	e057      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	4a38      	ldr	r2, [pc, #224]	@ (8004aa4 <USB_SetTurnaroundTime+0x124>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d306      	bcc.n	80049d6 <USB_SetTurnaroundTime+0x56>
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	4a37      	ldr	r2, [pc, #220]	@ (8004aa8 <USB_SetTurnaroundTime+0x128>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d202      	bcs.n	80049d6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80049d0:	230d      	movs	r3, #13
 80049d2:	617b      	str	r3, [r7, #20]
 80049d4:	e04c      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	4a33      	ldr	r2, [pc, #204]	@ (8004aa8 <USB_SetTurnaroundTime+0x128>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d306      	bcc.n	80049ec <USB_SetTurnaroundTime+0x6c>
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	4a32      	ldr	r2, [pc, #200]	@ (8004aac <USB_SetTurnaroundTime+0x12c>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d802      	bhi.n	80049ec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80049e6:	230c      	movs	r3, #12
 80049e8:	617b      	str	r3, [r7, #20]
 80049ea:	e041      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	4a2f      	ldr	r2, [pc, #188]	@ (8004aac <USB_SetTurnaroundTime+0x12c>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d906      	bls.n	8004a02 <USB_SetTurnaroundTime+0x82>
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	4a2e      	ldr	r2, [pc, #184]	@ (8004ab0 <USB_SetTurnaroundTime+0x130>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d802      	bhi.n	8004a02 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80049fc:	230b      	movs	r3, #11
 80049fe:	617b      	str	r3, [r7, #20]
 8004a00:	e036      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	4a2a      	ldr	r2, [pc, #168]	@ (8004ab0 <USB_SetTurnaroundTime+0x130>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d906      	bls.n	8004a18 <USB_SetTurnaroundTime+0x98>
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	4a29      	ldr	r2, [pc, #164]	@ (8004ab4 <USB_SetTurnaroundTime+0x134>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d802      	bhi.n	8004a18 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004a12:	230a      	movs	r3, #10
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	e02b      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	4a26      	ldr	r2, [pc, #152]	@ (8004ab4 <USB_SetTurnaroundTime+0x134>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d906      	bls.n	8004a2e <USB_SetTurnaroundTime+0xae>
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	4a25      	ldr	r2, [pc, #148]	@ (8004ab8 <USB_SetTurnaroundTime+0x138>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d202      	bcs.n	8004a2e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004a28:	2309      	movs	r3, #9
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	e020      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	4a21      	ldr	r2, [pc, #132]	@ (8004ab8 <USB_SetTurnaroundTime+0x138>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d306      	bcc.n	8004a44 <USB_SetTurnaroundTime+0xc4>
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	4a20      	ldr	r2, [pc, #128]	@ (8004abc <USB_SetTurnaroundTime+0x13c>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d802      	bhi.n	8004a44 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004a3e:	2308      	movs	r3, #8
 8004a40:	617b      	str	r3, [r7, #20]
 8004a42:	e015      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	4a1d      	ldr	r2, [pc, #116]	@ (8004abc <USB_SetTurnaroundTime+0x13c>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d906      	bls.n	8004a5a <USB_SetTurnaroundTime+0xda>
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8004ac0 <USB_SetTurnaroundTime+0x140>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d202      	bcs.n	8004a5a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004a54:	2307      	movs	r3, #7
 8004a56:	617b      	str	r3, [r7, #20]
 8004a58:	e00a      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004a5a:	2306      	movs	r3, #6
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	e007      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d102      	bne.n	8004a6c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004a66:	2309      	movs	r3, #9
 8004a68:	617b      	str	r3, [r7, #20]
 8004a6a:	e001      	b.n	8004a70 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004a6c:	2309      	movs	r3, #9
 8004a6e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	029b      	lsls	r3, r3, #10
 8004a84:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	371c      	adds	r7, #28
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr
 8004a9c:	00d8acbf 	.word	0x00d8acbf
 8004aa0:	00e4e1c0 	.word	0x00e4e1c0
 8004aa4:	00f42400 	.word	0x00f42400
 8004aa8:	01067380 	.word	0x01067380
 8004aac:	011a499f 	.word	0x011a499f
 8004ab0:	01312cff 	.word	0x01312cff
 8004ab4:	014ca43f 	.word	0x014ca43f
 8004ab8:	016e3600 	.word	0x016e3600
 8004abc:	01a6ab1f 	.word	0x01a6ab1f
 8004ac0:	01e84800 	.word	0x01e84800

08004ac4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f043 0201 	orr.w	r2, r3, #1
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b083      	sub	sp, #12
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f023 0201 	bic.w	r2, r3, #1
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	460b      	mov	r3, r1
 8004b12:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004b24:	78fb      	ldrb	r3, [r7, #3]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d115      	bne.n	8004b56 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004b36:	200a      	movs	r0, #10
 8004b38:	f7fc fc42 	bl	80013c0 <HAL_Delay>
      ms += 10U;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	330a      	adds	r3, #10
 8004b40:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f001 f93f 	bl	8005dc6 <USB_GetMode>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d01e      	beq.n	8004b8c <USB_SetCurrentMode+0x84>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2bc7      	cmp	r3, #199	@ 0xc7
 8004b52:	d9f0      	bls.n	8004b36 <USB_SetCurrentMode+0x2e>
 8004b54:	e01a      	b.n	8004b8c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d115      	bne.n	8004b88 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004b68:	200a      	movs	r0, #10
 8004b6a:	f7fc fc29 	bl	80013c0 <HAL_Delay>
      ms += 10U;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	330a      	adds	r3, #10
 8004b72:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f001 f926 	bl	8005dc6 <USB_GetMode>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d005      	beq.n	8004b8c <USB_SetCurrentMode+0x84>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2bc7      	cmp	r3, #199	@ 0xc7
 8004b84:	d9f0      	bls.n	8004b68 <USB_SetCurrentMode+0x60>
 8004b86:	e001      	b.n	8004b8c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e005      	b.n	8004b98 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2bc8      	cmp	r3, #200	@ 0xc8
 8004b90:	d101      	bne.n	8004b96 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e000      	b.n	8004b98 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b086      	sub	sp, #24
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
 8004baa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004bae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004bba:	2300      	movs	r3, #0
 8004bbc:	613b      	str	r3, [r7, #16]
 8004bbe:	e009      	b.n	8004bd4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	3340      	adds	r3, #64	@ 0x40
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4413      	add	r3, r2
 8004bca:	2200      	movs	r2, #0
 8004bcc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	613b      	str	r3, [r7, #16]
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	2b0e      	cmp	r3, #14
 8004bd8:	d9f2      	bls.n	8004bc0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004bda:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d11c      	bne.n	8004c1c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bf0:	f043 0302 	orr.w	r3, r3, #2
 8004bf4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c06:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c12:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	639a      	str	r2, [r3, #56]	@ 0x38
 8004c1a:	e00b      	b.n	8004c34 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c20:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004c40:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d10d      	bne.n	8004c64 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004c48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d104      	bne.n	8004c5a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004c50:	2100      	movs	r1, #0
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f968 	bl	8004f28 <USB_SetDevSpeed>
 8004c58:	e008      	b.n	8004c6c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f963 	bl	8004f28 <USB_SetDevSpeed>
 8004c62:	e003      	b.n	8004c6c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004c64:	2103      	movs	r1, #3
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f95e 	bl	8004f28 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004c6c:	2110      	movs	r1, #16
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f8fa 	bl	8004e68 <USB_FlushTxFifo>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f924 	bl	8004ecc <USB_FlushRxFifo>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c94:	461a      	mov	r2, r3
 8004c96:	2300      	movs	r3, #0
 8004c98:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cac:	461a      	mov	r2, r3
 8004cae:	2300      	movs	r3, #0
 8004cb0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	613b      	str	r3, [r7, #16]
 8004cb6:	e043      	b.n	8004d40 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	015a      	lsls	r2, r3, #5
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cce:	d118      	bne.n	8004d02 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10a      	bne.n	8004cec <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	015a      	lsls	r2, r3, #5
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	4413      	add	r3, r2
 8004cde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	e013      	b.n	8004d14 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	015a      	lsls	r2, r3, #5
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4413      	add	r3, r2
 8004cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004cfe:	6013      	str	r3, [r2, #0]
 8004d00:	e008      	b.n	8004d14 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	015a      	lsls	r2, r3, #5
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d0e:	461a      	mov	r2, r3
 8004d10:	2300      	movs	r3, #0
 8004d12:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	015a      	lsls	r2, r3, #5
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	4413      	add	r3, r2
 8004d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d20:	461a      	mov	r2, r3
 8004d22:	2300      	movs	r3, #0
 8004d24:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	015a      	lsls	r2, r3, #5
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d32:	461a      	mov	r2, r3
 8004d34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004d38:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	613b      	str	r3, [r7, #16]
 8004d40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004d44:	461a      	mov	r2, r3
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d3b5      	bcc.n	8004cb8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	613b      	str	r3, [r7, #16]
 8004d50:	e043      	b.n	8004dda <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	015a      	lsls	r2, r3, #5
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d68:	d118      	bne.n	8004d9c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10a      	bne.n	8004d86 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	015a      	lsls	r2, r3, #5
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	4413      	add	r3, r2
 8004d78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004d82:	6013      	str	r3, [r2, #0]
 8004d84:	e013      	b.n	8004dae <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	015a      	lsls	r2, r3, #5
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d92:	461a      	mov	r2, r3
 8004d94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	e008      	b.n	8004dae <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	015a      	lsls	r2, r3, #5
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4413      	add	r3, r2
 8004da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da8:	461a      	mov	r2, r3
 8004daa:	2300      	movs	r3, #0
 8004dac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	015a      	lsls	r2, r3, #5
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dba:	461a      	mov	r2, r3
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dcc:	461a      	mov	r2, r3
 8004dce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004dd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	613b      	str	r3, [r7, #16]
 8004dda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004dde:	461a      	mov	r2, r3
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d3b5      	bcc.n	8004d52 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004df8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004e06:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004e08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d105      	bne.n	8004e1c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	f043 0210 	orr.w	r2, r3, #16
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	699a      	ldr	r2, [r3, #24]
 8004e20:	4b10      	ldr	r3, [pc, #64]	@ (8004e64 <USB_DevInit+0x2c4>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004e28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d005      	beq.n	8004e3c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	f043 0208 	orr.w	r2, r3, #8
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004e3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d107      	bne.n	8004e54 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e4c:	f043 0304 	orr.w	r3, r3, #4
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e60:	b004      	add	sp, #16
 8004e62:	4770      	bx	lr
 8004e64:	803c3800 	.word	0x803c3800

08004e68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	3301      	adds	r3, #1
 8004e7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e82:	d901      	bls.n	8004e88 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e01b      	b.n	8004ec0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	daf2      	bge.n	8004e76 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	019b      	lsls	r3, r3, #6
 8004e98:	f043 0220 	orr.w	r2, r3, #32
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004eac:	d901      	bls.n	8004eb2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e006      	b.n	8004ec0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	f003 0320 	and.w	r3, r3, #32
 8004eba:	2b20      	cmp	r3, #32
 8004ebc:	d0f0      	beq.n	8004ea0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	3301      	adds	r3, #1
 8004edc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ee4:	d901      	bls.n	8004eea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e018      	b.n	8004f1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	daf2      	bge.n	8004ed8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2210      	movs	r2, #16
 8004efa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	3301      	adds	r3, #1
 8004f00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f08:	d901      	bls.n	8004f0e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e006      	b.n	8004f1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	f003 0310 	and.w	r3, r3, #16
 8004f16:	2b10      	cmp	r3, #16
 8004f18:	d0f0      	beq.n	8004efc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	460b      	mov	r3, r1
 8004f32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	78fb      	ldrb	r3, [r7, #3]
 8004f42:	68f9      	ldr	r1, [r7, #12]
 8004f44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b087      	sub	sp, #28
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f003 0306 	and.w	r3, r3, #6
 8004f72:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d102      	bne.n	8004f80 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	75fb      	strb	r3, [r7, #23]
 8004f7e:	e00a      	b.n	8004f96 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d002      	beq.n	8004f8c <USB_GetDevSpeed+0x32>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b06      	cmp	r3, #6
 8004f8a:	d102      	bne.n	8004f92 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	75fb      	strb	r3, [r7, #23]
 8004f90:	e001      	b.n	8004f96 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004f92:	230f      	movs	r3, #15
 8004f94:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	371c      	adds	r7, #28
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b085      	sub	sp, #20
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	785b      	ldrb	r3, [r3, #1]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d13a      	bne.n	8005036 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fc6:	69da      	ldr	r2, [r3, #28]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	f003 030f 	and.w	r3, r3, #15
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	68f9      	ldr	r1, [r7, #12]
 8004fda:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	015a      	lsls	r2, r3, #5
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4413      	add	r3, r2
 8004fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d155      	bne.n	80050a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	791b      	ldrb	r3, [r3, #4]
 8005012:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005014:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	059b      	lsls	r3, r3, #22
 800501a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800501c:	4313      	orrs	r3, r2
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	0151      	lsls	r1, r2, #5
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	440a      	add	r2, r1
 8005026:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800502a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800502e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005032:	6013      	str	r3, [r2, #0]
 8005034:	e036      	b.n	80050a4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800503c:	69da      	ldr	r2, [r3, #28]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	f003 030f 	and.w	r3, r3, #15
 8005046:	2101      	movs	r1, #1
 8005048:	fa01 f303 	lsl.w	r3, r1, r3
 800504c:	041b      	lsls	r3, r3, #16
 800504e:	68f9      	ldr	r1, [r7, #12]
 8005050:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005054:	4313      	orrs	r3, r2
 8005056:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	015a      	lsls	r2, r3, #5
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4413      	add	r3, r2
 8005060:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d11a      	bne.n	80050a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	015a      	lsls	r2, r3, #5
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	4413      	add	r3, r2
 8005076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	791b      	ldrb	r3, [r3, #4]
 8005088:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800508a:	430b      	orrs	r3, r1
 800508c:	4313      	orrs	r3, r2
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	0151      	lsls	r1, r2, #5
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	440a      	add	r2, r1
 8005096:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800509a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800509e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050a2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3714      	adds	r7, #20
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
	...

080050b4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	785b      	ldrb	r3, [r3, #1]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d161      	bne.n	8005194 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	015a      	lsls	r2, r3, #5
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	4413      	add	r3, r2
 80050d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050e6:	d11f      	bne.n	8005128 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	0151      	lsls	r1, r2, #5
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	440a      	add	r2, r1
 80050fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005102:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005106:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4413      	add	r3, r2
 8005110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	0151      	lsls	r1, r2, #5
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	440a      	add	r2, r1
 800511e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005122:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005126:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800512e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	f003 030f 	and.w	r3, r3, #15
 8005138:	2101      	movs	r1, #1
 800513a:	fa01 f303 	lsl.w	r3, r1, r3
 800513e:	b29b      	uxth	r3, r3
 8005140:	43db      	mvns	r3, r3
 8005142:	68f9      	ldr	r1, [r7, #12]
 8005144:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005148:	4013      	ands	r3, r2
 800514a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005152:	69da      	ldr	r2, [r3, #28]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	2101      	movs	r1, #1
 800515e:	fa01 f303 	lsl.w	r3, r1, r3
 8005162:	b29b      	uxth	r3, r3
 8005164:	43db      	mvns	r3, r3
 8005166:	68f9      	ldr	r1, [r7, #12]
 8005168:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800516c:	4013      	ands	r3, r2
 800516e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	4413      	add	r3, r2
 8005178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	0159      	lsls	r1, r3, #5
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	440b      	add	r3, r1
 8005186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800518a:	4619      	mov	r1, r3
 800518c:	4b35      	ldr	r3, [pc, #212]	@ (8005264 <USB_DeactivateEndpoint+0x1b0>)
 800518e:	4013      	ands	r3, r2
 8005190:	600b      	str	r3, [r1, #0]
 8005192:	e060      	b.n	8005256 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	4413      	add	r3, r2
 800519c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051aa:	d11f      	bne.n	80051ec <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	015a      	lsls	r2, r3, #5
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	4413      	add	r3, r2
 80051b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	0151      	lsls	r1, r2, #5
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	440a      	add	r2, r1
 80051c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80051ca:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	015a      	lsls	r2, r3, #5
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4413      	add	r3, r2
 80051d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	0151      	lsls	r1, r2, #5
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	440a      	add	r2, r1
 80051e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80051ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	f003 030f 	and.w	r3, r3, #15
 80051fc:	2101      	movs	r1, #1
 80051fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005202:	041b      	lsls	r3, r3, #16
 8005204:	43db      	mvns	r3, r3
 8005206:	68f9      	ldr	r1, [r7, #12]
 8005208:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800520c:	4013      	ands	r3, r2
 800520e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005216:	69da      	ldr	r2, [r3, #28]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	f003 030f 	and.w	r3, r3, #15
 8005220:	2101      	movs	r1, #1
 8005222:	fa01 f303 	lsl.w	r3, r1, r3
 8005226:	041b      	lsls	r3, r3, #16
 8005228:	43db      	mvns	r3, r3
 800522a:	68f9      	ldr	r1, [r7, #12]
 800522c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005230:	4013      	ands	r3, r2
 8005232:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	015a      	lsls	r2, r3, #5
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	4413      	add	r3, r2
 800523c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	0159      	lsls	r1, r3, #5
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	440b      	add	r3, r1
 800524a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800524e:	4619      	mov	r1, r3
 8005250:	4b05      	ldr	r3, [pc, #20]	@ (8005268 <USB_DeactivateEndpoint+0x1b4>)
 8005252:	4013      	ands	r3, r2
 8005254:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	ec337800 	.word	0xec337800
 8005268:	eff37800 	.word	0xeff37800

0800526c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b08a      	sub	sp, #40	@ 0x28
 8005270:	af02      	add	r7, sp, #8
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	4613      	mov	r3, r2
 8005278:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	785b      	ldrb	r3, [r3, #1]
 8005288:	2b01      	cmp	r3, #1
 800528a:	f040 817f 	bne.w	800558c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d132      	bne.n	80052fc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	015a      	lsls	r2, r3, #5
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	4413      	add	r3, r2
 800529e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	69ba      	ldr	r2, [r7, #24]
 80052a6:	0151      	lsls	r1, r2, #5
 80052a8:	69fa      	ldr	r2, [r7, #28]
 80052aa:	440a      	add	r2, r1
 80052ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052b0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80052b4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80052b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	015a      	lsls	r2, r3, #5
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	4413      	add	r3, r2
 80052c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	0151      	lsls	r1, r2, #5
 80052cc:	69fa      	ldr	r2, [r7, #28]
 80052ce:	440a      	add	r2, r1
 80052d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80052d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	69ba      	ldr	r2, [r7, #24]
 80052ea:	0151      	lsls	r1, r2, #5
 80052ec:	69fa      	ldr	r2, [r7, #28]
 80052ee:	440a      	add	r2, r1
 80052f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052f4:	0cdb      	lsrs	r3, r3, #19
 80052f6:	04db      	lsls	r3, r3, #19
 80052f8:	6113      	str	r3, [r2, #16]
 80052fa:	e097      	b.n	800542c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	4413      	add	r3, r2
 8005304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	0151      	lsls	r1, r2, #5
 800530e:	69fa      	ldr	r2, [r7, #28]
 8005310:	440a      	add	r2, r1
 8005312:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005316:	0cdb      	lsrs	r3, r3, #19
 8005318:	04db      	lsls	r3, r3, #19
 800531a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	015a      	lsls	r2, r3, #5
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	4413      	add	r3, r2
 8005324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	0151      	lsls	r1, r2, #5
 800532e:	69fa      	ldr	r2, [r7, #28]
 8005330:	440a      	add	r2, r1
 8005332:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005336:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800533a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800533e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d11a      	bne.n	800537c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	691a      	ldr	r2, [r3, #16]
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	429a      	cmp	r2, r3
 8005350:	d903      	bls.n	800535a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	015a      	lsls	r2, r3, #5
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	4413      	add	r3, r2
 8005362:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	69ba      	ldr	r2, [r7, #24]
 800536a:	0151      	lsls	r1, r2, #5
 800536c:	69fa      	ldr	r2, [r7, #28]
 800536e:	440a      	add	r2, r1
 8005370:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005374:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005378:	6113      	str	r3, [r2, #16]
 800537a:	e044      	b.n	8005406 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	691a      	ldr	r2, [r3, #16]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	4413      	add	r3, r2
 8005386:	1e5a      	subs	r2, r3, #1
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005390:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	015a      	lsls	r2, r3, #5
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	4413      	add	r3, r2
 800539a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800539e:	691a      	ldr	r2, [r3, #16]
 80053a0:	8afb      	ldrh	r3, [r7, #22]
 80053a2:	04d9      	lsls	r1, r3, #19
 80053a4:	4ba4      	ldr	r3, [pc, #656]	@ (8005638 <USB_EPStartXfer+0x3cc>)
 80053a6:	400b      	ands	r3, r1
 80053a8:	69b9      	ldr	r1, [r7, #24]
 80053aa:	0148      	lsls	r0, r1, #5
 80053ac:	69f9      	ldr	r1, [r7, #28]
 80053ae:	4401      	add	r1, r0
 80053b0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80053b4:	4313      	orrs	r3, r2
 80053b6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	791b      	ldrb	r3, [r3, #4]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d122      	bne.n	8005406 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	015a      	lsls	r2, r3, #5
 80053c4:	69fb      	ldr	r3, [r7, #28]
 80053c6:	4413      	add	r3, r2
 80053c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	0151      	lsls	r1, r2, #5
 80053d2:	69fa      	ldr	r2, [r7, #28]
 80053d4:	440a      	add	r2, r1
 80053d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053da:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80053de:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	015a      	lsls	r2, r3, #5
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	4413      	add	r3, r2
 80053e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ec:	691a      	ldr	r2, [r3, #16]
 80053ee:	8afb      	ldrh	r3, [r7, #22]
 80053f0:	075b      	lsls	r3, r3, #29
 80053f2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80053f6:	69b9      	ldr	r1, [r7, #24]
 80053f8:	0148      	lsls	r0, r1, #5
 80053fa:	69f9      	ldr	r1, [r7, #28]
 80053fc:	4401      	add	r1, r0
 80053fe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005402:	4313      	orrs	r3, r2
 8005404:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	015a      	lsls	r2, r3, #5
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	4413      	add	r3, r2
 800540e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005412:	691a      	ldr	r2, [r3, #16]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800541c:	69b9      	ldr	r1, [r7, #24]
 800541e:	0148      	lsls	r0, r1, #5
 8005420:	69f9      	ldr	r1, [r7, #28]
 8005422:	4401      	add	r1, r0
 8005424:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005428:	4313      	orrs	r3, r2
 800542a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800542c:	79fb      	ldrb	r3, [r7, #7]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d14b      	bne.n	80054ca <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	69db      	ldr	r3, [r3, #28]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d009      	beq.n	800544e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	015a      	lsls	r2, r3, #5
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	4413      	add	r3, r2
 8005442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005446:	461a      	mov	r2, r3
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	69db      	ldr	r3, [r3, #28]
 800544c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	791b      	ldrb	r3, [r3, #4]
 8005452:	2b01      	cmp	r3, #1
 8005454:	d128      	bne.n	80054a8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005462:	2b00      	cmp	r3, #0
 8005464:	d110      	bne.n	8005488 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	015a      	lsls	r2, r3, #5
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	4413      	add	r3, r2
 800546e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	0151      	lsls	r1, r2, #5
 8005478:	69fa      	ldr	r2, [r7, #28]
 800547a:	440a      	add	r2, r1
 800547c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005480:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005484:	6013      	str	r3, [r2, #0]
 8005486:	e00f      	b.n	80054a8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	015a      	lsls	r2, r3, #5
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	4413      	add	r3, r2
 8005490:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	69ba      	ldr	r2, [r7, #24]
 8005498:	0151      	lsls	r1, r2, #5
 800549a:	69fa      	ldr	r2, [r7, #28]
 800549c:	440a      	add	r2, r1
 800549e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054a6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	015a      	lsls	r2, r3, #5
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	4413      	add	r3, r2
 80054b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	0151      	lsls	r1, r2, #5
 80054ba:	69fa      	ldr	r2, [r7, #28]
 80054bc:	440a      	add	r2, r1
 80054be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054c2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80054c6:	6013      	str	r3, [r2, #0]
 80054c8:	e166      	b.n	8005798 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	015a      	lsls	r2, r3, #5
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	4413      	add	r3, r2
 80054d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	0151      	lsls	r1, r2, #5
 80054dc:	69fa      	ldr	r2, [r7, #28]
 80054de:	440a      	add	r2, r1
 80054e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80054e8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	791b      	ldrb	r3, [r3, #4]
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d015      	beq.n	800551e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 814e 	beq.w	8005798 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005502:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	f003 030f 	and.w	r3, r3, #15
 800550c:	2101      	movs	r1, #1
 800550e:	fa01 f303 	lsl.w	r3, r1, r3
 8005512:	69f9      	ldr	r1, [r7, #28]
 8005514:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005518:	4313      	orrs	r3, r2
 800551a:	634b      	str	r3, [r1, #52]	@ 0x34
 800551c:	e13c      	b.n	8005798 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800552a:	2b00      	cmp	r3, #0
 800552c:	d110      	bne.n	8005550 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	015a      	lsls	r2, r3, #5
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	4413      	add	r3, r2
 8005536:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	0151      	lsls	r1, r2, #5
 8005540:	69fa      	ldr	r2, [r7, #28]
 8005542:	440a      	add	r2, r1
 8005544:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005548:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800554c:	6013      	str	r3, [r2, #0]
 800554e:	e00f      	b.n	8005570 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	015a      	lsls	r2, r3, #5
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	4413      	add	r3, r2
 8005558:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	0151      	lsls	r1, r2, #5
 8005562:	69fa      	ldr	r2, [r7, #28]
 8005564:	440a      	add	r2, r1
 8005566:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800556a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800556e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	68d9      	ldr	r1, [r3, #12]
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	781a      	ldrb	r2, [r3, #0]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	b298      	uxth	r0, r3
 800557e:	79fb      	ldrb	r3, [r7, #7]
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	4603      	mov	r3, r0
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f000 f9b9 	bl	80058fc <USB_WritePacket>
 800558a:	e105      	b.n	8005798 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	015a      	lsls	r2, r3, #5
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	4413      	add	r3, r2
 8005594:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	0151      	lsls	r1, r2, #5
 800559e:	69fa      	ldr	r2, [r7, #28]
 80055a0:	440a      	add	r2, r1
 80055a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055a6:	0cdb      	lsrs	r3, r3, #19
 80055a8:	04db      	lsls	r3, r3, #19
 80055aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	4413      	add	r3, r2
 80055b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	0151      	lsls	r1, r2, #5
 80055be:	69fa      	ldr	r2, [r7, #28]
 80055c0:	440a      	add	r2, r1
 80055c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055c6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80055ca:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80055ce:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d132      	bne.n	800563c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	689a      	ldr	r2, [r3, #8]
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	015a      	lsls	r2, r3, #5
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	4413      	add	r3, r2
 80055f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055fa:	691a      	ldr	r2, [r3, #16]
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005604:	69b9      	ldr	r1, [r7, #24]
 8005606:	0148      	lsls	r0, r1, #5
 8005608:	69f9      	ldr	r1, [r7, #28]
 800560a:	4401      	add	r1, r0
 800560c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005610:	4313      	orrs	r3, r2
 8005612:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	4413      	add	r3, r2
 800561c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	69ba      	ldr	r2, [r7, #24]
 8005624:	0151      	lsls	r1, r2, #5
 8005626:	69fa      	ldr	r2, [r7, #28]
 8005628:	440a      	add	r2, r1
 800562a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800562e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005632:	6113      	str	r3, [r2, #16]
 8005634:	e062      	b.n	80056fc <USB_EPStartXfer+0x490>
 8005636:	bf00      	nop
 8005638:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d123      	bne.n	800568c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	015a      	lsls	r2, r3, #5
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	4413      	add	r3, r2
 800564c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005650:	691a      	ldr	r2, [r3, #16]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800565a:	69b9      	ldr	r1, [r7, #24]
 800565c:	0148      	lsls	r0, r1, #5
 800565e:	69f9      	ldr	r1, [r7, #28]
 8005660:	4401      	add	r1, r0
 8005662:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005666:	4313      	orrs	r3, r2
 8005668:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	015a      	lsls	r2, r3, #5
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	4413      	add	r3, r2
 8005672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	0151      	lsls	r1, r2, #5
 800567c:	69fa      	ldr	r2, [r7, #28]
 800567e:	440a      	add	r2, r1
 8005680:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005684:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005688:	6113      	str	r3, [r2, #16]
 800568a:	e037      	b.n	80056fc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	4413      	add	r3, r2
 8005696:	1e5a      	subs	r2, r3, #1
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	8afa      	ldrh	r2, [r7, #22]
 80056a8:	fb03 f202 	mul.w	r2, r3, r2
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	015a      	lsls	r2, r3, #5
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	4413      	add	r3, r2
 80056b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056bc:	691a      	ldr	r2, [r3, #16]
 80056be:	8afb      	ldrh	r3, [r7, #22]
 80056c0:	04d9      	lsls	r1, r3, #19
 80056c2:	4b38      	ldr	r3, [pc, #224]	@ (80057a4 <USB_EPStartXfer+0x538>)
 80056c4:	400b      	ands	r3, r1
 80056c6:	69b9      	ldr	r1, [r7, #24]
 80056c8:	0148      	lsls	r0, r1, #5
 80056ca:	69f9      	ldr	r1, [r7, #28]
 80056cc:	4401      	add	r1, r0
 80056ce:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80056d2:	4313      	orrs	r3, r2
 80056d4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	015a      	lsls	r2, r3, #5
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	4413      	add	r3, r2
 80056de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056e2:	691a      	ldr	r2, [r3, #16]
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056ec:	69b9      	ldr	r1, [r7, #24]
 80056ee:	0148      	lsls	r0, r1, #5
 80056f0:	69f9      	ldr	r1, [r7, #28]
 80056f2:	4401      	add	r1, r0
 80056f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80056f8:	4313      	orrs	r3, r2
 80056fa:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80056fc:	79fb      	ldrb	r3, [r7, #7]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d10d      	bne.n	800571e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d009      	beq.n	800571e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	68d9      	ldr	r1, [r3, #12]
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	015a      	lsls	r2, r3, #5
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	4413      	add	r3, r2
 8005716:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800571a:	460a      	mov	r2, r1
 800571c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	791b      	ldrb	r3, [r3, #4]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d128      	bne.n	8005778 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005732:	2b00      	cmp	r3, #0
 8005734:	d110      	bne.n	8005758 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	015a      	lsls	r2, r3, #5
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	4413      	add	r3, r2
 800573e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	0151      	lsls	r1, r2, #5
 8005748:	69fa      	ldr	r2, [r7, #28]
 800574a:	440a      	add	r2, r1
 800574c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005750:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	e00f      	b.n	8005778 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	015a      	lsls	r2, r3, #5
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	4413      	add	r3, r2
 8005760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	69ba      	ldr	r2, [r7, #24]
 8005768:	0151      	lsls	r1, r2, #5
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	440a      	add	r2, r1
 800576e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005776:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	015a      	lsls	r2, r3, #5
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	4413      	add	r3, r2
 8005780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	0151      	lsls	r1, r2, #5
 800578a:	69fa      	ldr	r2, [r7, #28]
 800578c:	440a      	add	r2, r1
 800578e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005792:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005796:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3720      	adds	r7, #32
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	1ff80000 	.word	0x1ff80000

080057a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80057b6:	2300      	movs	r3, #0
 80057b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	785b      	ldrb	r3, [r3, #1]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d14a      	bne.n	800585c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	015a      	lsls	r2, r3, #5
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	4413      	add	r3, r2
 80057d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057de:	f040 8086 	bne.w	80058ee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	015a      	lsls	r2, r3, #5
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	4413      	add	r3, r2
 80057ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	683a      	ldr	r2, [r7, #0]
 80057f4:	7812      	ldrb	r2, [r2, #0]
 80057f6:	0151      	lsls	r1, r2, #5
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	440a      	add	r2, r1
 80057fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005800:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005804:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	015a      	lsls	r2, r3, #5
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	4413      	add	r3, r2
 8005810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	683a      	ldr	r2, [r7, #0]
 8005818:	7812      	ldrb	r2, [r2, #0]
 800581a:	0151      	lsls	r1, r2, #5
 800581c:	693a      	ldr	r2, [r7, #16]
 800581e:	440a      	add	r2, r1
 8005820:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005824:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005828:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	3301      	adds	r3, #1
 800582e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005836:	4293      	cmp	r3, r2
 8005838:	d902      	bls.n	8005840 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	75fb      	strb	r3, [r7, #23]
          break;
 800583e:	e056      	b.n	80058ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	015a      	lsls	r2, r3, #5
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	4413      	add	r3, r2
 800584a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005854:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005858:	d0e7      	beq.n	800582a <USB_EPStopXfer+0x82>
 800585a:	e048      	b.n	80058ee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	015a      	lsls	r2, r3, #5
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	4413      	add	r3, r2
 8005866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005870:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005874:	d13b      	bne.n	80058ee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	015a      	lsls	r2, r3, #5
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	4413      	add	r3, r2
 8005880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	7812      	ldrb	r2, [r2, #0]
 800588a:	0151      	lsls	r1, r2, #5
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	440a      	add	r2, r1
 8005890:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005894:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005898:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	683a      	ldr	r2, [r7, #0]
 80058ac:	7812      	ldrb	r2, [r2, #0]
 80058ae:	0151      	lsls	r1, r2, #5
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	440a      	add	r2, r1
 80058b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	3301      	adds	r3, #1
 80058c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d902      	bls.n	80058d4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	75fb      	strb	r3, [r7, #23]
          break;
 80058d2:	e00c      	b.n	80058ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	015a      	lsls	r2, r3, #5
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	4413      	add	r3, r2
 80058de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058ec:	d0e7      	beq.n	80058be <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80058ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	371c      	adds	r7, #28
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b089      	sub	sp, #36	@ 0x24
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	4611      	mov	r1, r2
 8005908:	461a      	mov	r2, r3
 800590a:	460b      	mov	r3, r1
 800590c:	71fb      	strb	r3, [r7, #7]
 800590e:	4613      	mov	r3, r2
 8005910:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800591a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800591e:	2b00      	cmp	r3, #0
 8005920:	d123      	bne.n	800596a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005922:	88bb      	ldrh	r3, [r7, #4]
 8005924:	3303      	adds	r3, #3
 8005926:	089b      	lsrs	r3, r3, #2
 8005928:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800592a:	2300      	movs	r3, #0
 800592c:	61bb      	str	r3, [r7, #24]
 800592e:	e018      	b.n	8005962 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005930:	79fb      	ldrb	r3, [r7, #7]
 8005932:	031a      	lsls	r2, r3, #12
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	4413      	add	r3, r2
 8005938:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800593c:	461a      	mov	r2, r3
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	3301      	adds	r3, #1
 8005948:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	3301      	adds	r3, #1
 800594e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	3301      	adds	r3, #1
 8005954:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	3301      	adds	r3, #1
 800595a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	3301      	adds	r3, #1
 8005960:	61bb      	str	r3, [r7, #24]
 8005962:	69ba      	ldr	r2, [r7, #24]
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	429a      	cmp	r2, r3
 8005968:	d3e2      	bcc.n	8005930 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3724      	adds	r7, #36	@ 0x24
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005978:	b480      	push	{r7}
 800597a:	b08b      	sub	sp, #44	@ 0x2c
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	4613      	mov	r3, r2
 8005984:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800598e:	88fb      	ldrh	r3, [r7, #6]
 8005990:	089b      	lsrs	r3, r3, #2
 8005992:	b29b      	uxth	r3, r3
 8005994:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005996:	88fb      	ldrh	r3, [r7, #6]
 8005998:	f003 0303 	and.w	r3, r3, #3
 800599c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800599e:	2300      	movs	r3, #0
 80059a0:	623b      	str	r3, [r7, #32]
 80059a2:	e014      	b.n	80059ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80059b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b2:	3301      	adds	r3, #1
 80059b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	3301      	adds	r3, #1
 80059ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	3301      	adds	r3, #1
 80059c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80059c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c4:	3301      	adds	r3, #1
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80059c8:	6a3b      	ldr	r3, [r7, #32]
 80059ca:	3301      	adds	r3, #1
 80059cc:	623b      	str	r3, [r7, #32]
 80059ce:	6a3a      	ldr	r2, [r7, #32]
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d3e6      	bcc.n	80059a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80059d6:	8bfb      	ldrh	r3, [r7, #30]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d01e      	beq.n	8005a1a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80059dc:	2300      	movs	r3, #0
 80059de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059e6:	461a      	mov	r2, r3
 80059e8:	f107 0310 	add.w	r3, r7, #16
 80059ec:	6812      	ldr	r2, [r2, #0]
 80059ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80059f0:	693a      	ldr	r2, [r7, #16]
 80059f2:	6a3b      	ldr	r3, [r7, #32]
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	00db      	lsls	r3, r3, #3
 80059f8:	fa22 f303 	lsr.w	r3, r2, r3
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a00:	701a      	strb	r2, [r3, #0]
      i++;
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	3301      	adds	r3, #1
 8005a06:	623b      	str	r3, [r7, #32]
      pDest++;
 8005a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005a0e:	8bfb      	ldrh	r3, [r7, #30]
 8005a10:	3b01      	subs	r3, #1
 8005a12:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005a14:	8bfb      	ldrh	r3, [r7, #30]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1ea      	bne.n	80059f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	372c      	adds	r7, #44	@ 0x2c
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	785b      	ldrb	r3, [r3, #1]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d12c      	bne.n	8005a9e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	db12      	blt.n	8005a7c <USB_EPSetStall+0x54>
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00f      	beq.n	8005a7c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	015a      	lsls	r2, r3, #5
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	4413      	add	r3, r2
 8005a64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	0151      	lsls	r1, r2, #5
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	440a      	add	r2, r1
 8005a72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005a7a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	015a      	lsls	r2, r3, #5
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4413      	add	r3, r2
 8005a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	0151      	lsls	r1, r2, #5
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	440a      	add	r2, r1
 8005a92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a9a:	6013      	str	r3, [r2, #0]
 8005a9c:	e02b      	b.n	8005af6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	015a      	lsls	r2, r3, #5
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	db12      	blt.n	8005ad6 <USB_EPSetStall+0xae>
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00f      	beq.n	8005ad6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	0151      	lsls	r1, r2, #5
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	440a      	add	r2, r1
 8005acc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ad0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005ad4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	015a      	lsls	r2, r3, #5
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	4413      	add	r3, r2
 8005ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	0151      	lsls	r1, r2, #5
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	440a      	add	r2, r1
 8005aec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005af0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005af4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	785b      	ldrb	r3, [r3, #1]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d128      	bne.n	8005b72 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	015a      	lsls	r2, r3, #5
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	4413      	add	r3, r2
 8005b28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	0151      	lsls	r1, r2, #5
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	440a      	add	r2, r1
 8005b36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b3e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	791b      	ldrb	r3, [r3, #4]
 8005b44:	2b03      	cmp	r3, #3
 8005b46:	d003      	beq.n	8005b50 <USB_EPClearStall+0x4c>
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	791b      	ldrb	r3, [r3, #4]
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d138      	bne.n	8005bc2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	015a      	lsls	r2, r3, #5
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	4413      	add	r3, r2
 8005b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	0151      	lsls	r1, r2, #5
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	440a      	add	r2, r1
 8005b66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	e027      	b.n	8005bc2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	015a      	lsls	r2, r3, #5
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	0151      	lsls	r1, r2, #5
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	440a      	add	r2, r1
 8005b88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b8c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b90:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	791b      	ldrb	r3, [r3, #4]
 8005b96:	2b03      	cmp	r3, #3
 8005b98:	d003      	beq.n	8005ba2 <USB_EPClearStall+0x9e>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	791b      	ldrb	r3, [r3, #4]
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d10f      	bne.n	8005bc2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	015a      	lsls	r2, r3, #5
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	4413      	add	r3, r2
 8005baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	0151      	lsls	r1, r2, #5
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	440a      	add	r2, r1
 8005bb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bc0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3714      	adds	r7, #20
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b085      	sub	sp, #20
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005bf2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	78fb      	ldrb	r3, [r7, #3]
 8005bfe:	011b      	lsls	r3, r3, #4
 8005c00:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005c04:	68f9      	ldr	r1, [r7, #12]
 8005c06:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3714      	adds	r7, #20
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005c36:	f023 0303 	bic.w	r3, r3, #3
 8005c3a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c4a:	f023 0302 	bic.w	r3, r3, #2
 8005c4e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3714      	adds	r7, #20
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b085      	sub	sp, #20
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005c78:	f023 0303 	bic.w	r3, r3, #3
 8005c7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c8c:	f043 0302 	orr.w	r3, r3, #2
 8005c90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	695b      	ldr	r3, [r3, #20]
 8005cac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b085      	sub	sp, #20
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	0c1b      	lsrs	r3, r3, #16
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3714      	adds	r7, #20
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b085      	sub	sp, #20
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d0c:	699b      	ldr	r3, [r3, #24]
 8005d0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d16:	69db      	ldr	r3, [r3, #28]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	b29b      	uxth	r3, r3
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b085      	sub	sp, #20
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]
 8005d36:	460b      	mov	r3, r1
 8005d38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005d3e:	78fb      	ldrb	r3, [r7, #3]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	68ba      	ldr	r2, [r7, #8]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3714      	adds	r7, #20
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b087      	sub	sp, #28
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	460b      	mov	r3, r1
 8005d74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d8c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005d8e:	78fb      	ldrb	r3, [r7, #3]
 8005d90:	f003 030f 	and.w	r3, r3, #15
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	fa22 f303 	lsr.w	r3, r2, r3
 8005d9a:	01db      	lsls	r3, r3, #7
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005da4:	78fb      	ldrb	r3, [r7, #3]
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4013      	ands	r3, r2
 8005db6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005db8:	68bb      	ldr	r3, [r7, #8]
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	371c      	adds	r7, #28
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b083      	sub	sp, #12
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	f003 0301 	and.w	r3, r3, #1
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005de2:	b480      	push	{r7}
 8005de4:	b085      	sub	sp, #20
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005dfc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005e00:	f023 0307 	bic.w	r3, r3, #7
 8005e04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	460b      	mov	r3, r1
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	333c      	adds	r3, #60	@ 0x3c
 8005e3e:	3304      	adds	r3, #4
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	4a26      	ldr	r2, [pc, #152]	@ (8005ee0 <USB_EP0_OutStart+0xb8>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d90a      	bls.n	8005e62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e5c:	d101      	bne.n	8005e62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e037      	b.n	8005ed2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e68:	461a      	mov	r2, r3
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e90:	f043 0318 	orr.w	r3, r3, #24
 8005e94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ea4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005ea8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005eaa:	7afb      	ldrb	r3, [r7, #11]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d10f      	bne.n	8005ed0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005eca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005ece:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	371c      	adds	r7, #28
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	4f54300a 	.word	0x4f54300a

08005ee4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005efc:	d901      	bls.n	8005f02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e01b      	b.n	8005f3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	daf2      	bge.n	8005ef0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f043 0201 	orr.w	r2, r3, #1
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f26:	d901      	bls.n	8005f2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e006      	b.n	8005f3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d0f0      	beq.n	8005f1a <USB_CoreReset+0x36>

  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
	...

08005f48 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	460b      	mov	r3, r1
 8005f52:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005f54:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005f58:	f002 fc2e 	bl	80087b8 <USBD_static_malloc>
 8005f5c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d109      	bne.n	8005f78 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	32b0      	adds	r2, #176	@ 0xb0
 8005f6e:	2100      	movs	r1, #0
 8005f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005f74:	2302      	movs	r3, #2
 8005f76:	e0d4      	b.n	8006122 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005f78:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	68f8      	ldr	r0, [r7, #12]
 8005f80:	f002 fc5e 	bl	8008840 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	32b0      	adds	r2, #176	@ 0xb0
 8005f8e:	68f9      	ldr	r1, [r7, #12]
 8005f90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	32b0      	adds	r2, #176	@ 0xb0
 8005f9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	7c1b      	ldrb	r3, [r3, #16]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d138      	bne.n	8006022 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005fb0:	4b5e      	ldr	r3, [pc, #376]	@ (800612c <USBD_CDC_Init+0x1e4>)
 8005fb2:	7819      	ldrb	r1, [r3, #0]
 8005fb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fb8:	2202      	movs	r2, #2
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f002 fad9 	bl	8008572 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005fc0:	4b5a      	ldr	r3, [pc, #360]	@ (800612c <USBD_CDC_Init+0x1e4>)
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	f003 020f 	and.w	r2, r3, #15
 8005fc8:	6879      	ldr	r1, [r7, #4]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	4413      	add	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	440b      	add	r3, r1
 8005fd4:	3324      	adds	r3, #36	@ 0x24
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005fda:	4b55      	ldr	r3, [pc, #340]	@ (8006130 <USBD_CDC_Init+0x1e8>)
 8005fdc:	7819      	ldrb	r1, [r3, #0]
 8005fde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f002 fac4 	bl	8008572 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005fea:	4b51      	ldr	r3, [pc, #324]	@ (8006130 <USBD_CDC_Init+0x1e8>)
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	f003 020f 	and.w	r2, r3, #15
 8005ff2:	6879      	ldr	r1, [r7, #4]
 8005ff4:	4613      	mov	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	440b      	add	r3, r1
 8005ffe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006002:	2201      	movs	r2, #1
 8006004:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006006:	4b4b      	ldr	r3, [pc, #300]	@ (8006134 <USBD_CDC_Init+0x1ec>)
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	f003 020f 	and.w	r2, r3, #15
 800600e:	6879      	ldr	r1, [r7, #4]
 8006010:	4613      	mov	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	440b      	add	r3, r1
 800601a:	3326      	adds	r3, #38	@ 0x26
 800601c:	2210      	movs	r2, #16
 800601e:	801a      	strh	r2, [r3, #0]
 8006020:	e035      	b.n	800608e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006022:	4b42      	ldr	r3, [pc, #264]	@ (800612c <USBD_CDC_Init+0x1e4>)
 8006024:	7819      	ldrb	r1, [r3, #0]
 8006026:	2340      	movs	r3, #64	@ 0x40
 8006028:	2202      	movs	r2, #2
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f002 faa1 	bl	8008572 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006030:	4b3e      	ldr	r3, [pc, #248]	@ (800612c <USBD_CDC_Init+0x1e4>)
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	f003 020f 	and.w	r2, r3, #15
 8006038:	6879      	ldr	r1, [r7, #4]
 800603a:	4613      	mov	r3, r2
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4413      	add	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	440b      	add	r3, r1
 8006044:	3324      	adds	r3, #36	@ 0x24
 8006046:	2201      	movs	r2, #1
 8006048:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800604a:	4b39      	ldr	r3, [pc, #228]	@ (8006130 <USBD_CDC_Init+0x1e8>)
 800604c:	7819      	ldrb	r1, [r3, #0]
 800604e:	2340      	movs	r3, #64	@ 0x40
 8006050:	2202      	movs	r2, #2
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f002 fa8d 	bl	8008572 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006058:	4b35      	ldr	r3, [pc, #212]	@ (8006130 <USBD_CDC_Init+0x1e8>)
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	f003 020f 	and.w	r2, r3, #15
 8006060:	6879      	ldr	r1, [r7, #4]
 8006062:	4613      	mov	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	4413      	add	r3, r2
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	440b      	add	r3, r1
 800606c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006070:	2201      	movs	r2, #1
 8006072:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006074:	4b2f      	ldr	r3, [pc, #188]	@ (8006134 <USBD_CDC_Init+0x1ec>)
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	f003 020f 	and.w	r2, r3, #15
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	4613      	mov	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4413      	add	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	440b      	add	r3, r1
 8006088:	3326      	adds	r3, #38	@ 0x26
 800608a:	2210      	movs	r2, #16
 800608c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800608e:	4b29      	ldr	r3, [pc, #164]	@ (8006134 <USBD_CDC_Init+0x1ec>)
 8006090:	7819      	ldrb	r1, [r3, #0]
 8006092:	2308      	movs	r3, #8
 8006094:	2203      	movs	r2, #3
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f002 fa6b 	bl	8008572 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800609c:	4b25      	ldr	r3, [pc, #148]	@ (8006134 <USBD_CDC_Init+0x1ec>)
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	f003 020f 	and.w	r2, r3, #15
 80060a4:	6879      	ldr	r1, [r7, #4]
 80060a6:	4613      	mov	r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4413      	add	r3, r2
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	440b      	add	r3, r1
 80060b0:	3324      	adds	r3, #36	@ 0x24
 80060b2:	2201      	movs	r2, #1
 80060b4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	33b0      	adds	r3, #176	@ 0xb0
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4413      	add	r3, r2
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d101      	bne.n	80060f0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80060ec:	2302      	movs	r3, #2
 80060ee:	e018      	b.n	8006122 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	7c1b      	ldrb	r3, [r3, #16]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10a      	bne.n	800610e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80060f8:	4b0d      	ldr	r3, [pc, #52]	@ (8006130 <USBD_CDC_Init+0x1e8>)
 80060fa:	7819      	ldrb	r1, [r3, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006102:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f002 fb22 	bl	8008750 <USBD_LL_PrepareReceive>
 800610c:	e008      	b.n	8006120 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800610e:	4b08      	ldr	r3, [pc, #32]	@ (8006130 <USBD_CDC_Init+0x1e8>)
 8006110:	7819      	ldrb	r1, [r3, #0]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006118:	2340      	movs	r3, #64	@ 0x40
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f002 fb18 	bl	8008750 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3710      	adds	r7, #16
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	200000df 	.word	0x200000df
 8006130:	200000e0 	.word	0x200000e0
 8006134:	200000e1 	.word	0x200000e1

08006138 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	460b      	mov	r3, r1
 8006142:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006144:	4b3a      	ldr	r3, [pc, #232]	@ (8006230 <USBD_CDC_DeInit+0xf8>)
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	4619      	mov	r1, r3
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f002 fa37 	bl	80085be <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006150:	4b37      	ldr	r3, [pc, #220]	@ (8006230 <USBD_CDC_DeInit+0xf8>)
 8006152:	781b      	ldrb	r3, [r3, #0]
 8006154:	f003 020f 	and.w	r2, r3, #15
 8006158:	6879      	ldr	r1, [r7, #4]
 800615a:	4613      	mov	r3, r2
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	4413      	add	r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	440b      	add	r3, r1
 8006164:	3324      	adds	r3, #36	@ 0x24
 8006166:	2200      	movs	r2, #0
 8006168:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800616a:	4b32      	ldr	r3, [pc, #200]	@ (8006234 <USBD_CDC_DeInit+0xfc>)
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	4619      	mov	r1, r3
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f002 fa24 	bl	80085be <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006176:	4b2f      	ldr	r3, [pc, #188]	@ (8006234 <USBD_CDC_DeInit+0xfc>)
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	f003 020f 	and.w	r2, r3, #15
 800617e:	6879      	ldr	r1, [r7, #4]
 8006180:	4613      	mov	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4413      	add	r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	440b      	add	r3, r1
 800618a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800618e:	2200      	movs	r2, #0
 8006190:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006192:	4b29      	ldr	r3, [pc, #164]	@ (8006238 <USBD_CDC_DeInit+0x100>)
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	4619      	mov	r1, r3
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f002 fa10 	bl	80085be <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800619e:	4b26      	ldr	r3, [pc, #152]	@ (8006238 <USBD_CDC_DeInit+0x100>)
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	f003 020f 	and.w	r2, r3, #15
 80061a6:	6879      	ldr	r1, [r7, #4]
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	440b      	add	r3, r1
 80061b2:	3324      	adds	r3, #36	@ 0x24
 80061b4:	2200      	movs	r2, #0
 80061b6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80061b8:	4b1f      	ldr	r3, [pc, #124]	@ (8006238 <USBD_CDC_DeInit+0x100>)
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	f003 020f 	and.w	r2, r3, #15
 80061c0:	6879      	ldr	r1, [r7, #4]
 80061c2:	4613      	mov	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	440b      	add	r3, r1
 80061cc:	3326      	adds	r3, #38	@ 0x26
 80061ce:	2200      	movs	r2, #0
 80061d0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	32b0      	adds	r2, #176	@ 0xb0
 80061dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d01f      	beq.n	8006224 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	33b0      	adds	r3, #176	@ 0xb0
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4413      	add	r3, r2
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	32b0      	adds	r2, #176	@ 0xb0
 8006202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006206:	4618      	mov	r0, r3
 8006208:	f002 fae4 	bl	80087d4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	32b0      	adds	r2, #176	@ 0xb0
 8006216:	2100      	movs	r1, #0
 8006218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3708      	adds	r7, #8
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	200000df 	.word	0x200000df
 8006234:	200000e0 	.word	0x200000e0
 8006238:	200000e1 	.word	0x200000e1

0800623c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	32b0      	adds	r2, #176	@ 0xb0
 8006250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006254:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800625e:	2300      	movs	r3, #0
 8006260:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006268:	2303      	movs	r3, #3
 800626a:	e0bf      	b.n	80063ec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006274:	2b00      	cmp	r3, #0
 8006276:	d050      	beq.n	800631a <USBD_CDC_Setup+0xde>
 8006278:	2b20      	cmp	r3, #32
 800627a:	f040 80af 	bne.w	80063dc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	88db      	ldrh	r3, [r3, #6]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d03a      	beq.n	80062fc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	b25b      	sxtb	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	da1b      	bge.n	80062c8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	33b0      	adds	r3, #176	@ 0xb0
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	4413      	add	r3, r2
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80062a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	88d2      	ldrh	r2, [r2, #6]
 80062ac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	88db      	ldrh	r3, [r3, #6]
 80062b2:	2b07      	cmp	r3, #7
 80062b4:	bf28      	it	cs
 80062b6:	2307      	movcs	r3, #7
 80062b8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	89fa      	ldrh	r2, [r7, #14]
 80062be:	4619      	mov	r1, r3
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f001 fd53 	bl	8007d6c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80062c6:	e090      	b.n	80063ea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	785a      	ldrb	r2, [r3, #1]
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	88db      	ldrh	r3, [r3, #6]
 80062d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80062d8:	d803      	bhi.n	80062e2 <USBD_CDC_Setup+0xa6>
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	88db      	ldrh	r3, [r3, #6]
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	e000      	b.n	80062e4 <USBD_CDC_Setup+0xa8>
 80062e2:	2240      	movs	r2, #64	@ 0x40
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80062ea:	6939      	ldr	r1, [r7, #16]
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80062f2:	461a      	mov	r2, r3
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f001 fd65 	bl	8007dc4 <USBD_CtlPrepareRx>
      break;
 80062fa:	e076      	b.n	80063ea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	33b0      	adds	r3, #176	@ 0xb0
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4413      	add	r3, r2
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	7850      	ldrb	r0, [r2, #1]
 8006312:	2200      	movs	r2, #0
 8006314:	6839      	ldr	r1, [r7, #0]
 8006316:	4798      	blx	r3
      break;
 8006318:	e067      	b.n	80063ea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	785b      	ldrb	r3, [r3, #1]
 800631e:	2b0b      	cmp	r3, #11
 8006320:	d851      	bhi.n	80063c6 <USBD_CDC_Setup+0x18a>
 8006322:	a201      	add	r2, pc, #4	@ (adr r2, 8006328 <USBD_CDC_Setup+0xec>)
 8006324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006328:	08006359 	.word	0x08006359
 800632c:	080063d5 	.word	0x080063d5
 8006330:	080063c7 	.word	0x080063c7
 8006334:	080063c7 	.word	0x080063c7
 8006338:	080063c7 	.word	0x080063c7
 800633c:	080063c7 	.word	0x080063c7
 8006340:	080063c7 	.word	0x080063c7
 8006344:	080063c7 	.word	0x080063c7
 8006348:	080063c7 	.word	0x080063c7
 800634c:	080063c7 	.word	0x080063c7
 8006350:	08006383 	.word	0x08006383
 8006354:	080063ad 	.word	0x080063ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800635e:	b2db      	uxtb	r3, r3
 8006360:	2b03      	cmp	r3, #3
 8006362:	d107      	bne.n	8006374 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006364:	f107 030a 	add.w	r3, r7, #10
 8006368:	2202      	movs	r2, #2
 800636a:	4619      	mov	r1, r3
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f001 fcfd 	bl	8007d6c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006372:	e032      	b.n	80063da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006374:	6839      	ldr	r1, [r7, #0]
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f001 fc7b 	bl	8007c72 <USBD_CtlError>
            ret = USBD_FAIL;
 800637c:	2303      	movs	r3, #3
 800637e:	75fb      	strb	r3, [r7, #23]
          break;
 8006380:	e02b      	b.n	80063da <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b03      	cmp	r3, #3
 800638c:	d107      	bne.n	800639e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800638e:	f107 030d 	add.w	r3, r7, #13
 8006392:	2201      	movs	r2, #1
 8006394:	4619      	mov	r1, r3
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f001 fce8 	bl	8007d6c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800639c:	e01d      	b.n	80063da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800639e:	6839      	ldr	r1, [r7, #0]
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f001 fc66 	bl	8007c72 <USBD_CtlError>
            ret = USBD_FAIL;
 80063a6:	2303      	movs	r3, #3
 80063a8:	75fb      	strb	r3, [r7, #23]
          break;
 80063aa:	e016      	b.n	80063da <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	2b03      	cmp	r3, #3
 80063b6:	d00f      	beq.n	80063d8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80063b8:	6839      	ldr	r1, [r7, #0]
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f001 fc59 	bl	8007c72 <USBD_CtlError>
            ret = USBD_FAIL;
 80063c0:	2303      	movs	r3, #3
 80063c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80063c4:	e008      	b.n	80063d8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80063c6:	6839      	ldr	r1, [r7, #0]
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f001 fc52 	bl	8007c72 <USBD_CtlError>
          ret = USBD_FAIL;
 80063ce:	2303      	movs	r3, #3
 80063d0:	75fb      	strb	r3, [r7, #23]
          break;
 80063d2:	e002      	b.n	80063da <USBD_CDC_Setup+0x19e>
          break;
 80063d4:	bf00      	nop
 80063d6:	e008      	b.n	80063ea <USBD_CDC_Setup+0x1ae>
          break;
 80063d8:	bf00      	nop
      }
      break;
 80063da:	e006      	b.n	80063ea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80063dc:	6839      	ldr	r1, [r7, #0]
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f001 fc47 	bl	8007c72 <USBD_CtlError>
      ret = USBD_FAIL;
 80063e4:	2303      	movs	r3, #3
 80063e6:	75fb      	strb	r3, [r7, #23]
      break;
 80063e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80063ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3718      	adds	r7, #24
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	460b      	mov	r3, r1
 80063fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006406:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	32b0      	adds	r2, #176	@ 0xb0
 8006412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d101      	bne.n	800641e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800641a:	2303      	movs	r3, #3
 800641c:	e065      	b.n	80064ea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	32b0      	adds	r2, #176	@ 0xb0
 8006428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800642c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800642e:	78fb      	ldrb	r3, [r7, #3]
 8006430:	f003 020f 	and.w	r2, r3, #15
 8006434:	6879      	ldr	r1, [r7, #4]
 8006436:	4613      	mov	r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4413      	add	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	440b      	add	r3, r1
 8006440:	3318      	adds	r3, #24
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d02f      	beq.n	80064a8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006448:	78fb      	ldrb	r3, [r7, #3]
 800644a:	f003 020f 	and.w	r2, r3, #15
 800644e:	6879      	ldr	r1, [r7, #4]
 8006450:	4613      	mov	r3, r2
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	4413      	add	r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	440b      	add	r3, r1
 800645a:	3318      	adds	r3, #24
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	78fb      	ldrb	r3, [r7, #3]
 8006460:	f003 010f 	and.w	r1, r3, #15
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	460b      	mov	r3, r1
 8006468:	00db      	lsls	r3, r3, #3
 800646a:	440b      	add	r3, r1
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	4403      	add	r3, r0
 8006470:	331c      	adds	r3, #28
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	fbb2 f1f3 	udiv	r1, r2, r3
 8006478:	fb01 f303 	mul.w	r3, r1, r3
 800647c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800647e:	2b00      	cmp	r3, #0
 8006480:	d112      	bne.n	80064a8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006482:	78fb      	ldrb	r3, [r7, #3]
 8006484:	f003 020f 	and.w	r2, r3, #15
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	4613      	mov	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	440b      	add	r3, r1
 8006494:	3318      	adds	r3, #24
 8006496:	2200      	movs	r2, #0
 8006498:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800649a:	78f9      	ldrb	r1, [r7, #3]
 800649c:	2300      	movs	r3, #0
 800649e:	2200      	movs	r2, #0
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f002 f934 	bl	800870e <USBD_LL_Transmit>
 80064a6:	e01f      	b.n	80064e8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	33b0      	adds	r3, #176	@ 0xb0
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4413      	add	r3, r2
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d010      	beq.n	80064e8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	33b0      	adds	r3, #176	@ 0xb0
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	4413      	add	r3, r2
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80064e4:	78fa      	ldrb	r2, [r7, #3]
 80064e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b084      	sub	sp, #16
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
 80064fa:	460b      	mov	r3, r1
 80064fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	32b0      	adds	r2, #176	@ 0xb0
 8006508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800650c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	32b0      	adds	r2, #176	@ 0xb0
 8006518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006520:	2303      	movs	r3, #3
 8006522:	e01a      	b.n	800655a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	4619      	mov	r1, r3
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f002 f932 	bl	8008792 <USBD_LL_GetRxDataSize>
 800652e:	4602      	mov	r2, r0
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	33b0      	adds	r3, #176	@ 0xb0
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	4413      	add	r3, r2
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006554:	4611      	mov	r1, r2
 8006556:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b084      	sub	sp, #16
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	32b0      	adds	r2, #176	@ 0xb0
 8006574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006578:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006580:	2303      	movs	r3, #3
 8006582:	e024      	b.n	80065ce <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	33b0      	adds	r3, #176	@ 0xb0
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	4413      	add	r3, r2
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d019      	beq.n	80065cc <USBD_CDC_EP0_RxReady+0x6a>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800659e:	2bff      	cmp	r3, #255	@ 0xff
 80065a0:	d014      	beq.n	80065cc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	33b0      	adds	r3, #176	@ 0xb0
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	4413      	add	r3, r2
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80065ba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80065c2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	22ff      	movs	r2, #255	@ 0xff
 80065c8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
	...

080065d8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b086      	sub	sp, #24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80065e0:	2182      	movs	r1, #130	@ 0x82
 80065e2:	4818      	ldr	r0, [pc, #96]	@ (8006644 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80065e4:	f000 fd0f 	bl	8007006 <USBD_GetEpDesc>
 80065e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80065ea:	2101      	movs	r1, #1
 80065ec:	4815      	ldr	r0, [pc, #84]	@ (8006644 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80065ee:	f000 fd0a 	bl	8007006 <USBD_GetEpDesc>
 80065f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80065f4:	2181      	movs	r1, #129	@ 0x81
 80065f6:	4813      	ldr	r0, [pc, #76]	@ (8006644 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80065f8:	f000 fd05 	bl	8007006 <USBD_GetEpDesc>
 80065fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d002      	beq.n	800660a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	2210      	movs	r2, #16
 8006608:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d006      	beq.n	800661e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	2200      	movs	r2, #0
 8006614:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006618:	711a      	strb	r2, [r3, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d006      	beq.n	8006632 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2200      	movs	r2, #0
 8006628:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800662c:	711a      	strb	r2, [r3, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2243      	movs	r2, #67	@ 0x43
 8006636:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006638:	4b02      	ldr	r3, [pc, #8]	@ (8006644 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800663a:	4618      	mov	r0, r3
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	2000009c 	.word	0x2000009c

08006648 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b086      	sub	sp, #24
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006650:	2182      	movs	r1, #130	@ 0x82
 8006652:	4818      	ldr	r0, [pc, #96]	@ (80066b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006654:	f000 fcd7 	bl	8007006 <USBD_GetEpDesc>
 8006658:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800665a:	2101      	movs	r1, #1
 800665c:	4815      	ldr	r0, [pc, #84]	@ (80066b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800665e:	f000 fcd2 	bl	8007006 <USBD_GetEpDesc>
 8006662:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006664:	2181      	movs	r1, #129	@ 0x81
 8006666:	4813      	ldr	r0, [pc, #76]	@ (80066b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006668:	f000 fccd 	bl	8007006 <USBD_GetEpDesc>
 800666c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d002      	beq.n	800667a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	2210      	movs	r2, #16
 8006678:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d006      	beq.n	800668e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	2200      	movs	r2, #0
 8006684:	711a      	strb	r2, [r3, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f042 0202 	orr.w	r2, r2, #2
 800668c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d006      	beq.n	80066a2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	711a      	strb	r2, [r3, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	f042 0202 	orr.w	r2, r2, #2
 80066a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2243      	movs	r2, #67	@ 0x43
 80066a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80066a8:	4b02      	ldr	r3, [pc, #8]	@ (80066b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3718      	adds	r7, #24
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	2000009c 	.word	0x2000009c

080066b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80066c0:	2182      	movs	r1, #130	@ 0x82
 80066c2:	4818      	ldr	r0, [pc, #96]	@ (8006724 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80066c4:	f000 fc9f 	bl	8007006 <USBD_GetEpDesc>
 80066c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80066ca:	2101      	movs	r1, #1
 80066cc:	4815      	ldr	r0, [pc, #84]	@ (8006724 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80066ce:	f000 fc9a 	bl	8007006 <USBD_GetEpDesc>
 80066d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80066d4:	2181      	movs	r1, #129	@ 0x81
 80066d6:	4813      	ldr	r0, [pc, #76]	@ (8006724 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80066d8:	f000 fc95 	bl	8007006 <USBD_GetEpDesc>
 80066dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d002      	beq.n	80066ea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2210      	movs	r2, #16
 80066e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d006      	beq.n	80066fe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066f8:	711a      	strb	r2, [r3, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d006      	beq.n	8006712 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800670c:	711a      	strb	r2, [r3, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2243      	movs	r2, #67	@ 0x43
 8006716:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006718:	4b02      	ldr	r3, [pc, #8]	@ (8006724 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800671a:	4618      	mov	r0, r3
 800671c:	3718      	adds	r7, #24
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	2000009c 	.word	0x2000009c

08006728 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	220a      	movs	r2, #10
 8006734:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006736:	4b03      	ldr	r3, [pc, #12]	@ (8006744 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006738:	4618      	mov	r0, r3
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr
 8006744:	20000058 	.word	0x20000058

08006748 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d101      	bne.n	800675c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006758:	2303      	movs	r3, #3
 800675a:	e009      	b.n	8006770 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	33b0      	adds	r3, #176	@ 0xb0
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	4413      	add	r3, r2
 800676a:	683a      	ldr	r2, [r7, #0]
 800676c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800677c:	b480      	push	{r7}
 800677e:	b087      	sub	sp, #28
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	32b0      	adds	r2, #176	@ 0xb0
 8006792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006796:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d101      	bne.n	80067a2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800679e:	2303      	movs	r3, #3
 80067a0:	e008      	b.n	80067b4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80067b2:	2300      	movs	r3, #0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	371c      	adds	r7, #28
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	32b0      	adds	r2, #176	@ 0xb0
 80067d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067d8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e004      	b.n	80067ee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	683a      	ldr	r2, [r7, #0]
 80067e8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
	...

080067fc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	32b0      	adds	r2, #176	@ 0xb0
 800680e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006812:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	32b0      	adds	r2, #176	@ 0xb0
 800681e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006826:	2303      	movs	r3, #3
 8006828:	e018      	b.n	800685c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	7c1b      	ldrb	r3, [r3, #16]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10a      	bne.n	8006848 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006832:	4b0c      	ldr	r3, [pc, #48]	@ (8006864 <USBD_CDC_ReceivePacket+0x68>)
 8006834:	7819      	ldrb	r1, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800683c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f001 ff85 	bl	8008750 <USBD_LL_PrepareReceive>
 8006846:	e008      	b.n	800685a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006848:	4b06      	ldr	r3, [pc, #24]	@ (8006864 <USBD_CDC_ReceivePacket+0x68>)
 800684a:	7819      	ldrb	r1, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006852:	2340      	movs	r3, #64	@ 0x40
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f001 ff7b 	bl	8008750 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800685a:	2300      	movs	r3, #0
}
 800685c:	4618      	mov	r0, r3
 800685e:	3710      	adds	r7, #16
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	200000e0 	.word	0x200000e0

08006868 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b086      	sub	sp, #24
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	4613      	mov	r3, r2
 8006874:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d101      	bne.n	8006880 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800687c:	2303      	movs	r3, #3
 800687e:	e01f      	b.n	80068c0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d003      	beq.n	80068a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	79fa      	ldrb	r2, [r7, #7]
 80068b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	f001 fdf5 	bl	80084a4 <USBD_LL_Init>
 80068ba:	4603      	mov	r3, r0
 80068bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80068be:	7dfb      	ldrb	r3, [r7, #23]
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3718      	adds	r7, #24
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80068d2:	2300      	movs	r3, #0
 80068d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d101      	bne.n	80068e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80068dc:	2303      	movs	r3, #3
 80068de:	e025      	b.n	800692c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	32ae      	adds	r2, #174	@ 0xae
 80068f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00f      	beq.n	800691c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	32ae      	adds	r2, #174	@ 0xae
 8006906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800690a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800690c:	f107 020e 	add.w	r2, r7, #14
 8006910:	4610      	mov	r0, r2
 8006912:	4798      	blx	r3
 8006914:	4602      	mov	r2, r0
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006922:	1c5a      	adds	r2, r3, #1
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f001 fdfd 	bl	800853c <USBD_LL_Start>
 8006942:	4603      	mov	r3, r0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3708      	adds	r7, #8
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006954:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006956:	4618      	mov	r0, r3
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr

08006962 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b084      	sub	sp, #16
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
 800696a:	460b      	mov	r3, r1
 800696c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800696e:	2300      	movs	r3, #0
 8006970:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006978:	2b00      	cmp	r3, #0
 800697a:	d009      	beq.n	8006990 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	78fa      	ldrb	r2, [r7, #3]
 8006986:	4611      	mov	r1, r2
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	4798      	blx	r3
 800698c:	4603      	mov	r3, r0
 800698e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006990:	7bfb      	ldrb	r3, [r7, #15]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}

0800699a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800699a:	b580      	push	{r7, lr}
 800699c:	b084      	sub	sp, #16
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
 80069a2:	460b      	mov	r3, r1
 80069a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80069a6:	2300      	movs	r3, #0
 80069a8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	78fa      	ldrb	r2, [r7, #3]
 80069b4:	4611      	mov	r1, r2
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	4798      	blx	r3
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d001      	beq.n	80069c4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80069c0:	2303      	movs	r3, #3
 80069c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80069c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3710      	adds	r7, #16
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b084      	sub	sp, #16
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]
 80069d6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80069de:	6839      	ldr	r1, [r7, #0]
 80069e0:	4618      	mov	r0, r3
 80069e2:	f001 f90c 	bl	8007bfe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2201      	movs	r2, #1
 80069ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80069f4:	461a      	mov	r2, r3
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006a02:	f003 031f 	and.w	r3, r3, #31
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d01a      	beq.n	8006a40 <USBD_LL_SetupStage+0x72>
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d822      	bhi.n	8006a54 <USBD_LL_SetupStage+0x86>
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d002      	beq.n	8006a18 <USBD_LL_SetupStage+0x4a>
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d00a      	beq.n	8006a2c <USBD_LL_SetupStage+0x5e>
 8006a16:	e01d      	b.n	8006a54 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006a1e:	4619      	mov	r1, r3
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 fb63 	bl	80070ec <USBD_StdDevReq>
 8006a26:	4603      	mov	r3, r0
 8006a28:	73fb      	strb	r3, [r7, #15]
      break;
 8006a2a:	e020      	b.n	8006a6e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006a32:	4619      	mov	r1, r3
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 fbcb 	bl	80071d0 <USBD_StdItfReq>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a3e:	e016      	b.n	8006a6e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006a46:	4619      	mov	r1, r3
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 fc2d 	bl	80072a8 <USBD_StdEPReq>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	73fb      	strb	r3, [r7, #15]
      break;
 8006a52:	e00c      	b.n	8006a6e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006a5a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	4619      	mov	r1, r3
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f001 fdca 	bl	80085fc <USBD_LL_StallEP>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8006a6c:	bf00      	nop
  }

  return ret;
 8006a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	460b      	mov	r3, r1
 8006a82:	607a      	str	r2, [r7, #4]
 8006a84:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006a86:	2300      	movs	r3, #0
 8006a88:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006a8a:	7afb      	ldrb	r3, [r7, #11]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d16e      	bne.n	8006b6e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006a96:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006a9e:	2b03      	cmp	r3, #3
 8006aa0:	f040 8098 	bne.w	8006bd4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	689a      	ldr	r2, [r3, #8]
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d913      	bls.n	8006ad8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	689a      	ldr	r2, [r3, #8]
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	1ad2      	subs	r2, r2, r3
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	68da      	ldr	r2, [r3, #12]
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	bf28      	it	cs
 8006aca:	4613      	movcs	r3, r2
 8006acc:	461a      	mov	r2, r3
 8006ace:	6879      	ldr	r1, [r7, #4]
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f001 f994 	bl	8007dfe <USBD_CtlContinueRx>
 8006ad6:	e07d      	b.n	8006bd4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006ade:	f003 031f 	and.w	r3, r3, #31
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d014      	beq.n	8006b10 <USBD_LL_DataOutStage+0x98>
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	d81d      	bhi.n	8006b26 <USBD_LL_DataOutStage+0xae>
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d002      	beq.n	8006af4 <USBD_LL_DataOutStage+0x7c>
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d003      	beq.n	8006afa <USBD_LL_DataOutStage+0x82>
 8006af2:	e018      	b.n	8006b26 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006af4:	2300      	movs	r3, #0
 8006af6:	75bb      	strb	r3, [r7, #22]
            break;
 8006af8:	e018      	b.n	8006b2c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	4619      	mov	r1, r3
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f000 fa64 	bl	8006fd2 <USBD_CoreFindIF>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	75bb      	strb	r3, [r7, #22]
            break;
 8006b0e:	e00d      	b.n	8006b2c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	4619      	mov	r1, r3
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f000 fa66 	bl	8006fec <USBD_CoreFindEP>
 8006b20:	4603      	mov	r3, r0
 8006b22:	75bb      	strb	r3, [r7, #22]
            break;
 8006b24:	e002      	b.n	8006b2c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006b26:	2300      	movs	r3, #0
 8006b28:	75bb      	strb	r3, [r7, #22]
            break;
 8006b2a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006b2c:	7dbb      	ldrb	r3, [r7, #22]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d119      	bne.n	8006b66 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d113      	bne.n	8006b66 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006b3e:	7dba      	ldrb	r2, [r7, #22]
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	32ae      	adds	r2, #174	@ 0xae
 8006b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00b      	beq.n	8006b66 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006b4e:	7dba      	ldrb	r2, [r7, #22]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006b56:	7dba      	ldrb	r2, [r7, #22]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	32ae      	adds	r2, #174	@ 0xae
 8006b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	68f8      	ldr	r0, [r7, #12]
 8006b64:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006b66:	68f8      	ldr	r0, [r7, #12]
 8006b68:	f001 f95a 	bl	8007e20 <USBD_CtlSendStatus>
 8006b6c:	e032      	b.n	8006bd4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006b6e:	7afb      	ldrb	r3, [r7, #11]
 8006b70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	4619      	mov	r1, r3
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 fa37 	bl	8006fec <USBD_CoreFindEP>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b82:	7dbb      	ldrb	r3, [r7, #22]
 8006b84:	2bff      	cmp	r3, #255	@ 0xff
 8006b86:	d025      	beq.n	8006bd4 <USBD_LL_DataOutStage+0x15c>
 8006b88:	7dbb      	ldrb	r3, [r7, #22]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d122      	bne.n	8006bd4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b03      	cmp	r3, #3
 8006b98:	d117      	bne.n	8006bca <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006b9a:	7dba      	ldrb	r2, [r7, #22]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	32ae      	adds	r2, #174	@ 0xae
 8006ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00f      	beq.n	8006bca <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006baa:	7dba      	ldrb	r2, [r7, #22]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006bb2:	7dba      	ldrb	r2, [r7, #22]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	32ae      	adds	r2, #174	@ 0xae
 8006bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	7afa      	ldrb	r2, [r7, #11]
 8006bc0:	4611      	mov	r1, r2
 8006bc2:	68f8      	ldr	r0, [r7, #12]
 8006bc4:	4798      	blx	r3
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006bca:	7dfb      	ldrb	r3, [r7, #23]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d001      	beq.n	8006bd4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006bd0:	7dfb      	ldrb	r3, [r7, #23]
 8006bd2:	e000      	b.n	8006bd6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3718      	adds	r7, #24
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b086      	sub	sp, #24
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	60f8      	str	r0, [r7, #12]
 8006be6:	460b      	mov	r3, r1
 8006be8:	607a      	str	r2, [r7, #4]
 8006bea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006bec:	7afb      	ldrb	r3, [r7, #11]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d16f      	bne.n	8006cd2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	3314      	adds	r3, #20
 8006bf6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d15a      	bne.n	8006cb8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	689a      	ldr	r2, [r3, #8]
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d914      	bls.n	8006c38 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	689a      	ldr	r2, [r3, #8]
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	1ad2      	subs	r2, r2, r3
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	461a      	mov	r2, r3
 8006c22:	6879      	ldr	r1, [r7, #4]
 8006c24:	68f8      	ldr	r0, [r7, #12]
 8006c26:	f001 f8bc 	bl	8007da2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	2100      	movs	r1, #0
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f001 fd8d 	bl	8008750 <USBD_LL_PrepareReceive>
 8006c36:	e03f      	b.n	8006cb8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	68da      	ldr	r2, [r3, #12]
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d11c      	bne.n	8006c7e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d316      	bcc.n	8006c7e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d20f      	bcs.n	8006c7e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006c5e:	2200      	movs	r2, #0
 8006c60:	2100      	movs	r1, #0
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f001 f89d 	bl	8007da2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006c70:	2300      	movs	r3, #0
 8006c72:	2200      	movs	r2, #0
 8006c74:	2100      	movs	r1, #0
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f001 fd6a 	bl	8008750 <USBD_LL_PrepareReceive>
 8006c7c:	e01c      	b.n	8006cb8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b03      	cmp	r3, #3
 8006c88:	d10f      	bne.n	8006caa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d009      	beq.n	8006caa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006caa:	2180      	movs	r1, #128	@ 0x80
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f001 fca5 	bl	80085fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	f001 f8c7 	bl	8007e46 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d03a      	beq.n	8006d38 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f7ff fe42 	bl	800694c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006cd0:	e032      	b.n	8006d38 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006cd2:	7afb      	ldrb	r3, [r7, #11]
 8006cd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	4619      	mov	r1, r3
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f000 f985 	bl	8006fec <USBD_CoreFindEP>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ce6:	7dfb      	ldrb	r3, [r7, #23]
 8006ce8:	2bff      	cmp	r3, #255	@ 0xff
 8006cea:	d025      	beq.n	8006d38 <USBD_LL_DataInStage+0x15a>
 8006cec:	7dfb      	ldrb	r3, [r7, #23]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d122      	bne.n	8006d38 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	2b03      	cmp	r3, #3
 8006cfc:	d11c      	bne.n	8006d38 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006cfe:	7dfa      	ldrb	r2, [r7, #23]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	32ae      	adds	r2, #174	@ 0xae
 8006d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d014      	beq.n	8006d38 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006d0e:	7dfa      	ldrb	r2, [r7, #23]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006d16:	7dfa      	ldrb	r2, [r7, #23]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	32ae      	adds	r2, #174	@ 0xae
 8006d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	7afa      	ldrb	r2, [r7, #11]
 8006d24:	4611      	mov	r1, r2
 8006d26:	68f8      	ldr	r0, [r7, #12]
 8006d28:	4798      	blx	r3
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006d2e:	7dbb      	ldrb	r3, [r7, #22]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d001      	beq.n	8006d38 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006d34:	7dbb      	ldrb	r3, [r7, #22]
 8006d36:	e000      	b.n	8006d3a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3718      	adds	r7, #24
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}

08006d42 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006d42:	b580      	push	{r7, lr}
 8006d44:	b084      	sub	sp, #16
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d014      	beq.n	8006da8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00e      	beq.n	8006da8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	6852      	ldr	r2, [r2, #4]
 8006d96:	b2d2      	uxtb	r2, r2
 8006d98:	4611      	mov	r1, r2
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	4798      	blx	r3
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006da4:	2303      	movs	r3, #3
 8006da6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006da8:	2340      	movs	r3, #64	@ 0x40
 8006daa:	2200      	movs	r2, #0
 8006dac:	2100      	movs	r1, #0
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f001 fbdf 	bl	8008572 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2240      	movs	r2, #64	@ 0x40
 8006dc0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006dc4:	2340      	movs	r3, #64	@ 0x40
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	2180      	movs	r1, #128	@ 0x80
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f001 fbd1 	bl	8008572 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2240      	movs	r2, #64	@ 0x40
 8006dda:	621a      	str	r2, [r3, #32]

  return ret;
 8006ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b083      	sub	sp, #12
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
 8006dee:	460b      	mov	r3, r1
 8006df0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	78fa      	ldrb	r2, [r7, #3]
 8006df6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	370c      	adds	r7, #12
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006e06:	b480      	push	{r7}
 8006e08:	b083      	sub	sp, #12
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	d006      	beq.n	8006e28 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e20:	b2da      	uxtb	r2, r3
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2204      	movs	r2, #4
 8006e2c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	370c      	adds	r7, #12
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr

08006e3e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	d106      	bne.n	8006e60 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006e58:	b2da      	uxtb	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	370c      	adds	r7, #12
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr

08006e6e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b082      	sub	sp, #8
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	2b03      	cmp	r3, #3
 8006e80:	d110      	bne.n	8006ea4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d00b      	beq.n	8006ea4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e92:	69db      	ldr	r3, [r3, #28]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d005      	beq.n	8006ea4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e9e:	69db      	ldr	r3, [r3, #28]
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3708      	adds	r7, #8
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b082      	sub	sp, #8
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	32ae      	adds	r2, #174	@ 0xae
 8006ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d101      	bne.n	8006ed0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e01c      	b.n	8006f0a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	2b03      	cmp	r3, #3
 8006eda:	d115      	bne.n	8006f08 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	32ae      	adds	r2, #174	@ 0xae
 8006ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eea:	6a1b      	ldr	r3, [r3, #32]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00b      	beq.n	8006f08 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	32ae      	adds	r2, #174	@ 0xae
 8006efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006efe:	6a1b      	ldr	r3, [r3, #32]
 8006f00:	78fa      	ldrb	r2, [r7, #3]
 8006f02:	4611      	mov	r1, r2
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b082      	sub	sp, #8
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	32ae      	adds	r2, #174	@ 0xae
 8006f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006f30:	2303      	movs	r3, #3
 8006f32:	e01c      	b.n	8006f6e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b03      	cmp	r3, #3
 8006f3e:	d115      	bne.n	8006f6c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	32ae      	adds	r2, #174	@ 0xae
 8006f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00b      	beq.n	8006f6c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	32ae      	adds	r2, #174	@ 0xae
 8006f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f64:	78fa      	ldrb	r2, [r7, #3]
 8006f66:	4611      	mov	r1, r2
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3708      	adds	r7, #8
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00e      	beq.n	8006fc8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	6852      	ldr	r2, [r2, #4]
 8006fb6:	b2d2      	uxtb	r2, r2
 8006fb8:	4611      	mov	r1, r2
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	4798      	blx	r3
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d001      	beq.n	8006fc8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b083      	sub	sp, #12
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
 8006fda:	460b      	mov	r3, r1
 8006fdc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006fde:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006ff8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr

08007006 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007006:	b580      	push	{r7, lr}
 8007008:	b086      	sub	sp, #24
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
 800700e:	460b      	mov	r3, r1
 8007010:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800701a:	2300      	movs	r3, #0
 800701c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	885b      	ldrh	r3, [r3, #2]
 8007022:	b29b      	uxth	r3, r3
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	7812      	ldrb	r2, [r2, #0]
 8007028:	4293      	cmp	r3, r2
 800702a:	d91f      	bls.n	800706c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007032:	e013      	b.n	800705c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007034:	f107 030a 	add.w	r3, r7, #10
 8007038:	4619      	mov	r1, r3
 800703a:	6978      	ldr	r0, [r7, #20]
 800703c:	f000 f81b 	bl	8007076 <USBD_GetNextDesc>
 8007040:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	785b      	ldrb	r3, [r3, #1]
 8007046:	2b05      	cmp	r3, #5
 8007048:	d108      	bne.n	800705c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	789b      	ldrb	r3, [r3, #2]
 8007052:	78fa      	ldrb	r2, [r7, #3]
 8007054:	429a      	cmp	r2, r3
 8007056:	d008      	beq.n	800706a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007058:	2300      	movs	r3, #0
 800705a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	885b      	ldrh	r3, [r3, #2]
 8007060:	b29a      	uxth	r2, r3
 8007062:	897b      	ldrh	r3, [r7, #10]
 8007064:	429a      	cmp	r2, r3
 8007066:	d8e5      	bhi.n	8007034 <USBD_GetEpDesc+0x2e>
 8007068:	e000      	b.n	800706c <USBD_GetEpDesc+0x66>
          break;
 800706a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800706c:	693b      	ldr	r3, [r7, #16]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3718      	adds	r7, #24
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007076:	b480      	push	{r7}
 8007078:	b085      	sub	sp, #20
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	881b      	ldrh	r3, [r3, #0]
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	7812      	ldrb	r2, [r2, #0]
 800708c:	4413      	add	r3, r2
 800708e:	b29a      	uxth	r2, r3
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	461a      	mov	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4413      	add	r3, r2
 800709e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80070a0:	68fb      	ldr	r3, [r7, #12]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b087      	sub	sp, #28
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	3301      	adds	r3, #1
 80070c4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80070cc:	8a3b      	ldrh	r3, [r7, #16]
 80070ce:	021b      	lsls	r3, r3, #8
 80070d0:	b21a      	sxth	r2, r3
 80070d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	b21b      	sxth	r3, r3
 80070da:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80070dc:	89fb      	ldrh	r3, [r7, #14]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	371c      	adds	r7, #28
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
	...

080070ec <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80070f6:	2300      	movs	r3, #0
 80070f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007102:	2b40      	cmp	r3, #64	@ 0x40
 8007104:	d005      	beq.n	8007112 <USBD_StdDevReq+0x26>
 8007106:	2b40      	cmp	r3, #64	@ 0x40
 8007108:	d857      	bhi.n	80071ba <USBD_StdDevReq+0xce>
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00f      	beq.n	800712e <USBD_StdDevReq+0x42>
 800710e:	2b20      	cmp	r3, #32
 8007110:	d153      	bne.n	80071ba <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	32ae      	adds	r2, #174	@ 0xae
 800711c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	6839      	ldr	r1, [r7, #0]
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	4798      	blx	r3
 8007128:	4603      	mov	r3, r0
 800712a:	73fb      	strb	r3, [r7, #15]
      break;
 800712c:	e04a      	b.n	80071c4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	785b      	ldrb	r3, [r3, #1]
 8007132:	2b09      	cmp	r3, #9
 8007134:	d83b      	bhi.n	80071ae <USBD_StdDevReq+0xc2>
 8007136:	a201      	add	r2, pc, #4	@ (adr r2, 800713c <USBD_StdDevReq+0x50>)
 8007138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713c:	08007191 	.word	0x08007191
 8007140:	080071a5 	.word	0x080071a5
 8007144:	080071af 	.word	0x080071af
 8007148:	0800719b 	.word	0x0800719b
 800714c:	080071af 	.word	0x080071af
 8007150:	0800716f 	.word	0x0800716f
 8007154:	08007165 	.word	0x08007165
 8007158:	080071af 	.word	0x080071af
 800715c:	08007187 	.word	0x08007187
 8007160:	08007179 	.word	0x08007179
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007164:	6839      	ldr	r1, [r7, #0]
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 fa3c 	bl	80075e4 <USBD_GetDescriptor>
          break;
 800716c:	e024      	b.n	80071b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800716e:	6839      	ldr	r1, [r7, #0]
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 fba1 	bl	80078b8 <USBD_SetAddress>
          break;
 8007176:	e01f      	b.n	80071b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007178:	6839      	ldr	r1, [r7, #0]
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 fbe0 	bl	8007940 <USBD_SetConfig>
 8007180:	4603      	mov	r3, r0
 8007182:	73fb      	strb	r3, [r7, #15]
          break;
 8007184:	e018      	b.n	80071b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007186:	6839      	ldr	r1, [r7, #0]
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 fc83 	bl	8007a94 <USBD_GetConfig>
          break;
 800718e:	e013      	b.n	80071b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007190:	6839      	ldr	r1, [r7, #0]
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 fcb4 	bl	8007b00 <USBD_GetStatus>
          break;
 8007198:	e00e      	b.n	80071b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800719a:	6839      	ldr	r1, [r7, #0]
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fce3 	bl	8007b68 <USBD_SetFeature>
          break;
 80071a2:	e009      	b.n	80071b8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80071a4:	6839      	ldr	r1, [r7, #0]
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fd07 	bl	8007bba <USBD_ClrFeature>
          break;
 80071ac:	e004      	b.n	80071b8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80071ae:	6839      	ldr	r1, [r7, #0]
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fd5e 	bl	8007c72 <USBD_CtlError>
          break;
 80071b6:	bf00      	nop
      }
      break;
 80071b8:	e004      	b.n	80071c4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80071ba:	6839      	ldr	r1, [r7, #0]
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fd58 	bl	8007c72 <USBD_CtlError>
      break;
 80071c2:	bf00      	nop
  }

  return ret;
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop

080071d0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80071da:	2300      	movs	r3, #0
 80071dc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80071e6:	2b40      	cmp	r3, #64	@ 0x40
 80071e8:	d005      	beq.n	80071f6 <USBD_StdItfReq+0x26>
 80071ea:	2b40      	cmp	r3, #64	@ 0x40
 80071ec:	d852      	bhi.n	8007294 <USBD_StdItfReq+0xc4>
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d001      	beq.n	80071f6 <USBD_StdItfReq+0x26>
 80071f2:	2b20      	cmp	r3, #32
 80071f4:	d14e      	bne.n	8007294 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	3b01      	subs	r3, #1
 8007200:	2b02      	cmp	r3, #2
 8007202:	d840      	bhi.n	8007286 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	889b      	ldrh	r3, [r3, #4]
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b01      	cmp	r3, #1
 800720c:	d836      	bhi.n	800727c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	889b      	ldrh	r3, [r3, #4]
 8007212:	b2db      	uxtb	r3, r3
 8007214:	4619      	mov	r1, r3
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f7ff fedb 	bl	8006fd2 <USBD_CoreFindIF>
 800721c:	4603      	mov	r3, r0
 800721e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007220:	7bbb      	ldrb	r3, [r7, #14]
 8007222:	2bff      	cmp	r3, #255	@ 0xff
 8007224:	d01d      	beq.n	8007262 <USBD_StdItfReq+0x92>
 8007226:	7bbb      	ldrb	r3, [r7, #14]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d11a      	bne.n	8007262 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800722c:	7bba      	ldrb	r2, [r7, #14]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	32ae      	adds	r2, #174	@ 0xae
 8007232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00f      	beq.n	800725c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800723c:	7bba      	ldrb	r2, [r7, #14]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007244:	7bba      	ldrb	r2, [r7, #14]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	32ae      	adds	r2, #174	@ 0xae
 800724a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	6839      	ldr	r1, [r7, #0]
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	4798      	blx	r3
 8007256:	4603      	mov	r3, r0
 8007258:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800725a:	e004      	b.n	8007266 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800725c:	2303      	movs	r3, #3
 800725e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007260:	e001      	b.n	8007266 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007262:	2303      	movs	r3, #3
 8007264:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	88db      	ldrh	r3, [r3, #6]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d110      	bne.n	8007290 <USBD_StdItfReq+0xc0>
 800726e:	7bfb      	ldrb	r3, [r7, #15]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d10d      	bne.n	8007290 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fdd3 	bl	8007e20 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800727a:	e009      	b.n	8007290 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800727c:	6839      	ldr	r1, [r7, #0]
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 fcf7 	bl	8007c72 <USBD_CtlError>
          break;
 8007284:	e004      	b.n	8007290 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007286:	6839      	ldr	r1, [r7, #0]
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 fcf2 	bl	8007c72 <USBD_CtlError>
          break;
 800728e:	e000      	b.n	8007292 <USBD_StdItfReq+0xc2>
          break;
 8007290:	bf00      	nop
      }
      break;
 8007292:	e004      	b.n	800729e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007294:	6839      	ldr	r1, [r7, #0]
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 fceb 	bl	8007c72 <USBD_CtlError>
      break;
 800729c:	bf00      	nop
  }

  return ret;
 800729e:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	889b      	ldrh	r3, [r3, #4]
 80072ba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80072c4:	2b40      	cmp	r3, #64	@ 0x40
 80072c6:	d007      	beq.n	80072d8 <USBD_StdEPReq+0x30>
 80072c8:	2b40      	cmp	r3, #64	@ 0x40
 80072ca:	f200 817f 	bhi.w	80075cc <USBD_StdEPReq+0x324>
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d02a      	beq.n	8007328 <USBD_StdEPReq+0x80>
 80072d2:	2b20      	cmp	r3, #32
 80072d4:	f040 817a 	bne.w	80075cc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80072d8:	7bbb      	ldrb	r3, [r7, #14]
 80072da:	4619      	mov	r1, r3
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7ff fe85 	bl	8006fec <USBD_CoreFindEP>
 80072e2:	4603      	mov	r3, r0
 80072e4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072e6:	7b7b      	ldrb	r3, [r7, #13]
 80072e8:	2bff      	cmp	r3, #255	@ 0xff
 80072ea:	f000 8174 	beq.w	80075d6 <USBD_StdEPReq+0x32e>
 80072ee:	7b7b      	ldrb	r3, [r7, #13]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f040 8170 	bne.w	80075d6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80072f6:	7b7a      	ldrb	r2, [r7, #13]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80072fe:	7b7a      	ldrb	r2, [r7, #13]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	32ae      	adds	r2, #174	@ 0xae
 8007304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	2b00      	cmp	r3, #0
 800730c:	f000 8163 	beq.w	80075d6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007310:	7b7a      	ldrb	r2, [r7, #13]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	32ae      	adds	r2, #174	@ 0xae
 8007316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	6839      	ldr	r1, [r7, #0]
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	4798      	blx	r3
 8007322:	4603      	mov	r3, r0
 8007324:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007326:	e156      	b.n	80075d6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	785b      	ldrb	r3, [r3, #1]
 800732c:	2b03      	cmp	r3, #3
 800732e:	d008      	beq.n	8007342 <USBD_StdEPReq+0x9a>
 8007330:	2b03      	cmp	r3, #3
 8007332:	f300 8145 	bgt.w	80075c0 <USBD_StdEPReq+0x318>
 8007336:	2b00      	cmp	r3, #0
 8007338:	f000 809b 	beq.w	8007472 <USBD_StdEPReq+0x1ca>
 800733c:	2b01      	cmp	r3, #1
 800733e:	d03c      	beq.n	80073ba <USBD_StdEPReq+0x112>
 8007340:	e13e      	b.n	80075c0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b02      	cmp	r3, #2
 800734c:	d002      	beq.n	8007354 <USBD_StdEPReq+0xac>
 800734e:	2b03      	cmp	r3, #3
 8007350:	d016      	beq.n	8007380 <USBD_StdEPReq+0xd8>
 8007352:	e02c      	b.n	80073ae <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007354:	7bbb      	ldrb	r3, [r7, #14]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00d      	beq.n	8007376 <USBD_StdEPReq+0xce>
 800735a:	7bbb      	ldrb	r3, [r7, #14]
 800735c:	2b80      	cmp	r3, #128	@ 0x80
 800735e:	d00a      	beq.n	8007376 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007360:	7bbb      	ldrb	r3, [r7, #14]
 8007362:	4619      	mov	r1, r3
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f001 f949 	bl	80085fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800736a:	2180      	movs	r1, #128	@ 0x80
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f001 f945 	bl	80085fc <USBD_LL_StallEP>
 8007372:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007374:	e020      	b.n	80073b8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007376:	6839      	ldr	r1, [r7, #0]
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 fc7a 	bl	8007c72 <USBD_CtlError>
              break;
 800737e:	e01b      	b.n	80073b8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	885b      	ldrh	r3, [r3, #2]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10e      	bne.n	80073a6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007388:	7bbb      	ldrb	r3, [r7, #14]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00b      	beq.n	80073a6 <USBD_StdEPReq+0xfe>
 800738e:	7bbb      	ldrb	r3, [r7, #14]
 8007390:	2b80      	cmp	r3, #128	@ 0x80
 8007392:	d008      	beq.n	80073a6 <USBD_StdEPReq+0xfe>
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	88db      	ldrh	r3, [r3, #6]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d104      	bne.n	80073a6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800739c:	7bbb      	ldrb	r3, [r7, #14]
 800739e:	4619      	mov	r1, r3
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f001 f92b 	bl	80085fc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 fd3a 	bl	8007e20 <USBD_CtlSendStatus>

              break;
 80073ac:	e004      	b.n	80073b8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80073ae:	6839      	ldr	r1, [r7, #0]
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 fc5e 	bl	8007c72 <USBD_CtlError>
              break;
 80073b6:	bf00      	nop
          }
          break;
 80073b8:	e107      	b.n	80075ca <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d002      	beq.n	80073cc <USBD_StdEPReq+0x124>
 80073c6:	2b03      	cmp	r3, #3
 80073c8:	d016      	beq.n	80073f8 <USBD_StdEPReq+0x150>
 80073ca:	e04b      	b.n	8007464 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80073cc:	7bbb      	ldrb	r3, [r7, #14]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00d      	beq.n	80073ee <USBD_StdEPReq+0x146>
 80073d2:	7bbb      	ldrb	r3, [r7, #14]
 80073d4:	2b80      	cmp	r3, #128	@ 0x80
 80073d6:	d00a      	beq.n	80073ee <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80073d8:	7bbb      	ldrb	r3, [r7, #14]
 80073da:	4619      	mov	r1, r3
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f001 f90d 	bl	80085fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80073e2:	2180      	movs	r1, #128	@ 0x80
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f001 f909 	bl	80085fc <USBD_LL_StallEP>
 80073ea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80073ec:	e040      	b.n	8007470 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80073ee:	6839      	ldr	r1, [r7, #0]
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 fc3e 	bl	8007c72 <USBD_CtlError>
              break;
 80073f6:	e03b      	b.n	8007470 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	885b      	ldrh	r3, [r3, #2]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d136      	bne.n	800746e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007400:	7bbb      	ldrb	r3, [r7, #14]
 8007402:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007406:	2b00      	cmp	r3, #0
 8007408:	d004      	beq.n	8007414 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800740a:	7bbb      	ldrb	r3, [r7, #14]
 800740c:	4619      	mov	r1, r3
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f001 f913 	bl	800863a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 fd03 	bl	8007e20 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800741a:	7bbb      	ldrb	r3, [r7, #14]
 800741c:	4619      	mov	r1, r3
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f7ff fde4 	bl	8006fec <USBD_CoreFindEP>
 8007424:	4603      	mov	r3, r0
 8007426:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007428:	7b7b      	ldrb	r3, [r7, #13]
 800742a:	2bff      	cmp	r3, #255	@ 0xff
 800742c:	d01f      	beq.n	800746e <USBD_StdEPReq+0x1c6>
 800742e:	7b7b      	ldrb	r3, [r7, #13]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d11c      	bne.n	800746e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007434:	7b7a      	ldrb	r2, [r7, #13]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800743c:	7b7a      	ldrb	r2, [r7, #13]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	32ae      	adds	r2, #174	@ 0xae
 8007442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d010      	beq.n	800746e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800744c:	7b7a      	ldrb	r2, [r7, #13]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	32ae      	adds	r2, #174	@ 0xae
 8007452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	6839      	ldr	r1, [r7, #0]
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	4798      	blx	r3
 800745e:	4603      	mov	r3, r0
 8007460:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007462:	e004      	b.n	800746e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007464:	6839      	ldr	r1, [r7, #0]
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fc03 	bl	8007c72 <USBD_CtlError>
              break;
 800746c:	e000      	b.n	8007470 <USBD_StdEPReq+0x1c8>
              break;
 800746e:	bf00      	nop
          }
          break;
 8007470:	e0ab      	b.n	80075ca <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007478:	b2db      	uxtb	r3, r3
 800747a:	2b02      	cmp	r3, #2
 800747c:	d002      	beq.n	8007484 <USBD_StdEPReq+0x1dc>
 800747e:	2b03      	cmp	r3, #3
 8007480:	d032      	beq.n	80074e8 <USBD_StdEPReq+0x240>
 8007482:	e097      	b.n	80075b4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007484:	7bbb      	ldrb	r3, [r7, #14]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d007      	beq.n	800749a <USBD_StdEPReq+0x1f2>
 800748a:	7bbb      	ldrb	r3, [r7, #14]
 800748c:	2b80      	cmp	r3, #128	@ 0x80
 800748e:	d004      	beq.n	800749a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007490:	6839      	ldr	r1, [r7, #0]
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fbed 	bl	8007c72 <USBD_CtlError>
                break;
 8007498:	e091      	b.n	80075be <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800749a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	da0b      	bge.n	80074ba <USBD_StdEPReq+0x212>
 80074a2:	7bbb      	ldrb	r3, [r7, #14]
 80074a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80074a8:	4613      	mov	r3, r2
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	4413      	add	r3, r2
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	3310      	adds	r3, #16
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	4413      	add	r3, r2
 80074b6:	3304      	adds	r3, #4
 80074b8:	e00b      	b.n	80074d2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80074ba:	7bbb      	ldrb	r3, [r7, #14]
 80074bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80074c0:	4613      	mov	r3, r2
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	4413      	add	r3, r2
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	4413      	add	r3, r2
 80074d0:	3304      	adds	r3, #4
 80074d2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2200      	movs	r2, #0
 80074d8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	2202      	movs	r2, #2
 80074de:	4619      	mov	r1, r3
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 fc43 	bl	8007d6c <USBD_CtlSendData>
              break;
 80074e6:	e06a      	b.n	80075be <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80074e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	da11      	bge.n	8007514 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80074f0:	7bbb      	ldrb	r3, [r7, #14]
 80074f2:	f003 020f 	and.w	r2, r3, #15
 80074f6:	6879      	ldr	r1, [r7, #4]
 80074f8:	4613      	mov	r3, r2
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	4413      	add	r3, r2
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	440b      	add	r3, r1
 8007502:	3324      	adds	r3, #36	@ 0x24
 8007504:	881b      	ldrh	r3, [r3, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d117      	bne.n	800753a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800750a:	6839      	ldr	r1, [r7, #0]
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fbb0 	bl	8007c72 <USBD_CtlError>
                  break;
 8007512:	e054      	b.n	80075be <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007514:	7bbb      	ldrb	r3, [r7, #14]
 8007516:	f003 020f 	and.w	r2, r3, #15
 800751a:	6879      	ldr	r1, [r7, #4]
 800751c:	4613      	mov	r3, r2
 800751e:	009b      	lsls	r3, r3, #2
 8007520:	4413      	add	r3, r2
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	440b      	add	r3, r1
 8007526:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800752a:	881b      	ldrh	r3, [r3, #0]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d104      	bne.n	800753a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fb9d 	bl	8007c72 <USBD_CtlError>
                  break;
 8007538:	e041      	b.n	80075be <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800753a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800753e:	2b00      	cmp	r3, #0
 8007540:	da0b      	bge.n	800755a <USBD_StdEPReq+0x2b2>
 8007542:	7bbb      	ldrb	r3, [r7, #14]
 8007544:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007548:	4613      	mov	r3, r2
 800754a:	009b      	lsls	r3, r3, #2
 800754c:	4413      	add	r3, r2
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	3310      	adds	r3, #16
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	4413      	add	r3, r2
 8007556:	3304      	adds	r3, #4
 8007558:	e00b      	b.n	8007572 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800755a:	7bbb      	ldrb	r3, [r7, #14]
 800755c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007560:	4613      	mov	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	4413      	add	r3, r2
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	4413      	add	r3, r2
 8007570:	3304      	adds	r3, #4
 8007572:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007574:	7bbb      	ldrb	r3, [r7, #14]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d002      	beq.n	8007580 <USBD_StdEPReq+0x2d8>
 800757a:	7bbb      	ldrb	r3, [r7, #14]
 800757c:	2b80      	cmp	r3, #128	@ 0x80
 800757e:	d103      	bne.n	8007588 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	2200      	movs	r2, #0
 8007584:	601a      	str	r2, [r3, #0]
 8007586:	e00e      	b.n	80075a6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007588:	7bbb      	ldrb	r3, [r7, #14]
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f001 f873 	bl	8008678 <USBD_LL_IsStallEP>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d003      	beq.n	80075a0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	2201      	movs	r2, #1
 800759c:	601a      	str	r2, [r3, #0]
 800759e:	e002      	b.n	80075a6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2200      	movs	r2, #0
 80075a4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	2202      	movs	r2, #2
 80075aa:	4619      	mov	r1, r3
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 fbdd 	bl	8007d6c <USBD_CtlSendData>
              break;
 80075b2:	e004      	b.n	80075be <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80075b4:	6839      	ldr	r1, [r7, #0]
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fb5b 	bl	8007c72 <USBD_CtlError>
              break;
 80075bc:	bf00      	nop
          }
          break;
 80075be:	e004      	b.n	80075ca <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80075c0:	6839      	ldr	r1, [r7, #0]
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fb55 	bl	8007c72 <USBD_CtlError>
          break;
 80075c8:	bf00      	nop
      }
      break;
 80075ca:	e005      	b.n	80075d8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80075cc:	6839      	ldr	r1, [r7, #0]
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 fb4f 	bl	8007c72 <USBD_CtlError>
      break;
 80075d4:	e000      	b.n	80075d8 <USBD_StdEPReq+0x330>
      break;
 80075d6:	bf00      	nop
  }

  return ret;
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3710      	adds	r7, #16
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
	...

080075e4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80075ee:	2300      	movs	r3, #0
 80075f0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80075f2:	2300      	movs	r3, #0
 80075f4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80075f6:	2300      	movs	r3, #0
 80075f8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	885b      	ldrh	r3, [r3, #2]
 80075fe:	0a1b      	lsrs	r3, r3, #8
 8007600:	b29b      	uxth	r3, r3
 8007602:	3b01      	subs	r3, #1
 8007604:	2b06      	cmp	r3, #6
 8007606:	f200 8128 	bhi.w	800785a <USBD_GetDescriptor+0x276>
 800760a:	a201      	add	r2, pc, #4	@ (adr r2, 8007610 <USBD_GetDescriptor+0x2c>)
 800760c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007610:	0800762d 	.word	0x0800762d
 8007614:	08007645 	.word	0x08007645
 8007618:	08007685 	.word	0x08007685
 800761c:	0800785b 	.word	0x0800785b
 8007620:	0800785b 	.word	0x0800785b
 8007624:	080077fb 	.word	0x080077fb
 8007628:	08007827 	.word	0x08007827
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	7c12      	ldrb	r2, [r2, #16]
 8007638:	f107 0108 	add.w	r1, r7, #8
 800763c:	4610      	mov	r0, r2
 800763e:	4798      	blx	r3
 8007640:	60f8      	str	r0, [r7, #12]
      break;
 8007642:	e112      	b.n	800786a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	7c1b      	ldrb	r3, [r3, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d10d      	bne.n	8007668 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007654:	f107 0208 	add.w	r2, r7, #8
 8007658:	4610      	mov	r0, r2
 800765a:	4798      	blx	r3
 800765c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	3301      	adds	r3, #1
 8007662:	2202      	movs	r2, #2
 8007664:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007666:	e100      	b.n	800786a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800766e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007670:	f107 0208 	add.w	r2, r7, #8
 8007674:	4610      	mov	r0, r2
 8007676:	4798      	blx	r3
 8007678:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	3301      	adds	r3, #1
 800767e:	2202      	movs	r2, #2
 8007680:	701a      	strb	r2, [r3, #0]
      break;
 8007682:	e0f2      	b.n	800786a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	885b      	ldrh	r3, [r3, #2]
 8007688:	b2db      	uxtb	r3, r3
 800768a:	2b05      	cmp	r3, #5
 800768c:	f200 80ac 	bhi.w	80077e8 <USBD_GetDescriptor+0x204>
 8007690:	a201      	add	r2, pc, #4	@ (adr r2, 8007698 <USBD_GetDescriptor+0xb4>)
 8007692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007696:	bf00      	nop
 8007698:	080076b1 	.word	0x080076b1
 800769c:	080076e5 	.word	0x080076e5
 80076a0:	08007719 	.word	0x08007719
 80076a4:	0800774d 	.word	0x0800774d
 80076a8:	08007781 	.word	0x08007781
 80076ac:	080077b5 	.word	0x080077b5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00b      	beq.n	80076d4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	7c12      	ldrb	r2, [r2, #16]
 80076c8:	f107 0108 	add.w	r1, r7, #8
 80076cc:	4610      	mov	r0, r2
 80076ce:	4798      	blx	r3
 80076d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80076d2:	e091      	b.n	80077f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80076d4:	6839      	ldr	r1, [r7, #0]
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 facb 	bl	8007c72 <USBD_CtlError>
            err++;
 80076dc:	7afb      	ldrb	r3, [r7, #11]
 80076de:	3301      	adds	r3, #1
 80076e0:	72fb      	strb	r3, [r7, #11]
          break;
 80076e2:	e089      	b.n	80077f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00b      	beq.n	8007708 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	7c12      	ldrb	r2, [r2, #16]
 80076fc:	f107 0108 	add.w	r1, r7, #8
 8007700:	4610      	mov	r0, r2
 8007702:	4798      	blx	r3
 8007704:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007706:	e077      	b.n	80077f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007708:	6839      	ldr	r1, [r7, #0]
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 fab1 	bl	8007c72 <USBD_CtlError>
            err++;
 8007710:	7afb      	ldrb	r3, [r7, #11]
 8007712:	3301      	adds	r3, #1
 8007714:	72fb      	strb	r3, [r7, #11]
          break;
 8007716:	e06f      	b.n	80077f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00b      	beq.n	800773c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	7c12      	ldrb	r2, [r2, #16]
 8007730:	f107 0108 	add.w	r1, r7, #8
 8007734:	4610      	mov	r0, r2
 8007736:	4798      	blx	r3
 8007738:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800773a:	e05d      	b.n	80077f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800773c:	6839      	ldr	r1, [r7, #0]
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 fa97 	bl	8007c72 <USBD_CtlError>
            err++;
 8007744:	7afb      	ldrb	r3, [r7, #11]
 8007746:	3301      	adds	r3, #1
 8007748:	72fb      	strb	r3, [r7, #11]
          break;
 800774a:	e055      	b.n	80077f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007752:	691b      	ldr	r3, [r3, #16]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d00b      	beq.n	8007770 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	7c12      	ldrb	r2, [r2, #16]
 8007764:	f107 0108 	add.w	r1, r7, #8
 8007768:	4610      	mov	r0, r2
 800776a:	4798      	blx	r3
 800776c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800776e:	e043      	b.n	80077f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007770:	6839      	ldr	r1, [r7, #0]
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 fa7d 	bl	8007c72 <USBD_CtlError>
            err++;
 8007778:	7afb      	ldrb	r3, [r7, #11]
 800777a:	3301      	adds	r3, #1
 800777c:	72fb      	strb	r3, [r7, #11]
          break;
 800777e:	e03b      	b.n	80077f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00b      	beq.n	80077a4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007792:	695b      	ldr	r3, [r3, #20]
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	7c12      	ldrb	r2, [r2, #16]
 8007798:	f107 0108 	add.w	r1, r7, #8
 800779c:	4610      	mov	r0, r2
 800779e:	4798      	blx	r3
 80077a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80077a2:	e029      	b.n	80077f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80077a4:	6839      	ldr	r1, [r7, #0]
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 fa63 	bl	8007c72 <USBD_CtlError>
            err++;
 80077ac:	7afb      	ldrb	r3, [r7, #11]
 80077ae:	3301      	adds	r3, #1
 80077b0:	72fb      	strb	r3, [r7, #11]
          break;
 80077b2:	e021      	b.n	80077f8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00b      	beq.n	80077d8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077c6:	699b      	ldr	r3, [r3, #24]
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	7c12      	ldrb	r2, [r2, #16]
 80077cc:	f107 0108 	add.w	r1, r7, #8
 80077d0:	4610      	mov	r0, r2
 80077d2:	4798      	blx	r3
 80077d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80077d6:	e00f      	b.n	80077f8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80077d8:	6839      	ldr	r1, [r7, #0]
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 fa49 	bl	8007c72 <USBD_CtlError>
            err++;
 80077e0:	7afb      	ldrb	r3, [r7, #11]
 80077e2:	3301      	adds	r3, #1
 80077e4:	72fb      	strb	r3, [r7, #11]
          break;
 80077e6:	e007      	b.n	80077f8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80077e8:	6839      	ldr	r1, [r7, #0]
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fa41 	bl	8007c72 <USBD_CtlError>
          err++;
 80077f0:	7afb      	ldrb	r3, [r7, #11]
 80077f2:	3301      	adds	r3, #1
 80077f4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80077f6:	bf00      	nop
      }
      break;
 80077f8:	e037      	b.n	800786a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	7c1b      	ldrb	r3, [r3, #16]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d109      	bne.n	8007816 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800780a:	f107 0208 	add.w	r2, r7, #8
 800780e:	4610      	mov	r0, r2
 8007810:	4798      	blx	r3
 8007812:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007814:	e029      	b.n	800786a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007816:	6839      	ldr	r1, [r7, #0]
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 fa2a 	bl	8007c72 <USBD_CtlError>
        err++;
 800781e:	7afb      	ldrb	r3, [r7, #11]
 8007820:	3301      	adds	r3, #1
 8007822:	72fb      	strb	r3, [r7, #11]
      break;
 8007824:	e021      	b.n	800786a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	7c1b      	ldrb	r3, [r3, #16]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10d      	bne.n	800784a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007836:	f107 0208 	add.w	r2, r7, #8
 800783a:	4610      	mov	r0, r2
 800783c:	4798      	blx	r3
 800783e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	3301      	adds	r3, #1
 8007844:	2207      	movs	r2, #7
 8007846:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007848:	e00f      	b.n	800786a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800784a:	6839      	ldr	r1, [r7, #0]
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 fa10 	bl	8007c72 <USBD_CtlError>
        err++;
 8007852:	7afb      	ldrb	r3, [r7, #11]
 8007854:	3301      	adds	r3, #1
 8007856:	72fb      	strb	r3, [r7, #11]
      break;
 8007858:	e007      	b.n	800786a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800785a:	6839      	ldr	r1, [r7, #0]
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fa08 	bl	8007c72 <USBD_CtlError>
      err++;
 8007862:	7afb      	ldrb	r3, [r7, #11]
 8007864:	3301      	adds	r3, #1
 8007866:	72fb      	strb	r3, [r7, #11]
      break;
 8007868:	bf00      	nop
  }

  if (err != 0U)
 800786a:	7afb      	ldrb	r3, [r7, #11]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d11e      	bne.n	80078ae <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	88db      	ldrh	r3, [r3, #6]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d016      	beq.n	80078a6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007878:	893b      	ldrh	r3, [r7, #8]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00e      	beq.n	800789c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	88da      	ldrh	r2, [r3, #6]
 8007882:	893b      	ldrh	r3, [r7, #8]
 8007884:	4293      	cmp	r3, r2
 8007886:	bf28      	it	cs
 8007888:	4613      	movcs	r3, r2
 800788a:	b29b      	uxth	r3, r3
 800788c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800788e:	893b      	ldrh	r3, [r7, #8]
 8007890:	461a      	mov	r2, r3
 8007892:	68f9      	ldr	r1, [r7, #12]
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f000 fa69 	bl	8007d6c <USBD_CtlSendData>
 800789a:	e009      	b.n	80078b0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800789c:	6839      	ldr	r1, [r7, #0]
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 f9e7 	bl	8007c72 <USBD_CtlError>
 80078a4:	e004      	b.n	80078b0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 faba 	bl	8007e20 <USBD_CtlSendStatus>
 80078ac:	e000      	b.n	80078b0 <USBD_GetDescriptor+0x2cc>
    return;
 80078ae:	bf00      	nop
  }
}
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}
 80078b6:	bf00      	nop

080078b8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	889b      	ldrh	r3, [r3, #4]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d131      	bne.n	800792e <USBD_SetAddress+0x76>
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	88db      	ldrh	r3, [r3, #6]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d12d      	bne.n	800792e <USBD_SetAddress+0x76>
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	885b      	ldrh	r3, [r3, #2]
 80078d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80078d8:	d829      	bhi.n	800792e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	885b      	ldrh	r3, [r3, #2]
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078e4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b03      	cmp	r3, #3
 80078f0:	d104      	bne.n	80078fc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f9bc 	bl	8007c72 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078fa:	e01d      	b.n	8007938 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	7bfa      	ldrb	r2, [r7, #15]
 8007900:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007904:	7bfb      	ldrb	r3, [r7, #15]
 8007906:	4619      	mov	r1, r3
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fee1 	bl	80086d0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 fa86 	bl	8007e20 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007914:	7bfb      	ldrb	r3, [r7, #15]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d004      	beq.n	8007924 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2202      	movs	r2, #2
 800791e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007922:	e009      	b.n	8007938 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800792c:	e004      	b.n	8007938 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800792e:	6839      	ldr	r1, [r7, #0]
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f000 f99e 	bl	8007c72 <USBD_CtlError>
  }
}
 8007936:	bf00      	nop
 8007938:	bf00      	nop
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800794a:	2300      	movs	r3, #0
 800794c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	885b      	ldrh	r3, [r3, #2]
 8007952:	b2da      	uxtb	r2, r3
 8007954:	4b4e      	ldr	r3, [pc, #312]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007956:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007958:	4b4d      	ldr	r3, [pc, #308]	@ (8007a90 <USBD_SetConfig+0x150>)
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d905      	bls.n	800796c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007960:	6839      	ldr	r1, [r7, #0]
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 f985 	bl	8007c72 <USBD_CtlError>
    return USBD_FAIL;
 8007968:	2303      	movs	r3, #3
 800796a:	e08c      	b.n	8007a86 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b02      	cmp	r3, #2
 8007976:	d002      	beq.n	800797e <USBD_SetConfig+0x3e>
 8007978:	2b03      	cmp	r3, #3
 800797a:	d029      	beq.n	80079d0 <USBD_SetConfig+0x90>
 800797c:	e075      	b.n	8007a6a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800797e:	4b44      	ldr	r3, [pc, #272]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d020      	beq.n	80079c8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007986:	4b42      	ldr	r3, [pc, #264]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	461a      	mov	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007990:	4b3f      	ldr	r3, [pc, #252]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	4619      	mov	r1, r3
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7fe ffe3 	bl	8006962 <USBD_SetClassConfig>
 800799c:	4603      	mov	r3, r0
 800799e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80079a0:	7bfb      	ldrb	r3, [r7, #15]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d008      	beq.n	80079b8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80079a6:	6839      	ldr	r1, [r7, #0]
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 f962 	bl	8007c72 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2202      	movs	r2, #2
 80079b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80079b6:	e065      	b.n	8007a84 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 fa31 	bl	8007e20 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2203      	movs	r2, #3
 80079c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80079c6:	e05d      	b.n	8007a84 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 fa29 	bl	8007e20 <USBD_CtlSendStatus>
      break;
 80079ce:	e059      	b.n	8007a84 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80079d0:	4b2f      	ldr	r3, [pc, #188]	@ (8007a90 <USBD_SetConfig+0x150>)
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d112      	bne.n	80079fe <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2202      	movs	r2, #2
 80079dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80079e0:	4b2b      	ldr	r3, [pc, #172]	@ (8007a90 <USBD_SetConfig+0x150>)
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	461a      	mov	r2, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80079ea:	4b29      	ldr	r3, [pc, #164]	@ (8007a90 <USBD_SetConfig+0x150>)
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	4619      	mov	r1, r3
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f7fe ffd2 	bl	800699a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fa12 	bl	8007e20 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80079fc:	e042      	b.n	8007a84 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80079fe:	4b24      	ldr	r3, [pc, #144]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d02a      	beq.n	8007a62 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	4619      	mov	r1, r3
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f7fe ffc0 	bl	800699a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007a1a:	4b1d      	ldr	r3, [pc, #116]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007a24:	4b1a      	ldr	r3, [pc, #104]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	4619      	mov	r1, r3
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7fe ff99 	bl	8006962 <USBD_SetClassConfig>
 8007a30:	4603      	mov	r3, r0
 8007a32:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007a34:	7bfb      	ldrb	r3, [r7, #15]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00f      	beq.n	8007a5a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007a3a:	6839      	ldr	r1, [r7, #0]
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f000 f918 	bl	8007c72 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	4619      	mov	r1, r3
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f7fe ffa5 	bl	800699a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2202      	movs	r2, #2
 8007a54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007a58:	e014      	b.n	8007a84 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f9e0 	bl	8007e20 <USBD_CtlSendStatus>
      break;
 8007a60:	e010      	b.n	8007a84 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f9dc 	bl	8007e20 <USBD_CtlSendStatus>
      break;
 8007a68:	e00c      	b.n	8007a84 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007a6a:	6839      	ldr	r1, [r7, #0]
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f900 	bl	8007c72 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007a72:	4b07      	ldr	r3, [pc, #28]	@ (8007a90 <USBD_SetConfig+0x150>)
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	4619      	mov	r1, r3
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7fe ff8e 	bl	800699a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	73fb      	strb	r3, [r7, #15]
      break;
 8007a82:	bf00      	nop
  }

  return ret;
 8007a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3710      	adds	r7, #16
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	200002e0 	.word	0x200002e0

08007a94 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	88db      	ldrh	r3, [r3, #6]
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d004      	beq.n	8007ab0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007aa6:	6839      	ldr	r1, [r7, #0]
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f8e2 	bl	8007c72 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007aae:	e023      	b.n	8007af8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	dc02      	bgt.n	8007ac2 <USBD_GetConfig+0x2e>
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	dc03      	bgt.n	8007ac8 <USBD_GetConfig+0x34>
 8007ac0:	e015      	b.n	8007aee <USBD_GetConfig+0x5a>
 8007ac2:	2b03      	cmp	r3, #3
 8007ac4:	d00b      	beq.n	8007ade <USBD_GetConfig+0x4a>
 8007ac6:	e012      	b.n	8007aee <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	3308      	adds	r3, #8
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 f948 	bl	8007d6c <USBD_CtlSendData>
        break;
 8007adc:	e00c      	b.n	8007af8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	3304      	adds	r3, #4
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 f940 	bl	8007d6c <USBD_CtlSendData>
        break;
 8007aec:	e004      	b.n	8007af8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007aee:	6839      	ldr	r1, [r7, #0]
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 f8be 	bl	8007c72 <USBD_CtlError>
        break;
 8007af6:	bf00      	nop
}
 8007af8:	bf00      	nop
 8007afa:	3708      	adds	r7, #8
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b082      	sub	sp, #8
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	3b01      	subs	r3, #1
 8007b14:	2b02      	cmp	r3, #2
 8007b16:	d81e      	bhi.n	8007b56 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	88db      	ldrh	r3, [r3, #6]
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d004      	beq.n	8007b2a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007b20:	6839      	ldr	r1, [r7, #0]
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 f8a5 	bl	8007c72 <USBD_CtlError>
        break;
 8007b28:	e01a      	b.n	8007b60 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d005      	beq.n	8007b46 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	f043 0202 	orr.w	r2, r3, #2
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	330c      	adds	r3, #12
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f000 f90c 	bl	8007d6c <USBD_CtlSendData>
      break;
 8007b54:	e004      	b.n	8007b60 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007b56:	6839      	ldr	r1, [r7, #0]
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f000 f88a 	bl	8007c72 <USBD_CtlError>
      break;
 8007b5e:	bf00      	nop
  }
}
 8007b60:	bf00      	nop
 8007b62:	3708      	adds	r7, #8
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	885b      	ldrh	r3, [r3, #2]
 8007b76:	2b01      	cmp	r3, #1
 8007b78:	d107      	bne.n	8007b8a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f94c 	bl	8007e20 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007b88:	e013      	b.n	8007bb2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	885b      	ldrh	r3, [r3, #2]
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d10b      	bne.n	8007baa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	889b      	ldrh	r3, [r3, #4]
 8007b96:	0a1b      	lsrs	r3, r3, #8
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	b2da      	uxtb	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f000 f93c 	bl	8007e20 <USBD_CtlSendStatus>
}
 8007ba8:	e003      	b.n	8007bb2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007baa:	6839      	ldr	r1, [r7, #0]
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f000 f860 	bl	8007c72 <USBD_CtlError>
}
 8007bb2:	bf00      	nop
 8007bb4:	3708      	adds	r7, #8
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b082      	sub	sp, #8
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d80b      	bhi.n	8007bea <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	885b      	ldrh	r3, [r3, #2]
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d10c      	bne.n	8007bf4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f91c 	bl	8007e20 <USBD_CtlSendStatus>
      }
      break;
 8007be8:	e004      	b.n	8007bf4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007bea:	6839      	ldr	r1, [r7, #0]
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 f840 	bl	8007c72 <USBD_CtlError>
      break;
 8007bf2:	e000      	b.n	8007bf6 <USBD_ClrFeature+0x3c>
      break;
 8007bf4:	bf00      	nop
  }
}
 8007bf6:	bf00      	nop
 8007bf8:	3708      	adds	r7, #8
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007bfe:	b580      	push	{r7, lr}
 8007c00:	b084      	sub	sp, #16
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
 8007c06:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	781a      	ldrb	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	3301      	adds	r3, #1
 8007c18:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	781a      	ldrb	r2, [r3, #0]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	3301      	adds	r3, #1
 8007c26:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f7ff fa40 	bl	80070ae <SWAPBYTE>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	461a      	mov	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	3301      	adds	r3, #1
 8007c3a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	3301      	adds	r3, #1
 8007c40:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f7ff fa33 	bl	80070ae <SWAPBYTE>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	3301      	adds	r3, #1
 8007c54:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	3301      	adds	r3, #1
 8007c5a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007c5c:	68f8      	ldr	r0, [r7, #12]
 8007c5e:	f7ff fa26 	bl	80070ae <SWAPBYTE>
 8007c62:	4603      	mov	r3, r0
 8007c64:	461a      	mov	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	80da      	strh	r2, [r3, #6]
}
 8007c6a:	bf00      	nop
 8007c6c:	3710      	adds	r7, #16
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}

08007c72 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b082      	sub	sp, #8
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
 8007c7a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c7c:	2180      	movs	r1, #128	@ 0x80
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 fcbc 	bl	80085fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007c84:	2100      	movs	r1, #0
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fcb8 	bl	80085fc <USBD_LL_StallEP>
}
 8007c8c:	bf00      	nop
 8007c8e:	3708      	adds	r7, #8
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b086      	sub	sp, #24
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d042      	beq.n	8007d30 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007cae:	6938      	ldr	r0, [r7, #16]
 8007cb0:	f000 f842 	bl	8007d38 <USBD_GetLen>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	005b      	lsls	r3, r3, #1
 8007cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cbe:	d808      	bhi.n	8007cd2 <USBD_GetString+0x3e>
 8007cc0:	6938      	ldr	r0, [r7, #16]
 8007cc2:	f000 f839 	bl	8007d38 <USBD_GetLen>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	3301      	adds	r3, #1
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	005b      	lsls	r3, r3, #1
 8007cce:	b29a      	uxth	r2, r3
 8007cd0:	e001      	b.n	8007cd6 <USBD_GetString+0x42>
 8007cd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007cda:	7dfb      	ldrb	r3, [r7, #23]
 8007cdc:	68ba      	ldr	r2, [r7, #8]
 8007cde:	4413      	add	r3, r2
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	7812      	ldrb	r2, [r2, #0]
 8007ce4:	701a      	strb	r2, [r3, #0]
  idx++;
 8007ce6:	7dfb      	ldrb	r3, [r7, #23]
 8007ce8:	3301      	adds	r3, #1
 8007cea:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007cec:	7dfb      	ldrb	r3, [r7, #23]
 8007cee:	68ba      	ldr	r2, [r7, #8]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	2203      	movs	r2, #3
 8007cf4:	701a      	strb	r2, [r3, #0]
  idx++;
 8007cf6:	7dfb      	ldrb	r3, [r7, #23]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007cfc:	e013      	b.n	8007d26 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007cfe:	7dfb      	ldrb	r3, [r7, #23]
 8007d00:	68ba      	ldr	r2, [r7, #8]
 8007d02:	4413      	add	r3, r2
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	7812      	ldrb	r2, [r2, #0]
 8007d08:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	613b      	str	r3, [r7, #16]
    idx++;
 8007d10:	7dfb      	ldrb	r3, [r7, #23]
 8007d12:	3301      	adds	r3, #1
 8007d14:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007d16:	7dfb      	ldrb	r3, [r7, #23]
 8007d18:	68ba      	ldr	r2, [r7, #8]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	701a      	strb	r2, [r3, #0]
    idx++;
 8007d20:	7dfb      	ldrb	r3, [r7, #23]
 8007d22:	3301      	adds	r3, #1
 8007d24:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1e7      	bne.n	8007cfe <USBD_GetString+0x6a>
 8007d2e:	e000      	b.n	8007d32 <USBD_GetString+0x9e>
    return;
 8007d30:	bf00      	nop
  }
}
 8007d32:	3718      	adds	r7, #24
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007d40:	2300      	movs	r3, #0
 8007d42:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007d48:	e005      	b.n	8007d56 <USBD_GetLen+0x1e>
  {
    len++;
 8007d4a:	7bfb      	ldrb	r3, [r7, #15]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	3301      	adds	r3, #1
 8007d54:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d1f5      	bne.n	8007d4a <USBD_GetLen+0x12>
  }

  return len;
 8007d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3714      	adds	r7, #20
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	2100      	movs	r1, #0
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	f000 fcbb 	bl	800870e <USBD_LL_Transmit>

  return USBD_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007da2:	b580      	push	{r7, lr}
 8007da4:	b084      	sub	sp, #16
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	60f8      	str	r0, [r7, #12]
 8007daa:	60b9      	str	r1, [r7, #8]
 8007dac:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	2100      	movs	r1, #0
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f000 fcaa 	bl	800870e <USBD_LL_Transmit>

  return USBD_OK;
 8007dba:	2300      	movs	r3, #0
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2203      	movs	r2, #3
 8007dd4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	68ba      	ldr	r2, [r7, #8]
 8007dec:	2100      	movs	r1, #0
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f000 fcae 	bl	8008750 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}

08007dfe <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b084      	sub	sp, #16
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	60f8      	str	r0, [r7, #12]
 8007e06:	60b9      	str	r1, [r7, #8]
 8007e08:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	68ba      	ldr	r2, [r7, #8]
 8007e0e:	2100      	movs	r1, #0
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f000 fc9d 	bl	8008750 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3710      	adds	r7, #16
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2204      	movs	r2, #4
 8007e2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007e30:	2300      	movs	r3, #0
 8007e32:	2200      	movs	r2, #0
 8007e34:	2100      	movs	r1, #0
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 fc69 	bl	800870e <USBD_LL_Transmit>

  return USBD_OK;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3708      	adds	r7, #8
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}

08007e46 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007e46:	b580      	push	{r7, lr}
 8007e48:	b082      	sub	sp, #8
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2205      	movs	r2, #5
 8007e52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e56:	2300      	movs	r3, #0
 8007e58:	2200      	movs	r2, #0
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 fc77 	bl	8008750 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3708      	adds	r7, #8
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007e70:	2200      	movs	r2, #0
 8007e72:	4912      	ldr	r1, [pc, #72]	@ (8007ebc <MX_USB_DEVICE_Init+0x50>)
 8007e74:	4812      	ldr	r0, [pc, #72]	@ (8007ec0 <MX_USB_DEVICE_Init+0x54>)
 8007e76:	f7fe fcf7 	bl	8006868 <USBD_Init>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d001      	beq.n	8007e84 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007e80:	f7f8 ffbe 	bl	8000e00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007e84:	490f      	ldr	r1, [pc, #60]	@ (8007ec4 <MX_USB_DEVICE_Init+0x58>)
 8007e86:	480e      	ldr	r0, [pc, #56]	@ (8007ec0 <MX_USB_DEVICE_Init+0x54>)
 8007e88:	f7fe fd1e 	bl	80068c8 <USBD_RegisterClass>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d001      	beq.n	8007e96 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007e92:	f7f8 ffb5 	bl	8000e00 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007e96:	490c      	ldr	r1, [pc, #48]	@ (8007ec8 <MX_USB_DEVICE_Init+0x5c>)
 8007e98:	4809      	ldr	r0, [pc, #36]	@ (8007ec0 <MX_USB_DEVICE_Init+0x54>)
 8007e9a:	f7fe fc55 	bl	8006748 <USBD_CDC_RegisterInterface>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d001      	beq.n	8007ea8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007ea4:	f7f8 ffac 	bl	8000e00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007ea8:	4805      	ldr	r0, [pc, #20]	@ (8007ec0 <MX_USB_DEVICE_Init+0x54>)
 8007eaa:	f7fe fd43 	bl	8006934 <USBD_Start>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d001      	beq.n	8007eb8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007eb4:	f7f8 ffa4 	bl	8000e00 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007eb8:	bf00      	nop
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	200000f8 	.word	0x200000f8
 8007ec0:	200002e4 	.word	0x200002e4
 8007ec4:	20000064 	.word	0x20000064
 8007ec8:	200000e4 	.word	0x200000e4

08007ecc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	4905      	ldr	r1, [pc, #20]	@ (8007ee8 <CDC_Init_FS+0x1c>)
 8007ed4:	4805      	ldr	r0, [pc, #20]	@ (8007eec <CDC_Init_FS+0x20>)
 8007ed6:	f7fe fc51 	bl	800677c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007eda:	4905      	ldr	r1, [pc, #20]	@ (8007ef0 <CDC_Init_FS+0x24>)
 8007edc:	4803      	ldr	r0, [pc, #12]	@ (8007eec <CDC_Init_FS+0x20>)
 8007ede:	f7fe fc6f 	bl	80067c0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007ee2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	20000600 	.word	0x20000600
 8007eec:	200002e4 	.word	0x200002e4
 8007ef0:	200005c0 	.word	0x200005c0

08007ef4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007ef8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	6039      	str	r1, [r7, #0]
 8007f0e:	71fb      	strb	r3, [r7, #7]
 8007f10:	4613      	mov	r3, r2
 8007f12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007f14:	79fb      	ldrb	r3, [r7, #7]
 8007f16:	2b23      	cmp	r3, #35	@ 0x23
 8007f18:	d84a      	bhi.n	8007fb0 <CDC_Control_FS+0xac>
 8007f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f20 <CDC_Control_FS+0x1c>)
 8007f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f20:	08007fb1 	.word	0x08007fb1
 8007f24:	08007fb1 	.word	0x08007fb1
 8007f28:	08007fb1 	.word	0x08007fb1
 8007f2c:	08007fb1 	.word	0x08007fb1
 8007f30:	08007fb1 	.word	0x08007fb1
 8007f34:	08007fb1 	.word	0x08007fb1
 8007f38:	08007fb1 	.word	0x08007fb1
 8007f3c:	08007fb1 	.word	0x08007fb1
 8007f40:	08007fb1 	.word	0x08007fb1
 8007f44:	08007fb1 	.word	0x08007fb1
 8007f48:	08007fb1 	.word	0x08007fb1
 8007f4c:	08007fb1 	.word	0x08007fb1
 8007f50:	08007fb1 	.word	0x08007fb1
 8007f54:	08007fb1 	.word	0x08007fb1
 8007f58:	08007fb1 	.word	0x08007fb1
 8007f5c:	08007fb1 	.word	0x08007fb1
 8007f60:	08007fb1 	.word	0x08007fb1
 8007f64:	08007fb1 	.word	0x08007fb1
 8007f68:	08007fb1 	.word	0x08007fb1
 8007f6c:	08007fb1 	.word	0x08007fb1
 8007f70:	08007fb1 	.word	0x08007fb1
 8007f74:	08007fb1 	.word	0x08007fb1
 8007f78:	08007fb1 	.word	0x08007fb1
 8007f7c:	08007fb1 	.word	0x08007fb1
 8007f80:	08007fb1 	.word	0x08007fb1
 8007f84:	08007fb1 	.word	0x08007fb1
 8007f88:	08007fb1 	.word	0x08007fb1
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fb1 	.word	0x08007fb1
 8007f94:	08007fb1 	.word	0x08007fb1
 8007f98:	08007fb1 	.word	0x08007fb1
 8007f9c:	08007fb1 	.word	0x08007fb1
 8007fa0:	08007fb1 	.word	0x08007fb1
 8007fa4:	08007fb1 	.word	0x08007fb1
 8007fa8:	08007fb1 	.word	0x08007fb1
 8007fac:	08007fb1 	.word	0x08007fb1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007fb0:	bf00      	nop
  }

  return (USBD_OK);
 8007fb2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007fca:	6879      	ldr	r1, [r7, #4]
 8007fcc:	4805      	ldr	r0, [pc, #20]	@ (8007fe4 <CDC_Receive_FS+0x24>)
 8007fce:	f7fe fbf7 	bl	80067c0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007fd2:	4804      	ldr	r0, [pc, #16]	@ (8007fe4 <CDC_Receive_FS+0x24>)
 8007fd4:	f7fe fc12 	bl	80067fc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007fd8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3708      	adds	r7, #8
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	200002e4 	.word	0x200002e4

08007fe8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b087      	sub	sp, #28
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007ffa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	371c      	adds	r7, #28
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr
	...

0800800c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	4603      	mov	r3, r0
 8008014:	6039      	str	r1, [r7, #0]
 8008016:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	2212      	movs	r2, #18
 800801c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800801e:	4b03      	ldr	r3, [pc, #12]	@ (800802c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008020:	4618      	mov	r0, r3
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	20000114 	.word	0x20000114

08008030 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	4603      	mov	r3, r0
 8008038:	6039      	str	r1, [r7, #0]
 800803a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	2204      	movs	r2, #4
 8008040:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008042:	4b03      	ldr	r3, [pc, #12]	@ (8008050 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008044:	4618      	mov	r0, r3
 8008046:	370c      	adds	r7, #12
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	20000128 	.word	0x20000128

08008054 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	4603      	mov	r3, r0
 800805c:	6039      	str	r1, [r7, #0]
 800805e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008060:	79fb      	ldrb	r3, [r7, #7]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d105      	bne.n	8008072 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008066:	683a      	ldr	r2, [r7, #0]
 8008068:	4907      	ldr	r1, [pc, #28]	@ (8008088 <USBD_FS_ProductStrDescriptor+0x34>)
 800806a:	4808      	ldr	r0, [pc, #32]	@ (800808c <USBD_FS_ProductStrDescriptor+0x38>)
 800806c:	f7ff fe12 	bl	8007c94 <USBD_GetString>
 8008070:	e004      	b.n	800807c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008072:	683a      	ldr	r2, [r7, #0]
 8008074:	4904      	ldr	r1, [pc, #16]	@ (8008088 <USBD_FS_ProductStrDescriptor+0x34>)
 8008076:	4805      	ldr	r0, [pc, #20]	@ (800808c <USBD_FS_ProductStrDescriptor+0x38>)
 8008078:	f7ff fe0c 	bl	8007c94 <USBD_GetString>
  }
  return USBD_StrDesc;
 800807c:	4b02      	ldr	r3, [pc, #8]	@ (8008088 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800807e:	4618      	mov	r0, r3
 8008080:	3708      	adds	r7, #8
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	20000e00 	.word	0x20000e00
 800808c:	080088b0 	.word	0x080088b0

08008090 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b082      	sub	sp, #8
 8008094:	af00      	add	r7, sp, #0
 8008096:	4603      	mov	r3, r0
 8008098:	6039      	str	r1, [r7, #0]
 800809a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800809c:	683a      	ldr	r2, [r7, #0]
 800809e:	4904      	ldr	r1, [pc, #16]	@ (80080b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80080a0:	4804      	ldr	r0, [pc, #16]	@ (80080b4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80080a2:	f7ff fdf7 	bl	8007c94 <USBD_GetString>
  return USBD_StrDesc;
 80080a6:	4b02      	ldr	r3, [pc, #8]	@ (80080b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3708      	adds	r7, #8
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	20000e00 	.word	0x20000e00
 80080b4:	080088c8 	.word	0x080088c8

080080b8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	4603      	mov	r3, r0
 80080c0:	6039      	str	r1, [r7, #0]
 80080c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	221a      	movs	r2, #26
 80080c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80080ca:	f000 f843 	bl	8008154 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80080ce:	4b02      	ldr	r3, [pc, #8]	@ (80080d8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	2000012c 	.word	0x2000012c

080080dc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	4603      	mov	r3, r0
 80080e4:	6039      	str	r1, [r7, #0]
 80080e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80080e8:	79fb      	ldrb	r3, [r7, #7]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d105      	bne.n	80080fa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80080ee:	683a      	ldr	r2, [r7, #0]
 80080f0:	4907      	ldr	r1, [pc, #28]	@ (8008110 <USBD_FS_ConfigStrDescriptor+0x34>)
 80080f2:	4808      	ldr	r0, [pc, #32]	@ (8008114 <USBD_FS_ConfigStrDescriptor+0x38>)
 80080f4:	f7ff fdce 	bl	8007c94 <USBD_GetString>
 80080f8:	e004      	b.n	8008104 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80080fa:	683a      	ldr	r2, [r7, #0]
 80080fc:	4904      	ldr	r1, [pc, #16]	@ (8008110 <USBD_FS_ConfigStrDescriptor+0x34>)
 80080fe:	4805      	ldr	r0, [pc, #20]	@ (8008114 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008100:	f7ff fdc8 	bl	8007c94 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008104:	4b02      	ldr	r3, [pc, #8]	@ (8008110 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008106:	4618      	mov	r0, r3
 8008108:	3708      	adds	r7, #8
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	20000e00 	.word	0x20000e00
 8008114:	080088dc 	.word	0x080088dc

08008118 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	4603      	mov	r3, r0
 8008120:	6039      	str	r1, [r7, #0]
 8008122:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008124:	79fb      	ldrb	r3, [r7, #7]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d105      	bne.n	8008136 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800812a:	683a      	ldr	r2, [r7, #0]
 800812c:	4907      	ldr	r1, [pc, #28]	@ (800814c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800812e:	4808      	ldr	r0, [pc, #32]	@ (8008150 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008130:	f7ff fdb0 	bl	8007c94 <USBD_GetString>
 8008134:	e004      	b.n	8008140 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	4904      	ldr	r1, [pc, #16]	@ (800814c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800813a:	4805      	ldr	r0, [pc, #20]	@ (8008150 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800813c:	f7ff fdaa 	bl	8007c94 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008140:	4b02      	ldr	r3, [pc, #8]	@ (800814c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008142:	4618      	mov	r0, r3
 8008144:	3708      	adds	r7, #8
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	20000e00 	.word	0x20000e00
 8008150:	080088e8 	.word	0x080088e8

08008154 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800815a:	4b0f      	ldr	r3, [pc, #60]	@ (8008198 <Get_SerialNum+0x44>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008160:	4b0e      	ldr	r3, [pc, #56]	@ (800819c <Get_SerialNum+0x48>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008166:	4b0e      	ldr	r3, [pc, #56]	@ (80081a0 <Get_SerialNum+0x4c>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800816c:	68fa      	ldr	r2, [r7, #12]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4413      	add	r3, r2
 8008172:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d009      	beq.n	800818e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800817a:	2208      	movs	r2, #8
 800817c:	4909      	ldr	r1, [pc, #36]	@ (80081a4 <Get_SerialNum+0x50>)
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f000 f814 	bl	80081ac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008184:	2204      	movs	r2, #4
 8008186:	4908      	ldr	r1, [pc, #32]	@ (80081a8 <Get_SerialNum+0x54>)
 8008188:	68b8      	ldr	r0, [r7, #8]
 800818a:	f000 f80f 	bl	80081ac <IntToUnicode>
  }
}
 800818e:	bf00      	nop
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	1fff7a10 	.word	0x1fff7a10
 800819c:	1fff7a14 	.word	0x1fff7a14
 80081a0:	1fff7a18 	.word	0x1fff7a18
 80081a4:	2000012e 	.word	0x2000012e
 80081a8:	2000013e 	.word	0x2000013e

080081ac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b087      	sub	sp, #28
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	60b9      	str	r1, [r7, #8]
 80081b6:	4613      	mov	r3, r2
 80081b8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80081ba:	2300      	movs	r3, #0
 80081bc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80081be:	2300      	movs	r3, #0
 80081c0:	75fb      	strb	r3, [r7, #23]
 80081c2:	e027      	b.n	8008214 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	0f1b      	lsrs	r3, r3, #28
 80081c8:	2b09      	cmp	r3, #9
 80081ca:	d80b      	bhi.n	80081e4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	0f1b      	lsrs	r3, r3, #28
 80081d0:	b2da      	uxtb	r2, r3
 80081d2:	7dfb      	ldrb	r3, [r7, #23]
 80081d4:	005b      	lsls	r3, r3, #1
 80081d6:	4619      	mov	r1, r3
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	440b      	add	r3, r1
 80081dc:	3230      	adds	r2, #48	@ 0x30
 80081de:	b2d2      	uxtb	r2, r2
 80081e0:	701a      	strb	r2, [r3, #0]
 80081e2:	e00a      	b.n	80081fa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	0f1b      	lsrs	r3, r3, #28
 80081e8:	b2da      	uxtb	r2, r3
 80081ea:	7dfb      	ldrb	r3, [r7, #23]
 80081ec:	005b      	lsls	r3, r3, #1
 80081ee:	4619      	mov	r1, r3
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	440b      	add	r3, r1
 80081f4:	3237      	adds	r2, #55	@ 0x37
 80081f6:	b2d2      	uxtb	r2, r2
 80081f8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	011b      	lsls	r3, r3, #4
 80081fe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008200:	7dfb      	ldrb	r3, [r7, #23]
 8008202:	005b      	lsls	r3, r3, #1
 8008204:	3301      	adds	r3, #1
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	4413      	add	r3, r2
 800820a:	2200      	movs	r2, #0
 800820c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800820e:	7dfb      	ldrb	r3, [r7, #23]
 8008210:	3301      	adds	r3, #1
 8008212:	75fb      	strb	r3, [r7, #23]
 8008214:	7dfa      	ldrb	r2, [r7, #23]
 8008216:	79fb      	ldrb	r3, [r7, #7]
 8008218:	429a      	cmp	r2, r3
 800821a:	d3d3      	bcc.n	80081c4 <IntToUnicode+0x18>
  }
}
 800821c:	bf00      	nop
 800821e:	bf00      	nop
 8008220:	371c      	adds	r7, #28
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr
	...

0800822c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b08a      	sub	sp, #40	@ 0x28
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008234:	f107 0314 	add.w	r3, r7, #20
 8008238:	2200      	movs	r2, #0
 800823a:	601a      	str	r2, [r3, #0]
 800823c:	605a      	str	r2, [r3, #4]
 800823e:	609a      	str	r2, [r3, #8]
 8008240:	60da      	str	r2, [r3, #12]
 8008242:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800824c:	d13a      	bne.n	80082c4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800824e:	2300      	movs	r3, #0
 8008250:	613b      	str	r3, [r7, #16]
 8008252:	4b1e      	ldr	r3, [pc, #120]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 8008254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008256:	4a1d      	ldr	r2, [pc, #116]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 8008258:	f043 0301 	orr.w	r3, r3, #1
 800825c:	6313      	str	r3, [r2, #48]	@ 0x30
 800825e:	4b1b      	ldr	r3, [pc, #108]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 8008260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008262:	f003 0301 	and.w	r3, r3, #1
 8008266:	613b      	str	r3, [r7, #16]
 8008268:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800826a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800826e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008270:	2302      	movs	r3, #2
 8008272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008274:	2300      	movs	r3, #0
 8008276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008278:	2303      	movs	r3, #3
 800827a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800827c:	230a      	movs	r3, #10
 800827e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008280:	f107 0314 	add.w	r3, r7, #20
 8008284:	4619      	mov	r1, r3
 8008286:	4812      	ldr	r0, [pc, #72]	@ (80082d0 <HAL_PCD_MspInit+0xa4>)
 8008288:	f7f9 fd00 	bl	8001c8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800828c:	4b0f      	ldr	r3, [pc, #60]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 800828e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008290:	4a0e      	ldr	r2, [pc, #56]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 8008292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008296:	6353      	str	r3, [r2, #52]	@ 0x34
 8008298:	2300      	movs	r3, #0
 800829a:	60fb      	str	r3, [r7, #12]
 800829c:	4b0b      	ldr	r3, [pc, #44]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 800829e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082a0:	4a0a      	ldr	r2, [pc, #40]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 80082a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80082a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80082a8:	4b08      	ldr	r3, [pc, #32]	@ (80082cc <HAL_PCD_MspInit+0xa0>)
 80082aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082b0:	60fb      	str	r3, [r7, #12]
 80082b2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80082b4:	2200      	movs	r2, #0
 80082b6:	2100      	movs	r1, #0
 80082b8:	2043      	movs	r0, #67	@ 0x43
 80082ba:	f7f9 fcb0 	bl	8001c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80082be:	2043      	movs	r0, #67	@ 0x43
 80082c0:	f7f9 fcc9 	bl	8001c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80082c4:	bf00      	nop
 80082c6:	3728      	adds	r7, #40	@ 0x28
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	40023800 	.word	0x40023800
 80082d0:	40020000 	.word	0x40020000

080082d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80082e8:	4619      	mov	r1, r3
 80082ea:	4610      	mov	r0, r2
 80082ec:	f7fe fb6f 	bl	80069ce <USBD_LL_SetupStage>
}
 80082f0:	bf00      	nop
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	460b      	mov	r3, r1
 8008302:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800830a:	78fa      	ldrb	r2, [r7, #3]
 800830c:	6879      	ldr	r1, [r7, #4]
 800830e:	4613      	mov	r3, r2
 8008310:	00db      	lsls	r3, r3, #3
 8008312:	4413      	add	r3, r2
 8008314:	009b      	lsls	r3, r3, #2
 8008316:	440b      	add	r3, r1
 8008318:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	78fb      	ldrb	r3, [r7, #3]
 8008320:	4619      	mov	r1, r3
 8008322:	f7fe fba9 	bl	8006a78 <USBD_LL_DataOutStage>
}
 8008326:	bf00      	nop
 8008328:	3708      	adds	r7, #8
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}

0800832e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800832e:	b580      	push	{r7, lr}
 8008330:	b082      	sub	sp, #8
 8008332:	af00      	add	r7, sp, #0
 8008334:	6078      	str	r0, [r7, #4]
 8008336:	460b      	mov	r3, r1
 8008338:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008340:	78fa      	ldrb	r2, [r7, #3]
 8008342:	6879      	ldr	r1, [r7, #4]
 8008344:	4613      	mov	r3, r2
 8008346:	00db      	lsls	r3, r3, #3
 8008348:	4413      	add	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	440b      	add	r3, r1
 800834e:	3320      	adds	r3, #32
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	78fb      	ldrb	r3, [r7, #3]
 8008354:	4619      	mov	r1, r3
 8008356:	f7fe fc42 	bl	8006bde <USBD_LL_DataInStage>
}
 800835a:	bf00      	nop
 800835c:	3708      	adds	r7, #8
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b082      	sub	sp, #8
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008370:	4618      	mov	r0, r3
 8008372:	f7fe fd7c 	bl	8006e6e <USBD_LL_SOF>
}
 8008376:	bf00      	nop
 8008378:	3708      	adds	r7, #8
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}

0800837e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800837e:	b580      	push	{r7, lr}
 8008380:	b084      	sub	sp, #16
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008386:	2301      	movs	r3, #1
 8008388:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	79db      	ldrb	r3, [r3, #7]
 800838e:	2b02      	cmp	r3, #2
 8008390:	d001      	beq.n	8008396 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008392:	f7f8 fd35 	bl	8000e00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800839c:	7bfa      	ldrb	r2, [r7, #15]
 800839e:	4611      	mov	r1, r2
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7fe fd20 	bl	8006de6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7fe fcc8 	bl	8006d42 <USBD_LL_Reset>
}
 80083b2:	bf00      	nop
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
	...

080083bc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7fe fd1b 	bl	8006e06 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6812      	ldr	r2, [r2, #0]
 80083de:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80083e2:	f043 0301 	orr.w	r3, r3, #1
 80083e6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	7adb      	ldrb	r3, [r3, #11]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d005      	beq.n	80083fc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80083f0:	4b04      	ldr	r3, [pc, #16]	@ (8008404 <HAL_PCD_SuspendCallback+0x48>)
 80083f2:	691b      	ldr	r3, [r3, #16]
 80083f4:	4a03      	ldr	r2, [pc, #12]	@ (8008404 <HAL_PCD_SuspendCallback+0x48>)
 80083f6:	f043 0306 	orr.w	r3, r3, #6
 80083fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80083fc:	bf00      	nop
 80083fe:	3708      	adds	r7, #8
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	e000ed00 	.word	0xe000ed00

08008408 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008416:	4618      	mov	r0, r3
 8008418:	f7fe fd11 	bl	8006e3e <USBD_LL_Resume>
}
 800841c:	bf00      	nop
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	460b      	mov	r3, r1
 800842e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008436:	78fa      	ldrb	r2, [r7, #3]
 8008438:	4611      	mov	r1, r2
 800843a:	4618      	mov	r0, r3
 800843c:	f7fe fd69 	bl	8006f12 <USBD_LL_IsoOUTIncomplete>
}
 8008440:	bf00      	nop
 8008442:	3708      	adds	r7, #8
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	460b      	mov	r3, r1
 8008452:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800845a:	78fa      	ldrb	r2, [r7, #3]
 800845c:	4611      	mov	r1, r2
 800845e:	4618      	mov	r0, r3
 8008460:	f7fe fd25 	bl	8006eae <USBD_LL_IsoINIncomplete>
}
 8008464:	bf00      	nop
 8008466:	3708      	adds	r7, #8
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b082      	sub	sp, #8
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800847a:	4618      	mov	r0, r3
 800847c:	f7fe fd7b 	bl	8006f76 <USBD_LL_DevConnected>
}
 8008480:	bf00      	nop
 8008482:	3708      	adds	r7, #8
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b082      	sub	sp, #8
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008496:	4618      	mov	r0, r3
 8008498:	f7fe fd78 	bl	8006f8c <USBD_LL_DevDisconnected>
}
 800849c:	bf00      	nop
 800849e:	3708      	adds	r7, #8
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d13c      	bne.n	800852e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80084b4:	4a20      	ldr	r2, [pc, #128]	@ (8008538 <USBD_LL_Init+0x94>)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a1e      	ldr	r2, [pc, #120]	@ (8008538 <USBD_LL_Init+0x94>)
 80084c0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80084c4:	4b1c      	ldr	r3, [pc, #112]	@ (8008538 <USBD_LL_Init+0x94>)
 80084c6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80084ca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80084cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008538 <USBD_LL_Init+0x94>)
 80084ce:	2204      	movs	r2, #4
 80084d0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80084d2:	4b19      	ldr	r3, [pc, #100]	@ (8008538 <USBD_LL_Init+0x94>)
 80084d4:	2202      	movs	r2, #2
 80084d6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80084d8:	4b17      	ldr	r3, [pc, #92]	@ (8008538 <USBD_LL_Init+0x94>)
 80084da:	2200      	movs	r2, #0
 80084dc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80084de:	4b16      	ldr	r3, [pc, #88]	@ (8008538 <USBD_LL_Init+0x94>)
 80084e0:	2202      	movs	r2, #2
 80084e2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80084e4:	4b14      	ldr	r3, [pc, #80]	@ (8008538 <USBD_LL_Init+0x94>)
 80084e6:	2200      	movs	r2, #0
 80084e8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80084ea:	4b13      	ldr	r3, [pc, #76]	@ (8008538 <USBD_LL_Init+0x94>)
 80084ec:	2200      	movs	r2, #0
 80084ee:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80084f0:	4b11      	ldr	r3, [pc, #68]	@ (8008538 <USBD_LL_Init+0x94>)
 80084f2:	2200      	movs	r2, #0
 80084f4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80084f6:	4b10      	ldr	r3, [pc, #64]	@ (8008538 <USBD_LL_Init+0x94>)
 80084f8:	2200      	movs	r2, #0
 80084fa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80084fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008538 <USBD_LL_Init+0x94>)
 80084fe:	2200      	movs	r2, #0
 8008500:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008502:	480d      	ldr	r0, [pc, #52]	@ (8008538 <USBD_LL_Init+0x94>)
 8008504:	f7f9 fed4 	bl	80022b0 <HAL_PCD_Init>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800850e:	f7f8 fc77 	bl	8000e00 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008512:	2180      	movs	r1, #128	@ 0x80
 8008514:	4808      	ldr	r0, [pc, #32]	@ (8008538 <USBD_LL_Init+0x94>)
 8008516:	f7fb f900 	bl	800371a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800851a:	2240      	movs	r2, #64	@ 0x40
 800851c:	2100      	movs	r1, #0
 800851e:	4806      	ldr	r0, [pc, #24]	@ (8008538 <USBD_LL_Init+0x94>)
 8008520:	f7fb f8b4 	bl	800368c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008524:	2280      	movs	r2, #128	@ 0x80
 8008526:	2101      	movs	r1, #1
 8008528:	4803      	ldr	r0, [pc, #12]	@ (8008538 <USBD_LL_Init+0x94>)
 800852a:	f7fb f8af 	bl	800368c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	20001000 	.word	0x20001000

0800853c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008544:	2300      	movs	r3, #0
 8008546:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008548:	2300      	movs	r3, #0
 800854a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008552:	4618      	mov	r0, r3
 8008554:	f7f9 ffbb 	bl	80024ce <HAL_PCD_Start>
 8008558:	4603      	mov	r3, r0
 800855a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800855c:	7bfb      	ldrb	r3, [r7, #15]
 800855e:	4618      	mov	r0, r3
 8008560:	f000 f942 	bl	80087e8 <USBD_Get_USB_Status>
 8008564:	4603      	mov	r3, r0
 8008566:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008568:	7bbb      	ldrb	r3, [r7, #14]
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
 800857a:	4608      	mov	r0, r1
 800857c:	4611      	mov	r1, r2
 800857e:	461a      	mov	r2, r3
 8008580:	4603      	mov	r3, r0
 8008582:	70fb      	strb	r3, [r7, #3]
 8008584:	460b      	mov	r3, r1
 8008586:	70bb      	strb	r3, [r7, #2]
 8008588:	4613      	mov	r3, r2
 800858a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800858c:	2300      	movs	r3, #0
 800858e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008590:	2300      	movs	r3, #0
 8008592:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800859a:	78bb      	ldrb	r3, [r7, #2]
 800859c:	883a      	ldrh	r2, [r7, #0]
 800859e:	78f9      	ldrb	r1, [r7, #3]
 80085a0:	f7fa fc8f 	bl	8002ec2 <HAL_PCD_EP_Open>
 80085a4:	4603      	mov	r3, r0
 80085a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80085a8:	7bfb      	ldrb	r3, [r7, #15]
 80085aa:	4618      	mov	r0, r3
 80085ac:	f000 f91c 	bl	80087e8 <USBD_Get_USB_Status>
 80085b0:	4603      	mov	r3, r0
 80085b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b084      	sub	sp, #16
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
 80085c6:	460b      	mov	r3, r1
 80085c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085ca:	2300      	movs	r3, #0
 80085cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085ce:	2300      	movs	r3, #0
 80085d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80085d8:	78fa      	ldrb	r2, [r7, #3]
 80085da:	4611      	mov	r1, r2
 80085dc:	4618      	mov	r0, r3
 80085de:	f7fa fcda 	bl	8002f96 <HAL_PCD_EP_Close>
 80085e2:	4603      	mov	r3, r0
 80085e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80085e6:	7bfb      	ldrb	r3, [r7, #15]
 80085e8:	4618      	mov	r0, r3
 80085ea:	f000 f8fd 	bl	80087e8 <USBD_Get_USB_Status>
 80085ee:	4603      	mov	r3, r0
 80085f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	460b      	mov	r3, r1
 8008606:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008608:	2300      	movs	r3, #0
 800860a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800860c:	2300      	movs	r3, #0
 800860e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008616:	78fa      	ldrb	r2, [r7, #3]
 8008618:	4611      	mov	r1, r2
 800861a:	4618      	mov	r0, r3
 800861c:	f7fa fd92 	bl	8003144 <HAL_PCD_EP_SetStall>
 8008620:	4603      	mov	r3, r0
 8008622:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008624:	7bfb      	ldrb	r3, [r7, #15]
 8008626:	4618      	mov	r0, r3
 8008628:	f000 f8de 	bl	80087e8 <USBD_Get_USB_Status>
 800862c:	4603      	mov	r3, r0
 800862e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008630:	7bbb      	ldrb	r3, [r7, #14]
}
 8008632:	4618      	mov	r0, r3
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800863a:	b580      	push	{r7, lr}
 800863c:	b084      	sub	sp, #16
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
 8008642:	460b      	mov	r3, r1
 8008644:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008646:	2300      	movs	r3, #0
 8008648:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800864a:	2300      	movs	r3, #0
 800864c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008654:	78fa      	ldrb	r2, [r7, #3]
 8008656:	4611      	mov	r1, r2
 8008658:	4618      	mov	r0, r3
 800865a:	f7fa fdd6 	bl	800320a <HAL_PCD_EP_ClrStall>
 800865e:	4603      	mov	r3, r0
 8008660:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008662:	7bfb      	ldrb	r3, [r7, #15]
 8008664:	4618      	mov	r0, r3
 8008666:	f000 f8bf 	bl	80087e8 <USBD_Get_USB_Status>
 800866a:	4603      	mov	r3, r0
 800866c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800866e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008670:	4618      	mov	r0, r3
 8008672:	3710      	adds	r7, #16
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008678:	b480      	push	{r7}
 800867a:	b085      	sub	sp, #20
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	460b      	mov	r3, r1
 8008682:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800868a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800868c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008690:	2b00      	cmp	r3, #0
 8008692:	da0b      	bge.n	80086ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008694:	78fb      	ldrb	r3, [r7, #3]
 8008696:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800869a:	68f9      	ldr	r1, [r7, #12]
 800869c:	4613      	mov	r3, r2
 800869e:	00db      	lsls	r3, r3, #3
 80086a0:	4413      	add	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	440b      	add	r3, r1
 80086a6:	3316      	adds	r3, #22
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	e00b      	b.n	80086c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80086ac:	78fb      	ldrb	r3, [r7, #3]
 80086ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80086b2:	68f9      	ldr	r1, [r7, #12]
 80086b4:	4613      	mov	r3, r2
 80086b6:	00db      	lsls	r3, r3, #3
 80086b8:	4413      	add	r3, r2
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	440b      	add	r3, r1
 80086be:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80086c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b084      	sub	sp, #16
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	460b      	mov	r3, r1
 80086da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80086dc:	2300      	movs	r3, #0
 80086de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086e0:	2300      	movs	r3, #0
 80086e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80086ea:	78fa      	ldrb	r2, [r7, #3]
 80086ec:	4611      	mov	r1, r2
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fa fbc3 	bl	8002e7a <HAL_PCD_SetAddress>
 80086f4:	4603      	mov	r3, r0
 80086f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
 80086fa:	4618      	mov	r0, r3
 80086fc:	f000 f874 	bl	80087e8 <USBD_Get_USB_Status>
 8008700:	4603      	mov	r3, r0
 8008702:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008704:	7bbb      	ldrb	r3, [r7, #14]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b086      	sub	sp, #24
 8008712:	af00      	add	r7, sp, #0
 8008714:	60f8      	str	r0, [r7, #12]
 8008716:	607a      	str	r2, [r7, #4]
 8008718:	603b      	str	r3, [r7, #0]
 800871a:	460b      	mov	r3, r1
 800871c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800871e:	2300      	movs	r3, #0
 8008720:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008722:	2300      	movs	r3, #0
 8008724:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800872c:	7af9      	ldrb	r1, [r7, #11]
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	f7fa fccd 	bl	80030d0 <HAL_PCD_EP_Transmit>
 8008736:	4603      	mov	r3, r0
 8008738:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800873a:	7dfb      	ldrb	r3, [r7, #23]
 800873c:	4618      	mov	r0, r3
 800873e:	f000 f853 	bl	80087e8 <USBD_Get_USB_Status>
 8008742:	4603      	mov	r3, r0
 8008744:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008746:	7dbb      	ldrb	r3, [r7, #22]
}
 8008748:	4618      	mov	r0, r3
 800874a:	3718      	adds	r7, #24
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	607a      	str	r2, [r7, #4]
 800875a:	603b      	str	r3, [r7, #0]
 800875c:	460b      	mov	r3, r1
 800875e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008760:	2300      	movs	r3, #0
 8008762:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008764:	2300      	movs	r3, #0
 8008766:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800876e:	7af9      	ldrb	r1, [r7, #11]
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	f7fa fc59 	bl	800302a <HAL_PCD_EP_Receive>
 8008778:	4603      	mov	r3, r0
 800877a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800877c:	7dfb      	ldrb	r3, [r7, #23]
 800877e:	4618      	mov	r0, r3
 8008780:	f000 f832 	bl	80087e8 <USBD_Get_USB_Status>
 8008784:	4603      	mov	r3, r0
 8008786:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008788:	7dbb      	ldrb	r3, [r7, #22]
}
 800878a:	4618      	mov	r0, r3
 800878c:	3718      	adds	r7, #24
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b082      	sub	sp, #8
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
 800879a:	460b      	mov	r3, r1
 800879c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80087a4:	78fa      	ldrb	r2, [r7, #3]
 80087a6:	4611      	mov	r1, r2
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7fa fc79 	bl	80030a0 <HAL_PCD_EP_GetRxCount>
 80087ae:	4603      	mov	r3, r0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b083      	sub	sp, #12
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80087c0:	4b03      	ldr	r3, [pc, #12]	@ (80087d0 <USBD_static_malloc+0x18>)
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	370c      	adds	r7, #12
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop
 80087d0:	200014e4 	.word	0x200014e4

080087d4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]

}
 80087dc:	bf00      	nop
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr

080087e8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b085      	sub	sp, #20
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	4603      	mov	r3, r0
 80087f0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80087f2:	2300      	movs	r3, #0
 80087f4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80087f6:	79fb      	ldrb	r3, [r7, #7]
 80087f8:	2b03      	cmp	r3, #3
 80087fa:	d817      	bhi.n	800882c <USBD_Get_USB_Status+0x44>
 80087fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008804 <USBD_Get_USB_Status+0x1c>)
 80087fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008802:	bf00      	nop
 8008804:	08008815 	.word	0x08008815
 8008808:	0800881b 	.word	0x0800881b
 800880c:	08008821 	.word	0x08008821
 8008810:	08008827 	.word	0x08008827
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008814:	2300      	movs	r3, #0
 8008816:	73fb      	strb	r3, [r7, #15]
    break;
 8008818:	e00b      	b.n	8008832 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800881a:	2303      	movs	r3, #3
 800881c:	73fb      	strb	r3, [r7, #15]
    break;
 800881e:	e008      	b.n	8008832 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008820:	2301      	movs	r3, #1
 8008822:	73fb      	strb	r3, [r7, #15]
    break;
 8008824:	e005      	b.n	8008832 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008826:	2303      	movs	r3, #3
 8008828:	73fb      	strb	r3, [r7, #15]
    break;
 800882a:	e002      	b.n	8008832 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800882c:	2303      	movs	r3, #3
 800882e:	73fb      	strb	r3, [r7, #15]
    break;
 8008830:	bf00      	nop
  }
  return usb_status;
 8008832:	7bfb      	ldrb	r3, [r7, #15]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3714      	adds	r7, #20
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr

08008840 <memset>:
 8008840:	4402      	add	r2, r0
 8008842:	4603      	mov	r3, r0
 8008844:	4293      	cmp	r3, r2
 8008846:	d100      	bne.n	800884a <memset+0xa>
 8008848:	4770      	bx	lr
 800884a:	f803 1b01 	strb.w	r1, [r3], #1
 800884e:	e7f9      	b.n	8008844 <memset+0x4>

08008850 <__libc_init_array>:
 8008850:	b570      	push	{r4, r5, r6, lr}
 8008852:	4d0d      	ldr	r5, [pc, #52]	@ (8008888 <__libc_init_array+0x38>)
 8008854:	4c0d      	ldr	r4, [pc, #52]	@ (800888c <__libc_init_array+0x3c>)
 8008856:	1b64      	subs	r4, r4, r5
 8008858:	10a4      	asrs	r4, r4, #2
 800885a:	2600      	movs	r6, #0
 800885c:	42a6      	cmp	r6, r4
 800885e:	d109      	bne.n	8008874 <__libc_init_array+0x24>
 8008860:	4d0b      	ldr	r5, [pc, #44]	@ (8008890 <__libc_init_array+0x40>)
 8008862:	4c0c      	ldr	r4, [pc, #48]	@ (8008894 <__libc_init_array+0x44>)
 8008864:	f000 f818 	bl	8008898 <_init>
 8008868:	1b64      	subs	r4, r4, r5
 800886a:	10a4      	asrs	r4, r4, #2
 800886c:	2600      	movs	r6, #0
 800886e:	42a6      	cmp	r6, r4
 8008870:	d105      	bne.n	800887e <__libc_init_array+0x2e>
 8008872:	bd70      	pop	{r4, r5, r6, pc}
 8008874:	f855 3b04 	ldr.w	r3, [r5], #4
 8008878:	4798      	blx	r3
 800887a:	3601      	adds	r6, #1
 800887c:	e7ee      	b.n	800885c <__libc_init_array+0xc>
 800887e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008882:	4798      	blx	r3
 8008884:	3601      	adds	r6, #1
 8008886:	e7f2      	b.n	800886e <__libc_init_array+0x1e>
 8008888:	08008918 	.word	0x08008918
 800888c:	08008918 	.word	0x08008918
 8008890:	08008918 	.word	0x08008918
 8008894:	0800891c 	.word	0x0800891c

08008898 <_init>:
 8008898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800889a:	bf00      	nop
 800889c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800889e:	bc08      	pop	{r3}
 80088a0:	469e      	mov	lr, r3
 80088a2:	4770      	bx	lr

080088a4 <_fini>:
 80088a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a6:	bf00      	nop
 80088a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088aa:	bc08      	pop	{r3}
 80088ac:	469e      	mov	lr, r3
 80088ae:	4770      	bx	lr
