
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;

entity PhasorAnalyzer is
    generic (
        SIG_IN_WIDTH            : positive; -- signal input path width
        SIG_OUT_WIDTH           : positive -- signal output path width
--        REDUCED_RATE_WIDTH      : positive
    );
    port (
        CLK                     : in STD_LOGIC;
        RST                     : in STD_LOGIC;
        EN                      : in STD_LOGIC;
--        X_IN                    : in STD_LOGIC_VECTOR (SIG_IN_WIDTH-1 downto 0);
--        Y_IN                    : in STD_LOGIC_VECTOR (SIG_IN_WIDTH-1 downto 0);
        X_IN                    : in STD_LOGIC_VECTOR (3 downto 0);
        Y_IN                    : in STD_LOGIC_VECTOR (3 downto 0);
--        ANGLE_PERIOD            : in STD_LOGIC_VECTOR (REDUCED_RATE_WIDTH-1 downto 0); -- pulses: period-1
--        ANGLE_DIFF_PERIOD       : in STD_LOGIC_VECTOR (REDUCED_RATE_WIDTH-1 downto 0); -- pulses: period-1

        ANGLE                   : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
--        ANGLE_MA0               : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
        ANGLE_FIR0              : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
--        ANGLE_FIR1              : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
--        ANGLE_EN                : out STD_LOGIC;

        ANGLE_DIFF              : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
--        ANGLE_DIFF_MA0          : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
        ANGLE_DIFF_FIR0         : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0)
--        ANGLE_DIFF_FIR1         : out STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
--        ANGLE_DIFF_EN           : out STD_LOGIC
    );
end PhasorAnalyzer;

architecture Behavioral of PhasorAnalyzer is

--    signal x_sig                : STD_LOGIC_VECTOR (3 downto 0);
--    signal y_sig                : STD_LOGIC_VECTOR (3 downto 0);

    signal angle_sig            : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_diff_sig       : STD_LOGIC_VECTOR (7 downto 0);

    signal angle_resized_sig        : STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);
    signal angle_diff_resized_sig   : STD_LOGIC_VECTOR (SIG_OUT_WIDTH-1 downto 0);

begin

--    X_coupler: entity work.BitWidthCoupler
--    generic map (
--        SIG_IN_WIDTH            => SIG_IN_WIDTH,
--        SIG_OUT_WIDTH           => 4
--    )
--    port map (
--        CLK                     => CLK,
--        RST                     => RST,
--        EN                      => EN,
--        SIG_IN                  => X_IN,

--        SIG_OUT                 => x_sig
--    );

--    Y_coupler: entity work.BitWidthCoupler
--    generic map (
--        SIG_IN_WIDTH            => SIG_IN_WIDTH,
--        SIG_OUT_WIDTH           => 4
--    )
--    port map (
--        CLK                     => CLK,
--        RST                     => RST,
--        EN                      => EN,
--        SIG_IN                  => Y_IN,

--        SIG_OUT                 => y_sig
--    );

    phase_angle: entity work.Angle4Bit
        port map (
            CLK         => CLK,
            EN          => EN,
            RST         => RST,

--            X_IN        => x_sig,
--            Y_IN        => y_sig,
            X_IN        => X_IN,
            Y_IN        => Y_IN,

            A_OUT       => angle_sig,
            DIFF_OUT    => angle_diff_sig
        );

    angle_resize: entity work.BitWidthCoupler
    generic map (
        SIG_IN_WIDTH            => 8,
        SIG_OUT_WIDTH           => SIG_OUT_WIDTH
    )
    port map (
        CLK                     => CLK,
        RST                     => RST,
        EN                      => EN,
        SIG_IN                  => angle_sig,

        SIG_OUT                 => angle_resized_sig
    );

    angle_diff_resize: entity work.BitWidthCoupler
    generic map (
        SIG_IN_WIDTH            => 8,
        SIG_OUT_WIDTH           => SIG_OUT_WIDTH
    )
    port map (
        CLK                     => CLK,
        RST                     => RST,
        EN                      => EN,
        SIG_IN                  => angle_diff_sig,

        SIG_OUT                 => angle_diff_resized_sig
    );


    ANGLE <= angle_resized_sig;

    ANGLE_DIFF <= angle_diff_resized_sig;


    angle_filter: entity work.FIRFilterLP15tap
    generic map (
        SIG_IN_WIDTH        => 8,
        SIG_OUT_WIDTH       => SIG_OUT_WIDTH
    )
    port map (
        CLK                 => CLK,
        RST                 => RST,
        EN_IN               => EN,
        EN_OUT              => EN,
        SIG_IN              => angle_sig,

        SIG_OUT             => ANGLE_FIR0
    );

    angle_diff_filter: entity work.FIRFilterLP63tap
    generic map (
        SIG_IN_WIDTH        => 8,
        SIG_OUT_WIDTH       => SIG_OUT_WIDTH
    )
    port map (
        CLK                 => CLK,
        RST                 => RST,
        EN_IN               => EN,
        EN_OUT              => EN,
        SIG_IN              => angle_diff_sig,

        SIG_OUT             => ANGLE_DIFF_FIR0
    );

--    phase_angle_multifilter: entity work.MultiFilterFIR15MA31
--        generic map (
--            SIG_IN_WIDTH            => 8,
--            SIG_OUT_WIDTH           => SIG_OUT_WIDTH,
--            REDUCED_RATE_WIDTH      => REDUCED_RATE_WIDTH
--        )
--        port map (
--            CLK                     => CLK,
--            EN                      => EN,
--            RST                     => RST,
--            SIG_IN                  => angle_sig,
--            REDUCED_RATE_PERIOD     => ANGLE_PERIOD, -- period-1

--            MA_OUT                  => ANGLE_MA0,
--            FIR0_OUT                => ANGLE_FIR0,
--            FIR1_OUT                => ANGLE_FIR1,
--            EN_REDUCED              => ANGLE_EN
--        );

--    phase_angle_slope_multifilter: entity work.MultiFilterFIR63MA127
--        generic map (
--            SIG_IN_WIDTH            => 8,
--            SIG_OUT_WIDTH           => SIG_OUT_WIDTH,
--            REDUCED_RATE_WIDTH      => REDUCED_RATE_WIDTH
--        )
--        port map (
--            CLK                     => CLK,
--            EN                      => EN,
--            RST                     => RST,
--            SIG_IN                  => angle_diff_sig,
--            REDUCED_RATE_PERIOD     => ANGLE_DIFF_PERIOD, -- period-1

--            MA_OUT                  => ANGLE_DIFF_MA0,
--            FIR0_OUT                => ANGLE_DIFF_FIR0,
--            FIR1_OUT                => ANGLE_DIFF_FIR1,
--            EN_REDUCED              => ANGLE_DIFF_EN
--        );

end Behavioral;
