{COMPONENT D:\VINTAGECOMPUTING\QL\QL_TRUMP2_CLONE\FINALGAL\TC3_1V4_T3_SRAM.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Tue Mar 11 15:28:47 2025 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P DSL' {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P A19 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A18 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A17 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A16 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P RST' {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A13 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P MUX {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P DSMC' {Pt "I/O"}{Lq 0}{Ploc 310 20}}
   {P P13' {Pt "I/O"}{Lq 0}{Ploc 310 40}}
   {P SRAM_CS1' {Pt "I/O"}{Lq 0}{Ploc 310 60}}
   {P SRAM_CS2' {Pt "I/O"}{Lq 0}{Ploc 310 80}}
   {P FDC_CS' {Pt "I/O"}{Lq 0}{Ploc 310 100}}
   {P U17_CS' {Pt "I/O"}{Lq 0}{Ploc 310 120}}
   {P ROM_CS' {Pt "I/O"}{Lq 0}{Ploc 310 140}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 205 230}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 290 30}
   {Pnl 290 50}
   {Pnl 290 70}
   {Pnl 290 90}
   {Pnl 290 110}
   {Pnl 290 130}
   {Pnl 290 150}

   {Sd A 1 2 3 4 5 6 7 8 9 11 12 13 14 15 17 18 19}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 220 280 0}
   {L 120 200 100 200}
   {C 125 200 5}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 120 80 100 80}
   {C 125 80 5}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {C 285 20 5}
   {L 290 20 310 20}
   {C 285 40 5}
   {L 290 40 310 40}
   {C 285 60 5}
   {L 290 60 310 60}
   {C 285 80 5}
   {L 290 80 310 80}
   {C 285 100 5}
   {L 290 100 310 100}
   {C 285 120 5}
   {L 290 120 310 120}
   {C 285 140 5}
   {L 290 140 310 140}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "DSL'" 140 200}
   {T "A19" 140 180}
   {T "A18" 140 160}
   {T "A17" 140 140}
   {T "A16" 140 120}
   {T "A15" 140 100}
   {T "RST'" 140 80}
   {T "A14" 140 60}
   {T "A13" 140 40}
   {T "MUX" 140 20}
   [Tj "RC"]
   {T "DSMC'" 270 20}
   {T "P13'" 270 40}
   {T "SRAM_CS1'" 270 60}
   {T "SRAM_CS2'" 270 80}
   {T "FDC_CS'" 270 100}
   {T "U17_CS'" 270 120}
   {T "ROM_CS'" 270 140}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G16V8MA" 205 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD D:\VINTAGECOMPUTING\QL\QL_TRUMP2_CLONE\FINALGAL\TC3_1V4_T3_SRAM 205 220}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N DSL'
   }
   {N A19
   }
   {N A18
   }
   {N A17
   }
   {N A16
   }
   {N A15
   }
   {N RST'
   }
   {N A14
   }
   {N A13
   }
   {N MUX
   }
   {N DSMC'
   }
   {N P13'
   }
   {N SRAM_CS1'
   }
   {N SRAM_CS2'
   }
   {N FDC_CS'
   }
   {N U17_CS'
   }
   {N ROM_CS'
   }
  }

  {SUBCOMP
  }
 }
}
