

================================================================
== Vivado HLS Report for 'Dilate'
================================================================
* Date:           Wed Dec  5 01:56:15 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.159|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  141|  67597|  141|  67597|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  140|  67596| 14 ~ 262 |          -|          -| 10 ~ 258 |    no    |
        | + loop_width  |   11|    259|         3|          1|          1| 10 ~ 258 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1260|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     234|      90|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     138|
|Register         |        -|      -|     436|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      0|     670|    1488|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------------+---------+-------+----+----+
    |Haaris_Core_mux_3UhA_U293  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U294  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U295  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U296  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U297  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    |Haaris_Core_mux_3UhA_U298  |Haaris_Core_mux_3UhA  |        0|      0|  39|  15|
    +---------------------------+----------------------+---------+-------+----+----+
    |Total                      |                      |        0|      0| 234|  90|
    +---------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|   256|    8|     1|         2048|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|   256|    8|     1|         2048|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|   256|    8|     1|         2048|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|   768|   24|     3|         6144|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_517_p2               |     +    |      0|  0|  39|           2|          32|
    |i_V_fu_251_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_495_p2                     |     +    |      0|  0|  39|          32|           1|
    |p_assign_13_1_i_fu_347_p2         |     +    |      0|  0|  39|           3|          32|
    |p_assign_13_2_i_fu_393_p2         |     +    |      0|  0|  39|           3|          32|
    |p_neg393_i_i_i_fu_240_p2          |     +    |      0|  0|  39|          32|           2|
    |tmp_442_i_fu_301_p2               |     +    |      0|  0|  39|           2|          32|
    |tmp_48_i_fu_228_p2                |     +    |      0|  0|  39|          32|           2|
    |tmp_49_i_fu_234_p2                |     +    |      0|  0|  39|          32|           2|
    |tmp_i_fu_222_p2                   |     +    |      0|  0|  39|          32|           2|
    |col_assign_3_fu_571_p2            |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_1_i_fu_464_p2       |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_2_i_fu_481_p2       |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_i_fu_447_p2         |     -    |      0|  0|  39|          32|          32|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_309                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_61                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op123_read_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op131_read_state4    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i423_i_i_1_i_fu_372_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i423_i_i_2_i_fu_418_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i423_i_i_i_fu_326_p2      |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_fu_592_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_i_fu_542_p2         |    and   |      0|  0|   2|           1|           1|
    |exitcond388_i_i_i_fu_490_p2       |   icmp   |      0|  0|  18|          32|          32|
    |exitcond389_i_i_i_fu_246_p2       |   icmp   |      0|  0|  18|          32|          32|
    |icmp2_fu_511_p2                   |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_278_p2                    |   icmp   |      0|  0|  18|          31|           1|
    |tmp_417_2_i_fu_290_p2             |   icmp   |      0|  0|  18|          32|           1|
    |tmp_417_i_fu_284_p2               |   icmp   |      0|  0|  18|          32|           1|
    |tmp_439_i_fu_296_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_444_1_i_fu_367_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_444_2_i_fu_413_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_444_i_fu_321_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_463_0_1_i_fu_741_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_0_2_i_fu_755_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_1_1_i_fu_783_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_1_2_i_fu_829_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_1_i_fu_769_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_2_1_i_fu_853_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_2_2_i_fu_867_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_463_2_i_fu_839_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_50_i_fu_257_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_53_i_fu_537_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_fu_576_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_617_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_635_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_653_p3       |  select  |      0|  0|   8|           1|           8|
    |p_assign_14_1_i_fu_386_p3         |  select  |      0|  0|  32|           1|           1|
    |p_assign_14_2_i_fu_432_p3         |  select  |      0|  0|  32|           1|           1|
    |p_assign_14_i_fu_340_p3           |  select  |      0|  0|  32|           1|           1|
    |p_assign_2_fu_556_p3              |  select  |      0|  0|  32|           1|           1|
    |p_dst_data_stream_V_din           |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_64_fu_686_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_65_fu_704_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_66_fu_722_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_1_fu_761_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_2_fu_775_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_3_fu_789_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_4_fu_833_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_5_fu_845_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_6_fu_859_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_s_fu_747_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_563_p3                       |  select  |      0|  0|  32|           1|          32|
    |y_3_1_i_fu_456_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_3_2_i_fu_473_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_3_i_fu_439_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |rev13_fu_361_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev14_fu_407_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev15_fu_531_p2                   |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_315_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp_387_not_i_fu_262_p2           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1260|         820|         861|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_cols_V_blk_n         |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_rows_V_blk_n         |   9|          2|    1|          2|
    |t_V_16_reg_211             |   9|          2|   32|         64|
    |t_V_reg_200                |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 138|         29|   88|        195|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |brmerge_i_reg_1055                        |   1|   0|    1|          0|
    |cols_reg_958                              |  32|   0|   32|          0|
    |exitcond388_i_i_i_reg_1042                |   1|   0|    1|          0|
    |exitcond388_i_i_i_reg_1042_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_V_reg_993                               |  32|   0|   32|          0|
    |icmp_reg_1007                             |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1062               |   8|   0|    8|          0|
    |k_buf_0_val_4_addr_reg_1075               |   8|   0|    8|          0|
    |k_buf_0_val_5_addr_reg_1081               |   8|   0|    8|          0|
    |or_cond_i_i_i_i_reg_1051                  |   1|   0|    1|          0|
    |or_cond_i_i_i_reg_1087                    |   1|   0|    1|          0|
    |or_cond_i_i_i_reg_1087_pp0_iter1_reg      |   1|   0|    1|          0|
    |p_neg393_i_i_i_reg_979                    |  32|   0|   32|          0|
    |right_border_buf_0_10_fu_102              |   8|   0|    8|          0|
    |right_border_buf_0_11_fu_106              |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_98                |   8|   0|    8|          0|
    |src_kernel_win_0_va_59_fu_78              |   8|   0|    8|          0|
    |src_kernel_win_0_va_60_fu_82              |   8|   0|    8|          0|
    |src_kernel_win_0_va_61_fu_86              |   8|   0|    8|          0|
    |src_kernel_win_0_va_62_fu_90              |   8|   0|    8|          0|
    |src_kernel_win_0_va_63_fu_94              |   8|   0|    8|          0|
    |src_kernel_win_0_va_64_reg_1091           |   8|   0|    8|          0|
    |src_kernel_win_0_va_65_reg_1098           |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_74                 |   8|   0|    8|          0|
    |stop_row_reg_949                          |  32|   0|   32|          0|
    |t_V_16_reg_211                            |  32|   0|   32|          0|
    |t_V_reg_200                               |  32|   0|   32|          0|
    |temp_0_i_i_i_059_i_3_reg_1104             |   8|   0|    8|          0|
    |tmp_105_reg_1027                          |   2|   0|    2|          0|
    |tmp_106_reg_1032                          |   2|   0|    2|          0|
    |tmp_107_reg_1037                          |   2|   0|    2|          0|
    |tmp_111_reg_1068                          |   2|   0|    2|          0|
    |tmp_387_not_i_reg_1002                    |   1|   0|    1|          0|
    |tmp_417_2_i_reg_1016                      |   1|   0|    1|          0|
    |tmp_417_i_reg_1012                        |   1|   0|    1|          0|
    |tmp_439_i_reg_1020                        |   1|   0|    1|          0|
    |tmp_48_i_reg_968                          |  32|   0|   32|          0|
    |tmp_49_i_reg_973                          |  32|   0|   32|          0|
    |tmp_50_i_reg_998                          |   1|   0|    1|          0|
    |tmp_i_reg_963                             |  32|   0|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 436|   0|  436|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Dilate       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Dilate       | return value |
|p_src_rows_V_dout            |  in |   32|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   32|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

