// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// @rtype bool

//P1
//define()
//#routine_name wire_assign( input in, output out )
//P2
//wire_assign()
//P3
//connected to
//in sig in got placed into
//out sig out got copied to
//@rtype bool
//

endmodule
