

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_j1'
================================================================
* Date:           Sun Sep  3 07:05:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2307|     2307|  23.070 us|  23.070 us|  2307|  2307|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1    |     2305|     2305|         5|          3|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     278|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     278|    355|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_150_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln65_fu_160_p2     |         +|   0|  0|  27|          20|          20|
    |and_ln66_fu_322_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_304_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln79_fu_286_p2     |       and|   0|  0|   2|           1|           1|
    |v33_fu_310_p2          |       and|   0|  0|   2|           1|           1|
    |v38_fu_292_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_144_p2    |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln66_1_fu_197_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln66_fu_191_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln79_1_fu_270_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln79_2_fu_233_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln79_fu_264_p2    |      icmp|   0|  0|  11|           8|           2|
    |ifzero5_fu_171_p2      |      icmp|   0|  0|  11|          10|          10|
    |or_ln66_fu_243_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln79_1_fu_282_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_276_p2      |        or|   0|  0|   2|           1|           1|
    |max_W_d0               |    select|   0|  0|  32|           1|          32|
    |select_ln71_fu_316_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln80_fu_298_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln78_fu_213_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 272|         164|         188|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j1_1        |   9|          2|   10|         20|
    |j1_fu_66                     |   9|          2|   10|         20|
    |v31_fu_62                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   57|        116|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln64_reg_361                  |  10|   0|   10|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln64_reg_357                 |   1|   0|    1|          0|
    |icmp_ln66_1_reg_386               |   1|   0|    1|          0|
    |icmp_ln66_reg_381                 |   1|   0|    1|          0|
    |icmp_ln79_2_reg_414               |   1|   0|    1|          0|
    |ifzero5_reg_371                   |   1|   0|    1|          0|
    |ifzero5_reg_371_pp0_iter1_reg     |   1|   0|    1|          0|
    |j1_fu_66                          |  10|   0|   10|          0|
    |max_W_addr_reg_352                |  10|   0|   10|          0|
    |max_W_addr_reg_352_pp0_iter1_reg  |  10|   0|   10|          0|
    |or_ln66_reg_419                   |   1|   0|    1|          0|
    |select_ln71_reg_434               |  32|   0|   32|          0|
    |select_ln80_reg_429               |  32|   0|   32|          0|
    |tmp_9_reg_424                     |   1|   0|    1|          0|
    |v29_reg_401                       |  32|   0|   32|          0|
    |v31_fu_62                         |  32|   0|   32|          0|
    |v31_load_reg_392                  |  32|   0|   32|          0|
    |v37_reg_408                       |  32|   0|   32|          0|
    |v553_load_reg_375                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 278|   0|  278|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_622_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_622_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_622_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_622_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_622_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_626_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_626_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_626_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_626_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_626_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_630_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_630_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_630_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_630_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|grp_fu_630_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j1|  return value|
|max_W_load           |   in|   32|     ap_none|                      max_W_load|        scalar|
|max_W_address0       |  out|   10|   ap_memory|                           max_W|         array|
|max_W_ce0            |  out|    1|   ap_memory|                           max_W|         array|
|max_W_we0            |  out|    1|   ap_memory|                           max_W|         array|
|max_W_d0             |  out|   32|   ap_memory|                           max_W|         array|
|zext_ln63            |   in|   10|     ap_none|                       zext_ln63|        scalar|
|sub_ln65             |   in|   20|     ap_none|                        sub_ln65|        scalar|
|v553_address0        |  out|   20|   ap_memory|                            v553|         array|
|v553_ce0             |  out|    1|   ap_memory|                            v553|         array|
|v553_q0              |   in|   32|   ap_memory|                            v553|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

