#ifndef MINI_JIT_INSTGEN_H
#define MINI_JIT_INSTGEN_H

#include <cstdint>
#include <string>

namespace MiniJit::Asm
{
	//! general-purpose registers
	enum gpr_t : uint32_t
	{
		w0 = 0,
		w1 = 1,
		w2 = 2,
		w3 = 3,
		w4 = 4,
		w5 = 5,
		w6 = 6,
		w7 = 7,
		w8 = 8,
		w9 = 9,
		w10 = 10,
		w11 = 11,
		w12 = 12,
		w13 = 13,
		w14 = 14,
		w15 = 15,
		w16 = 16,
		w17 = 17,
		w18 = 18,
		w19 = 19,
		w20 = 20,
		w21 = 21,
		w22 = 22,
		w23 = 23,
		w24 = 24,
		w25 = 25,
		w26 = 26,
		w27 = 27,
		w28 = 28,
		w29 = 29,
		w30 = 30,

		x0 = 32 + 0,
		x1 = 32 + 1,
		x2 = 32 + 2,
		x3 = 32 + 3,
		x4 = 32 + 4,
		x5 = 32 + 5,
		x6 = 32 + 6,
		x7 = 32 + 7,
		x8 = 32 + 8,
		x9 = 32 + 9,
		x10 = 32 + 10,
		x11 = 32 + 11,
		x12 = 32 + 12,
		x13 = 32 + 13,
		x14 = 32 + 14,
		x15 = 32 + 15,
		x16 = 32 + 16,
		x17 = 32 + 17,
		x18 = 32 + 18,
		x19 = 32 + 19,
		x20 = 32 + 20,
		x21 = 32 + 21,
		x22 = 32 + 22,
		x23 = 32 + 23,
		x24 = 32 + 24,
		x25 = 32 + 25,
		x26 = 32 + 26,
		x27 = 32 + 27,
		x28 = 32 + 28,
		x29 = 32 + 29,
		x30 = 32 + 30,

		wzr = 31,
		xzr = 32 + 31,
		sp = 64 + 32 + 31
	};

	//! simd&fp registers
	enum simd_fp_t : uint32_t
	{
		v0 = 0,
		v1 = 1,
		v2 = 2,
		v3 = 3,
		v4 = 4,
		v5 = 5,
		v6 = 6,
		v7 = 7,
		v8 = 8,
		v9 = 9,
		v10 = 10,
		v11 = 11,
		v12 = 12,
		v13 = 13,
		v14 = 14,
		v15 = 15,
		v16 = 16,
		v17 = 17,
		v18 = 18,
		v19 = 19,
		v20 = 20,
		v21 = 21,
		v22 = 22,
		v23 = 23,
		v24 = 24,
		v25 = 25,
		v26 = 26,
		v27 = 27,
		v28 = 28,
		v29 = 29,
		v30 = 30,
		v31 = 31
	};

	//! arrangement specifiers
	enum arr_spec_t : uint32_t
	{
		s2 = 0x0,
		s4 = 0x40000000,
		d2 = 0x40400000
	};

	/* ================================================== Instructions ================================================== */
	namespace Base
	{
		/**
		 * @brief Generates a RET instruction.
		 *
		 * @return instruction.
		 */
		uint32_t ret(gpr_t reg);

		/**
		 * @brief Generates a CBNZ instruction.
		 *
		 * @param reg general-purpose register.
		 * @param imm19 immediate value (not the offset bytes!).
		 *
		 * @return instruction.
		 **/
		uint32_t cbnz(gpr_t reg,
					  int32_t imm19);

		/**
		 * @brief Generates a CMP instruction.
		 *
		 * @param reg general-purpose register.
		 * @param imm19 immediate value (not the offset bytes!).
		 *
		 * @return instruction.
		 **/
		uint32_t br_cmp(gpr_t reg,
						int32_t imm19);

		/**
		 * @brief Generates a BLE instruction.
		 *
		 * @param reg general-purpose register.
		 * @param imm19 immediate value (not the offset bytes!).
		 *
		 * @return instruction.
		 */
		uint32_t br_le(gpr_t reg,
					   int32_t imm19);

		/**
		 * @brief Generates a MOV (immediate) instruction.
		 *
		 * @param reg general-purpose register.
		 * @param imm immediate value.
		 *
		 * @return instruction.
		 */
		u_int32_t mov(gpr_t reg,
					  int64_t imm);

		/**
		 * @brief Generates an ADD (immediate) instruction.
		 *
		 * @param reg_dest destination register.
		 * @param reg_src1 source register.
		 * @param imm immediate value.
		 *
		 * @return instruction.
		 */
		u_int32_t add(gpr_t reg_dest,
					  gpr_t reg_src1,
					  int64_t imm);

		/**
		 * @brief Generates a LDR instruction.
		 *
		 * @param reg_src source register to store (Rt).
		 * @param reg_base base pointer register (Rn).
		 * @param imm immediate value (not the offset bytes!).
		 *
		 * @return instruction.
		 */
		u_int32_t ldr(gpr_t reg_dest,
					  gpr_t reg_base,
					  int64_t imm);

		/**
		 * @brief Generates a STR instruction.
		 *
		 * @param reg_src source register to store (Rt).
		 * @param reg_base base pointer register (Rn).
		 * @param imm immediate value (not the offset bytes!).
		 *
		 * @return instruction.
		 */
		u_int32_t str(gpr_t reg_src,
					  gpr_t reg_base,
					  int64_t imm);
	}

	namespace SIMD
	{
		/**
		 * @brief Generates a LDR instruction.
		 *
		 * @param reg_dest destination register.
		 * @param imm immediate value (not the offset bytes!).
		 *
		 * @return instruction.
		 */
		u_int32_t ldr(simd_fp_t reg_dest,
					  int64_t imm);

		/**
		 * @brief Generates a STR instruction.
		 *
		 * @param reg_src source register.
		 * @param imm immediate value (not the offset bytes!).
		 *
		 * @return instruction.
		 */
		u_int32_t str(simd_fp_t reg_src,
					  int64_t imm);

		/**
		 * @brief Generates an FMLA (vector) instruction.
		 *
		 * @param reg_dest destination register.
		 * @param reg_src1 first source register.
		 * @param reg_src2 second source register.
		 * @param arr_spec arrangement specifier.
		 *
		 * @return instruction.
		 **/
		uint32_t fmla_dp(simd_fp_t reg_dest,
						 simd_fp_t reg_src1,
						 simd_fp_t reg_src2,
						 arr_spec_t arr_spec);

		/**
		 * @brief Generates a ZIP1 instruction.
		 *
		 * @param reg_dest destination register.
		 * @param reg_src1 first source register.
		 * @param reg_src2 second source register.
		 * @param arr_spec arrangement specifier.
		 *
		 * @return instruction.
		 */
		uint32_t zip1(simd_fp_t reg_dest,
					  simd_fp_t reg_src1,
					  simd_fp_t reg_src2,
					  arr_spec_t arr_spec);

		/**
		 * @brief Generates a ZIP2 instruction.
		 *
		 * @param reg_dest destination register.
		 * @param reg_src1 first source register.
		 * @param reg_src2 second source register.
		 * @param arr_spec arrangement specifier.
		 *
		 * @return instruction.
		 */
		uint32_t zip2(simd_fp_t reg_dest,
					  simd_fp_t reg_src1,
					  simd_fp_t reg_src2,
					  arr_spec_t arr_spec);
	}

	namespace SVE
	{

	}

	namespace SME
	{

	}

	/* ================================================= Helper Function ================================================ */

	/**
	 * @brief Converts the given instruction to a hex string.
	 *
	 * @param inst instruction.
	 *
	 * @return hex string.
	 **/
	std::string to_string_hex(uint32_t inst);

	/**
	 * @brief Converts the given instruction to a binary string.
	 *
	 * @param inst instruction.
	 *
	 * @return binary string.
	 **/
	std::string to_string_bin(uint32_t inst);
};

#endif