WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 12 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 12 sec)
Simulation finished CPU 0 instructions: 1000003 cycles: 1639218 cumulative IPC: 0.61 (Simulation time: 00 hr 00 min 37 sec)
Simulation complete CPU 0 instructions: 1000003 cycles: 1639218 cumulative IPC: 0.61 (Simulation time: 00 hr 00 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.61 instructions: 1000003 cycles: 1639218
CPU 0 Branch Prediction Accuracy: 93.44% MPKI: 8.28 Average ROB Occupancy at Mispredict: 139.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.549
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.59
BRANCH_DIRECT_CALL: 0.03
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.109

LLC TOTAL        ACCESS:      17598 HIT:       2285 MISS:      15313
LLC LOAD         ACCESS:      15419 HIT:       1418 MISS:      14001
LLC RFO          ACCESS:        693 HIT:          4 MISS:        689
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        753 HIT:        753 MISS:          0
LLC TRANSLATION  ACCESS:        733 HIT:        110 MISS:        623
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 293.8 cycles
cpu0_DTLB TOTAL        ACCESS:     220581 HIT:     209415 MISS:      11166
cpu0_DTLB LOAD         ACCESS:     220581 HIT:     209415 MISS:      11166
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 41.23 cycles
cpu0_ITLB TOTAL        ACCESS:        250 HIT:        226 MISS:         24
cpu0_ITLB LOAD         ACCESS:        250 HIT:        226 MISS:         24
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 295.8 cycles
cpu0_L1D TOTAL        ACCESS:     263508 HIT:     155544 MISS:     107964
cpu0_L1D LOAD         ACCESS:     225249 HIT:     123210 MISS:     102039
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      36653 HIT:      31994 MISS:       4659
cpu0_L1D TRANSLATION  ACCESS:       1606 HIT:        340 MISS:       1266
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 35.76 cycles
cpu0_L1I TOTAL        ACCESS:        279 HIT:        125 MISS:        154
cpu0_L1I LOAD         ACCESS:        279 HIT:        125 MISS:        154
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 207 cycles
cpu0_L2C TOTAL        ACCESS:      25688 HIT:       8832 MISS:      16856
cpu0_L2C LOAD         ACCESS:      22047 HIT:       6628 MISS:      15419
cpu0_L2C RFO          ACCESS:        784 HIT:         91 MISS:        693
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1643 HIT:       1632 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:       1214 HIT:        481 MISS:        733
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 287.8 cycles
cpu0_STLB TOTAL        ACCESS:       3809 HIT:       2221 MISS:       1588
cpu0_STLB LOAD         ACCESS:       3809 HIT:       2221 MISS:       1588
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 372.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7732
  ROW_BUFFER_MISS:       7579
 AVG DBUS CONGESTED CYCLE: 3.824
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          1
  FULL:          0
