# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_sec2_parteB_v2.srcs/sources_1/new/counter_Nbits.vhd" \
"../../../../lab1_sec2_parteB_v2.srcs/sources_1/new/package_array_of_std_logic_type.vhd" \
"../../../../lab1_sec2_parteB_v2.srcs/sources_1/new/pwm.vhd" \
"../../../../lab1_sec2_parteB_v2.srcs/sources_1/new/lab1_sec2_parteB.vhd" \

# Do not sort compile order
nosort
