m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Ebuffer2k
Z0 w1652521535
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 321
Z3 dC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop
Z4 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd
Z5 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd
l0
L43 1
VfLd93RX<e3ZgD]cl4OLEB0
!s100 EHekTCKDBQDHajBhlF0T13
Z6 OV;C;2020.1;71
32
Z7 !s110 1652626627
!i10b 1
Z8 !s108 1652626627.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd|
Z10 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asyn
R1
R2
DEx4 work 8 buffer2k 0 22 fLd93RX<e3ZgD]cl4OLEB0
!i122 321
l98
L60 75
VVgTKP5_0gzE;2C^banFOc3
!s100 RVj_n^J1HIg^Ca?33]P=o3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ebuffer32k
R0
R1
R2
!i122 322
R3
Z13 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd
Z14 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd
l0
L40 1
V8dIeU]8<=3XZR=jOTm?@F3
!s100 X:NGWeANVPi_ReJZjTL1l1
R6
32
R7
!i10b 1
R8
Z15 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd|
Z16 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd|
!i113 1
R11
R12
Asyn
R1
R2
DEx4 work 9 buffer32k 0 22 8dIeU]8<=3XZR=jOTm?@F3
!i122 322
l90
L54 71
VBV_J><6CL^^fJ07=Xk^2T0
!s100 hAjOV@LiG00MQ8lecOFhH3
R6
32
R7
!i10b 1
R8
R15
R16
!i113 1
R11
R12
Ecrc_parallel
R0
Z17 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z18 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z19 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
Z20 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R1
!i122 317
R3
Z21 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd
Z22 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd
l0
L9 1
V_f``E5:^dTmNd<^`]g2Y82
!s100 JEVj_OEiKo4E>n8YczSA13
R6
32
Z23 !s110 1652626626
!i10b 1
Z24 !s108 1652626626.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd|
Z26 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd|
!i113 1
R11
R12
Acrc_parallel_arc
R17
R18
R19
R2
R20
R1
DEx4 work 12 crc_parallel 0 22 _f``E5:^dTmNd<^`]g2Y82
!i122 317
l28
L20 104
Vn=6E^>ll970]8ML=ohgYP2
!s100 i3Jl^b6GQgK]i]C>CRXD53
R6
32
R23
!i10b 1
R24
R25
R26
!i113 1
R11
R12
Einput_handler
Z27 w1652625759
R17
R18
R19
R2
R20
R1
!i122 318
R3
Z28 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd
Z29 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd
l0
L9 1
VQ76L>Ce=:@dDaU7MXFRk]1
!s100 SBZ964A]CS5Q5P<=F<B6R2
R6
32
R23
!i10b 1
R24
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd|
Z31 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd|
!i113 1
R11
R12
Ainput_handler_arc
R17
R18
R19
R2
R20
R1
DEx4 work 13 input_handler 0 22 Q76L>Ce=:@dDaU7MXFRk]1
!i122 318
l70
L33 147
V:n[lZ9DiV4fBPkUI:D6no1
!s100 =EGF<6c0V;b@?hFHVfd5@1
R6
32
R23
!i10b 1
R24
R30
R31
!i113 1
R11
R12
Einput_tb
Z32 w1652270448
R17
R18
R19
R2
R20
R1
!i122 33
Z33 dC:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop
Z34 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd
Z35 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd
l0
L9 1
V?g7h3k8mf<dRDzZjn92R73
!s100 kFV<GeYj3[o]1^96f9dk61
R6
32
Z36 !s110 1652271697
!i10b 1
Z37 !s108 1652271697.000000
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd|
Z39 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd|
!i113 1
R11
R12
Ainput_arc
R17
R18
R19
R2
R20
R1
DEx4 work 8 input_tb 0 22 ?g7h3k8mf<dRDzZjn92R73
!i122 33
l32
L12 52
VPEeL:Q;[MdB@QA@<Y[AaX3
!s100 AW2<EdZiRgo`S@5G1HNh71
R6
32
R36
!i10b 1
R37
R38
R39
!i113 1
R11
R12
Emac_learning
Z40 w1652615638
R17
R18
R19
R1
R2
!i122 319
R3
Z41 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
Z42 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
l0
L6 1
V[Z`:?Kn6UlmgM5UDNAL4b3
!s100 OglAk;Tb8@J=HzLdiiKSK1
R6
32
R23
!i10b 1
R24
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
Z44 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
!i113 1
R11
R12
Amac_learning_arc
R17
R18
R19
R1
R2
DEx4 work 12 mac_learning 0 22 [Z`:?Kn6UlmgM5UDNAL4b3
!i122 319
l74
L37 250
V1W3>dFGHYXCU_J0z>ZBA[2
!s100 >Cn;fJ:2kX^QkWSoYWblj0
R6
32
R23
!i10b 1
R24
R43
R44
!i113 1
R11
R12
Emac_memory
R0
R17
R18
R19
R1
R2
!i122 320
R3
Z45 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
Z46 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
l0
L7 1
Vz2Y=HIX<<CYeVgd<NGJ<b3
!s100 F<omTjGbRmJGOcaTL9On<0
R6
32
R7
!i10b 1
R24
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
Z48 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
!i113 1
R11
R12
Amac_memory_arc
R17
R18
R19
R1
R2
DEx4 work 10 mac_memory 0 22 z2Y=HIX<<CYeVgd<NGJ<b3
!i122 320
l24
L21 17
VgkkoQ@f=mG3>V<31db<UF1
!s100 _2_JYHNjMX_0zB_fekB_l3
R6
32
R7
!i10b 1
R24
R47
R48
!i113 1
R11
R12
Eroundrobin
Z49 w1652622056
R17
R18
R19
R2
R1
R20
!i122 323
R3
Z50 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
Z51 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
l0
L7 1
V`L1?SkGzW2eIZA@TGZ0]S2
!s100 MBZH0lU9KkUCVJ:d3;jb_0
R6
32
R7
!i10b 1
R8
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd|
Z53 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd|
!i113 1
R11
R12
Aroundrobin_arc
R17
R18
R19
R2
R1
R20
DEx4 work 10 roundrobin 0 22 `L1?SkGzW2eIZA@TGZ0]S2
!i122 323
l47
L21 114
V<DRm`DPfHT0Hf:TNecLIK2
!s100 h@Vd4:onjY_6f^I<l7oSL3
R6
32
R7
!i10b 1
R8
R52
R53
!i113 1
R11
R12
Eswitch_logic
Z54 w1652618106
R17
R18
R19
R2
R20
R1
!i122 316
R3
Z55 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd
Z56 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd
l0
L9 1
V1NG;LliP;zb7gTXhKYG<O3
!s100 8a4?m5`cM]_IC8dOFFoNY0
R6
32
R23
!i10b 1
R24
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd|
Z58 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd|
!i113 1
R11
R12
Aswitch_logic_arc
R17
R18
R19
R2
R20
R1
DEx4 work 12 switch_logic 0 22 1NG;LliP;zb7gTXhKYG<O3
!i122 316
l104
Z59 L20 99
VlE1R8QlBK_SMmK1f0_U9^3
!s100 NK8FailaC4T7Bo<TRJ6Ln2
R6
32
R23
!i10b 1
R24
R57
R58
!i113 1
R11
R12
Eswitch_top
w1652271771
R17
R18
R19
R2
R20
R1
!i122 44
R33
Z60 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/switch_logic.vhd
Z61 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/src/switch_logic.vhd
l0
L9 1
VjbEA;i?QbQ]:SI3AjP=PN3
!s100 YPlo4faAiPmWRZKe;OU2X2
R6
32
!s110 1652271777
!i10b 1
!s108 1652271777.000000
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/switch_logic.vhd|
Z63 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/switch_logic.vhd|
!i113 1
R11
R12
Aswitch_top_arc
w1652271988
R17
R18
R19
R2
R20
R1
DEx4 work 10 switch_top 0 22 jbEA;i?QbQ]:SI3AjP=PN3
!i122 63
l104
R59
V8K3ea6_iXeURA<z4i6diT3
!s100 IBFHoYWRc0UQ64VN;zLz_1
R6
32
!s110 1652272075
!i10b 1
!s108 1652272075.000000
R62
R63
!i113 1
R11
R12
Eswitchtop_tb
Z64 w1652626623
R17
R18
R19
R2
R20
R1
!i122 324
R3
Z65 8C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd
Z66 FC:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd
l0
L9 1
Vzg<nE5h;C6IO[_@hk>ldX2
!s100 FOe54f_JcQBhH>QNXIla70
R6
32
R7
!i10b 1
R8
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd|
Z68 !s107 C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/SwitchTop/SwitchTop_TB.vhd|
!i113 1
R11
R12
Aswitchtop_tb_arc
R17
R18
R19
R2
R20
R1
Z69 DEx4 work 12 switchtop_tb 0 22 zg<nE5h;C6IO[_@hk>ldX2
!i122 324
l34
Z70 L12 74
V0NUQURdN:XgNh>lIB51IN3
!s100 GPoA4E=j[;U@oMk[lT`Wi1
R6
32
R7
!i10b 1
R8
R67
R68
!i113 1
R11
R12
