
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_11264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7f8000; valaddr_reg:x3; val_offset:33792*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33792*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7fc000; valaddr_reg:x3; val_offset:33795*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33795*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7fe000; valaddr_reg:x3; val_offset:33798*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33798*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ff000; valaddr_reg:x3; val_offset:33801*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33801*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ff800; valaddr_reg:x3; val_offset:33804*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33804*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ffc00; valaddr_reg:x3; val_offset:33807*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33807*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ffe00; valaddr_reg:x3; val_offset:33810*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33810*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7fff00; valaddr_reg:x3; val_offset:33813*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33813*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7fff80; valaddr_reg:x3; val_offset:33816*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33816*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7fffc0; valaddr_reg:x3; val_offset:33819*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33819*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7fffe0; valaddr_reg:x3; val_offset:33822*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33822*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ffff0; valaddr_reg:x3; val_offset:33825*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33825*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ffff8; valaddr_reg:x3; val_offset:33828*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33828*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ffffc; valaddr_reg:x3; val_offset:33831*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33831*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7ffffe; valaddr_reg:x3; val_offset:33834*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33834*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ab7e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6ab7e6; op2val:0x80000000;
op3val:0x8f7fffff; valaddr_reg:x3; val_offset:33837*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33837*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:33840*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33840*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:33843*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33843*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:33846*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33846*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:33849*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33849*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:33852*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33852*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:33855*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33855*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:33858*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33858*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:33861*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33861*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:33864*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33864*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:33867*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33867*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:33870*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33870*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:33873*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33873*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:33876*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33876*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:33879*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33879*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:33882*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33882*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:33885*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33885*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11296:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc000000; valaddr_reg:x3; val_offset:33888*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33888*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11297:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc000001; valaddr_reg:x3; val_offset:33891*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33891*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11298:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc000003; valaddr_reg:x3; val_offset:33894*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33894*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11299:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc000007; valaddr_reg:x3; val_offset:33897*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33897*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11300:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc00000f; valaddr_reg:x3; val_offset:33900*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33900*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11301:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc00001f; valaddr_reg:x3; val_offset:33903*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33903*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11302:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc00003f; valaddr_reg:x3; val_offset:33906*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33906*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11303:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc00007f; valaddr_reg:x3; val_offset:33909*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33909*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11304:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc0000ff; valaddr_reg:x3; val_offset:33912*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33912*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11305:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc0001ff; valaddr_reg:x3; val_offset:33915*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33915*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11306:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc0003ff; valaddr_reg:x3; val_offset:33918*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33918*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11307:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc0007ff; valaddr_reg:x3; val_offset:33921*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33921*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11308:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc000fff; valaddr_reg:x3; val_offset:33924*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33924*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11309:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc001fff; valaddr_reg:x3; val_offset:33927*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33927*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11310:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc003fff; valaddr_reg:x3; val_offset:33930*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33930*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11311:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc007fff; valaddr_reg:x3; val_offset:33933*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33933*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11312:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc00ffff; valaddr_reg:x3; val_offset:33936*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33936*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11313:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc01ffff; valaddr_reg:x3; val_offset:33939*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33939*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11314:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc03ffff; valaddr_reg:x3; val_offset:33942*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33942*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11315:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc07ffff; valaddr_reg:x3; val_offset:33945*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33945*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc0fffff; valaddr_reg:x3; val_offset:33948*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33948*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc1fffff; valaddr_reg:x3; val_offset:33951*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33951*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc3fffff; valaddr_reg:x3; val_offset:33954*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33954*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc400000; valaddr_reg:x3; val_offset:33957*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33957*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc600000; valaddr_reg:x3; val_offset:33960*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33960*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11321:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc700000; valaddr_reg:x3; val_offset:33963*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33963*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11322:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc780000; valaddr_reg:x3; val_offset:33966*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33966*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11323:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7c0000; valaddr_reg:x3; val_offset:33969*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33969*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11324:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7e0000; valaddr_reg:x3; val_offset:33972*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33972*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11325:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7f0000; valaddr_reg:x3; val_offset:33975*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33975*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7f8000; valaddr_reg:x3; val_offset:33978*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33978*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7fc000; valaddr_reg:x3; val_offset:33981*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33981*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7fe000; valaddr_reg:x3; val_offset:33984*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33984*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ff000; valaddr_reg:x3; val_offset:33987*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33987*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ff800; valaddr_reg:x3; val_offset:33990*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33990*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11331:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ffc00; valaddr_reg:x3; val_offset:33993*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33993*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11332:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ffe00; valaddr_reg:x3; val_offset:33996*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33996*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11333:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7fff00; valaddr_reg:x3; val_offset:33999*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 33999*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11334:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7fff80; valaddr_reg:x3; val_offset:34002*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34002*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11335:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7fffc0; valaddr_reg:x3; val_offset:34005*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34005*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11336:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7fffe0; valaddr_reg:x3; val_offset:34008*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34008*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11337:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ffff0; valaddr_reg:x3; val_offset:34011*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34011*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11338:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ffff8; valaddr_reg:x3; val_offset:34014*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34014*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11339:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ffffc; valaddr_reg:x3; val_offset:34017*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34017*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11340:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7ffffe; valaddr_reg:x3; val_offset:34020*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34020*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6c05c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6c05c9; op2val:0x0;
op3val:0xc7fffff; valaddr_reg:x3; val_offset:34023*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34023*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800000; valaddr_reg:x3; val_offset:34026*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34026*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800001; valaddr_reg:x3; val_offset:34029*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34029*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800003; valaddr_reg:x3; val_offset:34032*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34032*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800007; valaddr_reg:x3; val_offset:34035*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34035*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11346:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80000f; valaddr_reg:x3; val_offset:34038*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34038*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11347:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80001f; valaddr_reg:x3; val_offset:34041*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34041*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11348:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80003f; valaddr_reg:x3; val_offset:34044*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34044*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11349:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80007f; valaddr_reg:x3; val_offset:34047*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34047*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11350:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8000ff; valaddr_reg:x3; val_offset:34050*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34050*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8001ff; valaddr_reg:x3; val_offset:34053*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34053*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8003ff; valaddr_reg:x3; val_offset:34056*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34056*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8007ff; valaddr_reg:x3; val_offset:34059*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34059*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd800fff; valaddr_reg:x3; val_offset:34062*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34062*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd801fff; valaddr_reg:x3; val_offset:34065*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34065*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11356:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd803fff; valaddr_reg:x3; val_offset:34068*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34068*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11357:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd807fff; valaddr_reg:x3; val_offset:34071*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34071*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11358:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd80ffff; valaddr_reg:x3; val_offset:34074*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34074*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11359:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd81ffff; valaddr_reg:x3; val_offset:34077*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34077*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11360:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd83ffff; valaddr_reg:x3; val_offset:34080*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34080*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11361:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd87ffff; valaddr_reg:x3; val_offset:34083*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34083*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11362:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd8fffff; valaddr_reg:x3; val_offset:34086*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34086*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11363:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfd9fffff; valaddr_reg:x3; val_offset:34089*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34089*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11364:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdbfffff; valaddr_reg:x3; val_offset:34092*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34092*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11365:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdc00000; valaddr_reg:x3; val_offset:34095*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34095*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11366:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfde00000; valaddr_reg:x3; val_offset:34098*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34098*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11367:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdf00000; valaddr_reg:x3; val_offset:34101*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34101*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11368:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdf80000; valaddr_reg:x3; val_offset:34104*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34104*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11369:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfc0000; valaddr_reg:x3; val_offset:34107*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34107*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11370:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfe0000; valaddr_reg:x3; val_offset:34110*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34110*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11371:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdff0000; valaddr_reg:x3; val_offset:34113*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34113*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11372:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdff8000; valaddr_reg:x3; val_offset:34116*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34116*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11373:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffc000; valaddr_reg:x3; val_offset:34119*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34119*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11374:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffe000; valaddr_reg:x3; val_offset:34122*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34122*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11375:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfff000; valaddr_reg:x3; val_offset:34125*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34125*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11376:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfff800; valaddr_reg:x3; val_offset:34128*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34128*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11377:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffc00; valaddr_reg:x3; val_offset:34131*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34131*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11378:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffe00; valaddr_reg:x3; val_offset:34134*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34134*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11379:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffff00; valaddr_reg:x3; val_offset:34137*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34137*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11380:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffff80; valaddr_reg:x3; val_offset:34140*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34140*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11381:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffffc0; valaddr_reg:x3; val_offset:34143*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34143*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11382:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffffe0; valaddr_reg:x3; val_offset:34146*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34146*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11383:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffff0; valaddr_reg:x3; val_offset:34149*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34149*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11384:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffff8; valaddr_reg:x3; val_offset:34152*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34152*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11385:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffffc; valaddr_reg:x3; val_offset:34155*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34155*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11386:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdfffffe; valaddr_reg:x3; val_offset:34158*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34158*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11387:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfb and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xfdffffff; valaddr_reg:x3; val_offset:34161*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34161*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11388:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff000001; valaddr_reg:x3; val_offset:34164*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34164*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11389:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff000003; valaddr_reg:x3; val_offset:34167*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34167*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11390:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff000007; valaddr_reg:x3; val_offset:34170*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34170*0 + 3*88*FLEN/8, x4, x1, x2)

inst_11391:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6de5a8 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x09bd7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e6de5a8; op2val:0xc089bd7e;
op3val:0xff199999; valaddr_reg:x3; val_offset:34173*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34173*0 + 3*88*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407497728,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407514112,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407522304,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407526400,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407528448,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407529472,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407529984,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530240,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530368,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530432,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530464,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530480,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530488,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530492,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530494,32,FLEN)
NAN_BOXED(2120923110,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530495,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326592,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326593,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326595,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326599,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326607,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326623,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326655,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326719,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326847,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327103,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327615,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201328639,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201330687,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201334783,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201342975,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201359359,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201392127,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201457663,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201588735,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201850879,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(202375167,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(203423743,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(205520895,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(205520896,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(207618048,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(208666624,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209190912,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209453056,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209584128,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209649664,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209682432,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209698816,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209707008,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209711104,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209713152,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714176,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714688,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714944,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715072,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715136,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715168,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715184,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715192,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715196,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715198,32,FLEN)
NAN_BOXED(2121008585,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715199,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024256,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024257,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024259,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024263,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024271,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024287,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024319,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024383,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024511,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253024767,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253025279,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253026303,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253028351,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253032447,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253040639,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253057023,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253089791,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253155327,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253286399,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4253548543,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4254072831,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4255121407,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4257218559,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4257218560,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4259315712,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4260364288,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4260888576,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261150720,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261281792,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261347328,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261380096,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261396480,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261404672,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261408768,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261410816,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261411840,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412352,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412608,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412736,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412800,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412832,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412848,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412856,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412860,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412862,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4261412863,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2121131432,32,FLEN)
NAN_BOXED(3230252414,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
