<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_pxa.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_pxa.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Generic PXA PATA driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Marek Vasut &lt;marek.vasut@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> *  any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; see the file COPYING.  If not, write to</span>
<span class="cm"> *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/ata.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/completion.h&gt;</span>

<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>

<span class="cp">#include &lt;mach/pxa2xx-regs.h&gt;</span>
<span class="cp">#include &lt;mach/pata_pxa.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;pata_pxa&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.1&quot;</span>

<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="p">{</span>
	<span class="kt">uint32_t</span>		<span class="n">dma_channel</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa_dma_desc</span>	<span class="o">*</span><span class="n">dma_desc</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">dma_desc_addr</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">dma_desc_id</span><span class="p">;</span>

	<span class="cm">/* DMA IO physical address */</span>
	<span class="kt">uint32_t</span>		<span class="n">dma_io_addr</span><span class="p">;</span>
	<span class="cm">/* PXA DREQ&lt;0:2&gt; pin selector */</span>
	<span class="kt">uint32_t</span>		<span class="n">dma_dreq</span><span class="p">;</span>
	<span class="cm">/* DMA DCSR register value */</span>
	<span class="kt">uint32_t</span>		<span class="n">dma_dcsr</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">dma_done</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Setup the DMA descriptors. The size is transfer capped at 4k per descriptor,</span>
<span class="cm"> * if the transfer is longer, it is split into multiple chained descriptors.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_load_dmac</span><span class="p">(</span><span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="kt">uint32_t</span> <span class="n">cpu_len</span><span class="p">,</span> <span class="n">seg_len</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">cpu_addr</span><span class="p">;</span>

	<span class="n">cpu_addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
	<span class="n">cpu_len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">seg_len</span> <span class="o">=</span> <span class="p">(</span><span class="n">cpu_len</span> <span class="o">&gt;</span> <span class="mh">0x1000</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x1000</span> <span class="o">:</span> <span class="n">cpu_len</span><span class="p">;</span>

		<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">ddadr</span> <span class="o">=</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_addr</span> <span class="o">+</span>
			<span class="p">((</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa_dma_desc</span><span class="p">));</span>

		<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">dcmd</span> <span class="o">=</span> <span class="n">DCMD_BURST32</span> <span class="o">|</span>
					<span class="n">DCMD_WIDTH2</span> <span class="o">|</span> <span class="p">(</span><span class="n">DCMD_LENGTH</span> <span class="o">&amp;</span> <span class="n">seg_len</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">dsadr</span> <span class="o">=</span> <span class="n">cpu_addr</span><span class="p">;</span>
			<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">dtadr</span> <span class="o">=</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_io_addr</span><span class="p">;</span>
			<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">dcmd</span> <span class="o">|=</span> <span class="n">DCMD_INCSRCADDR</span> <span class="o">|</span>
						<span class="n">DCMD_FLOWTRG</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">dsadr</span> <span class="o">=</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_io_addr</span><span class="p">;</span>
			<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">dtadr</span> <span class="o">=</span> <span class="n">cpu_addr</span><span class="p">;</span>
			<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="p">].</span><span class="n">dcmd</span> <span class="o">|=</span> <span class="n">DCMD_INCTRGADDR</span> <span class="o">|</span>
						<span class="n">DCMD_FLOWSRC</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">cpu_len</span> <span class="o">-=</span> <span class="n">seg_len</span><span class="p">;</span>
		<span class="n">cpu_addr</span> <span class="o">+=</span> <span class="n">seg_len</span><span class="p">;</span>
		<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span><span class="o">++</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">cpu_len</span><span class="p">);</span>

	<span class="cm">/* Should not happen */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">seg_len</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span>
		<span class="n">DALGN</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_dreq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Prepare taskfile for submission.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">si</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_QCFLAG_DMAMAP</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">DCSR</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">DALGN</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_dreq</span><span class="p">);</span>

	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">n_elem</span><span class="p">,</span> <span class="n">si</span><span class="p">)</span>
		<span class="n">pxa_load_dmac</span><span class="p">(</span><span class="n">sg</span><span class="p">,</span> <span class="n">qc</span><span class="p">);</span>

	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span> <span class="o">-</span> <span class="mi">1</span><span class="p">].</span><span class="n">ddadr</span> <span class="o">=</span> <span class="n">DDADR_STOP</span><span class="p">;</span>

	<span class="cm">/* Fire IRQ only at the end of last block */</span>
	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">[</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_id</span> <span class="o">-</span> <span class="mi">1</span><span class="p">].</span><span class="n">dcmd</span> <span class="o">|=</span> <span class="n">DCMD_ENDIRQEN</span><span class="p">;</span>

	<span class="n">DDADR</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">)</span> <span class="o">=</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_desc_addr</span><span class="p">;</span>
	<span class="n">DRCMR</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_dreq</span><span class="p">)</span> <span class="o">=</span> <span class="n">DRCMR_MAPVLD</span> <span class="o">|</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">;</span>

<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Configure the DMA controller, load the DMA descriptors, but don&#39;t start the</span>
<span class="cm"> * DMA controller yet. Only issue the ATA command.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_bmdma_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_exec_command</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Execute the DMA transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_bmdma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_done</span><span class="p">);</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">)</span> <span class="o">=</span> <span class="n">DCSR_RUN</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Wait until the DMA transfer completes, then stop the DMA controller.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_bmdma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">DCSR</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DCSR_RUN</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_done</span><span class="p">,</span> <span class="n">HZ</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timeout waiting for DMA completion!&quot;</span><span class="p">);</span>

	<span class="n">DCSR</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Read DMA status. The bmdma_stop() will take care of properly finishing the</span>
<span class="cm"> * DMA transfer so we always have DMA-complete interrupt here.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">pxa_bmdma_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">ATA_DMA_INTR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_BUSERR</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">ATA_DMA_ERR</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * No IRQ register present so we do nothing.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_irq_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Check for ATAPI DMA. ATAPI DMA is unsupported by this driver. It&#39;s still</span>
<span class="cm"> * unclear why ATAPI has DMA issues.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa_check_atapi_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">pxa_ata_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">pxa_ata_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">ata_cable_40wire</span><span class="p">,</span>

	<span class="p">.</span><span class="n">bmdma_setup</span>		<span class="o">=</span> <span class="n">pxa_bmdma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_start</span>		<span class="o">=</span> <span class="n">pxa_bmdma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_stop</span>		<span class="o">=</span> <span class="n">pxa_bmdma_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_status</span>		<span class="o">=</span> <span class="n">pxa_bmdma_status</span><span class="p">,</span>

	<span class="p">.</span><span class="n">check_atapi_dma</span>	<span class="o">=</span> <span class="n">pxa_check_atapi_dma</span><span class="p">,</span>

	<span class="p">.</span><span class="n">sff_irq_clear</span>		<span class="o">=</span> <span class="n">pxa_irq_clear</span><span class="p">,</span>

	<span class="p">.</span><span class="n">qc_prep</span>		<span class="o">=</span> <span class="n">pxa_qc_prep</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DMA interrupt handler.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_ata_dma_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">port</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">pd</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_dcsr</span> <span class="o">=</span> <span class="n">DCSR</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">=</span> <span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_dcsr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_STOPSTATE</span><span class="p">)</span>
		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">dma_done</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pxa_ata_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">cmd_res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">ctl_res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">dma_res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">irq_res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pata_pxa_pdata</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Resource validation, three resources are needed:</span>
<span class="cm">	 *  - CMD port base address</span>
<span class="cm">	 *  - CTL port base address</span>
<span class="cm">	 *  - DMA port base address</span>
<span class="cm">	 *  - IRQ pin</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">num_resources</span> <span class="o">!=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;invalid number of resources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * CMD port base address</span>
<span class="cm">	 */</span>
	<span class="n">cmd_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">cmd_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * CTL port base address</span>
<span class="cm">	 */</span>
	<span class="n">ctl_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ctl_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * DMA port base address</span>
<span class="cm">	 */</span>
	<span class="n">dma_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">dma_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * IRQ pin</span>
<span class="cm">	 */</span>
	<span class="n">irq_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate the host</span>
<span class="cm">	 */</span>
	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ap</span>		<span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pxa_ata_port_ops</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">;</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span>	<span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">cmd_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
						<span class="n">resource_size</span><span class="p">(</span><span class="n">cmd_res</span><span class="p">));</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">ctl_addr</span>	<span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ctl_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
						<span class="n">resource_size</span><span class="p">(</span><span class="n">ctl_res</span><span class="p">));</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">bmdma_addr</span>	<span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">dma_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
						<span class="n">resource_size</span><span class="p">(</span><span class="n">dma_res</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Adjust register offsets</span>
<span class="cm">	 */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">altstatus_addr</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">ctl_addr</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">data_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_DATA</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">error_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_ERR</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">feature_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_FEATURE</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">nsect_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_NSECT</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">lbal_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_LBAL</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">lbam_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_LBAM</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">lbah_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_LBAH</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">device_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_DEVICE</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">status_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_STATUS</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">command_addr</span>	<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">cmd_addr</span> <span class="o">+</span>
					<span class="p">(</span><span class="n">ATA_REG_CMD</span> <span class="o">&lt;&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">reg_shift</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate and load driver&#39;s internal data structure</span>
<span class="cm">	 */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pata_pxa_data</span><span class="p">),</span>
								<span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">data</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_dreq</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">dma_dreq</span><span class="p">;</span>
	<span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_io_addr</span> <span class="o">=</span> <span class="n">dma_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate space for the DMA descriptors</span>
<span class="cm">	 */</span>
	<span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_desc</span> <span class="o">=</span> <span class="n">dmam_alloc_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_desc_addr</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_desc</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Request the DMA channel</span>
<span class="cm">	 */</span>
	<span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_channel</span> <span class="o">=</span> <span class="n">pxa_request_dma</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">,</span> <span class="n">DMA_PRIO_LOW</span><span class="p">,</span>
						<span class="n">pxa_ata_dma_irq</span><span class="p">,</span> <span class="n">ap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_channel</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Stop and clear the DMA channel</span>
<span class="cm">	 */</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Activate the ATA host</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">irq_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">ata_sff_interrupt</span><span class="p">,</span>
				<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_flags</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pxa_ata_sht</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">pxa_free_dma</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">pxa_ata_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pata_pxa_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">pxa_free_dma</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">dma_channel</span><span class="p">);</span>

	<span class="n">ata_host_detach</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">pxa_ata_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">pxa_ata_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">pxa_ata_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">pxa_ata_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Marek Vasut &lt;marek.vasut@gmail.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;DMA-capable driver for PATA on PXA CPU&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:&quot;</span> <span class="n">DRV_NAME</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
