

================================================================
== Vitis HLS Report for 'sort_C'
================================================================
* Date:           Thu Jun  8 14:59:56 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475  |sort_C_Pipeline_loop_diff_window_loop_diff_pe  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_1   |      144|      144|        18|          -|          -|     8|        no|
        | + VITIS_LOOP_136_2  |       16|       16|         2|          -|          -|     8|        no|
        |- loop_repeat_iter   |        ?|        ?|         ?|          -|          -|     ?|        no|
        |- VITIS_LOOP_168_3   |      152|      152|        19|          -|          -|     8|        no|
        | + VITIS_LOOP_169_4  |       16|       16|         2|          -|          -|     8|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 8 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lenEdgeListPtr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lenEdgeListPtr"   --->   Operation 14 'read' 'lenEdgeListPtr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lenEdgeListPtr"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr_i_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoEdgeListPtr_i_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_0_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_0_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_1_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_2_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_3_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_3_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_4_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_4_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_5_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_5_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_6_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_6_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_i_7_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fifoMatrixCIdx_i_7_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_0_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_0_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_1_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_2_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_3_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_3_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_4_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_4_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_5_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_5_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_6_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_6_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_i_7_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoCalcMatrixC_i_7_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_0_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_0_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_1_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_2_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_3_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_3_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_4_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_4_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_5_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_5_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_6_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_6_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoSortMatrixC_o_7_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifoSortMatrixC_o_7_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_0 = alloca i64 1" [kernel.cpp:134]   --->   Operation 67 'alloca' 'matrixC_buffer_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 68 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_1 = alloca i64 1" [kernel.cpp:134]   --->   Operation 68 'alloca' 'matrixC_buffer_V_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_2 = alloca i64 1" [kernel.cpp:134]   --->   Operation 69 'alloca' 'matrixC_buffer_V_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_3 = alloca i64 1" [kernel.cpp:134]   --->   Operation 70 'alloca' 'matrixC_buffer_V_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_4 = alloca i64 1" [kernel.cpp:134]   --->   Operation 71 'alloca' 'matrixC_buffer_V_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 72 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_5 = alloca i64 1" [kernel.cpp:134]   --->   Operation 72 'alloca' 'matrixC_buffer_V_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 73 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_6 = alloca i64 1" [kernel.cpp:134]   --->   Operation 73 'alloca' 'matrixC_buffer_V_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 74 [1/1] (0.67ns)   --->   "%matrixC_buffer_V_7 = alloca i64 1" [kernel.cpp:134]   --->   Operation 74 'alloca' 'matrixC_buffer_V_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln135 = store i4 0, i4 %i" [kernel.cpp:135]   --->   Operation 75 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln135 = br void" [kernel.cpp:135]   --->   Operation 76 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [kernel.cpp:135]   --->   Operation 77 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i4 %i_3" [kernel.cpp:135]   --->   Operation 78 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.72ns)   --->   "%icmp_ln135 = icmp_eq  i4 %i_3, i4 8" [kernel.cpp:135]   --->   Operation 79 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.79ns)   --->   "%add_ln135 = add i4 %i_3, i4 1" [kernel.cpp:135]   --->   Operation 81 'add' 'add_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %.split24, void %.lr.ph134" [kernel.cpp:135]   --->   Operation 82 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [kernel.cpp:135]   --->   Operation 83 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_0_addr = getelementptr i32 %matrixC_buffer_V_0, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 84 'getelementptr' 'matrixC_buffer_V_0_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_1_addr = getelementptr i32 %matrixC_buffer_V_1, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 85 'getelementptr' 'matrixC_buffer_V_1_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_2_addr = getelementptr i32 %matrixC_buffer_V_2, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 86 'getelementptr' 'matrixC_buffer_V_2_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_3_addr = getelementptr i32 %matrixC_buffer_V_3, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 87 'getelementptr' 'matrixC_buffer_V_3_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_4_addr = getelementptr i32 %matrixC_buffer_V_4, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 88 'getelementptr' 'matrixC_buffer_V_4_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_5_addr = getelementptr i32 %matrixC_buffer_V_5, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 89 'getelementptr' 'matrixC_buffer_V_5_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_6_addr = getelementptr i32 %matrixC_buffer_V_6, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 90 'getelementptr' 'matrixC_buffer_V_6_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_7_addr = getelementptr i32 %matrixC_buffer_V_7, i64 0, i64 %zext_ln135" [kernel.cpp:137]   --->   Operation 91 'getelementptr' 'matrixC_buffer_V_7_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln136 = br void" [kernel.cpp:136]   --->   Operation 92 'br' 'br_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%iter = alloca i32 1"   --->   Operation 93 'alloca' 'iter' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 94 'alloca' 'i_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.63ns)   --->   "%tmp_46 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_i_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'tmp_46' <Predicate = (icmp_ln135)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_2 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln143 = add i32 %lenEdgeListPtr_read, i32 4294967295" [kernel.cpp:143]   --->   Operation 96 'add' 'add_ln143' <Predicate = (icmp_ln135)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln143 = store i32 %tmp_46, i32 %i_1" [kernel.cpp:143]   --->   Operation 97 'store' 'store_ln143' <Predicate = (icmp_ln135)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln143 = store i31 0, i31 %iter" [kernel.cpp:143]   --->   Operation 98 'store' 'store_ln143' <Predicate = (icmp_ln135)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln143 = br void" [kernel.cpp:143]   --->   Operation 99 'br' 'br_ln143' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln136, void %.split2289, i4 0, void %.split24" [kernel.cpp:136]   --->   Operation 100 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.72ns)   --->   "%icmp_ln136 = icmp_eq  i4 %j, i4 8" [kernel.cpp:136]   --->   Operation 101 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 102 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln136 = add i4 %j, i4 1" [kernel.cpp:136]   --->   Operation 103 'add' 'add_ln136' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %.split22, void" [kernel.cpp:136]   --->   Operation 104 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:136]   --->   Operation 105 'specloopname' 'specloopname_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i4 %j" [kernel.cpp:137]   --->   Operation 106 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.75ns)   --->   "%switch_ln137 = switch i3 %trunc_ln137, void %branch7, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6" [kernel.cpp:137]   --->   Operation 107 'switch' 'switch_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.75>
ST_3 : Operation 108 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_6_addr" [kernel.cpp:137]   --->   Operation 108 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 109 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 6)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_5_addr" [kernel.cpp:137]   --->   Operation 110 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 111 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 5)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_4_addr" [kernel.cpp:137]   --->   Operation 112 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 113 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 4)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_3_addr" [kernel.cpp:137]   --->   Operation 114 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 115 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 3)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_2_addr" [kernel.cpp:137]   --->   Operation 116 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 117 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 2)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_1_addr" [kernel.cpp:137]   --->   Operation 118 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 119 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_0_addr" [kernel.cpp:137]   --->   Operation 120 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 121 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 0)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln137 = store i32 0, i3 %matrixC_buffer_V_7_addr" [kernel.cpp:137]   --->   Operation 122 'store' 'store_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln137 = br void %.split2289" [kernel.cpp:137]   --->   Operation 123 'br' 'br_ln137' <Predicate = (!icmp_ln136 & trunc_ln137 == 7)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln135 = store i4 %add_ln135, i4 %i" [kernel.cpp:135]   --->   Operation 124 'store' 'store_ln135' <Predicate = (icmp_ln136)> <Delay = 0.42>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.62>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%iter_1 = load i31 %iter" [kernel.cpp:143]   --->   Operation 127 'load' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i31 %iter_1" [kernel.cpp:143]   --->   Operation 128 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.99ns)   --->   "%icmp_ln143 = icmp_slt  i32 %zext_ln143, i32 %add_ln143" [kernel.cpp:143]   --->   Operation 129 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.00ns)   --->   "%iter_2 = add i31 %iter_1, i31 1" [kernel.cpp:143]   --->   Operation 130 'add' 'iter_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %._crit_edge135.loopexit.preheader, void %.split20" [kernel.cpp:143]   --->   Operation 131 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.63ns)   --->   "%tmp_47 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_i_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'read' 'tmp_47' <Predicate = (icmp_ln143)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_5 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln143 = store i31 %iter_2, i31 %iter" [kernel.cpp:143]   --->   Operation 133 'store' 'store_ln143' <Predicate = (icmp_ln143)> <Delay = 0.42>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 134 'alloca' 'i_2' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln168 = store i4 0, i4 %i_2" [kernel.cpp:168]   --->   Operation 135 'store' 'store_ln168' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln168 = br void %._crit_edge135.loopexit" [kernel.cpp:168]   --->   Operation 136 'br' 'br_ln168' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [kernel.cpp:148]   --->   Operation 137 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.99ns)   --->   "%empty_24 = icmp_sgt  i32 %i_1_load, i32 %tmp_47" [kernel.cpp:148]   --->   Operation 138 'icmp' 'empty_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sub_ln148)   --->   "%smax = select i1 %empty_24, i32 %i_1_load, i32 %tmp_47" [kernel.cpp:148]   --->   Operation 139 'select' 'smax' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln148 = sub i32 %smax, i32 %i_1_load" [kernel.cpp:148]   --->   Operation 140 'sub' 'sub_ln148' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln148, i2 0" [kernel.cpp:143]   --->   Operation 141 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 142 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln143 = call void @sort_C_Pipeline_loop_diff_window_loop_diff_pe, i34 %tmp_s, i16 %fifoMatrixCIdx_i_7_V, i32 %fifoCalcMatrixC_i_7_V, i16 %fifoMatrixCIdx_i_6_V, i32 %fifoCalcMatrixC_i_6_V, i16 %fifoMatrixCIdx_i_5_V, i32 %fifoCalcMatrixC_i_5_V, i16 %fifoMatrixCIdx_i_4_V, i32 %fifoCalcMatrixC_i_4_V, i16 %fifoMatrixCIdx_i_3_V, i32 %fifoCalcMatrixC_i_3_V, i16 %fifoMatrixCIdx_i_2_V, i32 %fifoCalcMatrixC_i_2_V, i16 %fifoMatrixCIdx_i_1_V, i32 %fifoCalcMatrixC_i_1_V, i16 %fifoMatrixCIdx_i_0_V, i32 %fifoCalcMatrixC_i_0_V, i32 %matrixC_buffer_V_0, i32 %matrixC_buffer_V_1, i32 %matrixC_buffer_V_2, i32 %matrixC_buffer_V_3, i32 %matrixC_buffer_V_4, i32 %matrixC_buffer_V_5, i32 %matrixC_buffer_V_6, i32 %matrixC_buffer_V_7" [kernel.cpp:143]   --->   Operation 143 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln145 = store i32 %tmp_47, i32 %i_1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 144 'store' 'store_ln145' <Predicate = true> <Delay = 0.42>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [kernel.cpp:143]   --->   Operation 145 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln143 = call void @sort_C_Pipeline_loop_diff_window_loop_diff_pe, i34 %tmp_s, i16 %fifoMatrixCIdx_i_7_V, i32 %fifoCalcMatrixC_i_7_V, i16 %fifoMatrixCIdx_i_6_V, i32 %fifoCalcMatrixC_i_6_V, i16 %fifoMatrixCIdx_i_5_V, i32 %fifoCalcMatrixC_i_5_V, i16 %fifoMatrixCIdx_i_4_V, i32 %fifoCalcMatrixC_i_4_V, i16 %fifoMatrixCIdx_i_3_V, i32 %fifoCalcMatrixC_i_3_V, i16 %fifoMatrixCIdx_i_2_V, i32 %fifoCalcMatrixC_i_2_V, i16 %fifoMatrixCIdx_i_1_V, i32 %fifoCalcMatrixC_i_1_V, i16 %fifoMatrixCIdx_i_0_V, i32 %fifoCalcMatrixC_i_0_V, i32 %matrixC_buffer_V_0, i32 %matrixC_buffer_V_1, i32 %matrixC_buffer_V_2, i32 %matrixC_buffer_V_3, i32 %matrixC_buffer_V_4, i32 %matrixC_buffer_V_5, i32 %matrixC_buffer_V_6, i32 %matrixC_buffer_V_7" [kernel.cpp:143]   --->   Operation 146 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 147 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.79>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_2" [kernel.cpp:168]   --->   Operation 148 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i4 %i_4" [kernel.cpp:168]   --->   Operation 149 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.72ns)   --->   "%icmp_ln168 = icmp_eq  i4 %i_4, i4 8" [kernel.cpp:168]   --->   Operation 150 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 151 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.79ns)   --->   "%add_ln168 = add i4 %i_4, i4 1" [kernel.cpp:168]   --->   Operation 152 'add' 'add_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %.split12, void" [kernel.cpp:168]   --->   Operation 153 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_0_addr_1 = getelementptr i32 %matrixC_buffer_V_0, i64 0, i64 %zext_ln168"   --->   Operation 154 'getelementptr' 'matrixC_buffer_V_0_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_0_load = load i3 %matrixC_buffer_V_0_addr_1"   --->   Operation 155 'load' 'matrixC_buffer_V_0_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_1_addr_1 = getelementptr i32 %matrixC_buffer_V_1, i64 0, i64 %zext_ln168"   --->   Operation 156 'getelementptr' 'matrixC_buffer_V_1_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_1_load = load i3 %matrixC_buffer_V_1_addr_1"   --->   Operation 157 'load' 'matrixC_buffer_V_1_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_2_addr_1 = getelementptr i32 %matrixC_buffer_V_2, i64 0, i64 %zext_ln168"   --->   Operation 158 'getelementptr' 'matrixC_buffer_V_2_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_2_load = load i3 %matrixC_buffer_V_2_addr_1"   --->   Operation 159 'load' 'matrixC_buffer_V_2_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_3_addr_1 = getelementptr i32 %matrixC_buffer_V_3, i64 0, i64 %zext_ln168"   --->   Operation 160 'getelementptr' 'matrixC_buffer_V_3_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_3_load = load i3 %matrixC_buffer_V_3_addr_1"   --->   Operation 161 'load' 'matrixC_buffer_V_3_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_4_addr_1 = getelementptr i32 %matrixC_buffer_V_4, i64 0, i64 %zext_ln168"   --->   Operation 162 'getelementptr' 'matrixC_buffer_V_4_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_4_load = load i3 %matrixC_buffer_V_4_addr_1"   --->   Operation 163 'load' 'matrixC_buffer_V_4_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_5_addr_1 = getelementptr i32 %matrixC_buffer_V_5, i64 0, i64 %zext_ln168"   --->   Operation 164 'getelementptr' 'matrixC_buffer_V_5_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 165 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_5_load = load i3 %matrixC_buffer_V_5_addr_1"   --->   Operation 165 'load' 'matrixC_buffer_V_5_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_6_addr_1 = getelementptr i32 %matrixC_buffer_V_6, i64 0, i64 %zext_ln168"   --->   Operation 166 'getelementptr' 'matrixC_buffer_V_6_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_6_load = load i3 %matrixC_buffer_V_6_addr_1"   --->   Operation 167 'load' 'matrixC_buffer_V_6_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%matrixC_buffer_V_7_addr_1 = getelementptr i32 %matrixC_buffer_V_7, i64 0, i64 %zext_ln168"   --->   Operation 168 'getelementptr' 'matrixC_buffer_V_7_addr_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 169 [2/2] (0.67ns)   --->   "%matrixC_buffer_V_7_load = load i3 %matrixC_buffer_V_7_addr_1"   --->   Operation 169 'load' 'matrixC_buffer_V_7_load' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln174 = ret" [kernel.cpp:174]   --->   Operation 170 'ret' 'ret_ln174' <Predicate = (icmp_ln168)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.67>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:168]   --->   Operation 171 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_0_load = load i3 %matrixC_buffer_V_0_addr_1"   --->   Operation 172 'load' 'matrixC_buffer_V_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 173 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_1_load = load i3 %matrixC_buffer_V_1_addr_1"   --->   Operation 173 'load' 'matrixC_buffer_V_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 174 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_2_load = load i3 %matrixC_buffer_V_2_addr_1"   --->   Operation 174 'load' 'matrixC_buffer_V_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 175 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_3_load = load i3 %matrixC_buffer_V_3_addr_1"   --->   Operation 175 'load' 'matrixC_buffer_V_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 176 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_4_load = load i3 %matrixC_buffer_V_4_addr_1"   --->   Operation 176 'load' 'matrixC_buffer_V_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 177 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_5_load = load i3 %matrixC_buffer_V_5_addr_1"   --->   Operation 177 'load' 'matrixC_buffer_V_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 178 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_6_load = load i3 %matrixC_buffer_V_6_addr_1"   --->   Operation 178 'load' 'matrixC_buffer_V_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 179 [1/2] (0.67ns)   --->   "%matrixC_buffer_V_7_load = load i3 %matrixC_buffer_V_7_addr_1"   --->   Operation 179 'load' 'matrixC_buffer_V_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln169 = br void" [kernel.cpp:169]   --->   Operation 180 'br' 'br_ln169' <Predicate = true> <Delay = 0.42>

State 10 <SV = 5> <Delay = 7.28>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%j_1 = phi i4 0, void %.split12, i4 %add_ln169, void %V.i211.exit" [kernel.cpp:169]   --->   Operation 181 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.72ns)   --->   "%icmp_ln169 = icmp_eq  i4 %j_1, i4 8" [kernel.cpp:169]   --->   Operation 182 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 183 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.79ns)   --->   "%add_ln169 = add i4 %j_1, i4 1" [kernel.cpp:169]   --->   Operation 184 'add' 'add_ln169' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split_ifconv, void" [kernel.cpp:169]   --->   Operation 185 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln988 = trunc i4 %j_1"   --->   Operation 186 'trunc' 'trunc_ln988' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.72ns)   --->   "%p_Val2_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %matrixC_buffer_V_0_load, i32 %matrixC_buffer_V_1_load, i32 %matrixC_buffer_V_2_load, i32 %matrixC_buffer_V_3_load, i32 %matrixC_buffer_V_4_load, i32 %matrixC_buffer_V_5_load, i32 %matrixC_buffer_V_6_load, i32 %matrixC_buffer_V_7_load, i3 %trunc_ln988"   --->   Operation 187 'mux' 'p_Val2_s' <Predicate = (!icmp_ln169)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.99ns)   --->   "%icmp_ln988 = icmp_eq  i32 %p_Val2_s, i32 0"   --->   Operation 188 'icmp' 'icmp_ln988' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 189 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.01ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_s"   --->   Operation 190 'sub' 'tmp_V' <Predicate = (!icmp_ln169)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.44ns)   --->   "%tmp_V_2 = select i1 %p_Result_2, i32 %tmp_V, i32 %p_Val2_s"   --->   Operation 191 'select' 'tmp_V_2' <Predicate = (!icmp_ln169)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_2, i32 31, i32 0"   --->   Operation 192 'partselect' 'p_Result_3' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_3, i1 1"   --->   Operation 193 'cttz' 'l' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (1.01ns)   --->   "%sub_ln997 = sub i32 32, i32 %l"   --->   Operation 194 'sub' 'sub_ln997' <Predicate = (!icmp_ln169)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 195 'add' 'lsb_index' <Predicate = (!icmp_ln169)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 196 'partselect' 'tmp_43' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.99ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp_43, i31 0"   --->   Operation 197 'icmp' 'icmp_ln999' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 198 'trunc' 'trunc_ln1000' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.78ns)   --->   "%sub_ln1000 = sub i6 57, i6 %trunc_ln1000"   --->   Operation 199 'sub' 'sub_ln1000' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 200 'zext' 'zext_ln1000' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000"   --->   Operation 201 'lshr' 'lshr_ln1000' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i32 1, i32 %lsb_index"   --->   Operation 202 'shl' 'shl_ln1002' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002"   --->   Operation 203 'or' 'or_ln1002_1' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i32 %tmp_V_2, i32 %or_ln1002_1"   --->   Operation 204 'and' 'and_ln1002' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0"   --->   Operation 205 'icmp' 'icmp_ln1002' <Predicate = (!icmp_ln169)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i32 %tmp_V_2"   --->   Operation 206 'zext' 'zext_ln1010' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 207 'bitselect' 'tmp_44' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%xor_ln1002 = xor i1 %tmp_44, i1 1"   --->   Operation 208 'xor' 'xor_ln1002' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_2, i32 %lsb_index"   --->   Operation 209 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.99ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 210 'icmp' 'icmp_ln1011' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_4"   --->   Operation 211 'select' 'select_ln999' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (1.01ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 212 'add' 'add_ln1011' <Predicate = (!icmp_ln169)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 213 'zext' 'zext_ln1011' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 214 'lshr' 'lshr_ln1011' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%and_ln1002_1 = and i1 %p_Result_4, i1 %xor_ln1002"   --->   Operation 215 'and' 'and_ln1002_1' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (1.01ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 216 'sub' 'sub_ln1012' <Predicate = (!icmp_ln169)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 217 'zext' 'zext_ln1012' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 218 'shl' 'shl_ln1012' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 219 'select' 'select_ln1011' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 220 'select' 'm_2' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1014 = zext i1 %select_ln1011"   --->   Operation 221 'zext' 'zext_ln1014' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1014"   --->   Operation 222 'add' 'm_3' <Predicate = (!icmp_ln169)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 223 'partselect' 'm_4' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 224 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 225 'trunc' 'trunc_ln996' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln168 = store i4 %add_ln168, i4 %i_2" [kernel.cpp:168]   --->   Operation 226 'store' 'store_ln168' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge135.loopexit"   --->   Operation 227 'br' 'br_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 3.52>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [kernel.cpp:169]   --->   Operation 228 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_4"   --->   Operation 229 'zext' 'zext_ln1015' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.39ns)   --->   "%select_ln996 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 230 'select' 'select_ln996' <Predicate = (!icmp_ln988)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 16, i8 %trunc_ln996"   --->   Operation 231 'sub' 'sub_ln1017' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 232 'add' 'add_ln1017' <Predicate = (!icmp_ln988)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_2, i8 %add_ln1017"   --->   Operation 233 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp, i32 23, i32 31"   --->   Operation 234 'partset' 'p_Result_5' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_5"   --->   Operation 235 'trunc' 'LD' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln751 = bitcast i32 %LD"   --->   Operation 236 'bitcast' 'bitcast_ln751' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.44ns)   --->   "%select_ln988 = select i1 %icmp_ln988, i32 0, i32 %bitcast_ln751"   --->   Operation 237 'select' 'select_ln988' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.75ns)   --->   "%switch_ln174 = switch i4 %j_1, void %V.i211.case.7, i4 0, void %V.i211.case.0, i4 1, void %V.i211.case.1, i4 2, void %V.i211.case.2, i4 3, void %V.i211.case.3, i4 4, void %V.i211.case.4, i4 5, void %V.i211.case.5, i4 6, void %V.i211.case.6" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'switch' 'switch_ln174' <Predicate = true> <Delay = 0.75>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln174_7 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'bitcast' 'bitcast_ln174_7' <Predicate = (j_1 == 6)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_6_V, i32 %bitcast_ln174_7" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 240 'write' 'write_ln174' <Predicate = (j_1 == 6)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 241 'br' 'br_ln174' <Predicate = (j_1 == 6)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln174_6 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 242 'bitcast' 'bitcast_ln174_6' <Predicate = (j_1 == 5)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_5_V, i32 %bitcast_ln174_6" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 243 'write' 'write_ln174' <Predicate = (j_1 == 5)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 244 'br' 'br_ln174' <Predicate = (j_1 == 5)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln174_5 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 245 'bitcast' 'bitcast_ln174_5' <Predicate = (j_1 == 4)> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_4_V, i32 %bitcast_ln174_5" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'write' 'write_ln174' <Predicate = (j_1 == 4)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 247 'br' 'br_ln174' <Predicate = (j_1 == 4)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln174_4 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 248 'bitcast' 'bitcast_ln174_4' <Predicate = (j_1 == 3)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_3_V, i32 %bitcast_ln174_4" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'write' 'write_ln174' <Predicate = (j_1 == 3)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 250 'br' 'br_ln174' <Predicate = (j_1 == 3)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln174_3 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'bitcast' 'bitcast_ln174_3' <Predicate = (j_1 == 2)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_2_V, i32 %bitcast_ln174_3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 252 'write' 'write_ln174' <Predicate = (j_1 == 2)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 253 'br' 'br_ln174' <Predicate = (j_1 == 2)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln174_2 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'bitcast' 'bitcast_ln174_2' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_1_V, i32 %bitcast_ln174_2" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'write' 'write_ln174' <Predicate = (j_1 == 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'br' 'br_ln174' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln174_1 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 257 'bitcast' 'bitcast_ln174_1' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_0_V, i32 %bitcast_ln174_1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 258 'write' 'write_ln174' <Predicate = (j_1 == 0)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 259 'br' 'br_ln174' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %select_ln988" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 260 'bitcast' 'bitcast_ln174' <Predicate = (j_1 != 0 & j_1 != 1 & j_1 != 2 & j_1 != 3 & j_1 != 4 & j_1 != 5 & j_1 != 6)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoSortMatrixC_o_7_V, i32 %bitcast_ln174" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 261 'write' 'write_ln174' <Predicate = (j_1 != 0 & j_1 != 1 & j_1 != 2 & j_1 != 3 & j_1 != 4 & j_1 != 5 & j_1 != 6)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln174 = br void %V.i211.exit" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 262 'br' 'br_ln174' <Predicate = (j_1 != 0 & j_1 != 1 & j_1 != 2 & j_1 != 3 & j_1 != 4 & j_1 != 5 & j_1 != 6)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 263 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lenEdgeListPtr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifoEdgeListPtr_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_i_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_i_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoSortMatrixC_o_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 011110000000]
spectopmodule_ln0         (spectopmodule    ) [ 000000000000]
lenEdgeListPtr_read       (read             ) [ 001110000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000]
matrixC_buffer_V_0        (alloca           ) [ 001111111111]
matrixC_buffer_V_1        (alloca           ) [ 001111111111]
matrixC_buffer_V_2        (alloca           ) [ 001111111111]
matrixC_buffer_V_3        (alloca           ) [ 001111111111]
matrixC_buffer_V_4        (alloca           ) [ 001111111111]
matrixC_buffer_V_5        (alloca           ) [ 001111111111]
matrixC_buffer_V_6        (alloca           ) [ 001111111111]
matrixC_buffer_V_7        (alloca           ) [ 001111111111]
store_ln135               (store            ) [ 000000000000]
br_ln135                  (br               ) [ 000000000000]
i_3                       (load             ) [ 000000000000]
zext_ln135                (zext             ) [ 000000000000]
icmp_ln135                (icmp             ) [ 001110000000]
empty                     (speclooptripcount) [ 000000000000]
add_ln135                 (add              ) [ 000110000000]
br_ln135                  (br               ) [ 000000000000]
specloopname_ln135        (specloopname     ) [ 000000000000]
matrixC_buffer_V_0_addr   (getelementptr    ) [ 000110000000]
matrixC_buffer_V_1_addr   (getelementptr    ) [ 000110000000]
matrixC_buffer_V_2_addr   (getelementptr    ) [ 000110000000]
matrixC_buffer_V_3_addr   (getelementptr    ) [ 000110000000]
matrixC_buffer_V_4_addr   (getelementptr    ) [ 000110000000]
matrixC_buffer_V_5_addr   (getelementptr    ) [ 000110000000]
matrixC_buffer_V_6_addr   (getelementptr    ) [ 000110000000]
matrixC_buffer_V_7_addr   (getelementptr    ) [ 000110000000]
br_ln136                  (br               ) [ 001110000000]
iter                      (alloca           ) [ 001111110000]
i_1                       (alloca           ) [ 001111110000]
tmp_46                    (read             ) [ 000000000000]
add_ln143                 (add              ) [ 000001110000]
store_ln143               (store            ) [ 000000000000]
store_ln143               (store            ) [ 000000000000]
br_ln143                  (br               ) [ 000000000000]
j                         (phi              ) [ 000100000000]
icmp_ln136                (icmp             ) [ 001110000000]
empty_23                  (speclooptripcount) [ 000000000000]
add_ln136                 (add              ) [ 001110000000]
br_ln136                  (br               ) [ 000000000000]
specloopname_ln136        (specloopname     ) [ 000000000000]
trunc_ln137               (trunc            ) [ 001110000000]
switch_ln137              (switch           ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln137               (store            ) [ 000000000000]
br_ln137                  (br               ) [ 000000000000]
store_ln135               (store            ) [ 000000000000]
br_ln0                    (br               ) [ 000000000000]
br_ln0                    (br               ) [ 001110000000]
iter_1                    (load             ) [ 000000000000]
zext_ln143                (zext             ) [ 000000000000]
icmp_ln143                (icmp             ) [ 000001110000]
iter_2                    (add              ) [ 000000000000]
br_ln143                  (br               ) [ 000000000000]
tmp_47                    (read             ) [ 000000100000]
store_ln143               (store            ) [ 000000000000]
i_2                       (alloca           ) [ 000001111111]
store_ln168               (store            ) [ 000000000000]
br_ln168                  (br               ) [ 000000000000]
i_1_load                  (load             ) [ 000000000000]
empty_24                  (icmp             ) [ 000000000000]
smax                      (select           ) [ 000000000000]
sub_ln148                 (sub              ) [ 000000000000]
tmp_s                     (bitconcatenate   ) [ 000000010000]
empty_25                  (wait             ) [ 000000000000]
store_ln145               (store            ) [ 000000000000]
specloopname_ln143        (specloopname     ) [ 000000000000]
call_ln143                (call             ) [ 000000000000]
br_ln0                    (br               ) [ 000000000000]
i_4                       (load             ) [ 000000000000]
zext_ln168                (zext             ) [ 000000000000]
icmp_ln168                (icmp             ) [ 000000001111]
empty_26                  (speclooptripcount) [ 000000000000]
add_ln168                 (add              ) [ 000000000111]
br_ln168                  (br               ) [ 000000000000]
matrixC_buffer_V_0_addr_1 (getelementptr    ) [ 000000000100]
matrixC_buffer_V_1_addr_1 (getelementptr    ) [ 000000000100]
matrixC_buffer_V_2_addr_1 (getelementptr    ) [ 000000000100]
matrixC_buffer_V_3_addr_1 (getelementptr    ) [ 000000000100]
matrixC_buffer_V_4_addr_1 (getelementptr    ) [ 000000000100]
matrixC_buffer_V_5_addr_1 (getelementptr    ) [ 000000000100]
matrixC_buffer_V_6_addr_1 (getelementptr    ) [ 000000000100]
matrixC_buffer_V_7_addr_1 (getelementptr    ) [ 000000000100]
ret_ln174                 (ret              ) [ 000000000000]
specloopname_ln168        (specloopname     ) [ 000000000000]
matrixC_buffer_V_0_load   (load             ) [ 000000000011]
matrixC_buffer_V_1_load   (load             ) [ 000000000011]
matrixC_buffer_V_2_load   (load             ) [ 000000000011]
matrixC_buffer_V_3_load   (load             ) [ 000000000011]
matrixC_buffer_V_4_load   (load             ) [ 000000000011]
matrixC_buffer_V_5_load   (load             ) [ 000000000011]
matrixC_buffer_V_6_load   (load             ) [ 000000000011]
matrixC_buffer_V_7_load   (load             ) [ 000000000011]
br_ln169                  (br               ) [ 000000001111]
j_1                       (phi              ) [ 000000000011]
icmp_ln169                (icmp             ) [ 000000001111]
empty_27                  (speclooptripcount) [ 000000000000]
add_ln169                 (add              ) [ 000000001111]
br_ln169                  (br               ) [ 000000000000]
trunc_ln988               (trunc            ) [ 000000000000]
p_Val2_s                  (mux              ) [ 000000000000]
icmp_ln988                (icmp             ) [ 000000000001]
p_Result_2                (bitselect        ) [ 000000000001]
tmp_V                     (sub              ) [ 000000000000]
tmp_V_2                   (select           ) [ 000000000000]
p_Result_3                (partselect       ) [ 000000000000]
l                         (cttz             ) [ 000000000000]
sub_ln997                 (sub              ) [ 000000000000]
lsb_index                 (add              ) [ 000000000000]
tmp_43                    (partselect       ) [ 000000000000]
icmp_ln999                (icmp             ) [ 000000000000]
trunc_ln1000              (trunc            ) [ 000000000000]
sub_ln1000                (sub              ) [ 000000000000]
zext_ln1000               (zext             ) [ 000000000000]
lshr_ln1000               (lshr             ) [ 000000000000]
shl_ln1002                (shl              ) [ 000000000000]
or_ln1002_1               (or               ) [ 000000000000]
and_ln1002                (and              ) [ 000000000000]
icmp_ln1002               (icmp             ) [ 000000000000]
zext_ln1010               (zext             ) [ 000000000000]
tmp_44                    (bitselect        ) [ 000000000000]
xor_ln1002                (xor              ) [ 000000000000]
p_Result_4                (bitselect        ) [ 000000000000]
icmp_ln1011               (icmp             ) [ 000000000000]
select_ln999              (select           ) [ 000000000000]
add_ln1011                (add              ) [ 000000000000]
zext_ln1011               (zext             ) [ 000000000000]
lshr_ln1011               (lshr             ) [ 000000000000]
and_ln1002_1              (and              ) [ 000000000000]
sub_ln1012                (sub              ) [ 000000000000]
zext_ln1012               (zext             ) [ 000000000000]
shl_ln1012                (shl              ) [ 000000000000]
select_ln1011             (select           ) [ 000000000000]
m_2                       (select           ) [ 000000000000]
zext_ln1014               (zext             ) [ 000000000000]
m_3                       (add              ) [ 000000000000]
m_4                       (partselect       ) [ 000000000001]
p_Result_s                (bitselect        ) [ 000000000001]
trunc_ln996               (trunc            ) [ 000000000001]
store_ln168               (store            ) [ 000000000000]
br_ln0                    (br               ) [ 000000000000]
specloopname_ln169        (specloopname     ) [ 000000000000]
zext_ln1015               (zext             ) [ 000000000000]
select_ln996              (select           ) [ 000000000000]
sub_ln1017                (sub              ) [ 000000000000]
add_ln1017                (add              ) [ 000000000000]
tmp                       (bitconcatenate   ) [ 000000000000]
p_Result_5                (partset          ) [ 000000000000]
LD                        (trunc            ) [ 000000000000]
bitcast_ln751             (bitcast          ) [ 000000000000]
select_ln988              (select           ) [ 000000000000]
switch_ln174              (switch           ) [ 000000000000]
bitcast_ln174_7           (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
bitcast_ln174_6           (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
bitcast_ln174_5           (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
bitcast_ln174_4           (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
bitcast_ln174_3           (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
bitcast_ln174_2           (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
bitcast_ln174_1           (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
bitcast_ln174             (bitcast          ) [ 000000000000]
write_ln174               (write            ) [ 000000000000]
br_ln174                  (br               ) [ 000000000000]
br_ln0                    (br               ) [ 000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lenEdgeListPtr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenEdgeListPtr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifoEdgeListPtr_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoEdgeListPtr_i_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifoMatrixCIdx_i_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifoMatrixCIdx_i_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifoMatrixCIdx_i_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifoMatrixCIdx_i_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_3_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifoMatrixCIdx_i_4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_4_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifoMatrixCIdx_i_5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_5_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifoMatrixCIdx_i_6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_6_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifoMatrixCIdx_i_7_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_i_7_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifoCalcMatrixC_i_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifoCalcMatrixC_i_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifoCalcMatrixC_i_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fifoCalcMatrixC_i_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fifoCalcMatrixC_i_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_4_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fifoCalcMatrixC_i_5_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_5_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifoCalcMatrixC_i_6_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_6_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fifoCalcMatrixC_i_7_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_i_7_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fifoSortMatrixC_o_0_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_0_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fifoSortMatrixC_o_1_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_1_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fifoSortMatrixC_o_2_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_2_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="fifoSortMatrixC_o_3_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_3_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="fifoSortMatrixC_o_4_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_4_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="fifoSortMatrixC_o_5_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_5_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="fifoSortMatrixC_o_6_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_6_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="fifoSortMatrixC_o_7_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoSortMatrixC_o_7_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_C_Pipeline_loop_diff_window_loop_diff_pe"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="matrixC_buffer_V_0_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="matrixC_buffer_V_1_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="matrixC_buffer_V_2_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="matrixC_buffer_V_3_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_3/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="matrixC_buffer_V_4_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_4/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="matrixC_buffer_V_5_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_5/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="matrixC_buffer_V_6_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_6/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="matrixC_buffer_V_7_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixC_buffer_V_7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="iter_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lenEdgeListPtr_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lenEdgeListPtr_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_46/2 tmp_47/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln174_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln174_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln174_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_ln174_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln174_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="279" class="1004" name="write_ln174_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln174_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="write_ln174_write_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="300" class="1004" name="matrixC_buffer_V_0_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_0_addr/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="matrixC_buffer_V_1_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_1_addr/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="matrixC_buffer_V_2_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_2_addr/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="matrixC_buffer_V_3_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_3_addr/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="matrixC_buffer_V_4_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_4_addr/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="matrixC_buffer_V_5_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_5_addr/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="matrixC_buffer_V_6_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_6_addr/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="matrixC_buffer_V_7_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="4" slack="0"/>
<pin id="346" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_7_addr/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_6_load/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_5_load/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_4_load/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_3_load/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_2_load/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_1_load/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_0_load/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln137/3 matrixC_buffer_V_7_load/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="matrixC_buffer_V_0_addr_1_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_0_addr_1/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="matrixC_buffer_V_1_addr_1_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_1_addr_1/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="matrixC_buffer_V_2_addr_1_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_2_addr_1/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="matrixC_buffer_V_3_addr_1_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_3_addr_1/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="matrixC_buffer_V_4_addr_1_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_4_addr_1/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="matrixC_buffer_V_5_addr_1_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="4" slack="0"/>
<pin id="435" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_5_addr_1/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="matrixC_buffer_V_6_addr_1_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_6_addr_1/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="matrixC_buffer_V_7_addr_1_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="4" slack="0"/>
<pin id="449" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixC_buffer_V_7_addr_1/8 "/>
</bind>
</comp>

<comp id="452" class="1005" name="j_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="1"/>
<pin id="454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="j_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="1" slack="1"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="463" class="1005" name="j_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="j_1_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="0" slack="0"/>
<pin id="477" dir="0" index="1" bw="34" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="0"/>
<pin id="479" dir="0" index="3" bw="32" slack="0"/>
<pin id="480" dir="0" index="4" bw="16" slack="0"/>
<pin id="481" dir="0" index="5" bw="32" slack="0"/>
<pin id="482" dir="0" index="6" bw="16" slack="0"/>
<pin id="483" dir="0" index="7" bw="32" slack="0"/>
<pin id="484" dir="0" index="8" bw="16" slack="0"/>
<pin id="485" dir="0" index="9" bw="32" slack="0"/>
<pin id="486" dir="0" index="10" bw="16" slack="0"/>
<pin id="487" dir="0" index="11" bw="32" slack="0"/>
<pin id="488" dir="0" index="12" bw="16" slack="0"/>
<pin id="489" dir="0" index="13" bw="32" slack="0"/>
<pin id="490" dir="0" index="14" bw="16" slack="0"/>
<pin id="491" dir="0" index="15" bw="32" slack="0"/>
<pin id="492" dir="0" index="16" bw="16" slack="0"/>
<pin id="493" dir="0" index="17" bw="32" slack="0"/>
<pin id="494" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="502" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln135_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_3_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln135_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln135_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln135_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln143_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln143_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln143_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="31" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln136_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln136_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln137_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln135_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="1"/>
<pin id="585" dir="0" index="1" bw="4" slack="2"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="iter_1_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="31" slack="1"/>
<pin id="589" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_1/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln143_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln143_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="iter_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_2/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln143_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="31" slack="0"/>
<pin id="607" dir="0" index="1" bw="31" slack="1"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln168_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="i_1_load_load_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="empty_24_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="smax_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="32" slack="1"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sub_ln148_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln148/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="34" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln145_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="0" index="1" bw="32" slack="2"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_4_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="1"/>
<pin id="651" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln168_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln168_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln168_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln169_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln169_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln988_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln988/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Val2_s_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="0" index="2" bw="32" slack="1"/>
<pin id="696" dir="0" index="3" bw="32" slack="1"/>
<pin id="697" dir="0" index="4" bw="32" slack="1"/>
<pin id="698" dir="0" index="5" bw="32" slack="1"/>
<pin id="699" dir="0" index="6" bw="32" slack="1"/>
<pin id="700" dir="0" index="7" bw="32" slack="1"/>
<pin id="701" dir="0" index="8" bw="32" slack="1"/>
<pin id="702" dir="0" index="9" bw="3" slack="0"/>
<pin id="703" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln988_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln988/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_Result_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="0" index="2" bw="6" slack="0"/>
<pin id="716" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_V_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_V_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="32" slack="0"/>
<pin id="730" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/10 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Result_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="6" slack="0"/>
<pin id="738" dir="0" index="3" bw="1" slack="0"/>
<pin id="739" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="l_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sub_ln997_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln997/10 "/>
</bind>
</comp>

<comp id="758" class="1004" name="lsb_index_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="6" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_43_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="31" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln999_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="31" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln999/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln1000_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1000/10 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sub_ln1000_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="0"/>
<pin id="786" dir="0" index="1" bw="6" slack="0"/>
<pin id="787" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1000/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln1000_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="6" slack="0"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1000/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="lshr_ln1000_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1000/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="shl_ln1002_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1002/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="or_ln1002_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1002_1/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="and_ln1002_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="icmp_ln1002_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1002/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln1010_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1010/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_44_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="6" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="xor_ln1002_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1002/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_Result_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="32" slack="0"/>
<pin id="846" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln1011_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1011/10 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln999_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln999/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln1011_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="6" slack="0"/>
<pin id="867" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1011/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln1011_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1011/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="lshr_ln1011_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1011/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="and_ln1002_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002_1/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sub_ln1012_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="6" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1012/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln1012_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1012/10 "/>
</bind>
</comp>

<comp id="896" class="1004" name="shl_ln1012_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1012/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="select_ln1011_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1011/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="m_2_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="64" slack="0"/>
<pin id="913" dir="0" index="2" bw="64" slack="0"/>
<pin id="914" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="zext_ln1014_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1014/10 "/>
</bind>
</comp>

<comp id="922" class="1004" name="m_3_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/10 "/>
</bind>
</comp>

<comp id="928" class="1004" name="m_4_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="63" slack="0"/>
<pin id="930" dir="0" index="1" bw="64" slack="0"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="0" index="3" bw="7" slack="0"/>
<pin id="933" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/10 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_Result_s_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="0" index="2" bw="6" slack="0"/>
<pin id="942" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="trunc_ln996_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln996/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln168_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="2"/>
<pin id="952" dir="0" index="1" bw="4" slack="3"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/10 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln1015_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="63" slack="1"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1015/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="select_ln996_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="0" index="1" bw="8" slack="0"/>
<pin id="960" dir="0" index="2" bw="8" slack="0"/>
<pin id="961" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln996/11 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sub_ln1017_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="0"/>
<pin id="966" dir="0" index="1" bw="8" slack="1"/>
<pin id="967" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1017/11 "/>
</bind>
</comp>

<comp id="969" class="1004" name="add_ln1017_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="0"/>
<pin id="971" dir="0" index="1" bw="8" slack="0"/>
<pin id="972" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1017/11 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="9" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="1"/>
<pin id="978" dir="0" index="2" bw="8" slack="0"/>
<pin id="979" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="982" class="1004" name="p_Result_5_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="0"/>
<pin id="984" dir="0" index="1" bw="63" slack="0"/>
<pin id="985" dir="0" index="2" bw="9" slack="0"/>
<pin id="986" dir="0" index="3" bw="6" slack="0"/>
<pin id="987" dir="0" index="4" bw="6" slack="0"/>
<pin id="988" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/11 "/>
</bind>
</comp>

<comp id="994" class="1004" name="LD_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="0"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/11 "/>
</bind>
</comp>

<comp id="998" class="1004" name="bitcast_ln751_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln751/11 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln988_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="0" index="2" bw="32" slack="0"/>
<pin id="1006" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln988/11 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="bitcast_ln174_7_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="0"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_7/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="bitcast_ln174_6_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_6/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="bitcast_ln174_5_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_5/11 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="bitcast_ln174_4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_4/11 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="bitcast_ln174_3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_3/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="bitcast_ln174_2_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_2/11 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="bitcast_ln174_1_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_1/11 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="bitcast_ln174_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/11 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="i_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="4" slack="0"/>
<pin id="1051" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1056" class="1005" name="lenEdgeListPtr_read_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lenEdgeListPtr_read "/>
</bind>
</comp>

<comp id="1064" class="1005" name="add_ln135_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="4" slack="1"/>
<pin id="1066" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="matrixC_buffer_V_0_addr_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="3" slack="1"/>
<pin id="1071" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_0_addr "/>
</bind>
</comp>

<comp id="1074" class="1005" name="matrixC_buffer_V_1_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="1"/>
<pin id="1076" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_1_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="matrixC_buffer_V_2_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="1"/>
<pin id="1081" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_2_addr "/>
</bind>
</comp>

<comp id="1084" class="1005" name="matrixC_buffer_V_3_addr_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="1"/>
<pin id="1086" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_3_addr "/>
</bind>
</comp>

<comp id="1089" class="1005" name="matrixC_buffer_V_4_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="1"/>
<pin id="1091" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_4_addr "/>
</bind>
</comp>

<comp id="1094" class="1005" name="matrixC_buffer_V_5_addr_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="3" slack="1"/>
<pin id="1096" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_5_addr "/>
</bind>
</comp>

<comp id="1099" class="1005" name="matrixC_buffer_V_6_addr_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="3" slack="1"/>
<pin id="1101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_6_addr "/>
</bind>
</comp>

<comp id="1104" class="1005" name="matrixC_buffer_V_7_addr_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="3" slack="1"/>
<pin id="1106" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_7_addr "/>
</bind>
</comp>

<comp id="1109" class="1005" name="iter_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="31" slack="0"/>
<pin id="1111" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="1116" class="1005" name="i_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="add_ln143_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln143 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="add_ln136_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="4" slack="0"/>
<pin id="1133" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_47_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="i_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="4" slack="0"/>
<pin id="1151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="tmp_s_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="34" slack="1"/>
<pin id="1158" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1164" class="1005" name="add_ln168_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="2"/>
<pin id="1166" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln168 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="matrixC_buffer_V_0_addr_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="3" slack="1"/>
<pin id="1171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_0_addr_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="matrixC_buffer_V_1_addr_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="3" slack="1"/>
<pin id="1176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_1_addr_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="matrixC_buffer_V_2_addr_1_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="3" slack="1"/>
<pin id="1181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_2_addr_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="matrixC_buffer_V_3_addr_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="3" slack="1"/>
<pin id="1186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_3_addr_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="matrixC_buffer_V_4_addr_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="3" slack="1"/>
<pin id="1191" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_4_addr_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="matrixC_buffer_V_5_addr_1_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="3" slack="1"/>
<pin id="1196" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_5_addr_1 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="matrixC_buffer_V_6_addr_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="3" slack="1"/>
<pin id="1201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_6_addr_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="matrixC_buffer_V_7_addr_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="3" slack="1"/>
<pin id="1206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_7_addr_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="matrixC_buffer_V_0_load_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_0_load "/>
</bind>
</comp>

<comp id="1214" class="1005" name="matrixC_buffer_V_1_load_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_1_load "/>
</bind>
</comp>

<comp id="1219" class="1005" name="matrixC_buffer_V_2_load_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_2_load "/>
</bind>
</comp>

<comp id="1224" class="1005" name="matrixC_buffer_V_3_load_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_3_load "/>
</bind>
</comp>

<comp id="1229" class="1005" name="matrixC_buffer_V_4_load_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_4_load "/>
</bind>
</comp>

<comp id="1234" class="1005" name="matrixC_buffer_V_5_load_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_5_load "/>
</bind>
</comp>

<comp id="1239" class="1005" name="matrixC_buffer_V_6_load_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_6_load "/>
</bind>
</comp>

<comp id="1244" class="1005" name="matrixC_buffer_V_7_load_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixC_buffer_V_7_load "/>
</bind>
</comp>

<comp id="1252" class="1005" name="add_ln169_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="4" slack="0"/>
<pin id="1254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln169 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="icmp_ln988_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln988 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="p_Result_2_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="1"/>
<pin id="1264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="m_4_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="63" slack="1"/>
<pin id="1269" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="p_Result_s_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1277" class="1005" name="trunc_ln996_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln996 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="72" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="90" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="182" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="182" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="182" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="182" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="182" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="182" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="182" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="182" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="88" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="88" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="88" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="88" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="88" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="88" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="88" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="396" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="408"><net_src comp="88" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="415"><net_src comp="88" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="422"><net_src comp="88" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="429"><net_src comp="88" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="436"><net_src comp="88" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="438" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="450"><net_src comp="88" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="466"><net_src comp="74" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="467" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="503"><net_src comp="120" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="504"><net_src comp="18" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="505"><net_src comp="34" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="506"><net_src comp="16" pin="0"/><net_sink comp="475" pin=4"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="475" pin=5"/></net>

<net id="508"><net_src comp="14" pin="0"/><net_sink comp="475" pin=6"/></net>

<net id="509"><net_src comp="30" pin="0"/><net_sink comp="475" pin=7"/></net>

<net id="510"><net_src comp="12" pin="0"/><net_sink comp="475" pin=8"/></net>

<net id="511"><net_src comp="28" pin="0"/><net_sink comp="475" pin=9"/></net>

<net id="512"><net_src comp="10" pin="0"/><net_sink comp="475" pin=10"/></net>

<net id="513"><net_src comp="26" pin="0"/><net_sink comp="475" pin=11"/></net>

<net id="514"><net_src comp="8" pin="0"/><net_sink comp="475" pin=12"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="475" pin=13"/></net>

<net id="516"><net_src comp="6" pin="0"/><net_sink comp="475" pin=14"/></net>

<net id="517"><net_src comp="22" pin="0"/><net_sink comp="475" pin=15"/></net>

<net id="518"><net_src comp="4" pin="0"/><net_sink comp="475" pin=16"/></net>

<net id="519"><net_src comp="20" pin="0"/><net_sink comp="475" pin=17"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="539"><net_src comp="528" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="544"><net_src comp="525" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="525" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="92" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="238" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="456" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="76" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="456" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="82" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="456" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="587" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="112" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="74" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="615" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="615" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="114" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="116" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="644"><net_src comp="636" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="659"><net_src comp="652" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="663"><net_src comp="652" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="668"><net_src comp="649" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="76" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="649" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="467" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="76" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="467" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="82" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="467" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="704"><net_src comp="126" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="705"><net_src comp="688" pin="1"/><net_sink comp="692" pin=9"/></net>

<net id="710"><net_src comp="692" pin="10"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="66" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="128" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="692" pin="10"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="130" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="66" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="692" pin="10"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="712" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="692" pin="10"/><net_sink comp="726" pin=2"/></net>

<net id="740"><net_src comp="132" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="726" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="130" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="66" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="749"><net_src comp="134" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="734" pin="4"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="136" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="756"><net_src comp="138" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="744" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="140" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="770"><net_src comp="142" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="52" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="130" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="778"><net_src comp="764" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="94" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="752" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="144" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="780" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="92" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="52" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="758" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="794" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="726" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="806" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="66" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="726" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="128" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="758" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="130" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="136" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="128" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="726" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="758" pin="2"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="758" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="66" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="774" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="818" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="842" pin="3"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="752" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="146" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="824" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="870" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="842" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="836" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="148" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="752" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="886" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="824" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="892" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="850" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="856" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="880" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="915"><net_src comp="850" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="874" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="896" pin="2"/><net_sink comp="910" pin=2"/></net>

<net id="921"><net_src comp="902" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="910" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="918" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="934"><net_src comp="150" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="922" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="52" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="937"><net_src comp="152" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="943"><net_src comp="154" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="922" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="148" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="744" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="962"><net_src comp="158" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="963"><net_src comp="160" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="162" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="957" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="164" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="969" pin="2"/><net_sink comp="975" pin=2"/></net>

<net id="989"><net_src comp="166" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="954" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="991"><net_src comp="975" pin="3"/><net_sink comp="982" pin=2"/></net>

<net id="992"><net_src comp="168" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="993"><net_src comp="130" pin="0"/><net_sink comp="982" pin=4"/></net>

<net id="997"><net_src comp="982" pin="5"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="994" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="170" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=2"/></net>

<net id="1012"><net_src comp="1002" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1017"><net_src comp="1002" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1022"><net_src comp="1002" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1027"><net_src comp="1002" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1032"><net_src comp="1002" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1037"><net_src comp="1002" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1042"><net_src comp="1002" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1047"><net_src comp="1002" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1052"><net_src comp="184" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1059"><net_src comp="232" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1067"><net_src comp="546" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1072"><net_src comp="300" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1077"><net_src comp="306" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1082"><net_src comp="312" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1087"><net_src comp="318" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1092"><net_src comp="324" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1097"><net_src comp="330" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1102"><net_src comp="336" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1107"><net_src comp="342" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1112"><net_src comp="220" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1119"><net_src comp="224" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1126"><net_src comp="552" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1134"><net_src comp="573" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1145"><net_src comp="238" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1148"><net_src comp="1142" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1152"><net_src comp="228" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1155"><net_src comp="1149" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1159"><net_src comp="636" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1167"><net_src comp="670" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1172"><net_src comp="396" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1177"><net_src comp="403" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1182"><net_src comp="410" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1187"><net_src comp="417" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1192"><net_src comp="424" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1197"><net_src comp="431" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1202"><net_src comp="438" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1207"><net_src comp="445" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1212"><net_src comp="384" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1217"><net_src comp="378" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="1222"><net_src comp="372" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="692" pin=3"/></net>

<net id="1227"><net_src comp="366" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="692" pin=4"/></net>

<net id="1232"><net_src comp="360" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="692" pin=5"/></net>

<net id="1237"><net_src comp="354" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="692" pin=6"/></net>

<net id="1242"><net_src comp="348" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="692" pin=7"/></net>

<net id="1247"><net_src comp="390" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="692" pin=8"/></net>

<net id="1255"><net_src comp="682" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1260"><net_src comp="706" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1265"><net_src comp="712" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1270"><net_src comp="928" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1275"><net_src comp="938" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1280"><net_src comp="946" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="964" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifoSortMatrixC_o_0_V | {11 }
	Port: fifoSortMatrixC_o_1_V | {11 }
	Port: fifoSortMatrixC_o_2_V | {11 }
	Port: fifoSortMatrixC_o_3_V | {11 }
	Port: fifoSortMatrixC_o_4_V | {11 }
	Port: fifoSortMatrixC_o_5_V | {11 }
	Port: fifoSortMatrixC_o_6_V | {11 }
	Port: fifoSortMatrixC_o_7_V | {11 }
 - Input state : 
	Port: sort_C : lenEdgeListPtr | {1 }
	Port: sort_C : fifoEdgeListPtr_i_V | {2 5 }
	Port: sort_C : fifoMatrixCIdx_i_0_V | {6 7 }
	Port: sort_C : fifoMatrixCIdx_i_1_V | {6 7 }
	Port: sort_C : fifoMatrixCIdx_i_2_V | {6 7 }
	Port: sort_C : fifoMatrixCIdx_i_3_V | {6 7 }
	Port: sort_C : fifoMatrixCIdx_i_4_V | {6 7 }
	Port: sort_C : fifoMatrixCIdx_i_5_V | {6 7 }
	Port: sort_C : fifoMatrixCIdx_i_6_V | {6 7 }
	Port: sort_C : fifoMatrixCIdx_i_7_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_0_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_1_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_2_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_3_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_4_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_5_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_6_V | {6 7 }
	Port: sort_C : fifoCalcMatrixC_i_7_V | {6 7 }
  - Chain level:
	State 1
		store_ln135 : 1
	State 2
		zext_ln135 : 1
		icmp_ln135 : 1
		add_ln135 : 1
		br_ln135 : 2
		matrixC_buffer_V_0_addr : 2
		matrixC_buffer_V_1_addr : 2
		matrixC_buffer_V_2_addr : 2
		matrixC_buffer_V_3_addr : 2
		matrixC_buffer_V_4_addr : 2
		matrixC_buffer_V_5_addr : 2
		matrixC_buffer_V_6_addr : 2
		matrixC_buffer_V_7_addr : 2
		store_ln143 : 1
	State 3
		icmp_ln136 : 1
		add_ln136 : 1
		br_ln136 : 2
		trunc_ln137 : 1
		switch_ln137 : 2
	State 4
	State 5
		zext_ln143 : 1
		icmp_ln143 : 2
		iter_2 : 1
		br_ln143 : 3
		store_ln143 : 2
		store_ln168 : 1
	State 6
		empty_24 : 1
		smax : 2
		sub_ln148 : 3
		tmp_s : 4
		call_ln143 : 5
	State 7
	State 8
		zext_ln168 : 1
		icmp_ln168 : 1
		add_ln168 : 1
		br_ln168 : 2
		matrixC_buffer_V_0_addr_1 : 2
		matrixC_buffer_V_0_load : 3
		matrixC_buffer_V_1_addr_1 : 2
		matrixC_buffer_V_1_load : 3
		matrixC_buffer_V_2_addr_1 : 2
		matrixC_buffer_V_2_load : 3
		matrixC_buffer_V_3_addr_1 : 2
		matrixC_buffer_V_3_load : 3
		matrixC_buffer_V_4_addr_1 : 2
		matrixC_buffer_V_4_load : 3
		matrixC_buffer_V_5_addr_1 : 2
		matrixC_buffer_V_5_load : 3
		matrixC_buffer_V_6_addr_1 : 2
		matrixC_buffer_V_6_load : 3
		matrixC_buffer_V_7_addr_1 : 2
		matrixC_buffer_V_7_load : 3
	State 9
	State 10
		icmp_ln169 : 1
		add_ln169 : 1
		br_ln169 : 2
		trunc_ln988 : 1
		p_Val2_s : 2
		icmp_ln988 : 3
		p_Result_2 : 3
		tmp_V : 3
		tmp_V_2 : 4
		p_Result_3 : 5
		l : 6
		sub_ln997 : 7
		lsb_index : 8
		tmp_43 : 9
		icmp_ln999 : 10
		trunc_ln1000 : 8
		sub_ln1000 : 9
		zext_ln1000 : 10
		lshr_ln1000 : 11
		shl_ln1002 : 9
		or_ln1002_1 : 12
		and_ln1002 : 12
		icmp_ln1002 : 12
		zext_ln1010 : 5
		tmp_44 : 9
		xor_ln1002 : 10
		p_Result_4 : 9
		icmp_ln1011 : 9
		select_ln999 : 13
		add_ln1011 : 8
		zext_ln1011 : 9
		lshr_ln1011 : 10
		and_ln1002_1 : 10
		sub_ln1012 : 8
		zext_ln1012 : 9
		shl_ln1012 : 10
		select_ln1011 : 14
		m_2 : 11
		zext_ln1014 : 15
		m_3 : 16
		m_4 : 17
		p_Result_s : 17
		trunc_ln996 : 7
	State 11
		add_ln1017 : 1
		tmp : 2
		p_Result_5 : 3
		LD : 4
		bitcast_ln751 : 5
		select_ln988 : 6
		bitcast_ln174_7 : 7
		write_ln174 : 8
		bitcast_ln174_6 : 7
		write_ln174 : 8
		bitcast_ln174_5 : 7
		write_ln174 : 8
		bitcast_ln174_4 : 7
		write_ln174 : 8
		bitcast_ln174_3 : 7
		write_ln174 : 8
		bitcast_ln174_2 : 7
		write_ln174 : 8
		bitcast_ln174_1 : 7
		write_ln174 : 8
		bitcast_ln174 : 7
		write_ln174 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475 |   2.1   |   1589  |   5933  |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     add_ln135_fu_546                     |    0    |    0    |    12   |
|          |                     add_ln143_fu_552                     |    0    |    0    |    39   |
|          |                     add_ln136_fu_573                     |    0    |    0    |    12   |
|          |                       iter_2_fu_599                      |    0    |    0    |    38   |
|    add   |                     add_ln168_fu_670                     |    0    |    0    |    12   |
|          |                     add_ln169_fu_682                     |    0    |    0    |    12   |
|          |                     lsb_index_fu_758                     |    0    |    0    |    39   |
|          |                     add_ln1011_fu_864                    |    0    |    0    |    39   |
|          |                        m_3_fu_922                        |    0    |    0    |    71   |
|          |                     add_ln1017_fu_969                    |    0    |    0    |    19   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    shl   |                     shl_ln1002_fu_800                    |    0    |    0    |    96   |
|          |                     shl_ln1012_fu_896                    |    0    |    0    |    96   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     sub_ln148_fu_630                     |    0    |    0    |    39   |
|          |                       tmp_V_fu_720                       |    0    |    0    |    39   |
|    sub   |                     sub_ln997_fu_752                     |    0    |    0    |    39   |
|          |                     sub_ln1000_fu_784                    |    0    |    0    |    13   |
|          |                     sub_ln1012_fu_886                    |    0    |    0    |    39   |
|          |                     sub_ln1017_fu_964                    |    0    |    0    |    19   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                        smax_fu_623                       |    0    |    0    |    32   |
|          |                      tmp_V_2_fu_726                      |    0    |    0    |    32   |
|          |                    select_ln999_fu_856                   |    0    |    0    |    2    |
|  select  |                   select_ln1011_fu_902                   |    0    |    0    |    2    |
|          |                        m_2_fu_910                        |    0    |    0    |    64   |
|          |                    select_ln996_fu_957                   |    0    |    0    |    8    |
|          |                   select_ln988_fu_1002                   |    0    |    0    |    32   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     icmp_ln135_fu_540                    |    0    |    0    |    9    |
|          |                     icmp_ln136_fu_567                    |    0    |    0    |    9    |
|          |                     icmp_ln143_fu_594                    |    0    |    0    |    20   |
|          |                      empty_24_fu_618                     |    0    |    0    |    20   |
|   icmp   |                     icmp_ln168_fu_664                    |    0    |    0    |    9    |
|          |                     icmp_ln169_fu_676                    |    0    |    0    |    9    |
|          |                     icmp_ln988_fu_706                    |    0    |    0    |    20   |
|          |                     icmp_ln999_fu_774                    |    0    |    0    |    19   |
|          |                    icmp_ln1002_fu_818                    |    0    |    0    |    20   |
|          |                    icmp_ln1011_fu_850                    |    0    |    0    |    20   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   lshr   |                    lshr_ln1000_fu_794                    |    0    |    0    |    13   |
|          |                    lshr_ln1011_fu_874                    |    0    |    0    |    96   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    mux   |                      p_Val2_s_fu_692                     |    0    |    0    |    43   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    and   |                     and_ln1002_fu_812                    |    0    |    0    |    32   |
|          |                    and_ln1002_1_fu_880                   |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|
|    or    |                    or_ln1002_1_fu_806                    |    0    |    0    |    32   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    xor   |                     xor_ln1002_fu_836                    |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   read   |              lenEdgeListPtr_read_read_fu_232             |    0    |    0    |    0    |
|          |                      grp_read_fu_238                     |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                 write_ln174_write_fu_244                 |    0    |    0    |    0    |
|          |                 write_ln174_write_fu_251                 |    0    |    0    |    0    |
|          |                 write_ln174_write_fu_258                 |    0    |    0    |    0    |
|   write  |                 write_ln174_write_fu_265                 |    0    |    0    |    0    |
|          |                 write_ln174_write_fu_272                 |    0    |    0    |    0    |
|          |                 write_ln174_write_fu_279                 |    0    |    0    |    0    |
|          |                 write_ln174_write_fu_286                 |    0    |    0    |    0    |
|          |                 write_ln174_write_fu_293                 |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     zext_ln135_fu_528                    |    0    |    0    |    0    |
|          |                     zext_ln143_fu_590                    |    0    |    0    |    0    |
|          |                     zext_ln168_fu_652                    |    0    |    0    |    0    |
|          |                    zext_ln1000_fu_790                    |    0    |    0    |    0    |
|   zext   |                    zext_ln1010_fu_824                    |    0    |    0    |    0    |
|          |                    zext_ln1011_fu_870                    |    0    |    0    |    0    |
|          |                    zext_ln1012_fu_892                    |    0    |    0    |    0    |
|          |                    zext_ln1014_fu_918                    |    0    |    0    |    0    |
|          |                    zext_ln1015_fu_954                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                    trunc_ln137_fu_579                    |    0    |    0    |    0    |
|          |                    trunc_ln988_fu_688                    |    0    |    0    |    0    |
|   trunc  |                    trunc_ln1000_fu_780                   |    0    |    0    |    0    |
|          |                    trunc_ln996_fu_946                    |    0    |    0    |    0    |
|          |                         LD_fu_994                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                       tmp_s_fu_636                       |    0    |    0    |    0    |
|          |                        tmp_fu_975                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     p_Result_2_fu_712                    |    0    |    0    |    0    |
| bitselect|                       tmp_44_fu_828                      |    0    |    0    |    0    |
|          |                     p_Result_4_fu_842                    |    0    |    0    |    0    |
|          |                     p_Result_s_fu_938                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     p_Result_3_fu_734                    |    0    |    0    |    0    |
|partselect|                       tmp_43_fu_764                      |    0    |    0    |    0    |
|          |                        m_4_fu_928                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   cttz   |                         l_fu_744                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|  partset |                     p_Result_5_fu_982                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |   2.1   |   1589  |   7153  |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|matrixC_buffer_V_0|    0   |   64   |    4   |    0   |
|matrixC_buffer_V_1|    0   |   64   |    4   |    0   |
|matrixC_buffer_V_2|    0   |   64   |    4   |    0   |
|matrixC_buffer_V_3|    0   |   64   |    4   |    0   |
|matrixC_buffer_V_4|    0   |   64   |    4   |    0   |
|matrixC_buffer_V_5|    0   |   64   |    4   |    0   |
|matrixC_buffer_V_6|    0   |   64   |    4   |    0   |
|matrixC_buffer_V_7|    0   |   64   |    4   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    0   |   512  |   32   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln135_reg_1064        |    4   |
|        add_ln136_reg_1131        |    4   |
|        add_ln143_reg_1123        |   32   |
|        add_ln168_reg_1164        |    4   |
|        add_ln169_reg_1252        |    4   |
|           i_1_reg_1116           |   32   |
|           i_2_reg_1149           |    4   |
|            i_reg_1049            |    4   |
|        icmp_ln988_reg_1257       |    1   |
|           iter_reg_1109          |   31   |
|            j_1_reg_463           |    4   |
|             j_reg_452            |    4   |
|   lenEdgeListPtr_read_reg_1056   |   32   |
|           m_4_reg_1267           |   63   |
|matrixC_buffer_V_0_addr_1_reg_1169|    3   |
| matrixC_buffer_V_0_addr_reg_1069 |    3   |
| matrixC_buffer_V_0_load_reg_1209 |   32   |
|matrixC_buffer_V_1_addr_1_reg_1174|    3   |
| matrixC_buffer_V_1_addr_reg_1074 |    3   |
| matrixC_buffer_V_1_load_reg_1214 |   32   |
|matrixC_buffer_V_2_addr_1_reg_1179|    3   |
| matrixC_buffer_V_2_addr_reg_1079 |    3   |
| matrixC_buffer_V_2_load_reg_1219 |   32   |
|matrixC_buffer_V_3_addr_1_reg_1184|    3   |
| matrixC_buffer_V_3_addr_reg_1084 |    3   |
| matrixC_buffer_V_3_load_reg_1224 |   32   |
|matrixC_buffer_V_4_addr_1_reg_1189|    3   |
| matrixC_buffer_V_4_addr_reg_1089 |    3   |
| matrixC_buffer_V_4_load_reg_1229 |   32   |
|matrixC_buffer_V_5_addr_1_reg_1194|    3   |
| matrixC_buffer_V_5_addr_reg_1094 |    3   |
| matrixC_buffer_V_5_load_reg_1234 |   32   |
|matrixC_buffer_V_6_addr_1_reg_1199|    3   |
| matrixC_buffer_V_6_addr_reg_1099 |    3   |
| matrixC_buffer_V_6_load_reg_1239 |   32   |
|matrixC_buffer_V_7_addr_1_reg_1204|    3   |
| matrixC_buffer_V_7_addr_reg_1104 |    3   |
| matrixC_buffer_V_7_load_reg_1244 |   32   |
|        p_Result_2_reg_1262       |    1   |
|        p_Result_s_reg_1272       |    1   |
|          tmp_47_reg_1142         |   32   |
|          tmp_s_reg_1156          |   34   |
|       trunc_ln996_reg_1277       |    8   |
+----------------------------------+--------+
|               Total              |   603  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_348                    |  p0  |   3  |   3  |    9   ||    14   |
|                     grp_access_fu_354                    |  p0  |   3  |   3  |    9   ||    14   |
|                     grp_access_fu_360                    |  p0  |   3  |   3  |    9   ||    14   |
|                     grp_access_fu_366                    |  p0  |   3  |   3  |    9   ||    14   |
|                     grp_access_fu_372                    |  p0  |   3  |   3  |    9   ||    14   |
|                     grp_access_fu_378                    |  p0  |   3  |   3  |    9   ||    14   |
|                     grp_access_fu_384                    |  p0  |   3  |   3  |    9   ||    14   |
|                     grp_access_fu_390                    |  p0  |   3  |   3  |    9   ||    14   |
|                        j_1_reg_463                       |  p0  |   2  |   4  |    8   ||    9    |
| grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475 |  p1  |   2  |  34  |   68   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   148  ||  4.662  ||   130   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |  1589  |  7153  |    -   |
|   Memory  |    0   |    -   |   512  |   32   |    0   |
|Multiplexer|    -   |    4   |    -   |   130  |    -   |
|  Register |    -   |    -   |   603  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |  2704  |  7315  |    0   |
+-----------+--------+--------+--------+--------+--------+
