[I] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:01:40 2019
[I] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/const_propagation.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/const_propagation.tcl
[I] User: dmitriev
[I] Host: mos018
[I] 
[I] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot ../snapshots/ar/floorplan/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 151
[I]   Instances = 2175
[I]   Nets = 3469
[I]   Intrinsic nets = 151, don't touch nets = 152
[I]   Properties/values = 32/5021
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/rundir/fp_ar.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs.ecell
[I] Setting register legalization data = register_legalization.data
[I] Initializing logic cells functionality structures
[I] Merging LUT cell types: 104 into 11
[I] Initializing ecell map (231624 sites, 0 rsc types)
[I] Initializing rtbuf map (0 sites)
[I] Initializing mnbuf map (0 sites)
[I] Initializing erbuf map (576 sites)
[I]   core outline (0,0) - (3772260,4413560)
[I]   reset region groups
[I]   load region groups
[I] Motif matrix 72 x 18
[I] Bram matrix 9 x 14
[I] Reg file matrix 9 x 14
[I] Initializing edff map (77040 sites, 40-60 per group, 8 rsc types (2 group occ))
[I] Technology distance scaling 1.000000, delay scaling 1.000000
[I]   Supported logical module number = 102, with defparams = 0
[I] Constant nets optimization procedure is started.
[I] Assigning initial expressions to nets in design...
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Topological order net traversal is started.
[I] Detected 0 synchronizers of 0 registers
[I] Initializing repeaters list
[I]   Detected buffer efa_bufc: I_CI->O_CO
[I]   Detected buffer BUF12V1CRRVTIY: D->IY
[I]   Detected inverter INVX2CRRVTZ: A->Z
[I]   Detected inverter INVD2CRRVTIZ: IA->IZ
[I]   Detected buffer BUF24CRRVTZ: IA->Z
[I]   Detected inverter INVX4CRRVTZ: A->Z
[I]   Detected inverter efa_invc: I_CI->O_S
[I]   Detected inverter INVD2V1CRRVTIY: IB->IY
[I]   Detected buffer BUF12CRRVTIZ: A->IZ
[I]   Detected inverter INVX2V1CRRVTY: D->Y
[I]   Detected inverter efa_inv: A->Z
[I] Constant nets optimization is completed, 0 instances have been optimized in total.
[I] Replacement statistics:
	
[I] Started tail removing procedure
[I] Tail removing finished
[I] Saving snapshot ../snapshots/ar/const_propagation/layout.rdb
[I] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:01:55 2019
	
