
---------- Begin Simulation Statistics ----------
final_tick                               442091822000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 329082                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975244                       # Number of bytes of host memory used
host_op_rate                                   329077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.04                       # Real time elapsed on the host
host_tick_rate                              101335523                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1000027                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000308                       # Number of seconds simulated
sim_ticks                                   307947600                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  30                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     48.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%     92.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      8.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            382578                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           385752                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.769843                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.769843                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         4022                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           141351                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   428                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.435209                       # Inst execution rate
system.switch_cpus.iew.exec_refs               577848                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              98223                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           93036                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        585508                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       119719                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1366455                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        479625                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         8919                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1104887                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             53                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3935                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            64                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          168                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1115244                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1098780                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.767893                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            856388                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.427276                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1101829                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1217566                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          862370                       # number of integer regfile writes
system.switch_cpus.ipc                       1.298966                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.298966                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          123      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        527052     47.32%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     47.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       486114     43.64%     90.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       100521      9.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1113810                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              505428                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.453783                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           32156      6.36%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         462228     91.45%     97.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11044      2.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1619115                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3539117                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1098780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1732100                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1366027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1113810                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       365917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        38623                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       402634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       767450                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.451313                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.201465                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       244640     31.88%     31.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       131685     17.16%     49.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       205608     26.79%     75.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       171178     22.30%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        14320      1.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           19      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       767450                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.446800                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       256579                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        60196                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       585508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       119719                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2626217                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   769844                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        14410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            247                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       363648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           363657                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       363648                       # number of overall hits
system.cpu.dcache.overall_hits::total          363657                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        13441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        13441                       # number of overall misses
system.cpu.dcache.overall_misses::total         13445                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    256648800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    256648800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    256648800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    256648800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       377089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       377102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       377089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       377102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.307692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.307692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035644                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19094.472137                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19088.791372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19094.472137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19088.791372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6950                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   365.789474                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7062                       # number of writebacks
system.cpu.dcache.writebacks::total              7062                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         6127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         6127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         7314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         7314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7314                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    113282000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    113282000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    113282000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    113282000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.019396                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.019396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019395                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15488.378452                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15488.378452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15488.378452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15488.378452                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7062                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       276214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          276221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        12136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    225004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    225004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       288350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       288361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.363636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.042088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18540.210943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18534.102142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    106019200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    106019200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.023142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15887.786603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15887.786603                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        87434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     31644800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31644800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        88739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        88741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24248.888889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24248.888889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          641                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          641                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7262800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7262800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11330.421217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11330.421217                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           240.507053                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              289269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.961342                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      441783875200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.378016                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   238.129036                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.009289                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.930192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3024134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3024134                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       177360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           177382                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       177360                       # number of overall hits
system.cpu.icache.overall_hits::total          177382                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           71                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             74                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           71                       # number of overall misses
system.cpu.icache.overall_misses::total            74                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3607600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3607600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3607600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3607600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       177431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       177456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       177431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       177456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000400                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000417                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000400                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000417                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 50811.267606                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48751.351351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 50811.267606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48751.351351                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1048                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    29.500000                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1908000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1908000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70666.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       177360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          177382                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           71                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            74                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3607600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3607600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       177431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       177456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000400                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 50811.267606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48751.351351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            18.570602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      441783874800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    15.570615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.030411                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.036271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.058594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1419678                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1419678                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 441783884400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    307937600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data         6532                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6532                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         6532                       # number of overall hits
system.l2.overall_hits::total                    6532                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          782                       # number of demand (read+write) misses
system.l2.demand_misses::total                    816                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          782                       # number of overall misses
system.l2.overall_misses::total                   816                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     68277200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70163200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     68277200                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70163200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         7314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         7314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.106918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.111051                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.106918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.111051                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 69851.851852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87310.997442                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85984.313725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 69851.851852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87310.997442                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85984.313725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       948                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1753400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     64432600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     66186000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     66744665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1753400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     64432600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    132930665                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.106918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.110098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.106918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273816                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64940.740741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82394.629156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81812.113721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 55481.849543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64940.740741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82394.629156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66068.918986                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2136                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2136                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4926                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4926                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4926                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1203                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1203                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     66744665                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     66744665                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 55481.849543                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 55481.849543                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   622                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      3192000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3192000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.029641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.029641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data       168000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       168000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3098400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3098400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.029641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 163073.684211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 163073.684211                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           27                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 69851.851852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 62866.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1753400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1753400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64940.740741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64940.740741                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             767                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     65085200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     65085200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.114341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85301.703801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84856.844850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     61334200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     61334200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.114341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80385.583224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80385.583224                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    4160                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                4160                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   408                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   554.689132                       # Cycle average of tags in use
system.l2.tags.total_refs                       13064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6532                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              441792489000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     549.541739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.147393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.067083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.067711                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.180420                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    238578                       # Number of tag accesses
system.l2.tags.data_accesses                   238578                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000852292                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3530                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3530                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  225920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    733.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     307805602                       # Total gap between requests
system.mem_ctrls.avgGap                     174394.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       122368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         3456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       100096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 397366305.176594972610                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 11222688.535322241485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 325042312.393407166004                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           54                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         1564                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     68993726                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1427868                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     68015762                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     36084.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     26442.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     43488.34                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       122368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       100096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        226816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1246965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1662621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    397366305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     11222689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    325042312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        736540892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1246965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     11222689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     12469654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1246965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1662621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    397366305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     11222689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    325042312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       736540892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 3530                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                76690596                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              11761960                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          138437356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21725.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39217.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2893                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          635                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   354.771654                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   253.455714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   318.781874                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            1      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          305     48.03%     48.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          121     19.06%     67.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           52      8.19%     75.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           25      3.94%     79.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           21      3.31%     82.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           11      1.73%     84.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      1.10%     85.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           92     14.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          635                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                225920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              733.631306                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    77968.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    99512.179200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1396497.177600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 54029727.460800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 37054636.214400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 172507353.446400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  265165695.278400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   861.074076                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    263499166                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     13650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     30788434                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1908676.224000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2533414.228800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   13451801.126400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 54029727.460800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 249218224.819200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 9498790.963200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  330640634.822400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1073.691222                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     12957049                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     13650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    281330551                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1753                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1753                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       226816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  226816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1772                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1772    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1772                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             2619062                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16621899                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          199849                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       182200                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         3717                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       122639                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          122361                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.773318                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             133                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           56                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       356036                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         3782                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       674476                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.483111                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.719063                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       317359     47.05%     47.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       115917     17.19%     64.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        32212      4.78%     69.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        15970      2.37%     71.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       193018     28.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       674476                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000322                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000323                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              519053                       # Number of memory references committed
system.switch_cpus.commit.loads                430314                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             125885                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              874118                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       481270     48.11%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       430314     43.02%     91.13% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        88739      8.87%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000323                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       193018                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            64046                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        501435                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            113249                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         84782                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           3935                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       112661                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            19                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1411593                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         26468                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         4103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1540544                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              199849                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       122494                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                755875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            7908                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          362                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         3035                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            177434                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       767450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.011305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.936486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           451006     58.77%     58.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            54306      7.08%     65.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            26400      3.44%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            34085      4.44%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            29233      3.81%     77.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            18142      2.36%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            37651      4.91%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            32349      4.22%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            84278     10.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       767450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.259597                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.001112                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              190863                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          155148                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          168                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          30977                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    307947600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           3935                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           114189                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          303765                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1344                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            145405                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        198807                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1375429                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         10708                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           457                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139337                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents        58101                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1575091                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             2009803                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1508632                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1138209                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           436738                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              71                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            480356                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1837817                       # The number of ROB reads
system.switch_cpus.rob.writes                 2805934                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000002                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              6707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4926                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             641                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            30                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6677                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           60                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        21698                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 21758                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1840640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1342                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8690                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.166189                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8443     97.16%     97.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    247      2.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8690                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 442091822000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           17060400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             54000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14628000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               443977966000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448871                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   448870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    24.51                       # Real time elapsed on the host
host_tick_rate                               76966410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000028                       # Number of instructions simulated
sim_ops                                      11000029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001886                       # Number of seconds simulated
sim_ticks                                  1886144000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4771470                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4775964                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.471536                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.471536                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts         5616                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1590500                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.141734                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4831558                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             459713                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          119908                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4532494                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       486682                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10503105                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4371845                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13722                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10099045                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             14                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           5670                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            42                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11211223                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10084874                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.716268                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8030239                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.138728                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10089555                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10415744                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8039345                       # number of integer regfile writes
system.switch_cpus.ipc                       2.120729                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.120729                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5267502     52.09%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4383044     43.34%     95.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       462221      4.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10112767                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4820454                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.476670                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          471812      9.79%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4340618     90.05%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          8024      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       14933221                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     29803590                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10084874                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11006255                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10503101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10112767                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       503096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        42242                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       645655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4715360                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.144644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.919316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       299562      6.35%      6.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       742661     15.75%     22.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1708833     36.24%     58.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1904776     40.40%     98.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        59528      1.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4715360                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.144644                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1797259                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          174                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4532494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       486682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20775499                       # number of misc regfile reads
system.switch_cpus.numCycles                  4715360                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       204972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       409944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3051345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3051345                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3051345                       # number of overall hits
system.cpu.dcache.overall_hits::total         3051345                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       370229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         370229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       370229                       # number of overall misses
system.cpu.dcache.overall_misses::total        370229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2550620800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2550620800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2550620800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2550620800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3421574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3421574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3421574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3421574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.108204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.108204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108204                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  6889.305808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6889.305808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  6889.305808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6889.305808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       204972                       # number of writebacks
system.cpu.dcache.writebacks::total            204972                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       165257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       165257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       165257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       165257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       204972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       204972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       204972                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       204972                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1482724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1482724000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1482724000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1482724000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7233.788030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7233.788030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7233.788030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7233.788030                       # average overall mshr miss latency
system.cpu.dcache.replacements                 204972                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2598094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2598094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       365032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        365032                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2503921600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2503921600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2963126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2963126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.123192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.123192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  6859.457801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6859.457801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       165257                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       165257                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       199775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       199775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1440182400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1440182400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.067420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7209.022150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7209.022150                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       453251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         453251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         5197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     46699200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46699200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       458448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       458448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  8985.799500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8985.799500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         5197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     42541600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42541600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  8185.799500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8185.799500                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3338023                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.264949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27577564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27577564                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst       987035                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           987035                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst       987035                       # number of overall hits
system.cpu.icache.overall_hits::total          987035                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst       987035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       987035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       987035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       987035                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       987035                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          987035                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       987035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       987035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   30                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1164447                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38814.900000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           27                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.052734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.058594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.058594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7896280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7896280                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1886144000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       204172                       # number of demand (read+write) hits
system.l2.demand_hits::total                   204172                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       204172                       # number of overall hits
system.l2.overall_hits::total                  204172                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data          800                       # number of demand (read+write) misses
system.l2.demand_misses::total                    800                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data          800                       # number of overall misses
system.l2.overall_misses::total                   800                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data     72117200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72117200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     72117200                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72117200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data       204972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204972                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       204972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204972                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.003903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.003903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90146.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90146.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90146.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90146.500000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      9153                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 261                       # number of writebacks
system.l2.writebacks::total                       261                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data          800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         9151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9951                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data     68201400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68201400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    619588563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     68201400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    687789963                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.003903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003903                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.003903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048548                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85251.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85251.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67707.197355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85251.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69117.672897                       # average overall mshr miss latency
system.l2.replacements                           3488                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       154456                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           154456                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       154456                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       154456                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         9151                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           9151                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    619588563                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    619588563                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67707.197355                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67707.197355                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5058                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      8071200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8071200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         5197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.026746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 58066.187050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58066.187050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      7391800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7391800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.026746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 53178.417266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53178.417266                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       199114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            199114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     64046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       199775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        199775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.003309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96892.586989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96892.586989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     60809600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     60809600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.003309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91996.369138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91996.369138                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   34818                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               34818                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2950                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5761.424527                       # Cycle average of tags in use
system.l2.tags.total_refs                      419781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    215609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.946955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5754.534437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.890090                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.702458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.703299                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7943                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2965                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.969604                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6773227                       # Number of tag accesses
system.l2.tags.data_accesses                  6773227                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     18302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000455274316                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           26                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           26                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               29464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        261                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19902                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      522                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    271                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19902                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  522                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     890.269231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    265.125109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3287.458247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            25     96.15%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16896-17407            1      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.884615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.874785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.588348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23     88.46%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      3.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   17344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1273728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                33408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    675.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1886146400                       # Total gap between requests
system.mem_ctrls.avgGap                     184699.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1171328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        85056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        29760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 621017271.215771436691                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 45095178.310881882906                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 15778222.659563638270                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        18302                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         1600                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          522                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    622449352                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     78289104                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  31134444438                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34009.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     48930.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  59644529.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1171328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       102400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1273728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        33408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        33408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         9151                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          800                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9951                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    621017271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     54290659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        675307930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     17712327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        17712327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     17712327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    621017271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     54290659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       693020257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19631                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 465                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31           38                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               357353004                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              65410492                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          700738456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18203.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35695.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               18021                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                369                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   756.391048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   594.517429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   371.580361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           11      0.65%      0.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          311     18.32%     18.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           89      5.24%     24.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           66      3.89%     28.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           41      2.41%     30.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           40      2.36%     32.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      2.77%     35.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           73      4.30%     39.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1020     60.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1256384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              29760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              666.112450                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               15.778223                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2279807.712000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3026828.784000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   42845542.924800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  233026.752000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 335261385.782401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 861558862.550400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 569285794.559999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1814491249.065600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   962.010986                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    861129844                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     84700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    940314156                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    3040783.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    4013657.894400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   39728662.176000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1514673.888000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 335261385.782401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 972916685.596800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 483722721.484799                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1840198570.022399                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   975.640550                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    731530764                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     84700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1069913236                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          261                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3227                       # Transaction distribution
system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           9812                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23390                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23390                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1307136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1307136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9951                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9951    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9951                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            21552916                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           94230452                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1712298                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1712257                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         5613                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       897456                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          897456                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct    100.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       488106                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         5613                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4591389                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.177991                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.831163                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1508976     32.87%     32.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       672711     14.65%     47.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        64113      1.40%     48.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       183290      3.99%     52.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2162299     47.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4591389                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000003                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4773394                       # Number of memory references committed
system.switch_cpus.commit.loads               4314946                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1585986                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8414016                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5226609     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4314946     43.15%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       458448      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000003                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2162299                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           471497                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2885585                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            655955                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        696653                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           5670                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       876805                       # Number of times decode resolved a  branch
system.switch_cpus.decode.decodedInsts       10570775                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         15211                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         4909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10832639                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1712298                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       897456                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4704781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           11340                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines            987035                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples      4715360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.297325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.942131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2505586     53.14%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           240322      5.10%     58.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           164111      3.48%     61.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           270916      5.75%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           446431      9.47%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            82983      1.76%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           334720      7.10%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           119865      2.54%     88.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           550426     11.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      4715360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363132                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.297309                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1408719                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          217546                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          28233                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1886144000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           5670                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           875641                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1253202                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            936608                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1644238                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10518685                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         19031                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.IQFullEvents         817417                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents             84                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       833376                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13365955                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            15841860                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         10843713                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      12713526                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           652421                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4240375                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 12917199                       # The number of ROB reads
system.switch_cpus.rob.writes                21100208                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000002                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            199775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50777                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       154456                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3227                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            10064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5197                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       199775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       614916                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                614916                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     52472832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               52472832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13552                       # Total snoops (count)
system.tol2bus.snoopTraffic                     33408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           218524                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 218524    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             218524                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1886144000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          491932800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         409944000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
