// Seed: 3722029228
module module_0 ();
  reg id_1 = $display(id_1, 1);
  reg id_2;
  always
    if (id_1) begin
      begin
        $display(1, 1, 1);
      end
      id_2 <= id_1;
    end
  wire id_3, id_4;
endmodule
module module_1;
  assign id_1 = 1;
  final id_1 = 1 == 1'b0;
  module_0();
  reg id_2, id_3, id_4, id_5;
  always id_4.id_3 <= id_5;
  reg id_6 = id_1, id_7 = id_4;
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
);
  logic id_3;
  module_0();
  initial id_3 <= id_3;
  id_4(
      .id_0(id_3)
  );
  assign id_3 = id_0;
  always_comb #1 begin
    if (id_3) id_1 = id_3;
    else id_1 = 1;
  end
endmodule
