LSE_CPS_ID_1 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_2 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_3 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_4 "verilog/TinyFPGA_B.v:140[13] 163[7]"
LSE_CPS_ID_5 "verilog/TinyFPGA_B.v:127[15] 139[9]"
LSE_CPS_ID_6 "verilog/TinyFPGA_B.v:3[9:12]"
LSE_CPS_ID_7 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_8 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_9 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_10 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_11 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_12 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_13 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_14 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_15 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_16 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_17 "verilog/TinyFPGA_B.v:140[13] 163[7]"
LSE_CPS_ID_18 "verilog/TinyFPGA_B.v:130[15] 139[9]"
LSE_CPS_ID_19 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_20 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_21 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_22 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_23 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_24 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_25 "verilog/TinyFPGA_B.v:117[9] 165[5]"
LSE_CPS_ID_26 "verilog/TinyFPGA_B.v:117[9] 165[5]"
LSE_CPS_ID_27 "verilog/TinyFPGA_B.v:117[9] 165[5]"
LSE_CPS_ID_28 "verilog/TinyFPGA_B.v:117[9] 165[5]"
LSE_CPS_ID_29 "verilog/TinyFPGA_B.v:117[9] 165[5]"
LSE_CPS_ID_30 "verilog/TinyFPGA_B.v:164[17:28]"
LSE_CPS_ID_31 "verilog/TinyFPGA_B.v:117[9] 165[5]"
LSE_CPS_ID_32 "verilog/TinyFPGA_B.v:136[15] 139[9]"
LSE_CPS_ID_33 "verilog/TinyFPGA_B.v:145[18:33]"
LSE_CPS_ID_34 "verilog/TinyFPGA_B.v:154[18:33]"
LSE_CPS_ID_35 "verilog/TinyFPGA_B.v:124[15] 139[9]"
LSE_CPS_ID_36 "verilog/TinyFPGA_B.v:140[13] 163[7]"
LSE_CPS_ID_37 "verilog/TinyFPGA_B.v:140[13] 163[7]"
