Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul  8 21:31:53 2024
| Host         : yogurtseversever running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: get_db_clk/clock_out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: get_uart_clk/clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.234        0.000                      0                   70        0.242        0.000                      0                   70        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.234        0.000                      0                   70        0.242        0.000                      0                   70        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.766ns (24.131%)  route 2.408ns (75.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.891     8.650    get_db_clk/clear
    SLICE_X2Y179         FDRE                                         r  get_db_clk/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.753    15.175    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y179         FDRE                                         r  get_db_clk/count_reg[20]/C
                         clock pessimism              0.268    15.444    
                         clock uncertainty           -0.035    15.408    
    SLICE_X2Y179         FDRE (Setup_fdre_C_R)       -0.524    14.884    get_db_clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.231%)  route 2.270ns (74.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.752     8.512    get_db_clk/clear
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.752    15.174    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[16]/C
                         clock pessimism              0.268    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X2Y178         FDRE (Setup_fdre_C_R)       -0.524    14.883    get_db_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.231%)  route 2.270ns (74.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.752     8.512    get_db_clk/clear
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.752    15.174    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[17]/C
                         clock pessimism              0.268    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X2Y178         FDRE (Setup_fdre_C_R)       -0.524    14.883    get_db_clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.231%)  route 2.270ns (74.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.752     8.512    get_db_clk/clear
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.752    15.174    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[18]/C
                         clock pessimism              0.268    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X2Y178         FDRE (Setup_fdre_C_R)       -0.524    14.883    get_db_clk/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.231%)  route 2.270ns (74.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.752     8.512    get_db_clk/clear
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.752    15.174    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[19]/C
                         clock pessimism              0.268    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X2Y178         FDRE (Setup_fdre_C_R)       -0.524    14.883    get_db_clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.766ns (26.106%)  route 2.168ns (73.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.650     8.410    get_db_clk/clear
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.749    15.171    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[10]/C
                         clock pessimism              0.268    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X2Y176         FDRE (Setup_fdre_C_R)       -0.524    14.880    get_db_clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.766ns (26.106%)  route 2.168ns (73.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.650     8.410    get_db_clk/clear
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.749    15.171    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[11]/C
                         clock pessimism              0.268    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X2Y176         FDRE (Setup_fdre_C_R)       -0.524    14.880    get_db_clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.766ns (26.106%)  route 2.168ns (73.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.650     8.410    get_db_clk/clear
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.749    15.171    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[8]/C
                         clock pessimism              0.268    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X2Y176         FDRE (Setup_fdre_C_R)       -0.524    14.880    get_db_clk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.766ns (26.106%)  route 2.168ns (73.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.873     5.476    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.518     5.994 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.846     6.840    get_db_clk/count_reg[3]
    SLICE_X4Y175         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.672     7.635    get_db_clk/count[0]_i_4_n_0
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.650     8.410    get_db_clk/clear
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.749    15.171    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[9]/C
                         clock pessimism              0.268    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X2Y176         FDRE (Setup_fdre_C_R)       -0.524    14.880    get_db_clk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 get_uart_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_uart_clk/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.704ns (23.717%)  route 2.264ns (76.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.478ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.875     5.478    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  get_uart_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.456     5.934 f  get_uart_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.746    get_uart_clk/count_reg[7]
    SLICE_X5Y178         LUT6 (Prop_lut6_I2_O)        0.124     6.870 r  get_uart_clk/count[0]_i_3__0/O
                         net (fo=2, routed)           0.806     7.676    get_uart_clk/count[0]_i_3__0_n_0
    SLICE_X5Y177         LUT3 (Prop_lut3_I1_O)        0.124     7.800 r  get_uart_clk/count[0]_i_1__0/O
                         net (fo=13, routed)          0.646     8.446    get_uart_clk/count[0]_i_1__0_n_0
    SLICE_X4Y177         FDRE                                         r  get_uart_clk/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.749    15.171    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  get_uart_clk/count_reg[4]/C
                         clock pessimism              0.306    15.478    
                         clock uncertainty           -0.035    15.442    
    SLICE_X4Y177         FDRE (Setup_fdre_C_R)       -0.429    15.013    get_uart_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  6.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 get_uart_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_uart_clk/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.465%)  route 0.162ns (46.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.667     1.587    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y176         FDRE                                         r  get_uart_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  get_uart_clk/count_reg[0]/Q
                         net (fo=3, routed)           0.162     1.890    get_uart_clk/count_reg[0]
    SLICE_X5Y177         LUT4 (Prop_lut4_I2_O)        0.045     1.935 r  get_uart_clk/clock_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.935    get_uart_clk/clock_out_i_1__0_n_0
    SLICE_X5Y177         FDRE                                         r  get_uart_clk/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.943     2.108    get_uart_clk/clk_IBUF_BUFG
    SLICE_X5Y177         FDRE                                         r  get_uart_clk/clock_out_reg/C
                         clock pessimism             -0.506     1.602    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.091     1.693    get_uart_clk/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.668     1.588    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y176         FDRE (Prop_fdre_C_Q)         0.164     1.752 r  get_db_clk/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.878    get_db_clk/count_reg[10]
    SLICE_X2Y176         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.988 r  get_db_clk/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    get_db_clk/count_reg[8]_i_1_n_5
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.942     2.107    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[10]/C
                         clock pessimism             -0.519     1.588    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.134     1.722    get_db_clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.670     1.590    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y178         FDRE (Prop_fdre_C_Q)         0.164     1.754 r  get_db_clk/count_reg[18]/Q
                         net (fo=2, routed)           0.126     1.880    get_db_clk/count_reg[18]
    SLICE_X2Y178         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.990 r  get_db_clk/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.990    get_db_clk/count_reg[16]_i_1_n_5
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.945     2.110    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  get_db_clk/count_reg[18]/C
                         clock pessimism             -0.520     1.590    
    SLICE_X2Y178         FDRE (Hold_fdre_C_D)         0.134     1.724    get_db_clk/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.667     1.587    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y175         FDRE                                         r  get_db_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.164     1.751 r  get_db_clk/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.877    get_db_clk/count_reg[6]
    SLICE_X2Y175         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.987 r  get_db_clk/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    get_db_clk/count_reg[4]_i_1_n_5
    SLICE_X2Y175         FDRE                                         r  get_db_clk/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.941     2.106    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y175         FDRE                                         r  get_db_clk/count_reg[6]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X2Y175         FDRE (Hold_fdre_C_D)         0.134     1.721    get_db_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.670     1.590    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y177         FDRE                                         r  get_db_clk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.164     1.754 r  get_db_clk/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.880    get_db_clk/count_reg[14]
    SLICE_X2Y177         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.990 r  get_db_clk/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.990    get_db_clk/count_reg[12]_i_1_n_5
    SLICE_X2Y177         FDRE                                         r  get_db_clk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.944     2.109    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y177         FDRE                                         r  get_db_clk/count_reg[14]/C
                         clock pessimism             -0.519     1.590    
    SLICE_X2Y177         FDRE (Hold_fdre_C_D)         0.134     1.724    get_db_clk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.667     1.587    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.164     1.751 r  get_db_clk/count_reg[2]/Q
                         net (fo=3, routed)           0.127     1.877    get_db_clk/count_reg[2]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.987 r  get_db_clk/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.987    get_db_clk/count_reg[0]_i_2_n_5
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.941     2.106    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  get_db_clk/count_reg[2]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X2Y174         FDRE (Hold_fdre_C_D)         0.134     1.721    get_db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.445%)  route 0.123ns (32.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.668     1.588    get_db_clk/clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  get_db_clk/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y176         FDRE (Prop_fdre_C_Q)         0.164     1.752 r  get_db_clk/count_reg[9]/Q
                         net (fo=2, routed)           0.060     1.812    get_db_clk/count_reg[9]
    SLICE_X3Y176         LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  get_db_clk/count[0]_i_3/O
                         net (fo=2, routed)           0.063     1.919    get_db_clk/count[0]_i_3_n_0
    SLICE_X3Y176         LUT5 (Prop_lut5_I3_O)        0.045     1.964 r  get_db_clk/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.964    get_db_clk/clock_out_i_1_n_0
    SLICE_X3Y176         FDRE                                         r  get_db_clk/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.942     2.107    get_db_clk/clk_IBUF_BUFG
    SLICE_X3Y176         FDRE                                         r  get_db_clk/clock_out_reg/C
                         clock pessimism             -0.506     1.601    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.091     1.692    get_db_clk/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 get_uart_clk/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_uart_clk/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.669     1.589    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y178         FDRE                                         r  get_uart_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y178         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  get_uart_clk/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.862    get_uart_clk/count_reg[10]
    SLICE_X4Y178         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.973 r  get_uart_clk/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.973    get_uart_clk/count_reg[8]_i_1__0_n_5
    SLICE_X4Y178         FDRE                                         r  get_uart_clk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.944     2.109    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y178         FDRE                                         r  get_uart_clk/count_reg[10]/C
                         clock pessimism             -0.520     1.589    
    SLICE_X4Y178         FDRE (Hold_fdre_C_D)         0.105     1.694    get_uart_clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 get_uart_clk/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_uart_clk/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.669     1.589    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  get_uart_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  get_uart_clk/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.862    get_uart_clk/count_reg[6]
    SLICE_X4Y177         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.973 r  get_uart_clk/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.973    get_uart_clk/count_reg[4]_i_1__0_n_5
    SLICE_X4Y177         FDRE                                         r  get_uart_clk/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.943     2.108    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y177         FDRE                                         r  get_uart_clk/count_reg[6]/C
                         clock pessimism             -0.519     1.589    
    SLICE_X4Y177         FDRE (Hold_fdre_C_D)         0.105     1.694    get_uart_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 get_uart_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_uart_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.667     1.587    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y176         FDRE                                         r  get_uart_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  get_uart_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.861    get_uart_clk/count_reg[2]
    SLICE_X4Y176         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.972 r  get_uart_clk/count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.972    get_uart_clk/count_reg[0]_i_2__0_n_5
    SLICE_X4Y176         FDRE                                         r  get_uart_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.941     2.106    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y176         FDRE                                         r  get_uart_clk/count_reg[2]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X4Y176         FDRE (Hold_fdre_C_D)         0.105     1.692    get_uart_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y176    get_db_clk/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y174    get_db_clk/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y176    get_db_clk/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y176    get_db_clk/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y177    get_db_clk/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y177    get_db_clk/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y177    get_db_clk/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y177    get_db_clk/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y178    get_db_clk/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y176    get_db_clk/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y176    get_db_clk/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y174    get_db_clk/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y174    get_db_clk/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y177    get_db_clk/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y177    get_db_clk/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y176    get_db_clk/clock_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y176    get_db_clk/clock_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y174    get_db_clk/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y174    get_db_clk/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y176    get_db_clk/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y177    get_db_clk/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y177    get_db_clk/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmc/uart_transmitter_pin_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_transmitter_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 3.979ns (67.466%)  route 1.919ns (32.534%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDSE                         0.000     0.000 r  tmc/uart_transmitter_pin_reg/C
    SLICE_X1Y172         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  tmc/uart_transmitter_pin_reg/Q
                         net (fo=1, routed)           1.919     2.375    uart_transmitter_pin_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523     5.897 r  uart_transmitter_pin_OBUF_inst/O
                         net (fo=0)                   0.000     5.897    uart_transmitter_pin
    D10                                                               r  uart_transmitter_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.889ns  (logic 1.072ns (37.105%)  route 1.817ns (62.895%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[2]/C
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tmc/counter_reg[2]/Q
                         net (fo=6, routed)           0.903     1.322    tmc/counter_reg_n_0_[2]
    SLICE_X1Y172         LUT5 (Prop_lut5_I3_O)        0.327     1.649 r  tmc/FSM_onehot_next_uart_state[3]_i_2/O
                         net (fo=1, routed)           0.433     2.083    tmc/FSM_onehot_next_uart_state[3]_i_2_n_0
    SLICE_X1Y172         LUT4 (Prop_lut4_I3_O)        0.326     2.409 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.480     2.889    tmc/p_0_in
    SLICE_X2Y172         FDSE                                         r  tmc/FSM_onehot_next_uart_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.889ns  (logic 1.072ns (37.105%)  route 1.817ns (62.895%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[2]/C
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tmc/counter_reg[2]/Q
                         net (fo=6, routed)           0.903     1.322    tmc/counter_reg_n_0_[2]
    SLICE_X1Y172         LUT5 (Prop_lut5_I3_O)        0.327     1.649 r  tmc/FSM_onehot_next_uart_state[3]_i_2/O
                         net (fo=1, routed)           0.433     2.083    tmc/FSM_onehot_next_uart_state[3]_i_2_n_0
    SLICE_X1Y172         LUT4 (Prop_lut4_I3_O)        0.326     2.409 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.480     2.889    tmc/p_0_in
    SLICE_X2Y172         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.889ns  (logic 1.072ns (37.105%)  route 1.817ns (62.895%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[2]/C
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tmc/counter_reg[2]/Q
                         net (fo=6, routed)           0.903     1.322    tmc/counter_reg_n_0_[2]
    SLICE_X1Y172         LUT5 (Prop_lut5_I3_O)        0.327     1.649 r  tmc/FSM_onehot_next_uart_state[3]_i_2/O
                         net (fo=1, routed)           0.433     2.083    tmc/FSM_onehot_next_uart_state[3]_i_2_n_0
    SLICE_X1Y172         LUT4 (Prop_lut4_I3_O)        0.326     2.409 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.480     2.889    tmc/p_0_in
    SLICE_X2Y172         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.889ns  (logic 1.072ns (37.105%)  route 1.817ns (62.895%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[2]/C
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tmc/counter_reg[2]/Q
                         net (fo=6, routed)           0.903     1.322    tmc/counter_reg_n_0_[2]
    SLICE_X1Y172         LUT5 (Prop_lut5_I3_O)        0.327     1.649 r  tmc/FSM_onehot_next_uart_state[3]_i_2/O
                         net (fo=1, routed)           0.433     2.083    tmc/FSM_onehot_next_uart_state[3]_i_2_n_0
    SLICE_X1Y172         LUT4 (Prop_lut4_I3_O)        0.326     2.409 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.480     2.889    tmc/p_0_in
    SLICE_X2Y172         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            db_walk_right/d1/temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.785ns  (logic 1.487ns (53.413%)  route 1.297ns (46.587%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  right_btn_IBUF_inst/O
                         net (fo=1, routed)           1.297     2.785    db_walk_right/d1/right_btn_IBUF
    SLICE_X0Y175         FDRE                                         r  db_walk_right/d1/temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            db_walk_left/d1/temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.431ns  (logic 1.535ns (63.142%)  route 0.896ns (36.858%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  left_btn_IBUF_inst/O
                         net (fo=1, routed)           0.896     2.431    db_walk_left/d1/left_btn_IBUF
    SLICE_X0Y175         FDRE                                         r  db_walk_left/d1/temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jump_btn
                            (input port)
  Destination:            db_jump/d1/temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.421ns  (logic 1.516ns (62.649%)  route 0.904ns (37.351%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  jump_btn (IN)
                         net (fo=0)                   0.000     0.000    jump_btn
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  jump_btn_IBUF_inst/O
                         net (fo=1, routed)           0.904     2.421    db_jump/d1/jump_btn_IBUF
    SLICE_X0Y175         FDRE                                         r  db_jump/d1/temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_walk_right/d1/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.273ns  (logic 0.580ns (25.521%)  route 1.693ns (74.479%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE                         0.000     0.000 r  db_walk_right/d1/temp_reg/C
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  db_walk_right/d1/temp_reg/Q
                         net (fo=6, routed)           1.035     1.491    db_walk_right/d1/temp_reg_0
    SLICE_X1Y173         LUT6 (Prop_lut6_I2_O)        0.124     1.615 r  db_walk_right/d1/data[6]_i_1/O
                         net (fo=7, routed)           0.657     2.273    tmc/E[0]
    SLICE_X3Y175         FDRE                                         r  tmc/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_walk_right/d1/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.273ns  (logic 0.580ns (25.521%)  route 1.693ns (74.479%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE                         0.000     0.000 r  db_walk_right/d1/temp_reg/C
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  db_walk_right/d1/temp_reg/Q
                         net (fo=6, routed)           1.035     1.491    db_walk_right/d1/temp_reg_0
    SLICE_X1Y173         LUT6 (Prop_lut6_I2_O)        0.124     1.615 r  db_walk_right/d1/data[6]_i_1/O
                         net (fo=7, routed)           0.657     2.273    tmc/E[0]
    SLICE_X3Y175         FDRE                                         r  tmc/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmc/FSM_onehot_next_uart_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_uart_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE                         0.000     0.000 r  tmc/FSM_onehot_next_uart_state_reg[2]/C
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tmc/FSM_onehot_next_uart_state_reg[2]/Q
                         net (fo=1, routed)           0.059     0.207    tmc/FSM_onehot_next_uart_state_reg_n_0_[2]
    SLICE_X3Y172         FDRE                                         r  tmc/FSM_onehot_uart_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/next_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE                         0.000     0.000 r  tmc/next_state_reg/C
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  tmc/next_state_reg/Q
                         net (fo=1, routed)           0.116     0.262    tmc/next_state
    SLICE_X1Y173         FDRE                                         r  tmc/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/FSM_onehot_next_uart_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tmc/FSM_onehot_uart_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDSE                         0.000     0.000 r  tmc/FSM_onehot_next_uart_state_reg[0]/C
    SLICE_X2Y172         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  tmc/FSM_onehot_next_uart_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    tmc/FSM_onehot_next_uart_state_reg_n_0_[0]
    SLICE_X3Y172         FDRE                                         r  tmc/FSM_onehot_uart_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/shift_register_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.212ns (71.839%)  route 0.083ns (28.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE                         0.000     0.000 r  tmc/data_reg[2]/C
    SLICE_X2Y173         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  tmc/data_reg[2]/Q
                         net (fo=1, routed)           0.083     0.250    tmc/in5[3]
    SLICE_X3Y173         LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  tmc/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000     0.295    tmc/shift_register[3]
    SLICE_X3Y173         FDRE                                         r  tmc/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/FSM_onehot_uart_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/uart_transmitter_pin_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.323%)  route 0.163ns (53.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE                         0.000     0.000 r  tmc/FSM_onehot_uart_state_reg[0]/C
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmc/FSM_onehot_uart_state_reg[0]/Q
                         net (fo=15, routed)          0.163     0.304    tmc/FSM_onehot_uart_state_reg_n_0_[0]
    SLICE_X1Y172         FDSE                                         r  tmc/uart_transmitter_pin_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/FSM_onehot_uart_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE                         0.000     0.000 r  tmc/FSM_onehot_uart_state_reg[0]/C
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmc/FSM_onehot_uart_state_reg[0]/Q
                         net (fo=15, routed)          0.124     0.265    tmc/FSM_onehot_uart_state_reg_n_0_[0]
    SLICE_X2Y172         LUT3 (Prop_lut3_I0_O)        0.045     0.310 r  tmc/FSM_onehot_next_uart_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    tmc/FSM_onehot_next_uart_state[1]_i_1_n_0
    SLICE_X2Y172         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/uart_transmitter_pin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.536%)  route 0.126ns (40.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE                         0.000     0.000 r  tmc/shift_register_reg[0]/C
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmc/shift_register_reg[0]/Q
                         net (fo=1, routed)           0.126     0.267    tmc/shift_register_reg_n_0_[0]
    SLICE_X1Y172         LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  tmc/uart_transmitter_pin_i_1/O
                         net (fo=1, routed)           0.000     0.312    tmc/uart_transmitter_pin0_in
    SLICE_X1Y172         FDSE                                         r  tmc/uart_transmitter_pin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/FSM_onehot_uart_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/shift_register_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.749%)  route 0.174ns (55.251%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE                         0.000     0.000 r  tmc/FSM_onehot_uart_state_reg[3]/C
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmc/FSM_onehot_uart_state_reg[3]/Q
                         net (fo=12, routed)          0.174     0.315    tmc/FSM_onehot_uart_state_reg_n_0_[3]
    SLICE_X3Y173         FDRE                                         r  tmc/shift_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_walk_right/d2/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.037%)  route 0.134ns (41.963%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE                         0.000     0.000 r  db_walk_right/d2/temp_reg/C
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  db_walk_right/d2/temp_reg/Q
                         net (fo=5, routed)           0.134     0.275    db_walk_right/d2/temp_reg_0
    SLICE_X3Y175         LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  db_walk_right/d2/data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.320    tmc/D[4]
    SLICE_X3Y175         FDRE                                         r  tmc/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE                         0.000     0.000 r  tmc/shift_register_reg[2]/C
    SLICE_X3Y174         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmc/shift_register_reg[2]/Q
                         net (fo=1, routed)           0.136     0.277    tmc/shift_register_reg_n_0_[2]
    SLICE_X3Y174         LUT6 (Prop_lut6_I0_O)        0.045     0.322 r  tmc/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    tmc/shift_register[1]
    SLICE_X3Y174         FDRE                                         r  tmc/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------





