\hypertarget{x86__64_2include_2rtems_2score_2cpu_8h}{}\section{cpukit/score/cpu/x86\+\_\+64/include/rtems/score/cpu.h File Reference}
\label{x86__64_2include_2rtems_2score_2cpu_8h}\index{cpukit/score/cpu/x86\_64/include/rtems/score/cpu.h@{cpukit/score/cpu/x86\_64/include/rtems/score/cpu.h}}


x86\+\_\+64 Dependent Source  


{\ttfamily \#include $<$rtems/score/basedefs.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/cpu\+\_\+asm.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/x86\+\_\+64.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}}
\begin{DoxyCompactList}\small\item\em Thread register context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Interrupt__frame}{C\+P\+U\+\_\+\+Interrupt\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em Interrupt stack frame (I\+SF). \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em The set of registers that specifies the complete processor state. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a1eca01dbb1ef2873349cc4e222509f0a}\label{x86__64_2include_2rtems_2score_2cpu_8h_a1eca01dbb1ef2873349cc4e222509f0a}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+P\+L\+E\+\_\+\+V\+E\+C\+T\+O\+R\+E\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a30c4d320f85b1383c5059da5b19b164a}\label{x86__64_2include_2rtems_2score_2cpu_8h_a30c4d320f85b1383c5059da5b19b164a}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+P\+A\+S\+S\+E\+S\+\_\+\+F\+R\+A\+M\+E\+\_\+\+P\+O\+I\+N\+T\+ER}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a112f88f13afe8bb8f1b13f1ca7e09b8d}\label{x86__64_2include_2rtems_2score_2cpu_8h_a112f88f13afe8bb8f1b13f1ca7e09b8d}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a304f78c61edce38bb88e909f90a326dc}\label{x86__64_2include_2rtems_2score_2cpu_8h_a304f78c61edce38bb88e909f90a326dc}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a225de03a8647bf307a73cf907969778d}\label{x86__64_2include_2rtems_2score_2cpu_8h_a225de03a8647bf307a73cf907969778d}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+L\+\_\+\+T\+A\+S\+K\+S\+\_\+\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_af1c906c8ee4c3d012dc456285e42d3ee}\label{x86__64_2include_2rtems_2score_2cpu_8h_af1c906c8ee4c3d012dc456285e42d3ee}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+I\+S\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a155bcf88149016c6c58f30eeab9f1598}\label{x86__64_2include_2rtems_2score_2cpu_8h_a155bcf88149016c6c58f30eeab9f1598}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+D\+E\+F\+E\+R\+R\+E\+D\+\_\+\+F\+P\+\_\+\+S\+W\+I\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a0c634f4a6bc9236bcacafc9b6119e011}\label{x86__64_2include_2rtems_2score_2cpu_8h_a0c634f4a6bc9236bcacafc9b6119e011}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+O\+B\+U\+S\+T\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+S\+P\+A\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ac40d98a563f63934a5775f1366ba1b67}\label{x86__64_2include_2rtems_2score_2cpu_8h_ac40d98a563f63934a5775f1366ba1b67}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+S\+\_\+\+UP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_acd43704c7821a2c042d212801156584e}\label{x86__64_2include_2rtems_2score_2cpu_8h_acd43704c7821a2c042d212801156584e}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+R\+U\+C\+T\+U\+R\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{structRTEMS__ALIGNED}{R\+T\+E\+M\+S\+\_\+\+A\+L\+I\+G\+N\+ED}}(64)
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}\label{x86__64_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}~64
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_af8823e651e33b9683e0d89e5a8054ee6}\label{x86__64_2include_2rtems_2score_2cpu_8h_af8823e651e33b9683e0d89e5a8054ee6}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+O\+D\+E\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+SK}~0x00000001
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_adea68a7fa02909edcebee08748f94223}\label{x86__64_2include_2rtems_2score_2cpu_8h_adea68a7fa02909edcebee08748f94223}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+A\+X\+I\+M\+U\+M\+\_\+\+P\+R\+O\+C\+E\+S\+S\+O\+RS}~32
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_aac2f0f65942a9e8b312f98c6439ab30a}\label{x86__64_2include_2rtems_2score_2cpu_8h_aac2f0f65942a9e8b312f98c6439ab30a}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+ON}~0x00003202
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_af2b697efdda65714d2d44a95ddfdf68f}\label{x86__64_2include_2rtems_2score_2cpu_8h_af2b697efdda65714d2d44a95ddfdf68f}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+O\+FF}~0x00003002
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a896055157b72692a6141f7c0039eabdf}\label{x86__64_2include_2rtems_2score_2cpu_8h_a896055157b72692a6141f7c0039eabdf}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Get\+\_\+\+SP}(\+\_\+context)~(\+\_\+context)-\/$>$rsp
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ac17ddadf3ff0907a3beefb6d72b1563f}\label{x86__64_2include_2rtems_2score_2cpu_8h_ac17ddadf3ff0907a3beefb6d72b1563f}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+I\+ZE}~72
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ab94869be93a41da88a10fa59771ce2c9}\label{x86__64_2include_2rtems_2score_2cpu_8h_ab94869be93a41da88a10fa59771ce2c9}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+P\+C\+I\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+S\+E\+R\+V\+E\+R\+\_\+\+E\+X\+T\+R\+A\+\_\+\+S\+T\+A\+CK}~0
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a47f6e4d60c72b5f65fc775b0b5dd14ec}\label{x86__64_2include_2rtems_2score_2cpu_8h_a47f6e4d60c72b5f65fc775b0b5dd14ec}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+R\+O\+V\+I\+D\+E\+S\+\_\+\+I\+S\+R\+\_\+\+I\+S\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a4c92ceea7549cc7b21db2c466916b733}\label{x86__64_2include_2rtems_2score_2cpu_8h_a4c92ceea7549cc7b21db2c466916b733}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+M\+I\+N\+I\+M\+U\+M\+\_\+\+S\+I\+ZE}~(1024$\ast$4)
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_aea4bd2905092d69bc92fbff6103ced8b}\label{x86__64_2include_2rtems_2score_2cpu_8h_aea4bd2905092d69bc92fbff6103ced8b}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+Z\+E\+O\+F\+\_\+\+P\+O\+I\+N\+T\+ER}~8
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}\label{x86__64_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~8
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ac71c1e0159c32144a04f18646ede252b}\label{x86__64_2include_2rtems_2score_2cpu_8h_ac71c1e0159c32144a04f18646ede252b}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+E\+A\+P\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{v850_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}{C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}\label{x86__64_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~16
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a6a578627686e1020a28f5a295703ca74}\label{x86__64_2include_2rtems_2score_2cpu_8h_a6a578627686e1020a28f5a295703ca74}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}{C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ad1ef5062849284d81496e1e6d33fb7ff}\label{x86__64_2include_2rtems_2score_2cpu_8h_ad1ef5062849284d81496e1e6d33fb7ff}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Initialize\+\_\+vectors}()
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable}(\+\_\+level)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable}(\+\_\+level)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash}(\+\_\+level)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Destroy}(\+\_\+the\+\_\+thread,  \+\_\+the\+\_\+context)
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a3fb67e174d7b61251322cd32126acd1a}\label{x86__64_2include_2rtems_2score_2cpu_8h_a3fb67e174d7b61251322cd32126acd1a}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Restart\+\_\+self}(\+\_\+the\+\_\+context)~\mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}}( (\+\_\+the\+\_\+context) );
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize\+\_\+fp}(\+\_\+destination)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt}(\+\_\+source,  \+\_\+error)
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ab0aff7a561b9c030a4d88eff201f4688}\label{x86__64_2include_2rtems_2score_2cpu_8h_ab0aff7a561b9c030a4d88eff201f4688}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+B\+I\+T\+F\+I\+E\+L\+D\+\_\+\+C\+O\+DE}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Bitfield\+\_\+\+Find\+\_\+first\+\_\+bit}(\+\_\+value,  \+\_\+output)
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ab2b14ff6bbccff7e0a99f55c4c8b8e87}\label{x86__64_2include_2rtems_2score_2cpu_8h_ab2b14ff6bbccff7e0a99f55c4c8b8e87}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Priority\+\_\+\+Mask}(\+\_\+bit\+\_\+number)~( 1 $<$$<$ (\+\_\+bit\+\_\+number) )
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a806e09db1107cf84732edffb7c7f96b2}\label{x86__64_2include_2rtems_2score_2cpu_8h_a806e09db1107cf84732edffb7c7f96b2}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Priority\+\_\+bits\+\_\+index}(\+\_\+priority)~(\+\_\+priority)
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a1936ecb0107e5875a7b538374c1f621d}\label{x86__64_2include_2rtems_2score_2cpu_8h_a1936ecb0107e5875a7b538374c1f621d}} 
\#define {\bfseries C\+P\+U\+\_\+swap\+\_\+u16}(value)~(((value\&0xff) $<$$<$ 8) $\vert$ ((value $>$$>$ 8)\&0xff))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}\label{x86__64_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}} 
typedef uint32\+\_\+t {\bfseries C\+P\+U\+\_\+\+Counter\+\_\+ticks}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}\label{x86__64_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}} 
typedef uintptr\+\_\+t {\bfseries C\+P\+U\+\_\+\+Uint32ptr}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ab31ab7c589c6f5993f7b590a031814f4}\label{x86__64_2include_2rtems_2score_2cpu_8h_ab31ab7c589c6f5993f7b590a031814f4}} 
{\bfseries R\+T\+E\+M\+S\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+A\+S\+S\+E\+RT} (sizeof(\mbox{\hyperlink{structCPU__Interrupt__frame}{C\+P\+U\+\_\+\+Interrupt\+\_\+frame}})==\mbox{\hyperlink{group__RTEMSScoreCPUSPARC_gac17ddadf3ff0907a3beefb6d72b1563f}{C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+I\+ZE}}, \mbox{\hyperlink{group__RTEMSScoreCPUSPARC_gac17ddadf3ff0907a3beefb6d72b1563f}{C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S\+I\+ZE}})
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} bool \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga5254669b54a06e96ebb585fd50a02c4d}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Is\+\_\+enabled}} (uint32\+\_\+t level)
\begin{DoxyCompactList}\small\item\em Returns true if interrupts are enabled in the specified I\+SR level, otherwise returns false. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga43820ba3d51d7a699c22fce8cac93ef1}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level}} (uint32\+\_\+t new\+\_\+level)
\begin{DoxyCompactList}\small\item\em Sets the hardware interrupt level by the level value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} uint32\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga1d9dcab9170d532b6634a5620385adbd}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Get\+\_\+level}} (void)
\begin{DoxyCompactList}\small\item\em Returns the interrupt level of the executing thread. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa92701994ad8e3b646667a3e92935ddf}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$the\+\_\+context, void $\ast$stack\+\_\+area\+\_\+begin, size\+\_\+t stack\+\_\+area\+\_\+size, uint32\+\_\+t new\+\_\+level, void($\ast$entry\+\_\+point)(void), bool is\+\_\+fp, void $\ast$tls\+\_\+area)
\begin{DoxyCompactList}\small\item\em Initializes the C\+PU context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga869484e3d851b032fd826c69ff21fc72}{\+\_\+\+C\+P\+U\+\_\+\+Initialize}} (void)
\begin{DoxyCompactList}\small\item\em C\+PU initialization. \end{DoxyCompactList}\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga903a802003c95d6ef5206cb330424a1b}{\+\_\+\+C\+P\+U\+\_\+\+Thread\+\_\+\+Idle\+\_\+body}} (uintptr\+\_\+t ignored)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa9f8cc989454b28232e5375e30c90970}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$run, \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$heir)
\begin{DoxyCompactList}\small\item\em C\+PU switch context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$new\+\_\+context) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\begin{DoxyCompactList}\small\item\em S\+P\+A\+RC specific context restore. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa34a35de496258577c1454ba1ee07ce0}{\+\_\+\+C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+print}} (const \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$frame)
\begin{DoxyCompactList}\small\item\em Prints the exception frame via \mbox{\hyperlink{bspIo_8h_a380cfecc8035cec8a13b68c0cb90f32f}{printk()}}. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa675150e5d00169c99410a82011b6117}{\+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+frequency}} (void)
\begin{DoxyCompactList}\small\item\em Returns the current C\+PU counter frequency in Hz. \end{DoxyCompactList}\item 
\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}{C\+P\+U\+\_\+\+Counter\+\_\+ticks}} \mbox{\hyperlink{group__RTEMSScoreCPUARM_gac016ae4ed92ed2607bd65408a36d908b}{\+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+read}} (void)
\begin{DoxyCompactList}\small\item\em Returns the current C\+PU counter value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
x86\+\_\+64 Dependent Source 

This include file contains information pertaining to the x86\+\_\+64 processor. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_abbc6ee0d13009243d4088dfde2fe5da9}\label{x86__64_2include_2rtems_2score_2cpu_8h_abbc6ee0d13009243d4088dfde2fe5da9}} 
\index{cpu.h@{cpu.h}!\_CPU\_Bitfield\_Find\_first\_bit@{\_CPU\_Bitfield\_Find\_first\_bit}}
\index{\_CPU\_Bitfield\_Find\_first\_bit@{\_CPU\_Bitfield\_Find\_first\_bit}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_Bitfield\_Find\_first\_bit}{\_CPU\_Bitfield\_Find\_first\_bit}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Bitfield\+\_\+\+Find\+\_\+first\+\_\+bit(\begin{DoxyParamCaption}\item[{}]{\+\_\+value,  }\item[{}]{\+\_\+output }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{    (\_output) = 0;   \textcolor{comment}{/* do something to prevent warnings */} \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a0055a036f93e45d2e282eb108046c687}\label{x86__64_2include_2rtems_2score_2cpu_8h_a0055a036f93e45d2e282eb108046c687}} 
\index{cpu.h@{cpu.h}!\_CPU\_Context\_Destroy@{\_CPU\_Context\_Destroy}}
\index{\_CPU\_Context\_Destroy@{\_CPU\_Context\_Destroy}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_Destroy}{\_CPU\_Context\_Destroy}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Destroy(\begin{DoxyParamCaption}\item[{}]{\+\_\+the\+\_\+thread,  }\item[{}]{\+\_\+the\+\_\+context }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ac34a28abe9b31559d4096b2c942860a6}\label{x86__64_2include_2rtems_2score_2cpu_8h_ac34a28abe9b31559d4096b2c942860a6}} 
\index{cpu.h@{cpu.h}!\_CPU\_Context\_Initialize\_fp@{\_CPU\_Context\_Initialize\_fp}}
\index{\_CPU\_Context\_Initialize\_fp@{\_CPU\_Context\_Initialize\_fp}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_Initialize\_fp}{\_CPU\_Context\_Initialize\_fp}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize\+\_\+fp(\begin{DoxyParamCaption}\item[{}]{\+\_\+destination }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{   *(*(\_destination)) = \mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_af07fa780651217bccbbd992ae527164c}{\_CPU\_Null\_fp\_context}}; \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a4c07c0150ec7894dd128993e931ceee5}\label{x86__64_2include_2rtems_2score_2cpu_8h_a4c07c0150ec7894dd128993e931ceee5}} 
\index{cpu.h@{cpu.h}!\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}}
\index{\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_Fatal\_halt}{\_CPU\_Fatal\_halt}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt(\begin{DoxyParamCaption}\item[{}]{\+\_\+source,  }\item[{}]{\+\_\+error }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_abc05c31eff429870b8564553d9eae054}\label{x86__64_2include_2rtems_2score_2cpu_8h_abc05c31eff429870b8564553d9eae054}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Disable@{\_CPU\_ISR\_Disable}}
\index{\_CPU\_ISR\_Disable@{\_CPU\_ISR\_Disable}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Disable}{\_CPU\_ISR\_Disable}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable(\begin{DoxyParamCaption}\item[{}]{\+\_\+level }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{                                                           \(\backslash\)}
\DoxyCodeLine{  amd64\_enable\_interrupts();                                \(\backslash\)}
\DoxyCodeLine{  \_level = 1;                                               \(\backslash\)}
\DoxyCodeLine{  (void) \_level; \textcolor{comment}{/* Prevent -Wunused-but-set-variable */}    \(\backslash\)}
\DoxyCodeLine{\}}

\end{DoxyCode}
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_a01f5da058924ecbc4c84ceb8613145a0}\label{x86__64_2include_2rtems_2score_2cpu_8h_a01f5da058924ecbc4c84ceb8613145a0}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Enable@{\_CPU\_ISR\_Enable}}
\index{\_CPU\_ISR\_Enable@{\_CPU\_ISR\_Enable}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Enable}{\_CPU\_ISR\_Enable}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable(\begin{DoxyParamCaption}\item[{}]{\+\_\+level }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{                                                           \(\backslash\)}
\DoxyCodeLine{  amd64\_enable\_interrupts();                                \(\backslash\)}
\DoxyCodeLine{  \_level = 0;                                               \(\backslash\)}
\DoxyCodeLine{  (void) \_level; \textcolor{comment}{/* Prevent -Wunused-but-set-variable */}    \(\backslash\)}
\DoxyCodeLine{\}}

\end{DoxyCode}
\mbox{\Hypertarget{x86__64_2include_2rtems_2score_2cpu_8h_ab06bc7d1751ca97bbe1f4c50d14c4453}\label{x86__64_2include_2rtems_2score_2cpu_8h_ab06bc7d1751ca97bbe1f4c50d14c4453}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Flash@{\_CPU\_ISR\_Flash}}
\index{\_CPU\_ISR\_Flash@{\_CPU\_ISR\_Flash}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Flash}{\_CPU\_ISR\_Flash}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash(\begin{DoxyParamCaption}\item[{}]{\+\_\+level }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{                                                           \(\backslash\)}
\DoxyCodeLine{  amd64\_enable\_interrupts();                                \(\backslash\)}
\DoxyCodeLine{  amd64\_disable\_interrupts();                               \(\backslash\)}
\DoxyCodeLine{  \_level = 1;                                               \(\backslash\)}
\DoxyCodeLine{  (void) \_level; \textcolor{comment}{/* Prevent -Wunused-but-set-variable */}    \(\backslash\)}
\DoxyCodeLine{\}}

\end{DoxyCode}
