{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719719257247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719719257247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 09:17:37 2024 " "Processing started: Sun Jun 30 09:17:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719719257247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719719257247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719719257247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719719257460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_controller " "Found entity 1: traffic_controller" {  } { { "traffic_controller.v" "" { Text "C:/Users/HP/Desktop/New folder/traffic_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719719257485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719719257485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_traffic_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_traffic_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_traffic_controller " "Found entity 1: tb_traffic_controller" {  } { { "tb_traffic_controller.v" "" { Text "C:/Users/HP/Desktop/New folder/tb_traffic_controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719719257486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719719257486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_controller " "Elaborating entity \"traffic_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719719257490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 traffic_controller.v(54) " "Verilog HDL assignment warning at traffic_controller.v(54): truncated value with size 32 to match size of target (3)" {  } { { "traffic_controller.v" "" { Text "C:/Users/HP/Desktop/New folder/traffic_controller.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719719257490 "|traffic_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic_controller.v(58) " "Verilog HDL assignment warning at traffic_controller.v(58): truncated value with size 32 to match size of target (2)" {  } { { "traffic_controller.v" "" { Text "C:/Users/HP/Desktop/New folder/traffic_controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719719257490 "|traffic_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 traffic_controller.v(67) " "Verilog HDL assignment warning at traffic_controller.v(67): truncated value with size 32 to match size of target (27)" {  } { { "traffic_controller.v" "" { Text "C:/Users/HP/Desktop/New folder/traffic_controller.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719719257490 "|traffic_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "traffic_controller.v(82) " "Verilog HDL Case Statement warning at traffic_controller.v(82): incomplete case statement has no default case item" {  } { { "traffic_controller.v" "" { Text "C:/Users/HP/Desktop/New folder/traffic_controller.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1719719257490 "|traffic_controller"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719719257561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 09:17:37 2024 " "Processing ended: Sun Jun 30 09:17:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719719257561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719719257561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719719257561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719719257561 ""}
