INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:47]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
