Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 02:30:03 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/MULT_b0p0/CLOCK_r_REG811_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_b0p0/add_3680/CLOCK_r_REG360_S57
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/MULT_b0p0/CLOCK_r_REG811_S1/CK (DFFR_X1)             0.00       0.00 r
  DP/MULT_b0p0/CLOCK_r_REG811_S1/QN (DFFR_X1)             0.06       0.06 f
  DP/MULT_b0p0/U64/ZN (INV_X1)                            0.03       0.10 r
  DP/MULT_b0p0/recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_37)
                                                          0.00       0.10 r
  DP/MULT_b0p0/recoding_block_1/U2/ZN (XNOR2_X1)          0.07       0.17 r
  DP/MULT_b0p0/recoding_block_1/MUX_X/sel (mux2_n_bit25_75)
                                                          0.00       0.17 r
  DP/MULT_b0p0/recoding_block_1/MUX_X/U3/Z (BUF_X1)       0.05       0.22 r
  DP/MULT_b0p0/recoding_block_1/MUX_X/U23/Z (MUX2_X1)     0.07       0.29 f
  DP/MULT_b0p0/recoding_block_1/MUX_X/o[16] (mux2_n_bit25_75)
                                                          0.00       0.29 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/i1[16] (mux2_n_bit25_74)
                                                          0.00       0.29 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/U16/ZN (AND2_X1)
                                                          0.04       0.33 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/o[16] (mux2_n_bit25_74)
                                                          0.00       0.33 f
  DP/MULT_b0p0/recoding_block_1/x_absY[16] (r4mbePP_preprocessing_n_bit24_37)
                                                          0.00       0.33 f
  DP/MULT_b0p0/bitwiseInverterX_1/dataIn[16] (bitwiseInv_n_bit25_34)
                                                          0.00       0.33 f
  DP/MULT_b0p0/bitwiseInverterX_1/U23/ZN (XNOR2_X1)       0.06       0.39 f
  DP/MULT_b0p0/bitwiseInverterX_1/dataOut[16] (bitwiseInv_n_bit25_34)
                                                          0.00       0.39 f
  DP/MULT_b0p0/lv4_c18_FA_0/i1 (fullAdder_823)            0.00       0.39 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/i1 (halfAdder_1647)      0.00       0.39 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/U3/Z (XOR2_X1)           0.07       0.46 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/s (halfAdder_1647)       0.00       0.46 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/i1 (halfAdder_1646)      0.00       0.46 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/U3/ZN (XNOR2_X1)         0.06       0.53 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/s (halfAdder_1646)       0.00       0.53 f
  DP/MULT_b0p0/lv4_c18_FA_0/s (fullAdder_823)             0.00       0.53 f
  DP/MULT_b0p0/lv3_c18_FA_0/i1 (fullAdder_784)            0.00       0.53 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/i1 (halfAdder_1569)      0.00       0.53 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/U2/Z (XOR2_X1)           0.07       0.60 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/s (halfAdder_1569)       0.00       0.60 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/i1 (halfAdder_1568)      0.00       0.60 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/U2/Z (XOR2_X1)           0.07       0.67 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/s (halfAdder_1568)       0.00       0.67 f
  DP/MULT_b0p0/lv3_c18_FA_0/s (fullAdder_784)             0.00       0.67 f
  DP/MULT_b0p0/lv2_c18_FA_1/i0 (fullAdder_722)            0.00       0.67 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_0/i0 (halfAdder_1445)      0.00       0.67 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_0/U3/Z (XOR2_X1)           0.07       0.75 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_0/s (halfAdder_1445)       0.00       0.75 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_1/i1 (halfAdder_1444)      0.00       0.75 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_1/U3/ZN (AND2_X1)          0.04       0.79 f
  DP/MULT_b0p0/lv2_c18_FA_1/HA_1/co (halfAdder_1444)      0.00       0.79 f
  DP/MULT_b0p0/lv2_c18_FA_1/U1/ZN (OR2_X2)                0.05       0.84 f
  DP/MULT_b0p0/lv2_c18_FA_1/co (fullAdder_722)            0.00       0.84 f
  DP/MULT_b0p0/lv1_c19_FA_0/i1 (fullAdder_673)            0.00       0.84 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_0/i1 (halfAdder_1347)      0.00       0.84 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_0/U2/Z (XOR2_X1)           0.07       0.91 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_0/s (halfAdder_1347)       0.00       0.91 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_1/i1 (halfAdder_1346)      0.00       0.91 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_1/U1/ZN (AND2_X1)          0.04       0.95 f
  DP/MULT_b0p0/lv1_c19_FA_0/HA_1/co (halfAdder_1346)      0.00       0.95 f
  DP/MULT_b0p0/lv1_c19_FA_0/U1/ZN (OR2_X2)                0.05       1.01 f
  DP/MULT_b0p0/lv1_c19_FA_0/co (fullAdder_673)            0.00       1.01 f
  DP/MULT_b0p0/lv0_c20_FA_0/i0 (fullAdder_642)            0.00       1.01 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/i0 (halfAdder_1285)      0.00       1.01 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/U3/Z (XOR2_X1)           0.07       1.08 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/s (halfAdder_1285)       0.00       1.08 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/i1 (halfAdder_1284)      0.00       1.08 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/U2/ZN (AND2_X1)          0.04       1.12 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/co (halfAdder_1284)      0.00       1.12 f
  DP/MULT_b0p0/lv0_c20_FA_0/U1/ZN (OR2_X2)                0.05       1.17 f
  DP/MULT_b0p0/lv0_c20_FA_0/co (fullAdder_642)            0.00       1.17 f
  DP/MULT_b0p0/add_3680/A[9] (mbeDadda_mult_3_DW01_add_0)
                                                          0.00       1.17 f
  DP/MULT_b0p0/add_3680/U316/ZN (OR2_X1)                  0.07       1.24 f
  DP/MULT_b0p0/add_3680/U340/ZN (AOI21_X1)                0.04       1.28 r
  DP/MULT_b0p0/add_3680/CLOCK_r_REG360_S57/D (DFFS_X2)
                                                          0.01       1.29 r
  data arrival time                                                  1.29

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_b0p0/add_3680/CLOCK_r_REG360_S57/CK (DFFS_X2)
                                                          0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.39


1
