// Seed: 355624767
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout logic [7:0] id_1;
  always @(id_1, 1 | id_2, 1 or 1) begin : LABEL_0
    $unsigned(85);
    ;
  end
  assign id_1[-1 : 1] = 1;
  logic id_3, id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  input wire _id_1;
  always force id_3 = id_4 != id_4[id_1];
  assign id_5 = {id_1{1}};
  localparam id_6 = -1'b0, id_7 = id_2, id_8 = id_2, id_9 = 1 - 1;
  logic id_10;
  assign id_5 = -1;
endmodule
