// Seed: 960404823
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri1 id_2
    , id_25,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    output uwire id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10,
    input wand id_11,
    input uwire id_12,
    input uwire id_13,
    input supply1 id_14,
    input wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    input wire id_18,
    input tri id_19,
    output supply1 id_20,
    input tri id_21,
    output tri0 id_22,
    input tri id_23
);
  always begin : LABEL_0
    id_26;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    inout logic id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input wire id_12
);
  initial begin : LABEL_0
    id_2 <= -1;
  end
  logic id_14 = id_1;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_6,
      id_7,
      id_5,
      id_9,
      id_6,
      id_4,
      id_11,
      id_3,
      id_10,
      id_3,
      id_9,
      id_3,
      id_11,
      id_12,
      id_6,
      id_3,
      id_12,
      id_3,
      id_7,
      id_12,
      id_4,
      id_8
  );
  wire id_15;
endmodule
