============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 18:00:45 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.276562s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (34.3%)

RUN-1004 : used memory is 270 MB, reserved memory is 254 MB, peak memory is 282 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7709 instances
RUN-0007 : 5434 luts, 2061 seqs, 51 mslices, 34 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8095 nets
RUN-1001 : 4580 nets have 2 pins
RUN-1001 : 2539 nets have [3 - 5] pins
RUN-1001 : 489 nets have [6 - 10] pins
RUN-1001 : 254 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     253     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     724     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  59   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7707 instances, 5434 luts, 2061 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.89549e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7707.
PHY-3001 : End clustering;  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.45468e+06, overlap = 223.062
PHY-3002 : Step(2): len = 1.13478e+06, overlap = 242.469
PHY-3002 : Step(3): len = 718609, overlap = 309.25
PHY-3002 : Step(4): len = 576175, overlap = 369.281
PHY-3002 : Step(5): len = 479720, overlap = 413
PHY-3002 : Step(6): len = 440102, overlap = 458.188
PHY-3002 : Step(7): len = 357827, overlap = 472.281
PHY-3002 : Step(8): len = 311838, overlap = 488.688
PHY-3002 : Step(9): len = 282310, overlap = 489.344
PHY-3002 : Step(10): len = 276147, overlap = 498.406
PHY-3002 : Step(11): len = 257467, overlap = 505.094
PHY-3002 : Step(12): len = 247993, overlap = 512.844
PHY-3002 : Step(13): len = 241796, overlap = 524.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30411e-06
PHY-3002 : Step(14): len = 267945, overlap = 501.938
PHY-3002 : Step(15): len = 281610, overlap = 495.375
PHY-3002 : Step(16): len = 240825, overlap = 491.938
PHY-3002 : Step(17): len = 241277, overlap = 488.25
PHY-3002 : Step(18): len = 242912, overlap = 492.938
PHY-3002 : Step(19): len = 241935, overlap = 497.469
PHY-3002 : Step(20): len = 238631, overlap = 492.594
PHY-3002 : Step(21): len = 239026, overlap = 504.594
PHY-3002 : Step(22): len = 232376, overlap = 481.562
PHY-3002 : Step(23): len = 227711, overlap = 470.969
PHY-3002 : Step(24): len = 226091, overlap = 455.25
PHY-3002 : Step(25): len = 219855, overlap = 457.438
PHY-3002 : Step(26): len = 215787, overlap = 462.375
PHY-3002 : Step(27): len = 213754, overlap = 470.406
PHY-3002 : Step(28): len = 209034, overlap = 473.406
PHY-3002 : Step(29): len = 209383, overlap = 473.156
PHY-3002 : Step(30): len = 207457, overlap = 465.281
PHY-3002 : Step(31): len = 206300, overlap = 464.594
PHY-3002 : Step(32): len = 204131, overlap = 462.625
PHY-3002 : Step(33): len = 202750, overlap = 464.406
PHY-3002 : Step(34): len = 201995, overlap = 461.625
PHY-3002 : Step(35): len = 199202, overlap = 460.031
PHY-3002 : Step(36): len = 198687, overlap = 460.406
PHY-3002 : Step(37): len = 196696, overlap = 468.469
PHY-3002 : Step(38): len = 194646, overlap = 469.594
PHY-3002 : Step(39): len = 194927, overlap = 473.875
PHY-3002 : Step(40): len = 194376, overlap = 473.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.60821e-06
PHY-3002 : Step(41): len = 197531, overlap = 471.375
PHY-3002 : Step(42): len = 198907, overlap = 471.125
PHY-3002 : Step(43): len = 203330, overlap = 457.375
PHY-3002 : Step(44): len = 205864, overlap = 443.406
PHY-3002 : Step(45): len = 207577, overlap = 443.844
PHY-3002 : Step(46): len = 210204, overlap = 444.625
PHY-3002 : Step(47): len = 212917, overlap = 443.469
PHY-3002 : Step(48): len = 217234, overlap = 441.625
PHY-3002 : Step(49): len = 221496, overlap = 428.219
PHY-3002 : Step(50): len = 220720, overlap = 422.062
PHY-3002 : Step(51): len = 222302, overlap = 410.344
PHY-3002 : Step(52): len = 222686, overlap = 413.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.00908e-06
PHY-3002 : Step(53): len = 224877, overlap = 401.656
PHY-3002 : Step(54): len = 227186, overlap = 400.094
PHY-3002 : Step(55): len = 233129, overlap = 384.375
PHY-3002 : Step(56): len = 235510, overlap = 385.625
PHY-3002 : Step(57): len = 239908, overlap = 372.281
PHY-3002 : Step(58): len = 245999, overlap = 349.812
PHY-3002 : Step(59): len = 250383, overlap = 325.531
PHY-3002 : Step(60): len = 253513, overlap = 292.156
PHY-3002 : Step(61): len = 256824, overlap = 294.344
PHY-3002 : Step(62): len = 259962, overlap = 281.656
PHY-3002 : Step(63): len = 262772, overlap = 285.188
PHY-3002 : Step(64): len = 263651, overlap = 280.312
PHY-3002 : Step(65): len = 265149, overlap = 276.844
PHY-3002 : Step(66): len = 266639, overlap = 282.656
PHY-3002 : Step(67): len = 268733, overlap = 276.5
PHY-3002 : Step(68): len = 269487, overlap = 287.406
PHY-3002 : Step(69): len = 270321, overlap = 282.062
PHY-3002 : Step(70): len = 270239, overlap = 286.656
PHY-3002 : Step(71): len = 270220, overlap = 287.031
PHY-3002 : Step(72): len = 269723, overlap = 271.875
PHY-3002 : Step(73): len = 268593, overlap = 268.469
PHY-3002 : Step(74): len = 268787, overlap = 276.312
PHY-3002 : Step(75): len = 269328, overlap = 271.281
PHY-3002 : Step(76): len = 268867, overlap = 280.844
PHY-3002 : Step(77): len = 268186, overlap = 278.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.80182e-05
PHY-3002 : Step(78): len = 270375, overlap = 277.438
PHY-3002 : Step(79): len = 270956, overlap = 272.906
PHY-3002 : Step(80): len = 273055, overlap = 264.875
PHY-3002 : Step(81): len = 275406, overlap = 270.438
PHY-3002 : Step(82): len = 279381, overlap = 265
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.91534e-05
PHY-3002 : Step(83): len = 280496, overlap = 258.281
PHY-3002 : Step(84): len = 281196, overlap = 253.75
PHY-3002 : Step(85): len = 282573, overlap = 256
PHY-3002 : Step(86): len = 283846, overlap = 262.656
PHY-3002 : Step(87): len = 287436, overlap = 260.938
PHY-3002 : Step(88): len = 292123, overlap = 249.375
PHY-3002 : Step(89): len = 295807, overlap = 249.094
PHY-3002 : Step(90): len = 302664, overlap = 240.062
PHY-3002 : Step(91): len = 309822, overlap = 229.375
PHY-3002 : Step(92): len = 312330, overlap = 223.594
PHY-3002 : Step(93): len = 314164, overlap = 215.469
PHY-3002 : Step(94): len = 315612, overlap = 214.281
PHY-3002 : Step(95): len = 316098, overlap = 210.812
PHY-3002 : Step(96): len = 317403, overlap = 209.781
PHY-3002 : Step(97): len = 318801, overlap = 204.031
PHY-3002 : Step(98): len = 319449, overlap = 208.5
PHY-3002 : Step(99): len = 320127, overlap = 207.75
PHY-3002 : Step(100): len = 321454, overlap = 208.688
PHY-3002 : Step(101): len = 322291, overlap = 197.719
PHY-3002 : Step(102): len = 322456, overlap = 198.469
PHY-3002 : Step(103): len = 323609, overlap = 194.719
PHY-3002 : Step(104): len = 324660, overlap = 182.344
PHY-3002 : Step(105): len = 325211, overlap = 188.719
PHY-3002 : Step(106): len = 326253, overlap = 185.562
PHY-3002 : Step(107): len = 328012, overlap = 178.781
PHY-3002 : Step(108): len = 328491, overlap = 175.781
PHY-3002 : Step(109): len = 329075, overlap = 173.125
PHY-3002 : Step(110): len = 329622, overlap = 176.25
PHY-3002 : Step(111): len = 330045, overlap = 178.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.60455e-05
PHY-3002 : Step(112): len = 330739, overlap = 175.344
PHY-3002 : Step(113): len = 330970, overlap = 175.125
PHY-3001 : Before Legalized: Len = 330970
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 370987, Over = 31.125
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8095.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 465792, over cnt = 1715(4%), over = 9441, worst = 54
PHY-1001 : End global iterations;  0.468875s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (33.3%)

PHY-1001 : Congestion index: top1 = 118.88, top5 = 80.38, top10 = 64.44, top15 = 55.79.
PHY-3001 : End congestion estimation;  0.569088s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (41.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07186e-06
PHY-3002 : Step(114): len = 334281, overlap = 148.094
PHY-3002 : Step(115): len = 332168, overlap = 168.656
PHY-3002 : Step(116): len = 311352, overlap = 191.844
PHY-3002 : Step(117): len = 291761, overlap = 204.375
PHY-3002 : Step(118): len = 287842, overlap = 212.25
PHY-3002 : Step(119): len = 278632, overlap = 227.281
PHY-3002 : Step(120): len = 272863, overlap = 250.125
PHY-3002 : Step(121): len = 265428, overlap = 277.625
PHY-3002 : Step(122): len = 254337, overlap = 296.531
PHY-3002 : Step(123): len = 247585, overlap = 314.938
PHY-3002 : Step(124): len = 244031, overlap = 323.438
PHY-3002 : Step(125): len = 240965, overlap = 325.562
PHY-3002 : Step(126): len = 240666, overlap = 327.031
PHY-3002 : Step(127): len = 240217, overlap = 325.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14373e-06
PHY-3002 : Step(128): len = 250053, overlap = 315.625
PHY-3002 : Step(129): len = 259127, overlap = 304.594
PHY-3002 : Step(130): len = 271834, overlap = 284.031
PHY-3002 : Step(131): len = 279013, overlap = 260.469
PHY-3002 : Step(132): len = 272931, overlap = 253.5
PHY-3002 : Step(133): len = 271820, overlap = 245.094
PHY-3002 : Step(134): len = 271836, overlap = 241.469
PHY-3002 : Step(135): len = 271283, overlap = 233.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.22875e-05
PHY-3002 : Step(136): len = 293037, overlap = 211.219
PHY-3002 : Step(137): len = 309521, overlap = 192.5
PHY-3002 : Step(138): len = 321525, overlap = 171.875
PHY-3002 : Step(139): len = 320316, overlap = 154.312
PHY-3002 : Step(140): len = 317659, overlap = 147.188
PHY-3002 : Step(141): len = 317152, overlap = 143.156
PHY-3002 : Step(142): len = 313268, overlap = 142.312
PHY-3002 : Step(143): len = 313705, overlap = 144.094
PHY-3002 : Step(144): len = 314191, overlap = 146.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.45749e-05
PHY-3002 : Step(145): len = 329627, overlap = 125.031
PHY-3002 : Step(146): len = 351540, overlap = 85.3125
PHY-3002 : Step(147): len = 357253, overlap = 77.5
PHY-3002 : Step(148): len = 356311, overlap = 57.875
PHY-3002 : Step(149): len = 358328, overlap = 50.5625
PHY-3002 : Step(150): len = 358001, overlap = 37.4688
PHY-3002 : Step(151): len = 354929, overlap = 34
PHY-3002 : Step(152): len = 357485, overlap = 32.9062
PHY-3002 : Step(153): len = 358550, overlap = 32.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.91498e-05
PHY-3002 : Step(154): len = 379636, overlap = 18.0312
PHY-3002 : Step(155): len = 388589, overlap = 13.9062
PHY-3002 : Step(156): len = 397951, overlap = 9.34375
PHY-3002 : Step(157): len = 398228, overlap = 5.53125
PHY-3002 : Step(158): len = 399190, overlap = 5.5
PHY-3002 : Step(159): len = 396072, overlap = 5.5
PHY-3002 : Step(160): len = 393769, overlap = 7.625
PHY-3002 : Step(161): len = 394996, overlap = 8.34375
PHY-3002 : Step(162): len = 395799, overlap = 9.09375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.82996e-05
PHY-3002 : Step(163): len = 409859, overlap = 6.03125
PHY-3002 : Step(164): len = 416923, overlap = 5.46875
PHY-3002 : Step(165): len = 422112, overlap = 4.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000196599
PHY-3002 : Step(166): len = 444967, overlap = 1.625
PHY-3002 : Step(167): len = 454904, overlap = 1.375
PHY-3002 : Step(168): len = 450748, overlap = 0.9375
PHY-3002 : Step(169): len = 450384, overlap = 1.4375
PHY-3002 : Step(170): len = 449975, overlap = 1.8125
PHY-3002 : Step(171): len = 450176, overlap = 2.125
PHY-3002 : Step(172): len = 450385, overlap = 2.375
PHY-3002 : Step(173): len = 449187, overlap = 2.875
PHY-3002 : Step(174): len = 449189, overlap = 1.6875
PHY-3002 : Step(175): len = 448810, overlap = 1.5625
PHY-3002 : Step(176): len = 448829, overlap = 1.4375
PHY-3002 : Step(177): len = 449097, overlap = 1.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 23/8095.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 579944, over cnt = 1541(4%), over = 6785, worst = 44
PHY-1001 : End global iterations;  0.467476s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.8%)

PHY-1001 : Congestion index: top1 = 76.49, top5 = 58.60, top10 = 49.77, top15 = 44.74.
PHY-3001 : End congestion estimation;  0.575091s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (38.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.73804e-05
PHY-3002 : Step(178): len = 446322, overlap = 17.5
PHY-3002 : Step(179): len = 443677, overlap = 18.8438
PHY-3002 : Step(180): len = 429119, overlap = 23.5938
PHY-3002 : Step(181): len = 413356, overlap = 20.2188
PHY-3002 : Step(182): len = 405265, overlap = 23.9062
PHY-3002 : Step(183): len = 399393, overlap = 30.25
PHY-3002 : Step(184): len = 392967, overlap = 24
PHY-3002 : Step(185): len = 391125, overlap = 26.8438
PHY-3002 : Step(186): len = 387631, overlap = 28.3438
PHY-3002 : Step(187): len = 385491, overlap = 27.5
PHY-3002 : Step(188): len = 383978, overlap = 28.875
PHY-3002 : Step(189): len = 381595, overlap = 29.8438
PHY-3002 : Step(190): len = 379784, overlap = 31.0625
PHY-3002 : Step(191): len = 378643, overlap = 28.125
PHY-3002 : Step(192): len = 375889, overlap = 29.1562
PHY-3002 : Step(193): len = 374075, overlap = 34.5625
PHY-3002 : Step(194): len = 373261, overlap = 36.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000174761
PHY-3002 : Step(195): len = 381882, overlap = 26
PHY-3002 : Step(196): len = 390020, overlap = 24.625
PHY-3002 : Step(197): len = 397113, overlap = 24.4062
PHY-3002 : Step(198): len = 392049, overlap = 24.875
PHY-3002 : Step(199): len = 391294, overlap = 23.4375
PHY-3002 : Step(200): len = 389559, overlap = 22.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000288749
PHY-3002 : Step(201): len = 397885, overlap = 18.3125
PHY-3002 : Step(202): len = 403400, overlap = 19
PHY-3002 : Step(203): len = 412831, overlap = 17.8438
PHY-3002 : Step(204): len = 416194, overlap = 14.5312
PHY-3002 : Step(205): len = 416977, overlap = 10.6875
PHY-3002 : Step(206): len = 416781, overlap = 9.125
PHY-3002 : Step(207): len = 416554, overlap = 8.5
PHY-3002 : Step(208): len = 416543, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000566572
PHY-3002 : Step(209): len = 421043, overlap = 7.1875
PHY-3002 : Step(210): len = 426815, overlap = 6.75
PHY-3002 : Step(211): len = 434180, overlap = 7.15625
PHY-3002 : Step(212): len = 436490, overlap = 7.1875
PHY-3002 : Step(213): len = 437855, overlap = 7.4375
PHY-3002 : Step(214): len = 438664, overlap = 5.9375
PHY-3002 : Step(215): len = 438476, overlap = 4.8125
PHY-3002 : Step(216): len = 438512, overlap = 5.0625
PHY-3002 : Step(217): len = 438804, overlap = 5.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0010178
PHY-3002 : Step(218): len = 441558, overlap = 5
PHY-3002 : Step(219): len = 444283, overlap = 5.1875
PHY-3002 : Step(220): len = 450212, overlap = 3.34375
PHY-3002 : Step(221): len = 454853, overlap = 3.09375
PHY-3002 : Step(222): len = 458809, overlap = 4.625
PHY-3002 : Step(223): len = 462772, overlap = 3.6875
PHY-3002 : Step(224): len = 463507, overlap = 2.65625
PHY-3002 : Step(225): len = 462836, overlap = 4.09375
PHY-3002 : Step(226): len = 461264, overlap = 4.0625
PHY-3002 : Step(227): len = 460339, overlap = 3.53125
PHY-3002 : Step(228): len = 459131, overlap = 3.65625
PHY-3002 : Step(229): len = 458336, overlap = 4.09375
PHY-3002 : Step(230): len = 457966, overlap = 3.53125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00174421
PHY-3002 : Step(231): len = 459466, overlap = 2.46875
PHY-3002 : Step(232): len = 461707, overlap = 2.28125
PHY-3002 : Step(233): len = 464329, overlap = 2.46875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 92.41 peak overflow 1.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 284/8095.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 617736, over cnt = 1589(4%), over = 5994, worst = 24
PHY-1001 : End global iterations;  0.492899s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (66.6%)

PHY-1001 : Congestion index: top1 = 63.86, top5 = 51.54, top10 = 44.79, top15 = 40.82.
PHY-1001 : End incremental global routing;  0.599799s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (65.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38341, tnet num: 8093, tinst num: 7707, tnode num: 45744, tedge num: 62449.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.385363s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (28.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.118323s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (50.3%)

OPT-1001 : Current memory(MB): used = 404, reserve = 391, peak = 404.
OPT-1001 : End physical optimization;  1.171755s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (50.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5434 LUT to BLE ...
SYN-4008 : Packed 5434 LUT and 732 SEQ to BLE.
SYN-4003 : Packing 1329 remaining SEQ's ...
SYN-4005 : Packed 1234 SEQ with LUT/SLICE
SYN-4006 : 3472 single LUT's are left
SYN-4006 : 95 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5529/5743 primitive instances ...
PHY-3001 : End packing;  0.347092s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3328 instances
RUN-1001 : 1599 mslices, 1600 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7534 nets
RUN-1001 : 3736 nets have 2 pins
RUN-1001 : 2733 nets have [3 - 5] pins
RUN-1001 : 545 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3326 instances, 3199 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 483087, Over = 22.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3771/7534.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 641712, over cnt = 1406(3%), over = 3336, worst = 14
PHY-1002 : len = 654760, over cnt = 838(2%), over = 1720, worst = 14
PHY-1002 : len = 669272, over cnt = 233(0%), over = 427, worst = 10
PHY-1002 : len = 673776, over cnt = 41(0%), over = 63, worst = 4
PHY-1002 : len = 674544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.884377s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (40.6%)

PHY-1001 : Congestion index: top1 = 50.37, top5 = 43.86, top10 = 40.13, top15 = 37.58.
PHY-3001 : End congestion estimation;  1.032039s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (39.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.4522e-05
PHY-3002 : Step(234): len = 463714, overlap = 21
PHY-3002 : Step(235): len = 444462, overlap = 36.25
PHY-3002 : Step(236): len = 433354, overlap = 38.25
PHY-3002 : Step(237): len = 427788, overlap = 50.25
PHY-3002 : Step(238): len = 423610, overlap = 50
PHY-3002 : Step(239): len = 418841, overlap = 54.75
PHY-3002 : Step(240): len = 416832, overlap = 52.75
PHY-3002 : Step(241): len = 415180, overlap = 50.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.90441e-05
PHY-3002 : Step(242): len = 427646, overlap = 41.75
PHY-3002 : Step(243): len = 436390, overlap = 34.75
PHY-3002 : Step(244): len = 437801, overlap = 31.25
PHY-3002 : Step(245): len = 438482, overlap = 32.25
PHY-3002 : Step(246): len = 439912, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000173561
PHY-3002 : Step(247): len = 450114, overlap = 27
PHY-3002 : Step(248): len = 462742, overlap = 20
PHY-3002 : Step(249): len = 472608, overlap = 16.5
PHY-3002 : Step(250): len = 470378, overlap = 14
PHY-3002 : Step(251): len = 469536, overlap = 15.5
PHY-3002 : Step(252): len = 471087, overlap = 12
PHY-3002 : Step(253): len = 473386, overlap = 10.75
PHY-3002 : Step(254): len = 474618, overlap = 12.25
PHY-3002 : Step(255): len = 475216, overlap = 10.75
PHY-3002 : Step(256): len = 475809, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000334687
PHY-3002 : Step(257): len = 482343, overlap = 11.75
PHY-3002 : Step(258): len = 488876, overlap = 11.5
PHY-3002 : Step(259): len = 493995, overlap = 8.75
PHY-3002 : Step(260): len = 494539, overlap = 9
PHY-3002 : Step(261): len = 494690, overlap = 8.75
PHY-3002 : Step(262): len = 495204, overlap = 9.5
PHY-3002 : Step(263): len = 497077, overlap = 8.25
PHY-3002 : Step(264): len = 498330, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000669374
PHY-3002 : Step(265): len = 501839, overlap = 5.5
PHY-3002 : Step(266): len = 506954, overlap = 4.75
PHY-3002 : Step(267): len = 507496, overlap = 5.5
PHY-3002 : Step(268): len = 508464, overlap = 6.25
PHY-3002 : Step(269): len = 510807, overlap = 6.75
PHY-3002 : Step(270): len = 512070, overlap = 5.5
PHY-3002 : Step(271): len = 512410, overlap = 5
PHY-3002 : Step(272): len = 512251, overlap = 5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00125818
PHY-3002 : Step(273): len = 514452, overlap = 4.5
PHY-3002 : Step(274): len = 517243, overlap = 4.25
PHY-3002 : Step(275): len = 519186, overlap = 3.75
PHY-3002 : Step(276): len = 520956, overlap = 3.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00210986
PHY-3002 : Step(277): len = 521605, overlap = 3.25
PHY-3002 : Step(278): len = 522342, overlap = 2.75
PHY-3002 : Step(279): len = 523489, overlap = 2.75
PHY-3002 : Step(280): len = 523490, overlap = 2.75
PHY-3002 : Step(281): len = 524115, overlap = 2.5
PHY-3002 : Step(282): len = 525414, overlap = 2.5
PHY-3002 : Step(283): len = 526502, overlap = 3
PHY-3002 : Step(284): len = 527045, overlap = 3.5
PHY-3001 : Before Legalized: Len = 527045
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.752970s wall, 0.093750s user + 0.296875s system = 0.390625s CPU (51.9%)

PHY-3001 : After Legalized: Len = 540129, Over = 0
PHY-3001 : Trial Legalized: Len = 540129
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 80/7534.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 688224, over cnt = 1152(3%), over = 2301, worst = 11
PHY-1002 : len = 697096, over cnt = 640(1%), over = 1136, worst = 11
PHY-1002 : len = 704240, over cnt = 317(0%), over = 524, worst = 11
PHY-1002 : len = 708080, over cnt = 150(0%), over = 227, worst = 8
PHY-1002 : len = 710096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.064996s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (48.4%)

PHY-1001 : Congestion index: top1 = 52.35, top5 = 43.91, top10 = 40.07, top15 = 37.65.
PHY-3001 : End congestion estimation;  1.234926s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (44.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136818
PHY-3002 : Step(285): len = 509430, overlap = 4.75
PHY-3002 : Step(286): len = 496363, overlap = 8.25
PHY-3002 : Step(287): len = 490262, overlap = 13.25
PHY-3002 : Step(288): len = 485284, overlap = 15.5
PHY-3002 : Step(289): len = 482282, overlap = 15
PHY-3002 : Step(290): len = 479340, overlap = 13.75
PHY-3002 : Step(291): len = 478195, overlap = 11
PHY-3002 : Step(292): len = 476220, overlap = 13.5
PHY-3002 : Step(293): len = 475393, overlap = 13.25
PHY-3002 : Step(294): len = 475103, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000273635
PHY-3002 : Step(295): len = 481791, overlap = 9.25
PHY-3002 : Step(296): len = 488576, overlap = 7.75
PHY-3002 : Step(297): len = 490755, overlap = 9.25
PHY-3002 : Step(298): len = 491703, overlap = 6.75
PHY-3002 : Step(299): len = 492264, overlap = 6
PHY-3001 : Before Legalized: Len = 492264
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 499587, Over = 0
PHY-3001 : Legalized: Len = 499587, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 499617, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 448/7534.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 649040, over cnt = 1177(3%), over = 2344, worst = 11
PHY-1002 : len = 660344, over cnt = 581(1%), over = 1023, worst = 11
PHY-1002 : len = 665496, over cnt = 328(0%), over = 580, worst = 10
PHY-1002 : len = 670216, over cnt = 127(0%), over = 229, worst = 9
PHY-1002 : len = 672864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.048585s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (43.2%)

PHY-1001 : Congestion index: top1 = 47.46, top5 = 41.60, top10 = 38.12, top15 = 35.77.
PHY-1001 : End incremental global routing;  1.189936s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (43.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37251, tnet num: 7532, tinst num: 3326, tnode num: 43413, tedge num: 62522.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.576521s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (54.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.910298s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (47.4%)

OPT-1001 : Current memory(MB): used = 431, reserve = 420, peak = 431.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008455s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7105/7534.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 672864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051858s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.1%)

PHY-1001 : Congestion index: top1 = 47.46, top5 = 41.60, top10 = 38.12, top15 = 35.77.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.160496s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (45.6%)

RUN-1003 : finish command "place" in  14.262576s wall, 5.734375s user + 0.859375s system = 6.593750s CPU (46.2%)

RUN-1004 : used memory is 381 MB, reserved memory is 370 MB, peak memory is 437 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.189130s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (48.6%)

RUN-1004 : used memory is 382 MB, reserved memory is 371 MB, peak memory is 513 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3328 instances
RUN-1001 : 1599 mslices, 1600 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7534 nets
RUN-1001 : 3736 nets have 2 pins
RUN-1001 : 2733 nets have [3 - 5] pins
RUN-1001 : 545 nets have [6 - 10] pins
RUN-1001 : 286 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37251, tnet num: 7532, tinst num: 3326, tnode num: 43413, tedge num: 62522.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1599 mslices, 1600 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3402 clock pins, and constraint 6141 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 646064, over cnt = 1161(3%), over = 2348, worst = 11
PHY-1002 : len = 657952, over cnt = 566(1%), over = 1009, worst = 11
PHY-1002 : len = 663968, over cnt = 251(0%), over = 437, worst = 9
PHY-1002 : len = 670464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.946649s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (46.2%)

PHY-1001 : Congestion index: top1 = 47.69, top5 = 41.53, top10 = 38.03, top15 = 35.76.
PHY-1001 : End global routing;  1.095876s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (44.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 478, reserve = 469, peak = 513.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 738, reserve = 731, peak = 738.
PHY-1001 : End build detailed router design. 2.841346s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (39.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 95728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.499413s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.5%)

PHY-1001 : Current memory(MB): used = 772, reserve = 767, peak = 772.
PHY-1001 : End phase 1; 0.503284s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.06436e+06, over cnt = 581(0%), over = 586, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 782, reserve = 776, peak = 782.
PHY-1001 : End initial routed; 30.577200s wall, 14.234375s user + 0.218750s system = 14.453125s CPU (47.3%)

PHY-1001 : Current memory(MB): used = 782, reserve = 776, peak = 782.
PHY-1001 : End phase 2; 30.577233s wall, 14.234375s user + 0.218750s system = 14.453125s CPU (47.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03511e+06, over cnt = 163(0%), over = 164, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.814377s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (43.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.02746e+06, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.878364s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (37.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.0261e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.241323s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.02616e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.074174s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.02594e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.063040s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 203 feed throughs used by 115 nets
PHY-1001 : End commit to database; 1.133222s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (35.8%)

PHY-1001 : Current memory(MB): used = 847, reserve = 844, peak = 847.
PHY-1001 : End phase 3; 4.348152s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (39.9%)

PHY-1003 : Routed, final wirelength = 2.02594e+06
PHY-1001 : Current memory(MB): used = 850, reserve = 846, peak = 850.
PHY-1001 : End export database. 0.021605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  38.485766s wall, 17.312500s user + 0.265625s system = 17.578125s CPU (45.7%)

RUN-1003 : finish command "route" in  40.492197s wall, 18.093750s user + 0.296875s system = 18.390625s CPU (45.4%)

RUN-1004 : used memory is 759 MB, reserved memory is 757 MB, peak memory is 850 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                    7
  #output                  17
  #inout                   17

Utilization Statistics
#lut                     5965   out of  19600   30.43%
#reg                     2073   out of  19600   10.58%
#le                      6060
  #lut only              3987   out of   6060   65.79%
  #reg only                95   out of   6060    1.57%
  #lut&reg               1978   out of   6060   32.64%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1606
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              77
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    18


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SW[7]         INOUT        A14        LVCMOS33           8           PULLUP      NONE    
    SW[6]         INOUT        A13        LVCMOS33           8           PULLUP      NONE    
    SW[5]         INOUT        B12        LVCMOS33           8           PULLUP      NONE    
    SW[4]         INOUT        A12        LVCMOS33           8           PULLUP      NONE    
    SW[3]         INOUT        A11        LVCMOS33           8           PULLUP      NONE    
    SW[2]         INOUT        B10        LVCMOS33           8           PULLUP      NONE    
    SW[1]         INOUT        A10        LVCMOS33           8           PULLUP      NONE    
    SW[0]         INOUT         A9        LVCMOS33           8           PULLUP      NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6060   |5880    |85      |2083    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5196   |5104    |65      |1372    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |200    |191     |0       |169     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |9      |9       |0       |7       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |7      |7       |0       |7       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |32     |32      |0       |21      |16      |0       |
|    RAM               |Block_RAM            |4      |4       |0       |2       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |30     |30      |0       |17      |64      |0       |
|    RAM               |Block_RAM            |0      |0       |0       |0       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |201    |195     |0       |178     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |6      |6       |0       |0       |0       |0       |
|    u_seg_sel_decoder |seg_sel_decoder      |5      |5       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |385    |312     |20      |307     |0       |0       |
|    u_key_filter      |key_filter           |85     |74      |11      |62      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |68     |46      |9       |47      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |20     |20      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3695  
    #2          2       1740  
    #3          3       451   
    #4          4       542   
    #5        5-10      596   
    #6        11-50     415   
    #7       51-100      46   
    #8       101-500     2    
    #9        >500       1    
  Average     3.74            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.458157s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (68.6%)

RUN-1004 : used memory is 750 MB, reserved memory is 746 MB, peak memory is 854 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3326
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7534, pip num: 111066
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 203
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3050 valid insts, and 283538 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.037456s wall, 48.953125s user + 0.125000s system = 49.078125s CPU (610.6%)

RUN-1004 : used memory is 781 MB, reserved memory is 785 MB, peak memory is 943 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_180045.log"
