<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/Clases/Arqui/Multp04x02/Top_Multp/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - D:/LSCC/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'D:/LSCC/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VHDL-1481) Analyzing VHDL file 'D:/LSCC/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/PackageHalfAdder_02x01.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/PackageHalfAdder_02x01.vhdl(6,9-6,31) (VHDL-1014) analyzing package 'packagehalfadder_02x01'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1012) analyzing entity 'halfadder02x01'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(14,14-14,20) (VHDL-1010) analyzing architecture 'modulo'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/Package_FullAdder_03x01.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/Package_FullAdder_03x01.vhdl(6,9-6,32) (VHDL-1014) analyzing package 'package_fulladder_03x01'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1012) analyzing entity 'fulladder03x01'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(17,14-17,20) (VHDL-1010) analyzing architecture 'modulo'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/Package_Multiplicador_02x04.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/Package_Multiplicador_02x04.vhdl(6,9-6,36) (VHDL-1014) analyzing package 'package_multiplicador_02x04'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/Or02x01.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1012) analyzing entity 'or02x01'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(12,14-12,20) (VHDL-1010) analyzing architecture 'modulo'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1012) analyzing entity 'xor02x01'
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(12,14-12,20) (VHDL-1010) analyzing architecture 'modulo'
(VHDL-1481) Analyzing VHDL file 'D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl'
INFO - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(12,8-12,18) (VHDL-1012) analyzing entity 'multp04x02'
INFO - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(18,14-18,23) (VHDL-1010) analyzing architecture 'top_multp'
INFO - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(12,8-12,18) (VHDL-1067) elaborating 'Multp04x02(Top_Multp)'
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(34,2-34,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(35,2-35,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(36,2-36,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(37,2-37,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(39,2-39,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(40,2-40,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(41,2-41,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(42,2-42,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(44,2-44,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(45,2-45,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(46,2-46,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(47,2-47,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(49,2-49,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(50,2-50,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(51,2-51,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
WARNING - D:/Clases/Arqui/Multp04x02/Multiplicador_02x04_00.vhdl(52,2-52,74) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_0(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_0(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_0(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_0(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_1(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_1(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_1(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_1(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_2(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_2(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_3(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_3(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_2(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_2(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_4(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_4(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_5(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_5(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_3(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_3(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_6(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_6(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_7(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_7(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_4(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_4(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_8(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_8(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_9(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_9(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_5(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_5(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_10(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_10(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_11(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_11(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_6(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_6(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_12(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_12(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_13(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_13(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_7(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_7(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_14(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_14(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_15(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_15(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_8(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_8(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_16(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_16(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_17(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_17(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_9(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_9(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_18(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_18(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_19(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_19(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_10(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_10(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_20(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_20(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_21(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_21(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/FullAdder03x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'FullAdder03x01_uniq_11(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/Or02x01.vhdl(6,8-6,15) (VHDL-1067) elaborating 'Or02x01_uniq_11(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_22(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_22(Modulo)'
INFO - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(7,8-7,22) (VHDL-1067) elaborating 'HalfAdder02x01_uniq_23(Modulo)'
WARNING - D:/Clases/Arqui/Multp04x02/HalfAdder02x01.vhdl(17,1-19,27) (VHDL-1250) 'and02x01' remains a black box since it has no binding entity
INFO - D:/Clases/Arqui/Multp04x02/Xor02x01.vhdl(6,8-6,16) (VHDL-1067) elaborating 'Xor02x01_uniq_23(Modulo)'
Done: design load finished with (0) errors, and (40) warnings

</PRE></BODY></HTML>