module load vcs/2023.12-SP2-1 || true
vcs -sverilog -full64 -timescale=1ns/1ps +incdir+verilog +incdir+test -Mdir=build/csrc -o build/simv_cpu -debug_access+all +v2k verilog/cpu.sv verilog/regfile.sv verilog/adder.sv verilog/mult.sv verilog/ntt_full.sv verilog/ntt_butterfly.sv verilog/modSwitch_qBBa_to_BBa.sv verilog/fastBConv.sv verilog/fastBConvEx_BBa_to_q.sv test/cpu_test.sv
                         Chronologic VCS (TM)
        Version X-2025.06-1_Full64 -- Sun Dec  7 14:11:26 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'verilog/cpu.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/cpu.sv'.
Parsing design file 'verilog/regfile.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/regfile.sv'.
Parsing design file 'verilog/adder.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/adder.sv'.
Parsing design file 'verilog/mult.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/mult.sv'.
Parsing design file 'verilog/ntt_full.sv'
Parsing design file 'verilog/ntt_butterfly.sv'
Parsing design file 'verilog/modSwitch_qBBa_to_BBa.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/modSwitch_qBBa_to_BBa.sv'.
Parsing design file 'verilog/fastBConv.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/fastBConv.sv'.
Parsing design file 'verilog/fastBConvEx_BBa_to_q.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/fastBConvEx_BBa_to_q.sv'.
Parsing design file 'test/cpu_test.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'test/cpu_test.sv'.
Top Level Modules:
       modSwitch_qBBa_to_BBa
       fastBConvEx_BBa_to_q
       tb_cpu
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
verilog/modSwitch_qBBa_to_BBa.sv, 44
modSwitch_qBBa_to_BBa, "fastBConv #(.IN_BASIS_LEN(11), .OUT_BASIS_LEN(11), .IN_BASIS($unit::q_BASIS), .OUT_BASIS($unit::BBa_BASIS), .ZiLUT($unit::z_MOD_q), .YMODB($unit::y_q_TO_BBa)) conv_inst( .clk (clk),  .reset (reset),  .in_valid (in_valid),  .input_RNSpoly (to_be_dropped_RNSpoly),  .out_valid (fastBConv_outvalid),  .output_RNSpoly (xhatf_fastBconv_output_RNSpoly));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/fastBConvEx_BBa_to_q.sv, 48
fastBConvEx_BBa_to_q, "fastBConv #(.IN_BASIS_LEN(10), .OUT_BASIS_LEN(1), .IN_BASIS($unit::B_BASIS), .OUT_BASIS($unit::Ba_BASIS), .ZiLUT($unit::z_MOD_B), .YMODB($unit::y_B_TO_Ba)) conv_inst_BtoBa( .clk (clk),  .reset (reset),  .in_valid (in_valid),  .input_RNSpoly (xB_RNSpoly),  .out_valid (fastBConv_BtoBa_outvalid),  .output_RNSpoly (xB_in_Ba));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/fastBConvEx_BBa_to_q.sv, 75
fastBConvEx_BBa_to_q, "fastBConv #(.IN_BASIS_LEN(10), .OUT_BASIS_LEN(11), .IN_BASIS($unit::B_BASIS), .OUT_BASIS($unit::q_BASIS), .ZiLUT($unit::z_MOD_B), .YMODB($unit::y_B_TO_q)) conv_inst_Btoq( .clk (clk),  .reset (reset),  .in_valid (in_valid),  .input_RNSpoly (xB_RNSpoly),  .out_valid (fastBConv_Btoq_outvalid),  .output_RNSpoly (xB_in_q));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/cpu.sv, 451
cpu, "fastBConv #(.IN_BASIS_LEN(11), .OUT_BASIS_LEN(22), .IN_BASIS($unit::q_BASIS), .OUT_BASIS($unit::qBBa_BASIS), .ZiLUT($unit::z_MOD_q), .YMODB($unit::y_q_TO_qBBa)) fastBConv_1( .clk (clk),  .reset (reset),  .in_valid ((fastBconv_in_valid & (~doing_fastBconv))),  .input_RNSpoly (op_a_q),  .out_valid (fastbconv_out_1_valid),  .output_RNSpoly (fastBconv_out_1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/cpu.sv, 467
cpu, "fastBConv #(.IN_BASIS_LEN(11), .OUT_BASIS_LEN(22), .IN_BASIS($unit::q_BASIS), .OUT_BASIS($unit::qBBa_BASIS), .ZiLUT($unit::z_MOD_q), .YMODB($unit::y_q_TO_qBBa)) fastBConv_2( .clk (clk),  .reset (reset),  .in_valid ((fastBconv_in_valid & (~doing_fastBconv))),  .input_RNSpoly (op_c_q),  .out_valid (modraise_out_2_valid),  .output_RNSpoly (fastBconv_out_2));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
9 modules and 0 UDP read.
recompiling module regfile
recompiling module adder
recompiling module mult
recompiling module ntt_block_radix2_pipelined
recompiling module modSwitch_qBBa_to_BBa
recompiling module fastBConvSingle
recompiling module fastBConv
recompiling module fastBConvEx_BBa_to_q
recompiling module tb_cpu
All of 9 modules done
make[1]: Entering directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
make[1]: Leaving directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
make[1]: Entering directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x /home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu ]; then chmod a-x /home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu; fi
g++  -o /home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu      -rdynamic  -Wl,-rpath='$ORIGIN'/simv_cpu.daidir -Wl,-rpath=./simv_cpu.daidir -Wl,-rpath=/usr/caen/vcs-2025.06-1/linux64/lib -L/usr/caen/vcs-2025.06-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o  _1835196_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs      -lvcsnew -ldistsimclient -lsimprofile -luclinative /usr/caen/vcs-2025.06-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       _vcs_pli_stub_.o   /usr/caen/vcs-2025.06-1/linux64/lib/vcs_save_restore_new.o /usr/caen/verdi-2025.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu up to date
make[1]: Leaving directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
CPU time: 39.421 seconds to compile + 1.575 seconds to elab + .742 seconds to link
build/simv_cpu
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-1_Full64; Runtime version X-2025.06-1_Full64;  Dec  7 14:12 2025
Stage:  x, Operation: 0, Done: x
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: x
fastbconv1 valid out: x, fastbconv2 valid out: x 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: x
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
==== Starting CPU Testbench ====

Register file preloaded:
  REG[0] (CT1.A): sample value = 5
  REG[1] (CT1.B): sample value = 10
  REG[2] (CT2.A): sample value = 7
  REG[3] (CT2.B): sample value = 3
  REG[4] (PT):    sample value = 4

==== TEST 1: CT-CT ADD ====
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 1, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          5, Read1_poly:         10
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 0
Op_a:          5, Op_b:          7, Op_c:         10, Op_d:          3
Fu_1:         12, Fu_2:         13
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  5, Wb_1_idx:  6
Mem5:          x, Mem6:          x
Read0_poly:          5, Read1_poly:          5
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 1
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         12, Dest1_poly:         13
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          5, Read1_poly:          5
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
[FAIL] CT-CT ADD (A) mismatch at slot=0, prime=0. Act: x, Exp: 12
[FAIL] CT-CT ADD (A) mismatch at slot=0, prime=1. Act: x, Exp: 12
[FAIL] CT-CT ADD (A) mismatch at slot=0, prime=2. Act: x, Exp: 12
[FAIL] CT-CT ADD (A) mismatch at slot=0, prime=3. Act: x, Exp: 12
[FAIL] CT-CT ADD (A) mismatch at slot=0, prime=4. Act: x, Exp: 12
[FAIL] CT-CT ADD (A) had 704 total mismatches (only first 5 shown)
[FAIL] CT-CT ADD (B) mismatch at slot=0, prime=0. Act: x, Exp: 13
[FAIL] CT-CT ADD (B) mismatch at slot=0, prime=1. Act: x, Exp: 13
[FAIL] CT-CT ADD (B) mismatch at slot=0, prime=2. Act: x, Exp: 13
[FAIL] CT-CT ADD (B) mismatch at slot=0, prime=3. Act: x, Exp: 13
[FAIL] CT-CT ADD (B) mismatch at slot=0, prime=4. Act: x, Exp: 13
[FAIL] CT-CT ADD (B) had 704 total mismatches (only first 5 shown)
[FAIL] CT-CT ADD test failed!

  â–º Register file dumped to regstateT1.out
==== TEST 2: CT-PT ADD ====
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         13, Read1_poly:         13
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 2, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         13, Read1_poly:         10
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 0
Op_a:         13, Op_b:          0, Op_c:         10, Op_d:          4
Fu_1:         13, Fu_2:         14
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  7, Wb_1_idx:  8
Mem5:          x, Mem6:          x
Read0_poly:         13, Read1_poly:         13
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 1
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         13, Dest1_poly:         14
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         13, Read1_poly:         13
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
[FAIL] CT-PT ADD (A) mismatch at slot=0, prime=0. Act: x, Exp: 5
[FAIL] CT-PT ADD (A) mismatch at slot=0, prime=1. Act: x, Exp: 5
[FAIL] CT-PT ADD (A) mismatch at slot=0, prime=2. Act: x, Exp: 5
[FAIL] CT-PT ADD (A) mismatch at slot=0, prime=3. Act: x, Exp: 5
[FAIL] CT-PT ADD (A) mismatch at slot=0, prime=4. Act: x, Exp: 5
[FAIL] CT-PT ADD (A) had 704 total mismatches (only first 5 shown)
[FAIL] CT-PT ADD (B) mismatch at slot=0, prime=0. Act: x, Exp: 14
[FAIL] CT-PT ADD (B) mismatch at slot=0, prime=1. Act: x, Exp: 14
[FAIL] CT-PT ADD (B) mismatch at slot=0, prime=2. Act: x, Exp: 14
[FAIL] CT-PT ADD (B) mismatch at slot=0, prime=3. Act: x, Exp: 14
[FAIL] CT-PT ADD (B) mismatch at slot=0, prime=4. Act: x, Exp: 14
[FAIL] CT-PT ADD (B) had 704 total mismatches (only first 5 shown)
[FAIL] CT-PT ADD test failed!

==== TEST 3: CT-PT MUL ====
[T3] Issued CT-PT MUL: idx1_a=0 idx1_b=1 idx2_b(PT)=4 out_a=9 out_b=10
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 3, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         10
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:         14, Op_b:          1, Op_c:          x, Op_d:          1
Fu_1:         14, Fu_2:          x
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:         14, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         14, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:        126
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:        126, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         63, Dest1_poly:        126
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         61, Fu_2:        126
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:         61, Op_b:          0, Op_c:        126, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         61, Dest1_poly:        126
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        125, Fu_2:          x
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  2, Operation: 0, Done: 0
Op_a:        125, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:        125, Fu_2:          x
Dest0_poly:        125, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  3, Operation: 0, Done: 0
Op_a:        125, Op_b:          x, Op_c:          0, Op_d:          0
Fu_1:          x, Fu_2:          0
Dest0_poly:        125, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          x, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         63, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         61, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:         61, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         61, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        125, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:        125, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        125, Fu_2:          0
Dest0_poly:        125, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  4, Operation: 0, Done: 0
Op_a:        125, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          x, Fu_2:          0
Dest0_poly:        125, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:        253, Op_c:          0, Op_d:          0
Fu_1:          x, Fu_2:          0
Dest0_poly:          x, Dest1_poly:          0
Wb_0_idx:  9, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  6, Operation: 0, Done: 0
Op_a:         14, Op_b:          1, Op_c:          x, Op_d:          1
Fu_1:         14, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:         14, Read1_poly:         14
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:         14, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:        177, Fu_2:          0
Dest0_poly:         14, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:        177, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         49, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:         49, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         49, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         33, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:         33, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         33, Fu_2:          0
Dest0_poly:         33, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:         33, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          x, Fu_2:          0
Dest0_poly:         33, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        125, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  7, Operation: 0, Done: 0
Op_a:        125, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:        125, Fu_2:          x
Dest0_poly:        125, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  8, Operation: 0, Done: 0
Op_a:        125, Op_b:          x, Op_c:          0, Op_d:          0
Fu_1:          x, Fu_2:          0
Dest0_poly:        125, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          x, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         49, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:         49, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:         49, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         33, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:         33, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         33, Fu_2:          0
Dest0_poly:         33, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:         33, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          x, Fu_2:          0
Dest0_poly:         33, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        125, Fu_2:          0
Dest0_poly:          x, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:        125, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        125, Fu_2:          0
Dest0_poly:        125, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  9, Operation: 0, Done: 0
Op_a:        125, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          x, Fu_2:          0
Dest0_poly:        125, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage: 10, Operation: 0, Done: 0
Op_a:          x, Op_b:        253, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx: 10
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 1
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=0. Act: x, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=1. Act: x, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=2. Act: x, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=3. Act: x, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=4. Act: x, Exp: 20
[FAIL] CT-PT MUL (A) had 704 total mismatches (only first 5 shown)
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=0. Act: x, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=1. Act: x, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=2. Act: x, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=3. Act: x, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=4. Act: x, Exp: 40
[FAIL] CT-PT MUL (B) had 704 total mismatches (only first 5 shown)
[FAIL] CT-PT MUL test failed!

==== TEST 4: CT-CT MUL ====
[T4] Issued CT-CT MUL: idx1_a=0 idx1_b=1 idx2_a=2 idx2_b=3 out_a=9 out_b=10
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 4, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:         10
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 0
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 0, fastbconv2 valid out: 0 
Stage:  1, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  2, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 1, doing_fastBconv: 1
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  3, Operation: 0, Done: 0
Op_a:          x, Op_b:          1, Op_c:          x, Op_d:          1
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 12
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 1
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  4, Operation: 0, Done: 0
Op_a:          x, Op_b:          1, Op_c:          x, Op_d:          1
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 0, NTT_2_Valid: 0
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  5, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx: 11, Read_1_idx: 11
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  6, Operation: 0, Done: 0
Op_a:          x, Op_b:          0, Op_c:          x, Op_d:          0
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 1, NTT_2_Valid_in: 1
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  7, Operation: 0, Done: 0
Op_a:          x, Op_b:          x, Op_c:          x, Op_d:          x
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx: 11, Wb_1_idx: 12
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  8, Operation: 0, Done: 0
Op_a:          x, Op_b:          x, Op_c:          x, Op_d:          x
Fu_1:          x, Fu_2:          x
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 1
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          x, Dest1_poly:          x
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
[PASS] CT-CT MUL test passed!
  HW A[0][0] = x, GOLD A[0][0] = x
  HW B[0][0] = x, GOLD B[0][0] = x

==== TESTBENCH FINISHED ====
All tests completed.

Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
Dest0_poly:          0, Dest1_poly:          0
Wb_0_idx:  0, Wb_1_idx:  0
Mem5:          x, Mem6:          x
Read0_poly:          x, Read1_poly:          x
Read_0_idx:  0, Read_1_idx:  0
NTT_1_Valid: 1, NTT_2_Valid: 1
NTT_1_Valid_in: 0, NTT_2_Valid_in: 0
fastbconv valid in: 0, doing_fastBconv: 0
fastbconv1 valid out: 1, fastbconv2 valid out: 1 
$finish called from file "test/cpu_test.sv", line 412.
$finish at simulation time              1245000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1245000 ps
CPU Time:      0.850 seconds;       Data structure size:  14.5Mb
Sun Dec  7 14:12:17 2025
