

================================================================
== Vitis HLS Report for 'fft_streaming'
================================================================
* Date:           Fri Jun 30 11:19:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     7280|     7280|  72.800 us|  72.800 us|  2051|  2051|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Stage_R = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 23 'alloca' 'Stage_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Stage_R_1 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 24 'alloca' 'Stage_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Stage_R_2 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 25 'alloca' 'Stage_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Stage_R_3 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 26 'alloca' 'Stage_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Stage_R_4 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 27 'alloca' 'Stage_R_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Stage_R_5 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 28 'alloca' 'Stage_R_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Stage_R_6 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 29 'alloca' 'Stage_R_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Stage_R_7 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 30 'alloca' 'Stage_R_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Stage_R_8 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 31 'alloca' 'Stage_R_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Stage_R_9 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 32 'alloca' 'Stage_R_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Stage_I = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 33 'alloca' 'Stage_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Stage_I_1 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 34 'alloca' 'Stage_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Stage_I_2 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 35 'alloca' 'Stage_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Stage_I_3 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 36 'alloca' 'Stage_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Stage_I_4 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 37 'alloca' 'Stage_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Stage_I_5 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 38 'alloca' 'Stage_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Stage_I_6 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 39 'alloca' 'Stage_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Stage_I_7 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 40 'alloca' 'Stage_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Stage_I_8 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 41 'alloca' 'Stage_I_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Stage_I_9 = alloca i64 1" [fft_baseline/fft.cpp:67]   --->   Operation 42 'alloca' 'Stage_I_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln71 = call void @bit_reverse, i32 %X_R, i32 %X_I, i32 %Stage_R, i32 %Stage_I" [fft_baseline/fft.cpp:71]   --->   Operation 43 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln71 = call void @bit_reverse, i32 %X_R, i32 %X_I, i32 %Stage_R, i32 %Stage_I" [fft_baseline/fft.cpp:71]   --->   Operation 44 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage, i32 %Stage_R, i32 %Stage_I, i32 %Stage_R_1, i32 %Stage_I_1" [fft_baseline/fft.cpp:75]   --->   Operation 45 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage, i32 %Stage_R, i32 %Stage_I, i32 %Stage_R_1, i32 %Stage_I_1" [fft_baseline/fft.cpp:75]   --->   Operation 46 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.1, i32 %Stage_R_1, i32 %Stage_I_1, i32 %Stage_R_2, i32 %Stage_I_2, i32 %W_real, i32 %W_imag" [fft_baseline/fft.cpp:75]   --->   Operation 47 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.1, i32 %Stage_R_1, i32 %Stage_I_1, i32 %Stage_R_2, i32 %Stage_I_2, i32 %W_real, i32 %W_imag" [fft_baseline/fft.cpp:75]   --->   Operation 48 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.2, i32 %Stage_R_2, i32 %Stage_I_2, i32 %Stage_R_3, i32 %Stage_I_3, i32 %W_real9, i32 %W_imag1" [fft_baseline/fft.cpp:75]   --->   Operation 49 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.2, i32 %Stage_R_2, i32 %Stage_I_2, i32 %Stage_R_3, i32 %Stage_I_3, i32 %W_real9, i32 %W_imag1" [fft_baseline/fft.cpp:75]   --->   Operation 50 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.3, i32 %Stage_R_3, i32 %Stage_I_3, i32 %Stage_R_4, i32 %Stage_I_4, i32 %W_real10, i32 %W_imag2" [fft_baseline/fft.cpp:75]   --->   Operation 51 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.3, i32 %Stage_R_3, i32 %Stage_I_3, i32 %Stage_R_4, i32 %Stage_I_4, i32 %W_real10, i32 %W_imag2" [fft_baseline/fft.cpp:75]   --->   Operation 52 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.4, i32 %Stage_R_4, i32 %Stage_I_4, i32 %Stage_R_5, i32 %Stage_I_5, i32 %W_real11, i32 %W_imag3" [fft_baseline/fft.cpp:75]   --->   Operation 53 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.4, i32 %Stage_R_4, i32 %Stage_I_4, i32 %Stage_R_5, i32 %Stage_I_5, i32 %W_real11, i32 %W_imag3" [fft_baseline/fft.cpp:75]   --->   Operation 54 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.5, i32 %Stage_R_5, i32 %Stage_I_5, i32 %Stage_R_6, i32 %Stage_I_6, i32 %W_real12, i32 %W_imag4" [fft_baseline/fft.cpp:75]   --->   Operation 55 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.5, i32 %Stage_R_5, i32 %Stage_I_5, i32 %Stage_R_6, i32 %Stage_I_6, i32 %W_real12, i32 %W_imag4" [fft_baseline/fft.cpp:75]   --->   Operation 56 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.6, i32 %Stage_R_6, i32 %Stage_I_6, i32 %Stage_R_7, i32 %Stage_I_7, i32 %W_real13, i32 %W_imag5" [fft_baseline/fft.cpp:75]   --->   Operation 57 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.6, i32 %Stage_R_6, i32 %Stage_I_6, i32 %Stage_R_7, i32 %Stage_I_7, i32 %W_real13, i32 %W_imag5" [fft_baseline/fft.cpp:75]   --->   Operation 58 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.7, i32 %Stage_R_7, i32 %Stage_I_7, i32 %Stage_R_8, i32 %Stage_I_8, i32 %W_real14, i32 %W_imag6" [fft_baseline/fft.cpp:75]   --->   Operation 59 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.7, i32 %Stage_R_7, i32 %Stage_I_7, i32 %Stage_R_8, i32 %Stage_I_8, i32 %W_real14, i32 %W_imag6" [fft_baseline/fft.cpp:75]   --->   Operation 60 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.8, i32 %Stage_R_8, i32 %Stage_I_8, i32 %Stage_R_9, i32 %Stage_I_9, i32 %W_real15, i32 %W_imag7" [fft_baseline/fft.cpp:75]   --->   Operation 61 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln75 = call void @fft_stage.8, i32 %Stage_R_8, i32 %Stage_I_8, i32 %Stage_R_9, i32 %Stage_I_9, i32 %W_real15, i32 %W_imag7" [fft_baseline/fft.cpp:75]   --->   Operation 62 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln77 = call void @fft_stage.9, i32 %Stage_R_9, i32 %Stage_I_9, i32 %OUT_R, i32 %OUT_I, i32 %W_real16, i32 %W_imag8" [fft_baseline/fft.cpp:77]   --->   Operation 63 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln66 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [fft_baseline/fft.cpp:66]   --->   Operation 64 'specdataflowpipeline' 'specdataflowpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fft_baseline/fft.cpp:64]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fft_stage.9, i32 %Stage_R_9, i32 %Stage_I_9, i32 %OUT_R, i32 %OUT_I, i32 %W_real16, i32 %W_imag8" [fft_baseline/fft.cpp:77]   --->   Operation 74 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [fft_baseline/fft.cpp:78]   --->   Operation 75 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
