{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 10:54:00 2022 " "Info: Processing started: Mon Apr 04 10:54:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment2B -c assignment2B " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off assignment2B -c assignment2B" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y assignment2B.v(6) " "Info (10281): Verilog HDL Declaration information at assignment2B.v(6): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C assignment2B.v(5) " "Info (10281): Verilog HDL Declaration information at assignment2B.v(5): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment2B.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file assignment2B.v" { { "Info" "ISGN_ENTITY_NAME" "1 assignment2B " "Info: Found entity 1: assignment2B" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment2B " "Info: Elaborating entity \"assignment2B\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y assignment2B.v(6) " "Warning (10036): Verilog HDL or VHDL warning at assignment2B.v(6): object \"Y\" assigned a value but never read" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q assignment2B.v(8) " "Warning (10240): Verilog HDL Always Construct warning at assignment2B.v(8): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y assignment2B.v(8) " "Warning (10240): Verilog HDL Always Construct warning at assignment2B.v(8): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c assignment2B.v(8) " "Warning (10240): Verilog HDL Always Construct warning at assignment2B.v(8): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] assignment2B.v(16) " "Info (10041): Inferred latch for \"c\[0\]\" at assignment2B.v(16)" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] assignment2B.v(16) " "Info (10041): Inferred latch for \"c\[1\]\" at assignment2B.v(16)" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y.A assignment2B.v(16) " "Info (10041): Inferred latch for \"y.A\" at assignment2B.v(16)" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q assignment2B.v(16) " "Info (10041): Inferred latch for \"Q\" at assignment2B.v(16)" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Q GND " "Warning (13410): Pin \"Q\" is stuck at GND" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[0\] GND " "Warning (13410): Pin \"c\[0\]\" is stuck at GND" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[1\] GND " "Warning (13410): Pin \"c\[1\]\" is stuck at GND" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstn " "Warning (15610): No output dependent on input pin \"rstn\"" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w\[0\] " "Warning (15610): No output dependent on input pin \"w\[0\]\"" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w\[1\] " "Warning (15610): No output dependent on input pin \"w\[1\]\"" {  } { { "assignment2B.v" "" { Text "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.map.smsg " "Info: Generated suppressed messages file C:/Users/mubah/Desktop/CSE460/quartus/assignment2B/assignment2B.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 10:54:00 2022 " "Info: Processing ended: Mon Apr 04 10:54:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
