<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilasynth: ilasynth::VerilogExport Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilasynth
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">ILASynth: Template-based ILA Synthesis Engine</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilasynth.html">ilasynth</a></li><li class="navelem"><a class="el" href="classilasynth_1_1_verilog_export.html">VerilogExport</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classilasynth_1_1_verilog_export-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilasynth::VerilogExport Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_verilog_export_8hpp_source.html">VerilogExport.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ac30989c7c1041bce0e428d81493b0f30"><td class="memItemLeft" align="right" valign="top">typedef std::unordered_map&lt; const <a class="el" href="classilasynth_1_1_node.html">Node</a> *, <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>, decltype(&amp;<a class="el" href="namespaceilasynth.html#aafb709b8c84817671ef049c402911056">nodeHash</a>), decltype(&amp;<a class="el" href="namespaceilasynth.html#a1f6f4c20c889ba767aa5e4d36821ec0e">nodeEqual</a>)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">vexpr_map_t</a></td></tr>
<tr class="separator:ac30989c7c1041bce0e428d81493b0f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1ca505cd47c2d0f19d4d9cf3415eb426"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a1ca505cd47c2d0f19d4d9cf3415eb426">VerilogExport</a> (const std::string &amp;modName, const std::string &amp;clk, const std::string &amp;rst, const <a class="el" href="structilasynth_1_1_vlg_export_config.html">VlgExportConfig</a> &amp;config)</td></tr>
<tr class="separator:a1ca505cd47c2d0f19d4d9cf3415eb426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b1ab51f900080d0ebcad0632415cd7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a82b1ab51f900080d0ebcad0632415cd7">exportInp</a> (const std::string &amp;name, const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;np)</td></tr>
<tr class="separator:a82b1ab51f900080d0ebcad0632415cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476657f901b6fc1de9b68b683a320510"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a476657f901b6fc1de9b68b683a320510">exportReg</a> (const std::string &amp;name, const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;np)</td></tr>
<tr class="separator:a476657f901b6fc1de9b68b683a320510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbfb05d1c2cc413ebbbb6adda3b9ce5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#abdbfb05d1c2cc413ebbbb6adda3b9ce5">exportBit</a> (const std::string &amp;name, const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;np)</td></tr>
<tr class="separator:abdbfb05d1c2cc413ebbbb6adda3b9ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9ec52e2a421948a0f963c7cd61f18b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#abb9ec52e2a421948a0f963c7cd61f18b">finalExport</a> (std::ostream &amp;)</td></tr>
<tr class="separator:abb9ec52e2a421948a0f963c7cd61f18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec16bad288d5165f8f0f77d230a1fc34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#aec16bad288d5165f8f0f77d230a1fc34">exportMem</a> (const std::string &amp;name, const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;np)</td></tr>
<tr class="separator:aec16bad288d5165f8f0f77d230a1fc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67001de81dac55043abf3807fd0a3b17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a67001de81dac55043abf3807fd0a3b17">exportFunc</a> (const std::string &amp;name, const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;np)</td></tr>
<tr class="separator:a67001de81dac55043abf3807fd0a3b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1ee1502f60bc5255a6afb9d7d4a442"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a2e1ee1502f60bc5255a6afb9d7d4a442">setModuleName</a> (const std::string &amp;modName)</td></tr>
<tr class="separator:a2e1ee1502f60bc5255a6afb9d7d4a442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1018d4919a9146c7e79a5410bcbc0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a4e1018d4919a9146c7e79a5410bcbc0e">exportUabs</a> (const <a class="el" href="classilasynth_1_1_abstraction.html">Abstraction</a> &amp;uabs)</td></tr>
<tr class="separator:a4e1018d4919a9146c7e79a5410bcbc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a21968eaaa1ac6c0c2fc94d3407aee4b5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a21968eaaa1ac6c0c2fc94d3407aee4b5">get_width</a> (const <a class="el" href="classilasynth_1_1_node.html">Node</a> *n)</td></tr>
<tr class="separator:a21968eaaa1ac6c0c2fc94d3407aee4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffc8ca488ae2ae9d43e46833474f998"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a1ffc8ca488ae2ae9d43e46833474f998">add_input</a> (const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;n, int w)</td></tr>
<tr class="separator:a1ffc8ca488ae2ae9d43e46833474f998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842118a494fa1eb1ccf6d76bb4a41bdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a842118a494fa1eb1ccf6d76bb4a41bdd">add_output</a> (const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;n, int w)</td></tr>
<tr class="separator:a842118a494fa1eb1ccf6d76bb4a41bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591bbfea72d1f27c96b426813f4abe3c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a591bbfea72d1f27c96b426813f4abe3c">add_wire</a> (const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;n, int w)</td></tr>
<tr class="separator:a591bbfea72d1f27c96b426813f4abe3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce08f2fd4ddc819155459e1d5d23bfd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a7ce08f2fd4ddc819155459e1d5d23bfd">add_reg</a> (const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;n, int w)</td></tr>
<tr class="separator:a7ce08f2fd4ddc819155459e1d5d23bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8f704c8b5a613155a6a9012d9865ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ade8f704c8b5a613155a6a9012d9865ee">add_mem</a> (const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;n, int addr_width, int data_width)</td></tr>
<tr class="separator:ade8f704c8b5a613155a6a9012d9865ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad114dda05817f563f83dcd700de265c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ad114dda05817f563f83dcd700de265c4">add_stmt</a> (const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;s)</td></tr>
<tr class="separator:ad114dda05817f563f83dcd700de265c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9245d1172a97685a76c1a7dd986a2b4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a9245d1172a97685a76c1a7dd986a2b4b">add_always_stmt</a> (const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;s)</td></tr>
<tr class="separator:a9245d1172a97685a76c1a7dd986a2b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92cae77b8c135a65360c879bd5b626e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#aa92cae77b8c135a65360c879bd5b626e">add_init_stmt</a> (const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;s)</td></tr>
<tr class="separator:aa92cae77b8c135a65360c879bd5b626e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263e1aa64d0c0186aba8ca4c7da3f618"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a263e1aa64d0c0186aba8ca4c7da3f618">add_ite_stmt</a> (const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;cond, const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;tstmt, const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;fstmt)</td></tr>
<tr class="separator:a263e1aa64d0c0186aba8ca4c7da3f618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93cf273e59ba3b03ed6de27a491d939"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ad93cf273e59ba3b03ed6de27a491d939">start_iterate</a> (const <a class="el" href="classilasynth_1_1_node.html">Node</a> *n)</td></tr>
<tr class="separator:ad93cf273e59ba3b03ed6de27a491d939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2f9742afaefdb684eba6805c553c44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#acc2f9742afaefdb684eba6805c553c44">getName</a> (const <a class="el" href="classilasynth_1_1_node.html">Node</a> *n)</td></tr>
<tr class="separator:acc2f9742afaefdb684eba6805c553c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486cb1ebd56cb965605bf1ce51583abd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a486cb1ebd56cb965605bf1ce51583abd">getArg</a> (const <a class="el" href="classilasynth_1_1_node.html">Node</a> *n, int i)</td></tr>
<tr class="separator:a486cb1ebd56cb965605bf1ce51583abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dba67936b0dab8092b8270c48682fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a5dba67936b0dab8092b8270c48682fba">translateBoolOp</a> (const <a class="el" href="classilasynth_1_1_bool_op.html">BoolOp</a> *boolop)</td></tr>
<tr class="separator:a5dba67936b0dab8092b8270c48682fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691479a2c5ac790bba5f9a067388fbc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a691479a2c5ac790bba5f9a067388fbc0">translateBitvectorOp</a> (const <a class="el" href="classilasynth_1_1_bitvector_op.html">BitvectorOp</a> *bvop)</td></tr>
<tr class="separator:a691479a2c5ac790bba5f9a067388fbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e4d5ac5dc5f728c7004a38dffc9877"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ab7e4d5ac5dc5f728c7004a38dffc9877">nodeVistorFunc</a> (const <a class="el" href="classilasynth_1_1_node.html">Node</a> *n)</td></tr>
<tr class="separator:ab7e4d5ac5dc5f728c7004a38dffc9877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab898fd47950109335cac7494a3349281"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ab898fd47950109335cac7494a3349281">exportCondWrites</a> (const std::string &amp;n, int addr_width, int data_width, const <a class="el" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a> &amp;writeList)</td></tr>
<tr class="separator:ab898fd47950109335cac7494a3349281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e14f047180b5d49678893199d92f85"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a83e14f047180b5d49678893199d92f85">checkMemVar</a> (const <a class="el" href="classilasynth_1_1_node.html">Node</a> *n, const <a class="el" href="classilasynth_1_1_mem_var.html">MemVar</a> *&amp;mem, int &amp;fail)</td></tr>
<tr class="separator:a83e14f047180b5d49678893199d92f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984493149ca9d0a00014bf86efeeb474"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a984493149ca9d0a00014bf86efeeb474">visitMemNodes</a> (const <a class="el" href="classilasynth_1_1_node.html">Node</a> *n, const <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> &amp;cond, <a class="el" href="namespaceilasynth.html#acf332db564d8a36ffd60e0d3064e1dd5">mem_write_entry_list_stack_t</a> &amp;writesStack)</td></tr>
<tr class="separator:a984493149ca9d0a00014bf86efeeb474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849a5ce85216f87460e3278cad2fb1c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a849a5ce85216f87460e3278cad2fb1c4">NewId</a> ()</td></tr>
<tr class="separator:a849a5ce85216f87460e3278cad2fb1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880e95bb97260bac97ba4a6ae2d7a196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a880e95bb97260bac97ba4a6ae2d7a196">NewId</a> (const std::string &amp;refName)</td></tr>
<tr class="separator:a880e95bb97260bac97ba4a6ae2d7a196"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr class="memitem:aade8b949042cfe32f59bd6e6e96af557"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#aade8b949042cfe32f59bd6e6e96af557">logicalAnd</a> (const <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> &amp;c1, const <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> &amp;c2)</td></tr>
<tr class="separator:aade8b949042cfe32f59bd6e6e96af557"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a6d76adf0515cab3fee97af20d7fc01cf"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a6d76adf0515cab3fee97af20d7fc01cf">idCounter</a></td></tr>
<tr class="separator:a6d76adf0515cab3fee97af20d7fc01cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2826f6c0996899db2d84a962c85e77d9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a2826f6c0996899db2d84a962c85e77d9">ExternalMem</a></td></tr>
<tr class="separator:a2826f6c0996899db2d84a962c85e77d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3afe6a8b9eed9d37267e87fbb86d8ce"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ad3afe6a8b9eed9d37267e87fbb86d8ce">FunctionAsModule</a></td></tr>
<tr class="separator:ad3afe6a8b9eed9d37267e87fbb86d8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a8108bf4c0da7285a12ffcbfb50f709d9"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a8108bf4c0da7285a12ffcbfb50f709d9">WidthToRange</a> (int w)</td></tr>
<tr class="separator:a8108bf4c0da7285a12ffcbfb50f709d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a20ab29f23ebf9351dc47193df054225e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a20ab29f23ebf9351dc47193df054225e">moduleName</a></td></tr>
<tr class="separator:a20ab29f23ebf9351dc47193df054225e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b53b94f419ad0307f77ccb91f5efe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a43b53b94f419ad0307f77ccb91f5efe3">clkName</a></td></tr>
<tr class="separator:a43b53b94f419ad0307f77ccb91f5efe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0876e846294794336668528dee2c9036"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a0876e846294794336668528dee2c9036">rstName</a></td></tr>
<tr class="separator:a0876e846294794336668528dee2c9036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bbed06555d3456fa0c3c0443c8e459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a78bbed06555d3456fa0c3c0443c8e459">inputs</a></td></tr>
<tr class="separator:a78bbed06555d3456fa0c3c0443c8e459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df1948f6f54ae640b3f5e08165e7b0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a6df1948f6f54ae640b3f5e08165e7b0e">outputs</a></td></tr>
<tr class="separator:a6df1948f6f54ae640b3f5e08165e7b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4176b5905162b39bedbcd6528bb35e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ab4176b5905162b39bedbcd6528bb35e9">mem_i</a></td></tr>
<tr class="separator:ab4176b5905162b39bedbcd6528bb35e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe893dc95593320056bf2078e479d27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a3fe893dc95593320056bf2078e479d27">mem_o</a></td></tr>
<tr class="separator:a3fe893dc95593320056bf2078e479d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59dcd4d8f4edc54e7c1ffaa13d61c479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a59dcd4d8f4edc54e7c1ffaa13d61c479">wires</a></td></tr>
<tr class="separator:a59dcd4d8f4edc54e7c1ffaa13d61c479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648a403893d037aea3ebfbe3c829ed40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a648a403893d037aea3ebfbe3c829ed40">regs</a></td></tr>
<tr class="separator:a648a403893d037aea3ebfbe3c829ed40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bbb74aa3888c05979d16362f63a5f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a79c3668fe90b93b3252096d0a28848de">vlg_mems_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ac2bbb74aa3888c05979d16362f63a5f6">mems</a></td></tr>
<tr class="separator:ac2bbb74aa3888c05979d16362f63a5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc42314a86670276b5415c62edc1d50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a2dc42314a86670276b5415c62edc1d50">init_stmts</a></td></tr>
<tr class="separator:a2dc42314a86670276b5415c62edc1d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc86898dfa1caf240028e5a637e1741f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#afc86898dfa1caf240028e5a637e1741f">statements</a></td></tr>
<tr class="separator:afc86898dfa1caf240028e5a637e1741f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4959e764ce1aeead0cfbdead8961064e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a4959e764ce1aeead0cfbdead8961064e">always_stmts</a></td></tr>
<tr class="separator:a4959e764ce1aeead0cfbdead8961064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b1ac5616fe2c559b91c196a58a7431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#ae05f0d88c50b6239eea434f39e0a43b5">vlg_ite_stmts_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a21b1ac5616fe2c559b91c196a58a7431">ite_stmts</a></td></tr>
<tr class="separator:a21b1ac5616fe2c559b91c196a58a7431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbffbfa47906ba6c56450a69bf7b6c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#abbbffbfa47906ba6c56450a69bf7b6c9">preheader</a></td></tr>
<tr class="separator:abbbffbfa47906ba6c56450a69bf7b6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ccac4dcb60d7a74cbf2fe1289d846e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">vexpr_map_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a56ccac4dcb60d7a74cbf2fe1289d846e">nmap</a></td></tr>
<tr class="separator:a56ccac4dcb60d7a74cbf2fe1289d846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0163edbc3ccdc6e1fb2fc793d04a13e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#a97fd79e69e96e049450259ec72e702cd">rwmap_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#ab0163edbc3ccdc6e1fb2fc793d04a13e">notCache</a></td></tr>
<tr class="separator:ab0163edbc3ccdc6e1fb2fc793d04a13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de45fad1dfdd89b32b54e3849c1163c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a7de45fad1dfdd89b32b54e3849c1163c">current_writes</a></td></tr>
<tr class="separator:a7de45fad1dfdd89b32b54e3849c1163c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b0f54621673afec6caf30348e9beda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilasynth_1_1_verilog_export.html#a39b0f54621673afec6caf30348e9beda">past_writes</a></td></tr>
<tr class="separator:a39b0f54621673afec6caf30348e9beda"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="ac30989c7c1041bce0e428d81493b0f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30989c7c1041bce0e428d81493b0f30">&#9670;&nbsp;</a></span>vexpr_map_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::unordered_map&lt;const <a class="el" href="classilasynth_1_1_node.html">Node</a>*, <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>, decltype(&amp;<a class="el" href="namespaceilasynth.html#aafb709b8c84817671ef049c402911056">nodeHash</a>), decltype(&amp;<a class="el" href="namespaceilasynth.html#a1f6f4c20c889ba767aa5e4d36821ec0e">nodeEqual</a>)&gt; <a class="el" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">ilasynth::VerilogExport::vexpr_map_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a1ca505cd47c2d0f19d4d9cf3415eb426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca505cd47c2d0f19d4d9cf3415eb426">&#9670;&nbsp;</a></span>VerilogExport()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilasynth::VerilogExport::VerilogExport </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>modName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>rst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structilasynth_1_1_vlg_export_config.html">VlgExportConfig</a> &amp;&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9245d1172a97685a76c1a7dd986a2b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9245d1172a97685a76c1a7dd986a2b4b">&#9670;&nbsp;</a></span>add_always_stmt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_always_stmt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa92cae77b8c135a65360c879bd5b626e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92cae77b8c135a65360c879bd5b626e">&#9670;&nbsp;</a></span>add_init_stmt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_init_stmt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ffc8ca488ae2ae9d43e46833474f998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ffc8ca488ae2ae9d43e46833474f998">&#9670;&nbsp;</a></span>add_input()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_input </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>w</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a263e1aa64d0c0186aba8ca4c7da3f618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263e1aa64d0c0186aba8ca4c7da3f618">&#9670;&nbsp;</a></span>add_ite_stmt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_ite_stmt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>tstmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>fstmt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ade8f704c8b5a613155a6a9012d9865ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8f704c8b5a613155a6a9012d9865ee">&#9670;&nbsp;</a></span>add_mem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_mem </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>addr_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>data_width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a842118a494fa1eb1ccf6d76bb4a41bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842118a494fa1eb1ccf6d76bb4a41bdd">&#9670;&nbsp;</a></span>add_output()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_output </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>w</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce08f2fd4ddc819155459e1d5d23bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce08f2fd4ddc819155459e1d5d23bfd">&#9670;&nbsp;</a></span>add_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_reg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>w</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad114dda05817f563f83dcd700de265c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad114dda05817f563f83dcd700de265c4">&#9670;&nbsp;</a></span>add_stmt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_stmt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> &amp;&#160;</td>
          <td class="paramname"><em>s</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a591bbfea72d1f27c96b426813f4abe3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591bbfea72d1f27c96b426813f4abe3c">&#9670;&nbsp;</a></span>add_wire()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::add_wire </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>w</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a83e14f047180b5d49678893199d92f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e14f047180b5d49678893199d92f85">&#9670;&nbsp;</a></span>checkMemVar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::checkMemVar </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_node.html">Node</a> *&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_mem_var.html">MemVar</a> *&amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>fail</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abdbfb05d1c2cc413ebbbb6adda3b9ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbfb05d1c2cc413ebbbb6adda3b9ce5">&#9670;&nbsp;</a></span>exportBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::exportBit </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;&#160;</td>
          <td class="paramname"><em>np</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab898fd47950109335cac7494a3349281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab898fd47950109335cac7494a3349281">&#9670;&nbsp;</a></span>exportCondWrites()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::exportCondWrites </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>addr_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>data_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a> &amp;&#160;</td>
          <td class="paramname"><em>writeList</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a67001de81dac55043abf3807fd0a3b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67001de81dac55043abf3807fd0a3b17">&#9670;&nbsp;</a></span>exportFunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::exportFunc </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;&#160;</td>
          <td class="paramname"><em>np</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82b1ab51f900080d0ebcad0632415cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b1ab51f900080d0ebcad0632415cd7">&#9670;&nbsp;</a></span>exportInp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::exportInp </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;&#160;</td>
          <td class="paramname"><em>np</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec16bad288d5165f8f0f77d230a1fc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec16bad288d5165f8f0f77d230a1fc34">&#9670;&nbsp;</a></span>exportMem()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::exportMem </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;&#160;</td>
          <td class="paramname"><em>np</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a476657f901b6fc1de9b68b683a320510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476657f901b6fc1de9b68b683a320510">&#9670;&nbsp;</a></span>exportReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::exportReg </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structilasynth_1_1npair__t.html">npair_t</a> &amp;&#160;</td>
          <td class="paramname"><em>np</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1018d4919a9146c7e79a5410bcbc0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1018d4919a9146c7e79a5410bcbc0e">&#9670;&nbsp;</a></span>exportUabs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::exportUabs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_abstraction.html">Abstraction</a> &amp;&#160;</td>
          <td class="paramname"><em>uabs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abb9ec52e2a421948a0f963c7cd61f18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9ec52e2a421948a0f963c7cd61f18b">&#9670;&nbsp;</a></span>finalExport()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::finalExport </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21968eaaa1ac6c0c2fc94d3407aee4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21968eaaa1ac6c0c2fc94d3407aee4b5">&#9670;&nbsp;</a></span>get_width()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ilasynth::VerilogExport::get_width </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_node.html">Node</a> *&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a486cb1ebd56cb965605bf1ce51583abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486cb1ebd56cb965605bf1ce51583abd">&#9670;&nbsp;</a></span>getArg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::getArg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_node.html">Node</a> *&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>i</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acc2f9742afaefdb684eba6805c553c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2f9742afaefdb684eba6805c553c44">&#9670;&nbsp;</a></span>getName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::getName </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_node.html">Node</a> *&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aade8b949042cfe32f59bd6e6e96af557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade8b949042cfe32f59bd6e6e96af557">&#9670;&nbsp;</a></span>logicalAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> ilasynth::VerilogExport::logicalAnd </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> &amp;&#160;</td>
          <td class="paramname"><em>c1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> &amp;&#160;</td>
          <td class="paramname"><em>c2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a849a5ce85216f87460e3278cad2fb1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a849a5ce85216f87460e3278cad2fb1c4">&#9670;&nbsp;</a></span>NewId() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::NewId </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a880e95bb97260bac97ba4a6ae2d7a196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a880e95bb97260bac97ba4a6ae2d7a196">&#9670;&nbsp;</a></span>NewId() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::NewId </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>refName</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e4d5ac5dc5f728c7004a38dffc9877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e4d5ac5dc5f728c7004a38dffc9877">&#9670;&nbsp;</a></span>nodeVistorFunc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::nodeVistorFunc </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_node.html">Node</a> *&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e1ee1502f60bc5255a6afb9d7d4a442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1ee1502f60bc5255a6afb9d7d4a442">&#9670;&nbsp;</a></span>setModuleName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::setModuleName </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>modName</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad93cf273e59ba3b03ed6de27a491d939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93cf273e59ba3b03ed6de27a491d939">&#9670;&nbsp;</a></span>start_iterate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::start_iterate </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_node.html">Node</a> *&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a691479a2c5ac790bba5f9a067388fbc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691479a2c5ac790bba5f9a067388fbc0">&#9670;&nbsp;</a></span>translateBitvectorOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::translateBitvectorOp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_bitvector_op.html">BitvectorOp</a> *&#160;</td>
          <td class="paramname"><em>bvop</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dba67936b0dab8092b8270c48682fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dba67936b0dab8092b8270c48682fba">&#9670;&nbsp;</a></span>translateBoolOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::translateBoolOp </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_bool_op.html">BoolOp</a> *&#160;</td>
          <td class="paramname"><em>boolop</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a984493149ca9d0a00014bf86efeeb474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984493149ca9d0a00014bf86efeeb474">&#9670;&nbsp;</a></span>visitMemNodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilasynth::VerilogExport::visitMemNodes </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classilasynth_1_1_node.html">Node</a> *&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> &amp;&#160;</td>
          <td class="paramname"><em>cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceilasynth.html#acf332db564d8a36ffd60e0d3064e1dd5">mem_write_entry_list_stack_t</a> &amp;&#160;</td>
          <td class="paramname"><em>writesStack</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8108bf4c0da7285a12ffcbfb50f709d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8108bf4c0da7285a12ffcbfb50f709d9">&#9670;&nbsp;</a></span>WidthToRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ilasynth::VerilogExport::WidthToRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>w</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a4959e764ce1aeead0cfbdead8961064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4959e764ce1aeead0cfbdead8961064e">&#9670;&nbsp;</a></span>always_stmts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a> ilasynth::VerilogExport::always_stmts</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a43b53b94f419ad0307f77ccb91f5efe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b53b94f419ad0307f77ccb91f5efe3">&#9670;&nbsp;</a></span>clkName</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::clkName</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7de45fad1dfdd89b32b54e3849c1163c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de45fad1dfdd89b32b54e3849c1163c">&#9670;&nbsp;</a></span>current_writes</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a> ilasynth::VerilogExport::current_writes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2826f6c0996899db2d84a962c85e77d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2826f6c0996899db2d84a962c85e77d9">&#9670;&nbsp;</a></span>ExternalMem</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ilasynth::VerilogExport::ExternalMem</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3afe6a8b9eed9d37267e87fbb86d8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3afe6a8b9eed9d37267e87fbb86d8ce">&#9670;&nbsp;</a></span>FunctionAsModule</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ilasynth::VerilogExport::FunctionAsModule</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d76adf0515cab3fee97af20d7fc01cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d76adf0515cab3fee97af20d7fc01cf">&#9670;&nbsp;</a></span>idCounter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ilasynth::VerilogExport::idCounter</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dc42314a86670276b5415c62edc1d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc42314a86670276b5415c62edc1d50">&#9670;&nbsp;</a></span>init_stmts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a> ilasynth::VerilogExport::init_stmts</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a78bbed06555d3456fa0c3c0443c8e459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bbed06555d3456fa0c3c0443c8e459">&#9670;&nbsp;</a></span>inputs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> ilasynth::VerilogExport::inputs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a21b1ac5616fe2c559b91c196a58a7431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b1ac5616fe2c559b91c196a58a7431">&#9670;&nbsp;</a></span>ite_stmts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#ae05f0d88c50b6239eea434f39e0a43b5">vlg_ite_stmts_t</a> ilasynth::VerilogExport::ite_stmts</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4176b5905162b39bedbcd6528bb35e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4176b5905162b39bedbcd6528bb35e9">&#9670;&nbsp;</a></span>mem_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> ilasynth::VerilogExport::mem_i</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fe893dc95593320056bf2078e479d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe893dc95593320056bf2078e479d27">&#9670;&nbsp;</a></span>mem_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> ilasynth::VerilogExport::mem_o</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2bbb74aa3888c05979d16362f63a5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bbb74aa3888c05979d16362f63a5f6">&#9670;&nbsp;</a></span>mems</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a79c3668fe90b93b3252096d0a28848de">vlg_mems_t</a> ilasynth::VerilogExport::mems</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a20ab29f23ebf9351dc47193df054225e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ab29f23ebf9351dc47193df054225e">&#9670;&nbsp;</a></span>moduleName</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::moduleName</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a56ccac4dcb60d7a74cbf2fe1289d846e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ccac4dcb60d7a74cbf2fe1289d846e">&#9670;&nbsp;</a></span>nmap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">vexpr_map_t</a> ilasynth::VerilogExport::nmap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0163edbc3ccdc6e1fb2fc793d04a13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0163edbc3ccdc6e1fb2fc793d04a13e">&#9670;&nbsp;</a></span>notCache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a97fd79e69e96e049450259ec72e702cd">rwmap_t</a> ilasynth::VerilogExport::notCache</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6df1948f6f54ae640b3f5e08165e7b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df1948f6f54ae640b3f5e08165e7b0e">&#9670;&nbsp;</a></span>outputs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> ilasynth::VerilogExport::outputs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a39b0f54621673afec6caf30348e9beda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39b0f54621673afec6caf30348e9beda">&#9670;&nbsp;</a></span>past_writes</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a> ilasynth::VerilogExport::past_writes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abbbffbfa47906ba6c56450a69bf7b6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbffbfa47906ba6c56450a69bf7b6c9">&#9670;&nbsp;</a></span>preheader</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> ilasynth::VerilogExport::preheader</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a648a403893d037aea3ebfbe3c829ed40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648a403893d037aea3ebfbe3c829ed40">&#9670;&nbsp;</a></span>regs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> ilasynth::VerilogExport::regs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0876e846294794336668528dee2c9036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0876e846294794336668528dee2c9036">&#9670;&nbsp;</a></span>rstName</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> ilasynth::VerilogExport::rstName</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afc86898dfa1caf240028e5a637e1741f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc86898dfa1caf240028e5a637e1741f">&#9670;&nbsp;</a></span>statements</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a> ilasynth::VerilogExport::statements</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a59dcd4d8f4edc54e7c1ffaa13d61c479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59dcd4d8f4edc54e7c1ffaa13d61c479">&#9670;&nbsp;</a></span>wires</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> ilasynth::VerilogExport::wires</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="_verilog_export_8hpp_source.html">VerilogExport.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
