#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 22 14:56:22 2023
# Process ID: 20560
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21892 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab5\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.xpr
INFO: [Project 1-313] Project file moved from 'D:/_Code/verilog/interface_lab/RVfpga_SoC' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/_Download/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
Successfully read diagram <swerv_soc> from BD file <D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.648 ; gain = 33.824
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int_v1_0:1.0 PWM_w_Int_v1_0_0
endgroup
set_property location {4 1611 227} [get_bd_cells PWM_w_Int_v1_0_0]
startgroup
make_bd_pins_external  [get_bd_pins PWM_w_Int_v1_0_0/LEDs]
endgroup
set_property name PWMs [get_bd_ports LEDs_0]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins PWM_w_Int_v1_0_0/s00_axi]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aclk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aresetn]
assign_bd_address [get_bd_addr_segs {PWM_w_Int_v1_0_0/s00_axi/reg0 }]
Slave segment </PWM_w_Int_v1_0_0/s00_axi/reg0> is being mapped into address space </axi2wb_intcon_wrapper_0/o_user_axi4> at <0x44A0_0000 [ 64K ]>
set_property offset 0x80120000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_PWM_w_Int_v1_0_0_reg0}]
save_bd_design
Wrote  : <D:\_Code\verilog\interface_lab\RVfpga_SoC_lab5\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_dat_i
/axi2wb_intcon_wrapper_0/wb_uart_ack_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_dat_i
/axi2wb_intcon_wrapper_0/wb_ptc_ack_i
/axi2wb_intcon_wrapper_0/wb_ptc_err_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : <D:\_Code\verilog\interface_lab\RVfpga_SoC_lab5\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 73.708 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 73.708 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Oct 22 15:05:06 2023] Launched swerv_soc_PWM_w_Int_v1_0_0_0_synth_1, swerv_soc_xbar_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_PWM_w_Int_v1_0_0_0_synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_0_synth_1/runme.log
swerv_soc_xbar_0_synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/swerv_soc_xbar_0_synth_1/runme.log
synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/synth_1/runme.log
[Sun Oct 22 15:05:06 2023] Launched impl_1...
Run output will be captured here: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.648 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 22 15:07:05 2023] Launched synth_1...
Run output will be captured here: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/synth_1/runme.log
[Sun Oct 22 15:07:05 2023] Launched impl_1...
Run output will be captured here: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 22 15:08:05 2023] Launched synth_1...
Run output will be captured here: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/synth_1/runme.log
[Sun Oct 22 15:08:05 2023] Launched impl_1...
Run output will be captured here: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 15:20:44 2023...
