// Seed: 1515181974
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2 == 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_3;
  assign id_3 = id_3;
  wire id_4;
  module_0(
      id_3, id_3
  );
  wire id_5;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2
    , id_20,
    output tri0 id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wand id_9,
    input uwire id_10
    , id_21,
    input wand id_11,
    output uwire id_12,
    output tri id_13,
    output uwire id_14,
    input tri1 id_15,
    output wand id_16,
    input uwire id_17,
    output wire id_18
);
  assign id_8 = 1;
  module_0(
      id_21, id_20
  );
endmodule
