// Seed: 2794567053
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  assign module_1.id_4 = 0;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_19 = id_14;
  genvar id_20;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    output tri1 id_15,
    input uwire id_16,
    output tri1 id_17,
    output supply0 id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri1 id_21,
    input tri1 id_22
    , id_28,
    output supply1 id_23,
    input wor id_24,
    input uwire id_25,
    output tri1 id_26
);
  assign id_23 = (id_20);
  nand primCall (
      id_10,
      id_9,
      id_19,
      id_13,
      id_28,
      id_4,
      id_11,
      id_8,
      id_24,
      id_0,
      id_14,
      id_20,
      id_3,
      id_16,
      id_12,
      id_7,
      id_22,
      id_25
  );
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
endmodule
