
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
###############################
#                             #
# Create By Yufan Yue 2023.10 #
#                             #
###############################
set COURSE_NAME $::env(MK_COURSE_NAME)
EECS598-002
puts "\[$COURSE_NAME\] Running script [info script]\n"
[EECS598-002] Running script /home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/script/pe_synth.tcl

set PDK_PATH $::env(SAED32_PATH)
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK
puts "PDK path at $PDK_PATH"
PDK path at /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK
set DESIGN_NAME $::env(MK_DESIGN_NAME)
pe
set RTL_SOURCE_FILES   [glob -nocomplain ../sv/sys_defs.svh ../sv/zero_psum_gen.sv ../sv/pe_array.sv ../sv/pe.sv ../sv/adder_fixed.sv ../sv/mult_fixed.sv src/*.v	src/*.sv src/*.vh src/*.svh]
../sv/sys_defs.svh ../sv/zero_psum_gen.sv ../sv/pe_array.sv ../sv/pe.sv ../sv/adder_fixed.sv ../sv/mult_fixed.sv
set NETLIST_FILES ""
set DESIGN_DEFINES ""
set DESIGN_PATH          "[pwd]"
/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn
set REPORTS_DIR "${DESIGN_PATH}/reports"
/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/reports
set RESULTS_DIR "${DESIGN_PATH}/results"
/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/results
set CONSTRAINTS_FILE "${DESIGN_PATH}/script/constraints.tcl"
/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/script/constraints.tcl
set USE_NUM_CORES $::env(MK_USE_NUM_CORES)
4
set ADDITIONAL_SEARCH_PATH ""
set MEM_SUFFIX $::env(MK_MEM_SUFFIX)
typ_1d05_25
##########################################################################################
# Library Setup Variables
##########################################################################################
#  Target technology logical libraries
# set MAX_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db"]
set TYP_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db"]
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
# set MIN_LIBRARY_SET               [glob -nocomplain "${PDK_PATH}/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db"]
set corner_case "typ"
typ
set TARGET_LIBRARY_FILES        ${TYP_LIBRARY_SET}
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
set ADDITIONAL_LINK_LIB_FILES   "[glob -nocomplain ${DESIGN_PATH}/memory/db/*_${MEM_SUFFIX}_ccs.db]
                                   [glob -nocomplain ${DESIGN_PATH}/blocks/*/export/*.db]"

                                   
set_app_var sh_new_variable_message false
false
#################################################################################
# Design Compiler Setup Variables
#################################################################################
set_host_options -max_cores [expr min(6, ${USE_NUM_CORES})]
1
if { ! [file exists $REPORTS_DIR] } { file mkdir ${REPORTS_DIR} }
if { ! [file exists $RESULTS_DIR] } { file mkdir ${RESULTS_DIR} }
#################################################################################
# Search Path Setup
#
# Set up the search path to find the libraries and design files.
#################################################################################
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.  . /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn /usr/caen/synopsys-synth-2022.03-SP3/dw/syn_ver /usr/caen/synopsys-synth-2022.03-SP3/dw/sim_ver
#################################################################################
# Library Setup
#
# This section is designed to work with the settings from common_setup.tcl
# without any additional modification.
#################################################################################
set_app_var target_library ${TARGET_LIBRARY_FILES}
/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
* /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db 
                                    dw_foundation.sldb
check_library > ${REPORTS_DIR}/${DESIGN_NAME}.check_library.rpt
#################################################################################
# Read in the RTL Design
#
# Read in the RTL source files or read in the elaborated design (.ddc).
#################################################################################
if { ! [file exists ${DESIGN_NAME}_dclib] } { file mkdir ${DESIGN_NAME}_dclib }
define_design_lib WORK -path ${DESIGN_PATH}/${DESIGN_NAME}_dclib
1
if { [llength $NETLIST_FILES] > 0} { read_verilog -netlist $NETLIST_FILES }
if { ![analyze -define ${DESIGN_DEFINES} -f sverilog $RTL_SOURCE_FILES] } { exit 1 }
Running PRESTO HDLC
Compiling source file ../sv/sys_defs.svh
Compiling source file ../sv/zero_psum_gen.sv
Compiling source file ../sv/pe_array.sv
Compiling source file ../sv/pe.sv
Compiling source file ../sv/adder_fixed.sv
Compiling source file ../sv/mult_fixed.sv
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
elaborate ${DESIGN_NAME}
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../sv/pe.sv:101: signed to unsigned assignment occurs. (VER-318)
Warning:  ../sv/pe.sv:337: signed to unsigned assignment occurs. (VER-318)
Warning:  ../sv/pe.sv:443: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 180 in file
	'../sv/pe.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           187            |    user/user     |
===============================================

Inferred memory devices in process
	in routine pe line 79 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_mode_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 85 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   filter_ram_reg    | Flip-flop |  352  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 109 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    conv_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 120 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   filter_ptr_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 130 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| conv_done_soon_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 171 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  section_valid_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 224 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ifmap_ram_reg    | Flip-flop |  96   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 246 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    start_ptr_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 279 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mult_out_ff_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    mult_inA_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    mult_inB_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 330 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  adder_out_ff_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 341 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    psum_idx_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 351 in file
		'../sv/pe.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  data_valid_wb_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  psum_idx_mult_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum_idx_accum_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   psum_idx_wb_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| filter_ptr_mult_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| filter_ptr_accum_reg | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  filter_ptr_wb_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  conv_cnt_mult_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  conv_cnt_accum_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   conv_cnt_wb_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| data_valid_mult_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| data_valid_accum_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine pe line 392 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    psum_ram_reg     | Flip-flop |  48   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 400 in file
		'../sv/pe.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| psum_output_buffer_reg | Flip-flop |  48   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine pe line 425 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   psum_ready_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 434 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    psum_out_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe line 451 in file
		'../sv/pe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      pe/94       |   4    |   56    |      2       |
|      pe/128      |   4    |   88    |      2       |
|      pe/397      |   4    |   12    |      2       |
|      pe/413      |   4    |    1    |      2       |
|      pe/420      |   4    |    1    |      2       |
|      pe/431      |   4    |   12    |      2       |
======================================================
Presto compilation completed successfully. (pe)
Elaborated 1 design.
Current design is now 'pe'.
Information: Building the design 'mult_fixed'. (HDL-193)
Warning:  ../sv/mult_fixed.sv:9: unsigned to signed assignment occurs. (VER-318)
Warning:  ../sv/mult_fixed.sv:12: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully. (mult_fixed)
Information: Building the design 'adder_fixed'. (HDL-193)
Warning:  ../sv/adder_fixed.sv:13: signed to unsigned assignment occurs. (VER-318)
Warning:  ../sv/adder_fixed.sv:19: unsigned to signed assignment occurs. (VER-318)
Presto compilation completed successfully. (adder_fixed)
1
check_design -multiple_designs
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Thu Dec  7 14:22:41 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              12
    Cells do not drive (LINT-1)                                    11
    Nets connected to multiple pins on same cell (LINT-33)          1

Designs                                                             1
    Multiply instantiated designs (LINT-45)                         1
--------------------------------------------------------------------------------

Warning: In design 'pe', cell 'C3069' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'C3072' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'C3082' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'C3176' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'C3177' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'B_82' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'C3182' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'B_83' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'B_84' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'C3247' does not drive any nets. (LINT-1)
Warning: In design 'pe', cell 'C3252' does not drive any nets. (LINT-1)
Warning: In design 'pe', the same net is connected to more than one pin on submodule 'MAC_ADDER'. (LINT-33)
   Net 'mult_out_ff[7]' is connected to pins 'inA[11]', 'inA[10]'', 'inA[9]', 'inA[8]', 'inA[7]'.
Information: Design 'adder_fixed' is instantiated 2 times. (LINT-45)
         Cell 'MAC_ADDER' in design 'pe' 
         Cell 'ACCUM_ADDER' in design 'pe' 
1
current_design ${DESIGN_NAME}
Current design is 'pe'.
{pe}
link

  Linking design 'pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/pe.db, etc
  saed32rvt_tt1p05v25c (library)
                              /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db
  dw_foundation.sldb (library)
                              /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

1
puts "\[$COURSE_NAME\] Sourcing script file [which ${CONSTRAINTS_FILE}]\n"
[EECS598-002] Sourcing script file /home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/script/constraints.tcl

source -echo -verbose ${CONSTRAINTS_FILE}
set_max_transition 0.150 ${DESIGN_NAME}
1
set_input_transition 0.080 [all_inputs]
1
set_max_transition 0.080 [all_outputs]
1
set clock_period 5
5
set clock_uncertainty [expr $clock_period * 0.10]
0.5
set clock_transition 0.080
0.080
set clock_latency 0.2
0.2
create_clock -name core_clk -period $clock_period [get_ports clk]
1
set_clock_uncertainty $clock_uncertainty [get_clocks core_clk]
1
set_clock_transition $clock_transition [get_clocks core_clk]
1
set_clock_latency $clock_latency [get_clocks core_clk]
1
set_load 0.3 [all_outputs]
1
set_driving_cell -no_design_rule -lib_cell NBUFFX4_RVT [all_inputs]
1
remove_input_delay -clock core_clk [get_ports clk]
1
# Fix hold time violation
set_fix_hold core_clk
1
set_false_path -from [get_ports -filter "direction == in" rst]
1
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.check_timing.rpt {check_timing}
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'adder_fixed' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'adder_fixed' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'mult_fixed' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'alt1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_6_1_6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_3_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_3_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_3_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_4_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_12_12_13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_6_6_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_12_12_13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_9_8_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GEQ_UNS_OP_5_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GT_UNS_OP_5_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GT_UNS_OP_5_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_6_6_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'pe' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
rst
mode_in[1]
mode_in[0]
change_mode
ifmap_packet[valid]
ifmap_packet[packet_idx][4]
ifmap_packet[packet_idx][3]
ifmap_packet[packet_idx][2]
ifmap_packet[packet_idx][1]
ifmap_packet[packet_idx][0]
ifmap_packet[data][3][7]
ifmap_packet[data][3][6]
ifmap_packet[data][3][5]
ifmap_packet[data][3][4]
ifmap_packet[data][3][3]
ifmap_packet[data][3][2]
ifmap_packet[data][3][1]
ifmap_packet[data][3][0]
ifmap_packet[data][2][7]
ifmap_packet[data][2][6]
ifmap_packet[data][2][5]
ifmap_packet[data][2][4]
ifmap_packet[data][2][3]
ifmap_packet[data][2][2]
ifmap_packet[data][2][1]
ifmap_packet[data][2][0]
ifmap_packet[data][1][7]
ifmap_packet[data][1][6]
ifmap_packet[data][1][5]
ifmap_packet[data][1][4]
ifmap_packet[data][1][3]
ifmap_packet[data][1][2]
ifmap_packet[data][1][1]
ifmap_packet[data][1][0]
ifmap_packet[data][0][7]
ifmap_packet[data][0][6]
ifmap_packet[data][0][5]
ifmap_packet[data][0][4]
ifmap_packet[data][0][3]
ifmap_packet[data][0][2]
ifmap_packet[data][0][1]
ifmap_packet[data][0][0]
filter_packet[valid]
filter_packet[packet_idx][4]
filter_packet[packet_idx][3]
filter_packet[packet_idx][2]
filter_packet[packet_idx][1]
filter_packet[packet_idx][0]
filter_packet[data][3][7]
filter_packet[data][3][6]
filter_packet[data][3][5]
filter_packet[data][3][4]
filter_packet[data][3][3]
filter_packet[data][3][2]
filter_packet[data][3][1]
filter_packet[data][3][0]
filter_packet[data][2][7]
filter_packet[data][2][6]
filter_packet[data][2][5]
filter_packet[data][2][4]
filter_packet[data][2][3]
filter_packet[data][2][2]
filter_packet[data][2][1]
filter_packet[data][2][0]
filter_packet[data][1][7]
filter_packet[data][1][6]
filter_packet[data][1][5]
filter_packet[data][1][4]
filter_packet[data][1][3]
filter_packet[data][1][2]
filter_packet[data][1][1]
filter_packet[data][1][0]
filter_packet[data][0][7]
filter_packet[data][0][6]
filter_packet[data][0][5]
filter_packet[data][0][4]
filter_packet[data][0][3]
filter_packet[data][0][2]
filter_packet[data][0][1]
filter_packet[data][0][0]
op_stage_in[1]
op_stage_in[0]
psum_in[valid]
psum_in[filter_idx][1]
psum_in[filter_idx][0]
psum_in[psum][11]
psum_in[psum][10]
psum_in[psum][9]
psum_in[psum][8]
psum_in[psum][7]
psum_in[psum][6]
psum_in[psum][5]
psum_in[psum][4]
psum_in[psum][3]
psum_in[psum][2]
psum_in[psum][1]
psum_in[psum][0]
psum_ack_in
conv_continue

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
conv_done
cur_mode_reg[0]/next_state
cur_mode_reg[0]/synch_enable
cur_mode_reg[1]/next_state
cur_mode_reg[1]/synch_enable
error
filter_ram_reg[0][0][0]/next_state
filter_ram_reg[0][0][1]/next_state
filter_ram_reg[0][0][2]/next_state
filter_ram_reg[0][0][3]/next_state
filter_ram_reg[0][0][4]/next_state
filter_ram_reg[0][0][5]/next_state
filter_ram_reg[0][0][6]/next_state
filter_ram_reg[0][0][7]/next_state
filter_ram_reg[0][1][0]/next_state
filter_ram_reg[0][1][1]/next_state
filter_ram_reg[0][1][2]/next_state
filter_ram_reg[0][1][3]/next_state
filter_ram_reg[0][1][4]/next_state
filter_ram_reg[0][1][5]/next_state
filter_ram_reg[0][1][6]/next_state
filter_ram_reg[0][1][7]/next_state
filter_ram_reg[0][2][0]/next_state
filter_ram_reg[0][2][1]/next_state
filter_ram_reg[0][2][2]/next_state
filter_ram_reg[0][2][3]/next_state
filter_ram_reg[0][2][4]/next_state
filter_ram_reg[0][2][5]/next_state
filter_ram_reg[0][2][6]/next_state
filter_ram_reg[0][2][7]/next_state
filter_ram_reg[0][3][0]/next_state
filter_ram_reg[0][3][1]/next_state
filter_ram_reg[0][3][2]/next_state
filter_ram_reg[0][3][3]/next_state
filter_ram_reg[0][3][4]/next_state
filter_ram_reg[0][3][5]/next_state
filter_ram_reg[0][3][6]/next_state
filter_ram_reg[0][3][7]/next_state
filter_ram_reg[1][0][0]/next_state
filter_ram_reg[1][0][1]/next_state
filter_ram_reg[1][0][2]/next_state
filter_ram_reg[1][0][3]/next_state
filter_ram_reg[1][0][4]/next_state
filter_ram_reg[1][0][5]/next_state
filter_ram_reg[1][0][6]/next_state
filter_ram_reg[1][0][7]/next_state
filter_ram_reg[1][1][0]/next_state
filter_ram_reg[1][1][1]/next_state
filter_ram_reg[1][1][2]/next_state
filter_ram_reg[1][1][3]/next_state
filter_ram_reg[1][1][4]/next_state
filter_ram_reg[1][1][5]/next_state
filter_ram_reg[1][1][6]/next_state
filter_ram_reg[1][1][7]/next_state
filter_ram_reg[1][2][0]/next_state
filter_ram_reg[1][2][1]/next_state
filter_ram_reg[1][2][2]/next_state
filter_ram_reg[1][2][3]/next_state
filter_ram_reg[1][2][4]/next_state
filter_ram_reg[1][2][5]/next_state
filter_ram_reg[1][2][6]/next_state
filter_ram_reg[1][2][7]/next_state
filter_ram_reg[1][3][0]/next_state
filter_ram_reg[1][3][1]/next_state
filter_ram_reg[1][3][2]/next_state
filter_ram_reg[1][3][3]/next_state
filter_ram_reg[1][3][4]/next_state
filter_ram_reg[1][3][5]/next_state
filter_ram_reg[1][3][6]/next_state
filter_ram_reg[1][3][7]/next_state
filter_ram_reg[2][0][0]/next_state
filter_ram_reg[2][0][1]/next_state
filter_ram_reg[2][0][2]/next_state
filter_ram_reg[2][0][3]/next_state
filter_ram_reg[2][0][4]/next_state
filter_ram_reg[2][0][5]/next_state
filter_ram_reg[2][0][6]/next_state
filter_ram_reg[2][0][7]/next_state
filter_ram_reg[2][1][0]/next_state
filter_ram_reg[2][1][1]/next_state
filter_ram_reg[2][1][2]/next_state
filter_ram_reg[2][1][3]/next_state
filter_ram_reg[2][1][4]/next_state
filter_ram_reg[2][1][5]/next_state
filter_ram_reg[2][1][6]/next_state
filter_ram_reg[2][1][7]/next_state
filter_ram_reg[2][2][0]/next_state
filter_ram_reg[2][2][1]/next_state
filter_ram_reg[2][2][2]/next_state
filter_ram_reg[2][2][3]/next_state
filter_ram_reg[2][2][4]/next_state
filter_ram_reg[2][2][5]/next_state
filter_ram_reg[2][2][6]/next_state
filter_ram_reg[2][2][7]/next_state
filter_ram_reg[2][3][0]/next_state
filter_ram_reg[2][3][1]/next_state
filter_ram_reg[2][3][2]/next_state
filter_ram_reg[2][3][3]/next_state
filter_ram_reg[2][3][4]/next_state
filter_ram_reg[2][3][5]/next_state
filter_ram_reg[2][3][6]/next_state
filter_ram_reg[2][3][7]/next_state
filter_ram_reg[3][0][0]/next_state
filter_ram_reg[3][0][1]/next_state
filter_ram_reg[3][0][2]/next_state
filter_ram_reg[3][0][3]/next_state
filter_ram_reg[3][0][4]/next_state
filter_ram_reg[3][0][5]/next_state
filter_ram_reg[3][0][6]/next_state
filter_ram_reg[3][0][7]/next_state
filter_ram_reg[3][1][0]/next_state
filter_ram_reg[3][1][1]/next_state
filter_ram_reg[3][1][2]/next_state
filter_ram_reg[3][1][3]/next_state
filter_ram_reg[3][1][4]/next_state
filter_ram_reg[3][1][5]/next_state
filter_ram_reg[3][1][6]/next_state
filter_ram_reg[3][1][7]/next_state
filter_ram_reg[3][2][0]/next_state
filter_ram_reg[3][2][1]/next_state
filter_ram_reg[3][2][2]/next_state
filter_ram_reg[3][2][3]/next_state
filter_ram_reg[3][2][4]/next_state
filter_ram_reg[3][2][5]/next_state
filter_ram_reg[3][2][6]/next_state
filter_ram_reg[3][2][7]/next_state
filter_ram_reg[3][3][0]/next_state
filter_ram_reg[3][3][1]/next_state
filter_ram_reg[3][3][2]/next_state
filter_ram_reg[3][3][3]/next_state
filter_ram_reg[3][3][4]/next_state
filter_ram_reg[3][3][5]/next_state
filter_ram_reg[3][3][6]/next_state
filter_ram_reg[3][3][7]/next_state
full
psum_ack_out
psum_out[filter_idx][0]
psum_out[filter_idx][1]
psum_out[psum][0]
psum_out[psum][1]
psum_out[psum][2]
psum_out[psum][3]
psum_out[psum][4]
psum_out[psum][5]
psum_out[psum][6]
psum_out[psum][7]
psum_out[psum][8]
psum_out[psum][9]
psum_out[psum][10]
psum_out[psum][11]
psum_out[valid]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
{clk}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs] ${ports_clock_root}]
1
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Replace special characters with non-special ones before writing out the synthesized netlist.
# For example \bus[5] -> bus_5_
set_app_var verilogout_no_tri true
true
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Check for Design Problems
#################################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Thu Dec  7 14:22:42 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               4
    Cells do not drive (LINT-1)                                     3
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               16
    Unloaded nets (LINT-2)                                         16
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
check_design > ${REPORTS_DIR}/${DESIGN_NAME}.check_design.rpt
set_app_var compile_ultra_ungroup_dw true
true
ungroup -all -flatten
1
# append compile_ultra_options " -no_autoungroup"
# puts "Information: Starting compile_ultra with the following flags: $compile_ultra_options"
# compile_ultra $compile_ultra_options
#compile_ultra
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

Error: Found an unmapped cell 'cur_mode_reg[1]' in the design. (OPT-920)
1
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#       .spef:   Topographical mode parasitics for PrimeTime
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
# If this will be a sub-block in a hierarchical design, uniquify the block
# unique names to avoid name collisions when integrating the design at the
# toplevel
set uniquify_naming_style "${DESIGN_NAME}_%s_%d"
pe_%s_%d
uniquify -force
1
# Use naming rules to preserve structs
define_name_rules verilog -preserve_struct_ports -case_insensitive
1
report_names -rules verilog > ${REPORTS_DIR}/${DESIGN_NAME}.name_change.rpt
change_names -rules verilog -hierarchy
1
#################################################################################
# Write out Design
#################################################################################
write -format verilog -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.v
Writing verilog file '/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/results/pe.mapped.v'.
Warning: Module pe contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
write -format svsim              -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.svsim
Writing svsim file '/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/results/pe.mapped.svsim'.
1
write -format ddc     -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.ddc
Writing ddc file '/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/results/pe.mapped.ddc'.
1
#################################################################################
# Write out Design Data
#################################################################################
# Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
write_parasitics -output ${RESULTS_DIR}/${DESIGN_NAME}.mapped.spef
Information: Writing parasitics to file '/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/results/pe.mapped.spef'. (WP-3)
1
write_sdf ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/results/pe.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'pe' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
# Do not write out net RC info into SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
write_sdc -nosplit ${RESULTS_DIR}/${DESIGN_NAME}.mapped.sdc
1
#################################################################################
# Generate Final Reports
#################################################################################
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.units.rpt {report_units}
************************************
Report : units
Design : pe
Version: T-2022.03-SP3
Date   : Thu Dec  7 14:22:44 2023

************************************
Units
------------------------------------
Time_unit            : 1.0e-09 Second(ns)
Capacitive_load_unit : 1.0e-15 Farad(fF)
Resistance_unit      : 1.0e+6 Ohm(MOhm)
Voltage_unit         : 1 Volt
Power_unit           : N/A
Current_unit         : 1.0e-06 Amp(uA)
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.fanout.rpt {report_net_fanout -high_fanout}
Information: Changed wire load model for 'alt1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_12_12_13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_12_12_13' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW02_mult' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*MULT_TC_OP_9_8_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_6_1_6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_2_1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_3_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_3_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_3_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_4_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_4_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_6_6_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GEQ_UNS_OP_5_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GT_UNS_OP_5_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GT_UNS_OP_5_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_6_6_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating graph... (UID-83)
Warning: Design 'pe' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : net fanout
        -high_fanout
Design : pe
Version: T-2022.03-SP3
Date   : Thu Dec  7 14:22:45 2023
****************************************


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
pe                     ForQA             saed32rvt_tt1p05v25c
*EQ_UNS_OP_4_5_1       ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width5       ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_4_1_4      ForQA             saed32rvt_tt1p05v25c
DW01_inc_width4        ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_2_1_2      ForQA             saed32rvt_tt1p05v25c
DW01_inc_width2        ForQA             saed32rvt_tt1p05v25c
*EQ_UNS_OP_6_6_1       ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width6       ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width5       ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_4_1_5      ForQA             saed32rvt_tt1p05v25c
DW01_inc_width5        ForQA             saed32rvt_tt1p05v25c
*GT_UNS_OP_5_4_1       ForQA             saed32rvt_tt1p05v25c
DW01_cmp2_width5       ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_4_3_5      ForQA             saed32rvt_tt1p05v25c
DW01_add_width5        ForQA             saed32rvt_tt1p05v25c
DW01_cmp2_width5       ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_4_3_4      ForQA             saed32rvt_tt1p05v25c
DW01_add_width4        ForQA             saed32rvt_tt1p05v25c
*SUB_UNS_OP_4_4_4      ForQA             saed32rvt_tt1p05v25c
DW01_sub_width4        ForQA             saed32rvt_tt1p05v25c
DW01_add_width4        ForQA             saed32rvt_tt1p05v25c
DW01_inc_width4        ForQA             saed32rvt_tt1p05v25c
DW01_sub_width4        ForQA             saed32rvt_tt1p05v25c
DW01_inc_width4        ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width5       ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_4_4_5      ForQA             saed32rvt_tt1p05v25c
DW01_add_width5        ForQA             saed32rvt_tt1p05v25c
*GEQ_UNS_OP_5_4_1      ForQA             saed32rvt_tt1p05v25c
DW01_cmp2_width5       ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_4_4_4      ForQA             saed32rvt_tt1p05v25c
DW01_add_width4        ForQA             saed32rvt_tt1p05v25c
DW01_sub_width4        ForQA             saed32rvt_tt1p05v25c
DW01_add_width4        ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width5       ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width6       ForQA             saed32rvt_tt1p05v25c
*ADD_UNS_OP_6_1_6      ForQA             saed32rvt_tt1p05v25c
DW01_inc_width6        ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width5       ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width5       ForQA             saed32rvt_tt1p05v25c
DW01_cmp6_width5       ForQA             saed32rvt_tt1p05v25c
*MULT_TC_OP_9_8_16     ForQA             saed32rvt_tt1p05v25c
DW02_mult              ForQA             saed32rvt_tt1p05v25c
*ADD_TC_OP_12_12_13    ForQA             saed32rvt_tt1p05v25c
DW01_add_width13       ForQA             saed32rvt_tt1p05v25c
DW01_add_width13       ForQA             saed32rvt_tt1p05v25c


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
n_Logic0_             5341   dr, h        1001802.88    U2/**logic_0**
clk                    661   dr             528.58      clk
1
redirect -tee ${REPORTS_DIR}/${DESIGN_NAME}.qor.rpt {report_qor}
 
****************************************
Report : qor
Design : pe
Version: T-2022.03-SP3
Date   : Thu Dec  7 14:22:45 2023
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:          0.21
  Critical Path Slack:           4.29
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.49
  Total Hold Violation:       -542.86
  No. of Hold Violations:     1183.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         60
  Hierarchical Port Count:        893
  Leaf Cell Count:               2001
  Buf/Inv Cell Count:             340
  Buf Cell Count:                  88
  Inv Cell Count:                 252
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1340
  Sequential Cell Count:          661
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        0.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              0.000000
  Total Buffer Area:             0.00
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:               2486.418115
  -----------------------------------
  Cell Area:                 0.000000
  Design Area:            2486.418115


  Design Rules
  -----------------------------------
  Total Number of Nets:          2886
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi18.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.00
  Overall Compile Wall Clock Time:     0.00

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.49  TNS: 542.86  Number of Violating Paths: 1183

  --------------------------------------------------------------------


1
report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.timing.rpt
report_clock_timing -type summary > ${REPORTS_DIR}/${DESIGN_NAME}.clock_timing.rpt
report_timing -delay_type max -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.max_timing.rpt
report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.min_timing.rpt
report_area -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.area.rpt
report_power -nosplit > ${REPORTS_DIR}/${DESIGN_NAME}.power.rpt
puts "\[$COURSE_NAME\] Completed script [info script]\n"
[EECS598-002] Completed script /home/jpshen/eecs598mlvlsi/proj/Amadeus/rtl/syn/script/pe_synth.tcl

exit

Memory usage for this session 244 Mbytes.
Memory usage for this session including child processes 244 Mbytes.
CPU usage for this session 5 seconds ( 0.00 hours ).
Elapsed time for this session 13 seconds ( 0.00 hours ).

Thank you...
