Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 12:21:00 2019
| Host         : travis-job-71bfd861-23d7-4c84-aa8a-a5308250980b running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.437        0.000                      0                13602        0.031        0.000                      0                13598        0.264        0.000                       0                  4671  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.962        0.000                      0                   13        0.313        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    2.232        0.000                      0                  428        0.121        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.949        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.437        0.000                      0                12931        0.031        0.000                      0                12931        3.750        0.000                       0                  4312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.680        0.000                      0                    1                                                                        
                   eth_rx_clk               2.433        0.000                      0                    1                                                                        
                   eth_tx_clk               2.327        0.000                      0                    1                                                                        
                   sys_clk                  2.331        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.580ns (32.572%)  route 1.201ns (67.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.822     7.506    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.630 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.009    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.228    
                         clock uncertainty           -0.053    11.175    
    SLICE_X62Y43         FDSE (Setup_fdse_C_CE)      -0.205    10.970    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.580ns (32.572%)  route 1.201ns (67.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.822     7.506    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.630 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.009    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.228    
                         clock uncertainty           -0.053    11.175    
    SLICE_X62Y43         FDSE (Setup_fdse_C_CE)      -0.205    10.970    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.580ns (32.572%)  route 1.201ns (67.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.822     7.506    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.630 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.009    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.228    
                         clock uncertainty           -0.053    11.175    
    SLICE_X62Y43         FDSE (Setup_fdse_C_CE)      -0.205    10.970    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.580ns (32.572%)  route 1.201ns (67.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.822     7.506    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.630 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.009    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.228    
                         clock uncertainty           -0.053    11.175    
    SLICE_X62Y43         FDSE (Setup_fdse_C_CE)      -0.205    10.970    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.580ns (32.133%)  route 1.225ns (67.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.827     7.511    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.635 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.033    netsoc_ic_reset_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X63Y43         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.328    11.206    
                         clock uncertainty           -0.053    11.153    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)       -0.067    11.086    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.580ns (35.437%)  route 1.057ns (64.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.057     7.741    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.865 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.865    netsoc_reset_counter0[0]
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.228    
                         clock uncertainty           -0.053    11.175    
    SLICE_X62Y43         FDSE (Setup_fdse_C_D)        0.029    11.204    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.682%)  route 1.045ns (64.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.045     7.730    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.854 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.854    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.228    
                         clock uncertainty           -0.053    11.175    
    SLICE_X62Y43         FDSE (Setup_fdse_C_D)        0.031    11.206    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.606ns (36.447%)  route 1.057ns (63.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.640     6.228    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.456     6.684 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.057     7.741    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.150     7.891 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.891    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.228    
                         clock uncertainty           -0.053    11.175    
    SLICE_X62Y43         FDSE (Setup_fdse_C_D)        0.075    11.250    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.419ns (44.700%)  route 0.518ns (55.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.639     6.227    clk200_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.419     6.646 r  FDPE_3/Q
                         net (fo=5, routed)           0.518     7.164    clk200_rst
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.189    
                         clock uncertainty           -0.053    11.136    
    SLICE_X62Y43         FDSE (Setup_fdse_C_S)       -0.604    10.532    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.419ns (44.700%)  route 0.518ns (55.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 10.878 - 5.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.639     6.227    clk200_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.419     6.646 r  FDPE_3/Q
                         net (fo=5, routed)           0.518     7.164    clk200_rst
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.522    10.878    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.189    
                         clock uncertainty           -0.053    11.136    
    SLICE_X62Y43         FDSE (Setup_fdse_C_S)       -0.604    10.532    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  3.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.597     1.877    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.141     2.018 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.236     2.253    netsoc_reset_counter[2]
    SLICE_X62Y43         LUT4 (Prop_lut4_I0_O)        0.043     2.296 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.296    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.551     1.877    
    SLICE_X62Y43         FDSE (Hold_fdse_C_D)         0.107     1.984    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.230ns (54.066%)  route 0.195ns (45.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.597     1.877    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.128     2.005 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.195     2.200    netsoc_reset_counter[1]
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.102     2.302 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.302    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.551     1.877    
    SLICE_X62Y43         FDSE (Hold_fdse_C_D)         0.107     1.984    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.597     1.877    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.141     2.018 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.236     2.253    netsoc_reset_counter[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.298 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.298    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.551     1.877    
    SLICE_X62Y43         FDSE (Hold_fdse_C_D)         0.092     1.969    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.206%)  route 0.190ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.596     1.876    clk200_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.128     2.004 r  FDPE_3/Q
                         net (fo=5, routed)           0.190     2.194    clk200_rst
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X62Y43         FDSE (Hold_fdse_C_S)        -0.072     1.842    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.206%)  route 0.190ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.596     1.876    clk200_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.128     2.004 r  FDPE_3/Q
                         net (fo=5, routed)           0.190     2.194    clk200_rst
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X62Y43         FDSE (Hold_fdse_C_S)        -0.072     1.842    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.206%)  route 0.190ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.596     1.876    clk200_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.128     2.004 r  FDPE_3/Q
                         net (fo=5, routed)           0.190     2.194    clk200_rst
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X62Y43         FDSE (Hold_fdse_C_S)        -0.072     1.842    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.206%)  route 0.190ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.596     1.876    clk200_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE (Prop_fdpe_C_Q)         0.128     2.004 r  FDPE_3/Q
                         net (fo=5, routed)           0.190     2.194    clk200_rst
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.914    
    SLICE_X62Y43         FDSE (Hold_fdse_C_S)        -0.072     1.842    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.226ns (46.149%)  route 0.264ns (53.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.597     1.877    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.128     2.005 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.136     2.140    netsoc_reset_counter[3]
    SLICE_X62Y43         LUT6 (Prop_lut6_I3_O)        0.098     2.238 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.366    netsoc_ic_reset_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X63Y43         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.538     1.890    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.070     1.960    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.277%)  route 0.409ns (68.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.597     1.877    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.141     2.018 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.409     2.426    netsoc_reset_counter[0]
    SLICE_X62Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.471 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.471    netsoc_reset_counter0[0]
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.877    
    SLICE_X62Y43         FDSE (Hold_fdse_C_D)         0.091     1.968    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.226ns (47.670%)  route 0.248ns (52.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.597     1.877    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDSE (Prop_fdse_C_Q)         0.128     2.005 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.132     2.137    netsoc_reset_counter[3]
    SLICE_X62Y43         LUT4 (Prop_lut4_I3_O)        0.098     2.235 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.351    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.868     2.427    clk200_clk
    SLICE_X62Y43         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.877    
    SLICE_X62Y43         FDSE (Hold_fdse_C_CE)       -0.039     1.838    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.513    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X61Y43     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X61Y43     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y43     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y43     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y43     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y43     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y43     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y43     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X61Y43     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y43     netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.534ns (27.965%)  route 3.951ns (72.035%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 9.442 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.326     5.755    ethmac_crc32_checker_fifo_out
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.879 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.323     6.202    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.326 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.723     7.050    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.442     9.442    eth_rx_clk
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.080     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X29Y14         FDSE (Setup_fdse_C_CE)      -0.205     9.282    ethmac_crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.534ns (27.965%)  route 3.951ns (72.035%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 9.442 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.326     5.755    ethmac_crc32_checker_fifo_out
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.879 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.323     6.202    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.326 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.723     7.050    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.442     9.442    eth_rx_clk
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.080     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X29Y14         FDSE (Setup_fdse_C_CE)      -0.205     9.282    ethmac_crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.534ns (27.965%)  route 3.951ns (72.035%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 9.442 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.326     5.755    ethmac_crc32_checker_fifo_out
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.879 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.323     6.202    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.326 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.723     7.050    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.442     9.442    eth_rx_clk
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
                         clock pessimism              0.080     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X29Y14         FDSE (Setup_fdse_C_CE)      -0.205     9.282    ethmac_crc32_checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.534ns (27.965%)  route 3.951ns (72.035%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 9.442 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.326     5.755    ethmac_crc32_checker_fifo_out
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.879 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.323     6.202    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.326 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.723     7.050    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.442     9.442    eth_rx_clk
    SLICE_X29Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
                         clock pessimism              0.080     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X29Y14         FDSE (Setup_fdse_C_CE)      -0.205     9.282    ethmac_crc32_checker_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.534ns (28.666%)  route 3.817ns (71.334%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 9.442 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.326     5.755    ethmac_crc32_checker_fifo_out
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.879 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.323     6.202    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.326 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.589     6.916    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X28Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.442     9.442    eth_rx_clk
    SLICE_X28Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[30]/C
                         clock pessimism              0.080     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X28Y13         FDSE (Setup_fdse_C_CE)      -0.205     9.282    ethmac_crc32_checker_crc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.534ns (28.666%)  route 3.817ns (71.334%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 9.442 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.326     5.755    ethmac_crc32_checker_fifo_out
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.879 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.323     6.202    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.326 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.589     6.916    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X28Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.442     9.442    eth_rx_clk
    SLICE_X28Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.080     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X28Y13         FDSE (Setup_fdse_C_CE)      -0.205     9.282    ethmac_crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.410ns (26.269%)  route 3.958ns (73.731%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.705     6.135    ethmac_crc32_checker_fifo_out
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.259 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.674     6.932    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.445     9.445    eth_rx_clk
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.095     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.205     9.300    ethmac_rx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.410ns (26.269%)  route 3.958ns (73.731%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.705     6.135    ethmac_crc32_checker_fifo_out
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.259 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.674     6.932    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.445     9.445    eth_rx_clk
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.095     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.205     9.300    ethmac_rx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.410ns (26.269%)  route 3.958ns (73.731%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.705     6.135    ethmac_crc32_checker_fifo_out
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.259 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.674     6.932    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.445     9.445    eth_rx_clk
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.095     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.205     9.300    ethmac_rx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.410ns (26.269%)  route 3.958ns (73.731%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     1.564    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.419     1.983 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.864     2.847    xilinxmultiregimpl7_regs1[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.146 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.780    storage_12_reg_i_8_n_0
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.124     3.904 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.585     4.490    p_2_in3_in
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.118     4.608 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.495     5.103    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.429 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.705     6.135    ethmac_crc32_checker_fifo_out
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.259 r  ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.674     6.932    ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.445     9.445    eth_rx_clk
    SLICE_X33Y5          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.095     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.205     9.300    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  2.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl7_regs0[2]
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.076     0.638    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl7_regs0[0]
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.831     0.831    eth_rx_clk
    SLICE_X31Y8          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.562     0.562    eth_rx_clk
    SLICE_X29Y7          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl7_regs0[4]
    SLICE_X29Y7          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X29Y7          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X31Y4          FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl7_regs0[5]
    SLICE_X31Y4          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.832     0.832    eth_rx_clk
    SLICE_X31Y4          FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.104%)  route 0.327ns (69.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X33Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.327     1.029    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.104%)  route 0.327ns (69.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X33Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.327     1.029    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.104%)  route 0.327ns (69.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X33Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.327     1.029    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.104%)  route 0.327ns (69.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X33Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.327     1.029    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.104%)  route 0.327ns (69.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X33Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.327     1.029    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.104%)  route 0.327ns (69.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.561     0.561    eth_rx_clk
    SLICE_X33Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.327     1.029    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.904    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y15    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y15    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y13    ethmac_ps_crc_error_toggle_i_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.647ns (25.594%)  route 4.788ns (74.406%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.325     6.573    ethmac_tx_converter_converter_mux0
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.724     7.421    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.545 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.452     7.998    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.647ns (25.651%)  route 4.774ns (74.349%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.696     6.944    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.195     7.263    storage_11_reg_i_46_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.596     7.983    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 3.029ns (50.087%)  route 3.018ns (49.913%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.607     1.607    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.061 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.149     5.210    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.334 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.987     6.321    ODDR_2_i_8_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.119     6.440 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.351     6.791    ODDR_2_i_4_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.332     7.123 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.532     7.654    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D1)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.647ns (26.002%)  route 4.687ns (73.998%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.325     6.573    ethmac_tx_converter_converter_mux0
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.522     7.219    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.343 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.553     7.896    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 1.647ns (26.157%)  route 4.650ns (73.843%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.325     6.573    ethmac_tx_converter_converter_mux0
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.584     7.281    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.124     7.405 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.454     7.859    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.647ns (26.182%)  route 4.644ns (73.818%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.325     6.573    ethmac_tx_converter_converter_mux0
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.337     7.035    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.124     7.159 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.695     7.853    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 1.647ns (26.243%)  route 4.629ns (73.757%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.325     6.573    ethmac_tx_converter_converter_mux0
    SLICE_X6Y14          LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.334     7.032    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y12          LUT3 (Prop_lut3_I1_O)        0.124     7.156 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.683     7.838    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.488     9.488    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.582    
                         clock uncertainty           -0.069     9.513    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.947    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 3.022ns (50.872%)  route 2.918ns (49.128%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.607     1.607    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.061 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.006     5.067    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     5.191 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.895     6.086    ODDR_2_i_9_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.118     6.204 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.351     6.555    ODDR_2_i_7_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.326     6.881 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.667     7.547    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D2)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 1.647ns (24.600%)  route 5.048ns (75.400%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 9.444 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.696     6.944    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.449     7.517    storage_11_reg_i_46_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I3_O)        0.124     7.641 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.616     8.257    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.444     9.444    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.118     9.562    
                         clock uncertainty           -0.069     9.493    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.016     9.477    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.640ns (25.408%)  route 4.815ns (74.592%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 9.444 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.562     1.562    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478     2.040 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.027     3.068    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.301     3.369 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.441     3.809    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.319     4.252    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124     4.376 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.559     4.935    ethmac_padding_inserter_source_valid
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.124     5.059 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.518     5.578    ethmac_crc32_inserter_source_valid
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     5.702 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.423     6.124    ethmac_preamble_inserter_sink_ready
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.696     6.944    ethmac_tx_converter_converter_mux0
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.449     7.517    storage_11_reg_i_46_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.117     7.634 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.383     8.017    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.444     9.444    eth_tx_clk
    SLICE_X8Y15          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.118     9.562    
                         clock uncertainty           -0.069     9.493    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.254     9.239    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  1.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl4_regs0[3]
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl4_regs0[4]
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X9Y15          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.071     0.633    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[6]
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.064     0.626    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[0]
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.561     0.561    eth_tx_clk
    SLICE_X10Y16         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.780    xilinxmultiregimpl4_regs0[1]
    SLICE_X10Y16         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.829     0.829    eth_tx_clk
    SLICE_X10Y16         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.060     0.621    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[5]
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.830     0.830    eth_tx_clk
    SLICE_X10Y15         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.249%)  route 0.166ns (46.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.584     0.584    eth_tx_clk
    SLICE_X4Y20          FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDSE (Prop_fdse_C_Q)         0.141     0.725 r  ethmac_crc32_inserter_reg_reg[15]/Q
                         net (fo=2, routed)           0.166     0.891    p_30_in
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.048     0.939 r  ethmac_crc32_inserter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.939    ethmac_crc32_inserter_next_reg[23]
    SLICE_X2Y19          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.856     0.856    eth_tx_clk
    SLICE_X2Y19          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.131     0.753    ethmac_crc32_inserter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.589     0.589    eth_tx_clk
    SLICE_X0Y17          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.730 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     0.839    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.884    liteethmacgap_state_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.858     0.858    eth_tx_clk
    SLICE_X1Y17          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.256     0.602    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     0.693    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.531%)  route 0.126ns (40.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.585     0.585    eth_tx_clk
    SLICE_X4Y19          FDSE                                         r  ethmac_crc32_inserter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDSE (Prop_fdse_C_Q)         0.141     0.726 r  ethmac_crc32_inserter_reg_reg[7]/Q
                         net (fo=2, routed)           0.126     0.852    p_22_in
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.045     0.897 r  ethmac_crc32_inserter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.897    ethmac_crc32_inserter_next_reg[15]
    SLICE_X4Y20          FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.853     0.853    eth_tx_clk
    SLICE_X4Y20          FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X4Y20          FDSE (Hold_fdse_C_D)         0.091     0.689    ethmac_crc32_inserter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.588     0.588    eth_tx_clk
    SLICE_X0Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  ethmac_preamble_inserter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.131     0.860    ethmac_preamble_inserter_cnt[2]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.905 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.905    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.857     0.857    eth_tx_clk
    SLICE_X1Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.092     0.693    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y15  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y15  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y16   ethmac_crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X5Y19   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y15  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y15  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y16   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y19   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y19   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y18   ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y18   ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y20   ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y20   ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y18   ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y19   ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y19   ethmac_crc32_inserter_reg_reg[22]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y19   ethmac_crc32_inserter_reg_reg[23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[24]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y20   ethmac_crc32_inserter_reg_reg[31]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y19   ethmac_crc32_inserter_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 4.058ns (44.015%)  route 5.161ns (55.985%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.707     9.002    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.116     9.118 f  picorv32/reg_op1[31]_i_5/O
                         net (fo=1, routed)           0.505     9.623    picorv32/reg_op1[31]_i_5_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.951 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.880    10.831    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  picorv32/reg_op1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.451    11.451    picorv32/clk100
    SLICE_X57Y36         FDRE                                         r  picorv32/reg_op1_reg[9]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X57Y36         FDRE (Setup_fdre_C_CE)      -0.205    11.269    picorv32/reg_op1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.862ns (43.554%)  route 5.005ns (56.446%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.541     8.836    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.960 r  picorv32/is_sb_sh_sw_i_1/O
                         net (fo=44, routed)          0.896     9.856    picorv32/instr_lui0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.980 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.499    10.479    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.862ns (43.554%)  route 5.005ns (56.446%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.541     8.836    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.960 r  picorv32/is_sb_sh_sw_i_1/O
                         net (fo=44, routed)          0.896     9.856    picorv32/instr_lui0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.980 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.499    10.479    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.862ns (43.554%)  route 5.005ns (56.446%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.541     8.836    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.960 r  picorv32/is_sb_sh_sw_i_1/O
                         net (fo=44, routed)          0.896     9.856    picorv32/instr_lui0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.980 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.499    10.479    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.862ns (43.554%)  route 5.005ns (56.446%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.541     8.836    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.960 r  picorv32/is_sb_sh_sw_i_1/O
                         net (fo=44, routed)          0.896     9.856    picorv32/instr_lui0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.980 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.499    10.479    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.862ns (43.554%)  route 5.005ns (56.446%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.541     8.836    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.960 r  picorv32/is_sb_sh_sw_i_1/O
                         net (fo=44, routed)          0.896     9.856    picorv32/instr_lui0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.980 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.499    10.479    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 4.058ns (44.362%)  route 5.089ns (55.638%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.707     9.002    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.116     9.118 f  picorv32/reg_op1[31]_i_5/O
                         net (fo=1, routed)           0.505     9.623    picorv32/reg_op1[31]_i_5_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.951 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.808    10.759    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X57Y37         FDRE                                         r  picorv32/reg_op1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.452    11.452    picorv32/clk100
    SLICE_X57Y37         FDRE                                         r  picorv32/reg_op1_reg[12]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X57Y37         FDRE (Setup_fdre_C_CE)      -0.205    11.270    picorv32/reg_op1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 4.058ns (44.737%)  route 5.013ns (55.263%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.707     9.002    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.116     9.118 f  picorv32/reg_op1[31]_i_5/O
                         net (fo=1, routed)           0.505     9.623    picorv32/reg_op1[31]_i_5_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.951 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.732    10.683    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X57Y35         FDRE                                         r  picorv32/reg_op1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.451    11.451    picorv32/clk100
    SLICE_X57Y35         FDRE                                         r  picorv32/reg_op1_reg[14]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.269    picorv32/reg_op1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 4.058ns (44.737%)  route 5.013ns (55.263%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.707     9.002    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.116     9.118 f  picorv32/reg_op1[31]_i_5/O
                         net (fo=1, routed)           0.505     9.623    picorv32/reg_op1[31]_i_5_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.951 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.732    10.683    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X57Y35         FDRE                                         r  picorv32/reg_op1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.451    11.451    picorv32/clk100
    SLICE_X57Y35         FDRE                                         r  picorv32/reg_op1_reg[17]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.269    picorv32/reg_op1_reg[17]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 4.058ns (44.754%)  route 5.009ns (55.246%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.156     5.222    picorv32/tag_mem_reg[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.346 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.346    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.896    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.010 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.941     6.950    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.074 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.439     7.513    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=60, routed)          0.534     8.171    picorv32/mem_rdata_q[22]_i_1_n_0
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.295 r  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.707     9.002    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.116     9.118 f  picorv32/reg_op1[31]_i_5/O
                         net (fo=1, routed)           0.505     9.623    picorv32/reg_op1[31]_i_5_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.951 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.728    10.679    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  picorv32/reg_op1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4312, routed)        1.450    11.450    picorv32/clk100
    SLICE_X57Y34         FDRE                                         r  picorv32/reg_op1_reg[16]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X57Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.268    picorv32/reg_op1_reg[16]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 netsoc_netsoc_timer0_value_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_timer0_value_status_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.323%)  route 0.218ns (60.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.556     0.556    sys_clk
    SLICE_X35Y19         FDRE                                         r  netsoc_netsoc_timer0_value_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  netsoc_netsoc_timer0_value_reg[21]/Q
                         net (fo=4, routed)           0.218     0.914    netsoc_netsoc_timer0_value_reg_n_0_[21]
    SLICE_X38Y17         FDRE                                         r  netsoc_netsoc_timer0_value_status_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.826     0.826    sys_clk
    SLICE_X38Y17         FDRE                                         r  netsoc_netsoc_timer0_value_status_reg[21]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.063     0.884    netsoc_netsoc_timer0_value_status_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 picorv32/mem_rdata_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_insn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.798%)  route 0.242ns (63.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.558     0.558    picorv32/clk100
    SLICE_X39Y31         FDRE                                         r  picorv32/mem_rdata_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  picorv32/mem_rdata_q_reg[1]/Q
                         net (fo=5, routed)           0.242     0.941    picorv32/mem_rdata_q__0[1]
    SLICE_X32Y32         FDRE                                         r  picorv32/pcpi_insn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.826     0.826    picorv32/clk100
    SLICE_X32Y32         FDRE                                         r  picorv32/pcpi_insn_reg[1]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.070     0.891    picorv32/pcpi_insn_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 picorv32/pcpi_mul/rs2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_mul/rd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.177%)  route 0.177ns (43.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.566     0.566    picorv32/pcpi_mul/clk100
    SLICE_X39Y49         FDRE                                         r  picorv32/pcpi_mul/rs2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  picorv32/pcpi_mul/rs2_reg[15]/Q
                         net (fo=3, routed)           0.177     0.871    picorv32/pcpi_mul/rs2[15]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.099     0.970 r  picorv32/pcpi_mul/rd[15]_i_1/O
                         net (fo=1, routed)           0.000     0.970    picorv32/pcpi_mul/rd24[3]
    SLICE_X39Y50         FDRE                                         r  picorv32/pcpi_mul/rd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.828     0.828    picorv32/pcpi_mul/clk100
    SLICE_X39Y50         FDRE                                         r  picorv32/pcpi_mul/rd_reg[15]/C
                         clock pessimism              0.000     0.828    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091     0.919    picorv32/pcpi_mul/rd_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 picorv32/pcpi_mul/rd_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_mul/pcpi_rd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.998%)  route 0.227ns (55.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.559     0.559    picorv32/pcpi_mul/clk100
    SLICE_X35Y52         FDRE                                         r  picorv32/pcpi_mul/rd_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  picorv32/pcpi_mul/rd_reg[54]/Q
                         net (fo=4, routed)           0.227     0.927    picorv32/pcpi_mul/p_1_in36_in[2]
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.045     0.972 r  picorv32/pcpi_mul/pcpi_rd[22]_i_1/O
                         net (fo=1, routed)           0.000     0.972    picorv32/pcpi_mul/pcpi_rd[22]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  picorv32/pcpi_mul/pcpi_rd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.828     0.828    picorv32/pcpi_mul/clk100
    SLICE_X36Y50         FDRE                                         r  picorv32/pcpi_mul/pcpi_rd_reg[22]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.092     0.915    picorv32/pcpi_mul/pcpi_rd_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 picorv32/pcpi_mul/rs2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_mul/rd_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.701%)  route 0.188ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.566     0.566    picorv32/pcpi_mul/clk100
    SLICE_X37Y49         FDRE                                         r  picorv32/pcpi_mul/rs2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  picorv32/pcpi_mul/rs2_reg[18]/Q
                         net (fo=4, routed)           0.188     0.882    picorv32/pcpi_mul/rs2[18]
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.099     0.981 r  picorv32/pcpi_mul/rd[19]_i_1/O
                         net (fo=1, routed)           0.000     0.981    picorv32/pcpi_mul/rd22[3]
    SLICE_X39Y52         FDRE                                         r  picorv32/pcpi_mul/rd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.828     0.828    picorv32/pcpi_mul/clk100
    SLICE_X39Y52         FDRE                                         r  picorv32/pcpi_mul/rd_reg[19]/C
                         clock pessimism              0.000     0.828    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     0.920    picorv32/pcpi_mul/rd_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 netsoc_netsoc_timer0_load_storage_full_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_timer0_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.183%)  route 0.170ns (40.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.558     0.558    sys_clk
    SLICE_X34Y17         FDRE                                         r  netsoc_netsoc_timer0_load_storage_full_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  netsoc_netsoc_timer0_load_storage_full_reg[14]/Q
                         net (fo=2, routed)           0.170     0.875    netsoc_netsoc_timer0_load_storage_full_reg_n_0_[14]
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.098     0.973 r  netsoc_netsoc_timer0_value[14]_i_1/O
                         net (fo=1, routed)           0.000     0.973    netsoc_netsoc_timer0_value[14]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  netsoc_netsoc_timer0_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.826     0.826    sys_clk
    SLICE_X39Y17         FDRE                                         r  netsoc_netsoc_timer0_value_reg[14]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.092     0.913    netsoc_netsoc_timer0_value_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 picorv32/pcpi_mul/rs2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_mul/rd_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.227ns (54.570%)  route 0.189ns (45.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.566     0.566    picorv32/pcpi_mul/clk100
    SLICE_X37Y49         FDRE                                         r  picorv32/pcpi_mul/rs2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  picorv32/pcpi_mul/rs2_reg[18]/Q
                         net (fo=4, routed)           0.189     0.883    picorv32/pcpi_mul/rs2[18]
    SLICE_X39Y52         LUT4 (Prop_lut4_I1_O)        0.099     0.982 r  picorv32/pcpi_mul/rd[18]_i_1/O
                         net (fo=1, routed)           0.000     0.982    picorv32/pcpi_mul/rd22[2]
    SLICE_X39Y52         FDRE                                         r  picorv32/pcpi_mul/rd_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.828     0.828    picorv32/pcpi_mul/clk100
    SLICE_X39Y52         FDRE                                         r  picorv32/pcpi_mul/rd_reg[18]/C
                         clock pessimism              0.000     0.828    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.091     0.919    picorv32/pcpi_mul/rd_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 picorv32/pcpi_mul/rs2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_mul/rd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.592%)  route 0.231ns (55.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.566     0.566    picorv32/pcpi_mul/clk100
    SLICE_X40Y49         FDRE                                         r  picorv32/pcpi_mul/rs2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  picorv32/pcpi_mul/rs2_reg[12]/Q
                         net (fo=4, routed)           0.231     0.938    picorv32/pcpi_mul/rs2[12]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.983 r  picorv32/pcpi_mul/rd[12]_i_1/O
                         net (fo=1, routed)           0.000     0.983    picorv32/pcpi_mul/rd24[0]
    SLICE_X41Y50         FDRE                                         r  picorv32/pcpi_mul/rd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.830     0.830    picorv32/pcpi_mul/clk100
    SLICE_X41Y50         FDRE                                         r  picorv32/pcpi_mul/rd_reg[12]/C
                         clock pessimism              0.000     0.830    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091     0.921    picorv32/pcpi_mul/rd_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 picorv32/pcpi_mul/rs2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_mul/rd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.544%)  route 0.197ns (46.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.566     0.566    picorv32/pcpi_mul/clk100
    SLICE_X40Y49         FDRE                                         r  picorv32/pcpi_mul/rs2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     0.694 r  picorv32/pcpi_mul/rs2_reg[13]/Q
                         net (fo=3, routed)           0.197     0.891    picorv32/pcpi_mul/rs2[13]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.099     0.990 r  picorv32/pcpi_mul/rd[13]_i_1/O
                         net (fo=1, routed)           0.000     0.990    picorv32/pcpi_mul/rd24[1]
    SLICE_X41Y50         FDRE                                         r  picorv32/pcpi_mul/rd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.830     0.830    picorv32/pcpi_mul/clk100
    SLICE_X41Y50         FDRE                                         r  picorv32/pcpi_mul/rd_reg[13]/C
                         clock pessimism              0.000     0.830    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092     0.922    picorv32/pcpi_mul/rd_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.555     0.555    sys_clk
    SLICE_X41Y27         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.250     0.945    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y26         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4312, routed)        0.820     0.820    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y26         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X42Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.876    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   data_mem_grain10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   mem_grain3_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   mem_grain3_1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   data_mem_grain11_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   mem_1_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y40  picorv32/cpuregs_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y40  picorv32/cpuregs_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y40  picorv32/cpuregs_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y40  picorv32/cpuregs_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  picorv32/cpuregs_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  picorv32/cpuregs_reg_r1_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  picorv32/cpuregs_reg_r1_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  picorv32/cpuregs_reg_r1_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y40  picorv32/cpuregs_reg_r1_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y40  picorv32/cpuregs_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_2_reg_0_7_18_21/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y35  picorv32/cpuregs_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y35  picorv32/cpuregs_reg_r1_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X61Y43         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.596     3.876    clk200_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.876    
                         clock uncertainty           -0.125     3.751    
    SLICE_X61Y43         FDPE (Setup_fdpe_C_D)       -0.005     3.746    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.746    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.680    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.433ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X30Y15         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.559     2.559    eth_rx_clk
    SLICE_X30Y15         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.025     2.534    
    SLICE_X30Y15         FDPE (Setup_fdpe_C_D)       -0.035     2.499    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.433    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X29Y15         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.559     2.559    eth_tx_clk
    SLICE_X29Y15         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.161     2.397    
    SLICE_X29Y15         FDPE (Setup_fdpe_C_D)       -0.005     2.392    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.392    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.327    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.331ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X50Y32         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4312, routed)        0.562     2.562    sys_clk
    SLICE_X50Y32         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.562    
                         clock uncertainty           -0.129     2.432    
    SLICE_X50Y32         FDPE (Setup_fdpe_C_D)       -0.035     2.397    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.397    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.331    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.199 (r) | FAST    |     2.565 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.652 (r) | SLOW    |    -0.809 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.365 (r) | SLOW    |    -0.391 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     2.238 (r) | SLOW    |    -0.326 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.878 (r) | SLOW    |    -0.560 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.967 (r) | SLOW    |      1.782 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.656 (r) | SLOW    |      1.667 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.108 (r) | SLOW    |      1.830 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.807 (r) | SLOW    |      1.724 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.356 (r) | SLOW    |      1.536 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.646 (r) | SLOW    |      1.629 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.818 (r) | SLOW    |      1.741 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.506 (r) | SLOW    |      1.565 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.869 (r) | SLOW    |      1.756 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.335 (r) | SLOW    |      2.012 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.022 (r) | SLOW    |      1.861 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.327 (r) | SLOW    |      2.007 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.872 (r) | SLOW    |      1.795 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.570 (r) | SLOW    |      1.629 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.477 (r) | SLOW    |      2.075 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.571 (r) | SLOW    |      1.647 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.515 (r) | SLOW    |      1.555 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.184 (r) | SLOW    |      1.897 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.516 (r) | SLOW    |      1.559 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.185 (r) | SLOW    |      1.896 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      8.609 (r) | SLOW    |      2.812 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |      8.893 (r) | SLOW    |      2.723 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |      9.847 (r) | SLOW    |      2.831 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      9.307 (r) | SLOW    |      3.082 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.849 (r) | SLOW    |      3.032 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.867 (r) | SLOW    |      3.270 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.038 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         5.768 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.699 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.051 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.752 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.619 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.788 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.563 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.121 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.967 (r) | SLOW    |   1.782 (r) | FAST    |    0.611 |
ddram_dq[1]        |   6.656 (r) | SLOW    |   1.667 (r) | FAST    |    0.300 |
ddram_dq[2]        |   7.108 (r) | SLOW    |   1.830 (r) | FAST    |    0.752 |
ddram_dq[3]        |   6.807 (r) | SLOW    |   1.724 (r) | FAST    |    0.451 |
ddram_dq[4]        |   6.356 (r) | SLOW    |   1.536 (r) | FAST    |    0.000 |
ddram_dq[5]        |   6.646 (r) | SLOW    |   1.629 (r) | FAST    |    0.290 |
ddram_dq[6]        |   6.818 (r) | SLOW    |   1.741 (r) | FAST    |    0.461 |
ddram_dq[7]        |   6.506 (r) | SLOW    |   1.565 (r) | FAST    |    0.150 |
ddram_dq[8]        |   6.869 (r) | SLOW    |   1.756 (r) | FAST    |    0.513 |
ddram_dq[9]        |   7.335 (r) | SLOW    |   2.012 (r) | FAST    |    0.979 |
ddram_dq[10]       |   7.022 (r) | SLOW    |   1.861 (r) | FAST    |    0.666 |
ddram_dq[11]       |   7.327 (r) | SLOW    |   2.007 (r) | FAST    |    0.971 |
ddram_dq[12]       |   6.872 (r) | SLOW    |   1.795 (r) | FAST    |    0.516 |
ddram_dq[13]       |   6.570 (r) | SLOW    |   1.629 (r) | FAST    |    0.214 |
ddram_dq[14]       |   7.477 (r) | SLOW    |   2.075 (r) | FAST    |    1.121 |
ddram_dq[15]       |   6.571 (r) | SLOW    |   1.647 (r) | FAST    |    0.215 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.477 (r) | SLOW    |   1.536 (r) | FAST    |    1.121 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.669 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.515 (r) | SLOW    |   1.555 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.184 (r) | SLOW    |   1.897 (r) | FAST    |    0.668 |
ddram_dqs_p[0]     |   6.516 (r) | SLOW    |   1.559 (r) | FAST    |    0.004 |
ddram_dqs_p[1]     |   7.185 (r) | SLOW    |   1.896 (r) | FAST    |    0.669 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.185 (r) | SLOW    |   1.555 (r) | FAST    |    0.669 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




