{
  "module_name": "qcom,gcc-ipq6018.h",
  "hash_id": "6e8ae7811f3a679e6a2f9e27d67e924ccc9d9780ebed54976edca0cb1c7fb058",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/qcom,gcc-ipq6018.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_IPQ_GCC_6018_H\n#define _DT_BINDINGS_RESET_IPQ_GCC_6018_H\n\n#define GCC_BLSP1_BCR\t\t\t\t0\n#define GCC_BLSP1_QUP1_BCR\t\t\t1\n#define GCC_BLSP1_UART1_BCR\t\t\t2\n#define GCC_BLSP1_QUP2_BCR\t\t\t3\n#define GCC_BLSP1_UART2_BCR\t\t\t4\n#define GCC_BLSP1_QUP3_BCR\t\t\t5\n#define GCC_BLSP1_UART3_BCR\t\t\t6\n#define GCC_BLSP1_QUP4_BCR\t\t\t7\n#define GCC_BLSP1_UART4_BCR\t\t\t8\n#define GCC_BLSP1_QUP5_BCR\t\t\t9\n#define GCC_BLSP1_UART5_BCR\t\t\t10\n#define GCC_BLSP1_QUP6_BCR\t\t\t11\n#define GCC_BLSP1_UART6_BCR\t\t\t12\n#define GCC_IMEM_BCR\t\t\t\t13\n#define GCC_SMMU_BCR\t\t\t\t14\n#define GCC_APSS_TCU_BCR\t\t\t15\n#define GCC_SMMU_XPU_BCR\t\t\t16\n#define GCC_PCNOC_TBU_BCR\t\t\t17\n#define GCC_SMMU_CFG_BCR\t\t\t18\n#define GCC_PRNG_BCR\t\t\t\t19\n#define GCC_BOOT_ROM_BCR\t\t\t20\n#define GCC_CRYPTO_BCR\t\t\t\t21\n#define GCC_WCSS_BCR\t\t\t\t22\n#define GCC_WCSS_Q6_BCR\t\t\t\t23\n#define GCC_NSS_BCR\t\t\t\t24\n#define GCC_SEC_CTRL_BCR\t\t\t25\n#define GCC_DDRSS_BCR\t\t\t\t26\n#define GCC_SYSTEM_NOC_BCR\t\t\t27\n#define GCC_PCNOC_BCR\t\t\t\t28\n#define GCC_TCSR_BCR\t\t\t\t29\n#define GCC_QDSS_BCR\t\t\t\t30\n#define GCC_DCD_BCR\t\t\t\t31\n#define GCC_MSG_RAM_BCR\t\t\t\t32\n#define GCC_MPM_BCR\t\t\t\t33\n#define GCC_SPDM_BCR\t\t\t\t34\n#define GCC_RBCPR_BCR\t\t\t\t35\n#define GCC_RBCPR_MX_BCR\t\t\t36\n#define GCC_TLMM_BCR\t\t\t\t37\n#define GCC_RBCPR_WCSS_BCR\t\t\t38\n#define GCC_USB0_PHY_BCR\t\t\t39\n#define GCC_USB3PHY_0_PHY_BCR\t\t\t40\n#define GCC_USB0_BCR\t\t\t\t41\n#define GCC_USB1_BCR\t\t\t\t42\n#define GCC_QUSB2_0_PHY_BCR\t\t\t43\n#define GCC_QUSB2_1_PHY_BCR\t\t\t44\n#define GCC_SDCC1_BCR\t\t\t\t45\n#define GCC_SNOC_BUS_TIMEOUT0_BCR\t\t46\n#define GCC_SNOC_BUS_TIMEOUT1_BCR\t\t47\n#define GCC_SNOC_BUS_TIMEOUT2_BCR\t\t48\n#define GCC_PCNOC_BUS_TIMEOUT0_BCR\t\t49\n#define GCC_PCNOC_BUS_TIMEOUT1_BCR\t\t50\n#define GCC_PCNOC_BUS_TIMEOUT2_BCR\t\t51\n#define GCC_PCNOC_BUS_TIMEOUT3_BCR\t\t52\n#define GCC_PCNOC_BUS_TIMEOUT4_BCR\t\t53\n#define GCC_PCNOC_BUS_TIMEOUT5_BCR\t\t54\n#define GCC_PCNOC_BUS_TIMEOUT6_BCR\t\t55\n#define GCC_PCNOC_BUS_TIMEOUT7_BCR\t\t56\n#define GCC_PCNOC_BUS_TIMEOUT8_BCR\t\t57\n#define GCC_PCNOC_BUS_TIMEOUT9_BCR\t\t58\n#define GCC_UNIPHY0_BCR\t\t\t\t59\n#define GCC_UNIPHY1_BCR\t\t\t\t60\n#define GCC_CMN_12GPLL_BCR\t\t\t61\n#define GCC_QPIC_BCR\t\t\t\t62\n#define GCC_MDIO_BCR\t\t\t\t63\n#define GCC_WCSS_CORE_TBU_BCR\t\t\t64\n#define GCC_WCSS_Q6_TBU_BCR\t\t\t65\n#define GCC_USB0_TBU_BCR\t\t\t66\n#define GCC_PCIE0_TBU_BCR\t\t\t67\n#define GCC_PCIE0_BCR\t\t\t\t68\n#define GCC_PCIE0_PHY_BCR\t\t\t69\n#define GCC_PCIE0PHY_PHY_BCR\t\t\t70\n#define GCC_PCIE0_LINK_DOWN_BCR\t\t\t71\n#define GCC_DCC_BCR\t\t\t\t72\n#define GCC_APC0_VOLTAGE_DROOP_DETECTOR_BCR\t73\n#define GCC_SMMU_CATS_BCR\t\t\t74\n#define GCC_UBI0_AXI_ARES\t\t\t75\n#define GCC_UBI0_AHB_ARES\t\t\t76\n#define GCC_UBI0_NC_AXI_ARES\t\t\t77\n#define GCC_UBI0_DBG_ARES\t\t\t78\n#define GCC_UBI0_CORE_CLAMP_ENABLE\t\t79\n#define GCC_UBI0_CLKRST_CLAMP_ENABLE\t\t80\n#define GCC_UBI0_UTCM_ARES\t\t\t81\n#define GCC_NSS_CFG_ARES\t\t\t82\n#define GCC_NSS_NOC_ARES\t\t\t83\n#define GCC_NSS_CRYPTO_ARES\t\t\t84\n#define GCC_NSS_CSR_ARES\t\t\t85\n#define GCC_NSS_CE_APB_ARES\t\t\t86\n#define GCC_NSS_CE_AXI_ARES\t\t\t87\n#define GCC_NSSNOC_CE_APB_ARES\t\t\t88\n#define GCC_NSSNOC_CE_AXI_ARES\t\t\t89\n#define GCC_NSSNOC_UBI0_AHB_ARES\t\t90\n#define GCC_NSSNOC_SNOC_ARES\t\t\t91\n#define GCC_NSSNOC_CRYPTO_ARES\t\t\t92\n#define GCC_NSSNOC_ATB_ARES\t\t\t93\n#define GCC_NSSNOC_QOSGEN_REF_ARES\t\t94\n#define GCC_NSSNOC_TIMEOUT_REF_ARES\t\t95\n#define GCC_PCIE0_PIPE_ARES\t\t\t96\n#define GCC_PCIE0_SLEEP_ARES\t\t\t97\n#define GCC_PCIE0_CORE_STICKY_ARES\t\t98\n#define GCC_PCIE0_AXI_MASTER_ARES\t\t99\n#define GCC_PCIE0_AXI_SLAVE_ARES\t\t100\n#define GCC_PCIE0_AHB_ARES\t\t\t101\n#define GCC_PCIE0_AXI_MASTER_STICKY_ARES\t102\n#define GCC_PCIE0_AXI_SLAVE_STICKY_ARES\t\t103\n#define GCC_PPE_FULL_RESET\t\t\t104\n#define GCC_UNIPHY0_SOFT_RESET\t\t\t105\n#define GCC_UNIPHY0_XPCS_RESET\t\t\t106\n#define GCC_UNIPHY1_SOFT_RESET\t\t\t107\n#define GCC_UNIPHY1_XPCS_RESET\t\t\t108\n#define GCC_EDMA_HW_RESET\t\t\t109\n#define GCC_ADSS_BCR\t\t\t\t110\n#define GCC_NSS_NOC_TBU_BCR\t\t\t111\n#define GCC_NSSPORT1_RESET\t\t\t112\n#define GCC_NSSPORT2_RESET\t\t\t113\n#define GCC_NSSPORT3_RESET\t\t\t114\n#define GCC_NSSPORT4_RESET\t\t\t115\n#define GCC_NSSPORT5_RESET\t\t\t116\n#define GCC_UNIPHY0_PORT1_ARES\t\t\t117\n#define GCC_UNIPHY0_PORT2_ARES\t\t\t118\n#define GCC_UNIPHY0_PORT3_ARES\t\t\t119\n#define GCC_UNIPHY0_PORT4_ARES\t\t\t120\n#define GCC_UNIPHY0_PORT5_ARES\t\t\t121\n#define GCC_UNIPHY0_PORT_4_5_RESET\t\t122\n#define GCC_UNIPHY0_PORT_4_RESET\t\t123\n#define GCC_LPASS_BCR\t\t\t\t124\n#define GCC_UBI32_TBU_BCR\t\t\t125\n#define GCC_LPASS_TBU_BCR\t\t\t126\n#define GCC_WCSSAON_RESET\t\t\t127\n#define GCC_LPASS_Q6_AXIM_ARES\t\t\t128\n#define GCC_LPASS_Q6SS_TSCTR_1TO2_ARES\t\t129\n#define GCC_LPASS_Q6SS_TRIG_ARES\t\t130\n#define GCC_LPASS_Q6_ATBM_AT_ARES\t\t131\n#define GCC_LPASS_Q6_PCLKDBG_ARES\t\t132\n#define GCC_LPASS_CORE_AXIM_ARES\t\t133\n#define GCC_LPASS_SNOC_CFG_ARES\t\t\t134\n#define GCC_WCSS_DBG_ARES\t\t\t135\n#define GCC_WCSS_ECAHB_ARES\t\t\t136\n#define GCC_WCSS_ACMT_ARES\t\t\t137\n#define GCC_WCSS_DBG_BDG_ARES\t\t\t138\n#define GCC_WCSS_AHB_S_ARES\t\t\t139\n#define GCC_WCSS_AXI_M_ARES\t\t\t140\n#define GCC_Q6SS_DBG_ARES\t\t\t141\n#define GCC_Q6_AHB_S_ARES\t\t\t142\n#define GCC_Q6_AHB_ARES\t\t\t\t143\n#define GCC_Q6_AXIM2_ARES\t\t\t144\n#define GCC_Q6_AXIM_ARES\t\t\t145\n#define GCC_UBI0_CORE_ARES\t\t\t146\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}