--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23675198009 paths analyzed, 3165 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.409ns.
--------------------------------------------------------------------------------
Slack:                  0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_right_temp_q_8 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.369ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.713 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_right_temp_q_8 to processor/toggle_map/M_mask1_x_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.CQ      Tcko                  0.525   processor/M_right_temp_q_9
                                                       processor/shift_cursor/get_neighbours/M_right_temp_q_8
    SLICE_X16Y27.B2      net (fanout=3)        1.558   processor/M_right_temp_q_8
    SLICE_X16Y27.B       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>20_SW0
    SLICE_X16Y27.A5      net (fanout=1)        0.247   processor/toggle_map/N141
    SLICE_X16Y27.A       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_18_SW0
    SLICE_X22Y29.C2      net (fanout=2)        1.549   processor/toggle_map/N230
    SLICE_X22Y29.C       Tilo                  0.235   processor/toggle_map/M_ctr_q<3>20
                                                       processor/toggle_map/M_ctr_q<3>20_1
    SLICE_X14Y28.A1      net (fanout=10)       1.343   processor/toggle_map/M_ctr_q<3>20
    SLICE_X14Y28.AMUX    Topaa                 0.449   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_lut<3>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y31.B2      net (fanout=2)        1.027   processor/toggle_map/alu/adder/Mmult_n0032_Madd_610
    SLICE_X18Y31.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<5>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<7>
    SLICE_X14Y33.D3      net (fanout=2)        0.862   processor/toggle_map/alu/adder/Mmult_n0032_Madd_616
    SLICE_X14Y33.DMUX    Topdd                 0.446   M_ctr_q_2_2
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<6>
    SLICE_X16Y35.A2      net (fanout=2)        1.669   processor/toggle_map/alu/adder/Mmult_n0032_Madd_620
    SLICE_X16Y35.BMUX    Topab                 0.532   processor/M_right_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<9>
    SLICE_X18Y36.A4      net (fanout=2)        1.190   processor/toggle_map/alu/adder/Mmult_n0032_Madd_722
    SLICE_X18Y36.AMUX    Topaa                 0.449   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<10>
    SLICE_X12Y38.D4      net (fanout=1)        0.803   processor/toggle_map/alu/adder/n0032[7]
    SLICE_X12Y38.DMUX    Topdd                 0.463   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[7]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<7>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<7>
    SLICE_X11Y36.A1      net (fanout=1)        1.454   processor/toggle_map/alu/M_adder_out[7]
    SLICE_X11Y36.A       Tilo                  0.259   processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<14>_mand1
                                                       processor/toggle_map/alu/Mmux_out231
    SLICE_X11Y27.DX      net (fanout=10)       3.259   processor/toggle_map/M_alu_out[7]
    SLICE_X11Y27.CLK     Tdick                 0.114   processor/toggle_map/M_mask1_x_q[7]
                                                       processor/toggle_map/M_mask1_x_q_7
    -------------------------------------------------  ---------------------------
    Total                                     19.369ns (4.408ns logic, 14.961ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_right_temp_q_8 (FF)
  Destination:          processor/toggle_map/M_mask3_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.361ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.713 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_right_temp_q_8 to processor/toggle_map/M_mask3_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.CQ      Tcko                  0.525   processor/M_right_temp_q_9
                                                       processor/shift_cursor/get_neighbours/M_right_temp_q_8
    SLICE_X16Y27.B2      net (fanout=3)        1.558   processor/M_right_temp_q_8
    SLICE_X16Y27.B       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>20_SW0
    SLICE_X16Y27.A5      net (fanout=1)        0.247   processor/toggle_map/N141
    SLICE_X16Y27.A       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_18_SW0
    SLICE_X22Y29.C2      net (fanout=2)        1.549   processor/toggle_map/N230
    SLICE_X22Y29.C       Tilo                  0.235   processor/toggle_map/M_ctr_q<3>20
                                                       processor/toggle_map/M_ctr_q<3>20_1
    SLICE_X14Y28.A1      net (fanout=10)       1.343   processor/toggle_map/M_ctr_q<3>20
    SLICE_X14Y28.AMUX    Topaa                 0.449   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_lut<3>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y31.B2      net (fanout=2)        1.027   processor/toggle_map/alu/adder/Mmult_n0032_Madd_610
    SLICE_X18Y31.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<5>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<7>
    SLICE_X14Y33.D3      net (fanout=2)        0.862   processor/toggle_map/alu/adder/Mmult_n0032_Madd_616
    SLICE_X14Y33.DMUX    Topdd                 0.446   M_ctr_q_2_2
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<6>
    SLICE_X16Y35.A2      net (fanout=2)        1.669   processor/toggle_map/alu/adder/Mmult_n0032_Madd_620
    SLICE_X16Y35.BMUX    Topab                 0.532   processor/M_right_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<9>
    SLICE_X18Y36.A4      net (fanout=2)        1.190   processor/toggle_map/alu/adder/Mmult_n0032_Madd_722
    SLICE_X18Y36.AMUX    Topaa                 0.449   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<10>
    SLICE_X12Y38.D4      net (fanout=1)        0.803   processor/toggle_map/alu/adder/n0032[7]
    SLICE_X12Y38.DMUX    Topdd                 0.463   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[7]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<7>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<7>
    SLICE_X11Y36.A1      net (fanout=1)        1.454   processor/toggle_map/alu/M_adder_out[7]
    SLICE_X11Y36.A       Tilo                  0.259   processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<14>_mand1
                                                       processor/toggle_map/alu/Mmux_out231
    SLICE_X10Y27.DX      net (fanout=10)       3.251   processor/toggle_map/M_alu_out[7]
    SLICE_X10Y27.CLK     Tdick                 0.114   processor/toggle_map/M_mask3_q[7]
                                                       processor/toggle_map/M_mask3_q_7
    -------------------------------------------------  ---------------------------
    Total                                     19.361ns (4.408ns logic, 14.953ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.366ns (Levels of Logic = 11)
  Clock Path Skew:      0.011ns (0.635 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   processor/M_cursor_position_q_3_1
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4
    SLICE_X19Y37.C2      net (fanout=13)       2.405   processor/M_cursor_position_q_3_4
    SLICE_X19Y37.C       Tilo                  0.259   processor/toggle_map/M_get_neighbours_x_down_left[3]
                                                       processor/toggle_map/get_neighbours_x/Mmux_up_right251
    SLICE_X22Y37.B5      net (fanout=1)        0.881   processor/toggle_map/M_get_neighbours_x_up_right[9]
    SLICE_X22Y37.B       Tilo                  0.235   processor/toggle_map/M_mask4_q[9]
                                                       processor/toggle_map/M_ctr_q<3>_623
    SLICE_X22Y37.A5      net (fanout=1)        0.196   processor/toggle_map/M_ctr_q<3>_623
    SLICE_X22Y37.A       Tilo                  0.235   processor/toggle_map/M_mask4_q[9]
                                                       processor/toggle_map/M_ctr_q<3>24
    SLICE_X12Y28.D1      net (fanout=18)       2.769   processor/toggle_map/M_alu_b[9]
    SLICE_X12Y28.DMUX    Topdd                 0.463   processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd5_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy<6>
    SLICE_X18Y41.C3      net (fanout=1)        1.852   processor/toggle_map/alu/adder/Mmult_n0032_Madd_195
    SLICE_X18Y41.DMUX    Topcd                 0.493   processor/toggle_map/alu/adder/Mmult_n0032_Madd13_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd13_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd13_cy<7>
    SLICE_X18Y45.B1      net (fanout=1)        1.006   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2013
    SLICE_X18Y45.DMUX    Topbd                 0.644   processor/toggle_map/alu/adder/Mmult_n0032_Madd18_cy[9]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd18_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd18_cy<9>
    SLICE_X16Y41.D2      net (fanout=2)        1.237   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2220
    SLICE_X16Y41.COUT    Topcyd                0.312   processor/toggle_map/M_mask4_x_q[17]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_cy<17>
    SLICE_X16Y42.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd21_cy[17]
    SLICE_X16Y42.BMUX    Tcinb                 0.310   processor/toggle_map/M_ctr_q<3>_75
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_xor<19>
    SLICE_X18Y40.B1      net (fanout=1)        0.986   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2421
    SLICE_X18Y40.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<24>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y43.A4      net (fanout=1)        0.817   processor/toggle_map/alu/adder/n0032[24]
    SLICE_X12Y43.AMUX    Topaa                 0.456   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<24>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.366ns (4.684ns logic, 14.682ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.296ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.713 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask1_x_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.CMUX    Taxc                  0.376   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X18Y31.B5      net (fanout=1)        0.757   processor/toggle_map/alu/adder/Mmult_n0032_Madd_611
    SLICE_X18Y31.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<5>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<7>
    SLICE_X14Y33.D3      net (fanout=2)        0.862   processor/toggle_map/alu/adder/Mmult_n0032_Madd_616
    SLICE_X14Y33.DMUX    Topdd                 0.446   M_ctr_q_2_2
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<6>
    SLICE_X16Y35.A2      net (fanout=2)        1.669   processor/toggle_map/alu/adder/Mmult_n0032_Madd_620
    SLICE_X16Y35.BMUX    Topab                 0.532   processor/M_right_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<9>
    SLICE_X18Y36.A4      net (fanout=2)        1.190   processor/toggle_map/alu/adder/Mmult_n0032_Madd_722
    SLICE_X18Y36.AMUX    Topaa                 0.449   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<10>
    SLICE_X12Y38.D4      net (fanout=1)        0.803   processor/toggle_map/alu/adder/n0032[7]
    SLICE_X12Y38.DMUX    Topdd                 0.463   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[7]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<7>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<7>
    SLICE_X11Y36.A1      net (fanout=1)        1.454   processor/toggle_map/alu/M_adder_out[7]
    SLICE_X11Y36.A       Tilo                  0.259   processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<14>_mand1
                                                       processor/toggle_map/alu/Mmux_out231
    SLICE_X11Y27.DX      net (fanout=10)       3.259   processor/toggle_map/M_alu_out[7]
    SLICE_X11Y27.CLK     Tdick                 0.114   processor/toggle_map/M_mask1_x_q[7]
                                                       processor/toggle_map/M_mask1_x_q_7
    -------------------------------------------------  ---------------------------
    Total                                     19.296ns (4.642ns logic, 14.654ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_2 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.309ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.635 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_2 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.BQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_2
    SLICE_X15Y34.C2      net (fanout=12)       1.084   processor/M_cursor_position_q_1_2
    SLICE_X15Y34.C       Tilo                  0.259   processor/M_down_temp_q_10
                                                       processor/toggle_map/get_neighbours_x/Mmux_down_left41
    SLICE_X15Y35.C2      net (fanout=1)        0.714   processor/toggle_map/M_get_neighbours_x_down_left[12]
    SLICE_X15Y35.C       Tilo                  0.259   processor/M_down_temp_q_9
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_1_SW3
    SLICE_X23Y35.A2      net (fanout=1)        1.604   processor/toggle_map/N532
    SLICE_X23Y35.A       Tilo                  0.259   processor/toggle_map/N362
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_1
    SLICE_X23Y35.B6      net (fanout=17)       0.187   processor/toggle_map/M_ctr_q<3>_5_f72
    SLICE_X23Y35.B       Tilo                  0.259   processor/toggle_map/N362
                                                       processor/toggle_map/M_ctr_q<3>3
    SLICE_X11Y38.B3      net (fanout=11)       1.990   processor/toggle_map/M_alu_b[12]
    SLICE_X11Y38.B       Tilo                  0.259   processor/toggle_map/M_mask2_q[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<12>_mand1
    SLICE_X20Y35.BX      net (fanout=1)        1.277   processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<12>_mand1
    SLICE_X20Y35.DMUX    Tbxd                  0.403   processor/toggle_map/M_mask4_x_q[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd7_cy<14>
    SLICE_X20Y39.C3      net (fanout=1)        1.364   processor/toggle_map/alu/adder/Mmult_n0032_Madd_237
    SLICE_X20Y39.DMUX    Topcd                 0.536   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2414
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd14_lut<14>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd14_xor<15>
    SLICE_X14Y42.B3      net (fanout=1)        1.572   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2414
    SLICE_X14Y42.BMUX    Topbb                 0.428   processor/toggle_map/M_mask1_q[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_lut<19>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_xor<19>
    SLICE_X16Y42.B6      net (fanout=1)        0.371   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2419
    SLICE_X16Y42.BMUX    Topbb                 0.464   processor/toggle_map/M_ctr_q<3>_75
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<19>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_xor<19>
    SLICE_X18Y40.B1      net (fanout=1)        0.986   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2421
    SLICE_X18Y40.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<24>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y43.A4      net (fanout=1)        0.817   processor/toggle_map/alu/adder/n0032[24]
    SLICE_X12Y43.AMUX    Topaa                 0.456   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<24>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.309ns (4.813ns logic, 14.496ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.269ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.COUT    Tbyp                  0.093   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<14>
    SLICE_X18Y33.A2      net (fanout=1)        1.020   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1311
    SLICE_X18Y33.BMUX    Topab                 0.519   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<12>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.269ns (5.171ns logic, 14.098ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask3_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.288ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.713 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask3_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.CMUX    Taxc                  0.376   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X18Y31.B5      net (fanout=1)        0.757   processor/toggle_map/alu/adder/Mmult_n0032_Madd_611
    SLICE_X18Y31.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<5>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<7>
    SLICE_X14Y33.D3      net (fanout=2)        0.862   processor/toggle_map/alu/adder/Mmult_n0032_Madd_616
    SLICE_X14Y33.DMUX    Topdd                 0.446   M_ctr_q_2_2
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<6>
    SLICE_X16Y35.A2      net (fanout=2)        1.669   processor/toggle_map/alu/adder/Mmult_n0032_Madd_620
    SLICE_X16Y35.BMUX    Topab                 0.532   processor/M_right_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<9>
    SLICE_X18Y36.A4      net (fanout=2)        1.190   processor/toggle_map/alu/adder/Mmult_n0032_Madd_722
    SLICE_X18Y36.AMUX    Topaa                 0.449   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<10>
    SLICE_X12Y38.D4      net (fanout=1)        0.803   processor/toggle_map/alu/adder/n0032[7]
    SLICE_X12Y38.DMUX    Topdd                 0.463   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[7]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<7>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<7>
    SLICE_X11Y36.A1      net (fanout=1)        1.454   processor/toggle_map/alu/M_adder_out[7]
    SLICE_X11Y36.A       Tilo                  0.259   processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<14>_mand1
                                                       processor/toggle_map/alu/Mmux_out231
    SLICE_X10Y27.DX      net (fanout=10)       3.251   processor/toggle_map/M_alu_out[7]
    SLICE_X10Y27.CLK     Tdick                 0.114   processor/toggle_map/M_mask3_q[7]
                                                       processor/toggle_map/M_mask3_q_7
    -------------------------------------------------  ---------------------------
    Total                                     19.288ns (4.642ns logic, 14.646ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/toggle_map/M_mask2_x_q_0 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.256ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.682 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/toggle_map/M_mask2_x_q_0 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AQ      Tcko                  0.430   processor/toggle_map/M_mask2_x_q[3]
                                                       processor/toggle_map/M_mask2_x_q_0
    SLICE_X11Y33.D1      net (fanout=1)        1.578   processor/toggle_map/M_mask2_x_q[0]
    SLICE_X11Y33.D       Tilo                  0.259   processor/toggle_map/M_mask3_q[0]
                                                       processor/toggle_map/Mmux_M_alu_a25_SW2
    SLICE_X11Y34.B2      net (fanout=3)        0.735   processor/toggle_map/N568
    SLICE_X11Y34.B       Tilo                  0.259   processor/toggle_map/M_alu_a[0]
                                                       processor/toggle_map/Mmux_M_alu_a25
    SLICE_X15Y30.D4      net (fanout=37)       2.075   processor/toggle_map/M_alu_a[0]
    SLICE_X15Y30.D       Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.AX      net (fanout=1)        0.642   processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.DMUX    Taxd                  0.455   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y32.A2      net (fanout=2)        1.014   processor/toggle_map/alu/adder/Mmult_n0032_Madd_910
    SLICE_X18Y32.COUT    Topcya                0.472   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<8>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.256ns (4.929ns logic, 14.327ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.257ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.CMUX    Tcinc                 0.279   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X18Y32.B3      net (fanout=1)        0.926   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1011
    SLICE_X18Y32.COUT    Topcyb                0.448   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<9>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.257ns (5.253ns logic, 14.004ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_2 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.278ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.635 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_2 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.BQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_2
    SLICE_X15Y35.B6      net (fanout=12)       1.447   processor/M_cursor_position_q_1_2
    SLICE_X15Y35.B       Tilo                  0.259   processor/M_down_temp_q_9
                                                       processor/toggle_map/get_neighbours_x/Mmux_up_left41
    SLICE_X15Y35.C4      net (fanout=1)        0.320   processor/toggle_map/M_get_neighbours_x_up_left[12]
    SLICE_X15Y35.C       Tilo                  0.259   processor/M_down_temp_q_9
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_1_SW3
    SLICE_X23Y35.A2      net (fanout=1)        1.604   processor/toggle_map/N532
    SLICE_X23Y35.A       Tilo                  0.259   processor/toggle_map/N362
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_1
    SLICE_X23Y35.B6      net (fanout=17)       0.187   processor/toggle_map/M_ctr_q<3>_5_f72
    SLICE_X23Y35.B       Tilo                  0.259   processor/toggle_map/N362
                                                       processor/toggle_map/M_ctr_q<3>3
    SLICE_X11Y38.B3      net (fanout=11)       1.990   processor/toggle_map/M_alu_b[12]
    SLICE_X11Y38.B       Tilo                  0.259   processor/toggle_map/M_mask2_q[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<12>_mand1
    SLICE_X20Y35.BX      net (fanout=1)        1.277   processor/toggle_map/alu/adder/Mmult_n0032_a<9>_x_b<12>_mand1
    SLICE_X20Y35.DMUX    Tbxd                  0.403   processor/toggle_map/M_mask4_x_q[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd7_cy<14>
    SLICE_X20Y39.C3      net (fanout=1)        1.364   processor/toggle_map/alu/adder/Mmult_n0032_Madd_237
    SLICE_X20Y39.DMUX    Topcd                 0.536   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2414
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd14_lut<14>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd14_xor<15>
    SLICE_X14Y42.B3      net (fanout=1)        1.572   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2414
    SLICE_X14Y42.BMUX    Topbb                 0.428   processor/toggle_map/M_mask1_q[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_lut<19>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_xor<19>
    SLICE_X16Y42.B6      net (fanout=1)        0.371   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2419
    SLICE_X16Y42.BMUX    Topbb                 0.464   processor/toggle_map/M_ctr_q<3>_75
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<19>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_xor<19>
    SLICE_X18Y40.B1      net (fanout=1)        0.986   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2421
    SLICE_X18Y40.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<24>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y43.A4      net (fanout=1)        0.817   processor/toggle_map/alu/adder/n0032[24]
    SLICE_X12Y43.AMUX    Topaa                 0.456   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<24>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.278ns (4.813ns logic, 14.465ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.229ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.COUT    Tbyp                  0.093   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<14>
    SLICE_X18Y33.A2      net (fanout=1)        1.020   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1311
    SLICE_X18Y33.BMUX    Topab                 0.519   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<12>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.610   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A91
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.229ns (5.131ns logic, 14.098ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/toggle_map/M_mask2_x_q_0 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.216ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.682 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/toggle_map/M_mask2_x_q_0 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AQ      Tcko                  0.430   processor/toggle_map/M_mask2_x_q[3]
                                                       processor/toggle_map/M_mask2_x_q_0
    SLICE_X11Y33.D1      net (fanout=1)        1.578   processor/toggle_map/M_mask2_x_q[0]
    SLICE_X11Y33.D       Tilo                  0.259   processor/toggle_map/M_mask3_q[0]
                                                       processor/toggle_map/Mmux_M_alu_a25_SW2
    SLICE_X11Y34.B2      net (fanout=3)        0.735   processor/toggle_map/N568
    SLICE_X11Y34.B       Tilo                  0.259   processor/toggle_map/M_alu_a[0]
                                                       processor/toggle_map/Mmux_M_alu_a25
    SLICE_X15Y30.D4      net (fanout=37)       2.075   processor/toggle_map/M_alu_a[0]
    SLICE_X15Y30.D       Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.AX      net (fanout=1)        0.642   processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.DMUX    Taxd                  0.455   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y32.A2      net (fanout=2)        1.014   processor/toggle_map/alu/adder/Mmult_n0032_Madd_910
    SLICE_X18Y32.COUT    Topcya                0.472   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<8>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.610   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A91
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.216ns (4.889ns logic, 14.327ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seven_seg_ctr/M_ctr_q_0_6 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.227ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.289 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seven_seg_ctr/M_ctr_q_0_6 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.525   M_ctr_q_0_5
                                                       seven_seg_ctr/M_ctr_q_0_6
    SLICE_X13Y29.B5      net (fanout=17)       2.005   M_ctr_q_0_6
    SLICE_X13Y29.B       Tilo                  0.259   processor/toggle_map/M_mask4_x_q[3]
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_16_SW0
    SLICE_X13Y34.A1      net (fanout=2)        2.078   processor/toggle_map/N228
    SLICE_X13Y34.A       Tilo                  0.259   processor/toggle_map/M_mask4_q[3]
                                                       processor/toggle_map/M_ctr_q<3>18
    SLICE_X12Y32.D3      net (fanout=17)       1.139   processor/toggle_map/M_alu_b[3]
    SLICE_X12Y32.COUT    Topcyd                0.312   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_lut<10>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<14>
    SLICE_X18Y33.A2      net (fanout=1)        1.020   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1311
    SLICE_X18Y33.BMUX    Topab                 0.519   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<12>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.227ns (4.702ns logic, 14.525ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.217ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.CMUX    Tcinc                 0.279   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X18Y32.B3      net (fanout=1)        0.926   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1011
    SLICE_X18Y32.COUT    Topcyb                0.448   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<9>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.610   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A91
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.217ns (5.213ns logic, 14.004ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.216ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.COUT    Tbyp                  0.093   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<14>
    SLICE_X18Y33.A2      net (fanout=1)        1.020   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1311
    SLICE_X18Y33.BMUX    Topab                 0.519   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<12>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.CMUX    Topbc                 0.650   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.B6      net (fanout=1)        0.403   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1622
    SLICE_X18Y38.CMUX    Topbc                 0.613   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<16>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.216ns (5.270ns logic, 13.946ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seven_seg_ctr/M_ctr_q_1_4 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.216ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seven_seg_ctr/M_ctr_q_1_4 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.525   M_ctr_q_1_1
                                                       seven_seg_ctr/M_ctr_q_1_4
    SLICE_X11Y34.B3      net (fanout=13)       2.437   M_ctr_q_1_4
    SLICE_X11Y34.B       Tilo                  0.259   processor/toggle_map/M_alu_a[0]
                                                       processor/toggle_map/Mmux_M_alu_a25
    SLICE_X15Y30.D4      net (fanout=37)       2.075   processor/toggle_map/M_alu_a[0]
    SLICE_X15Y30.D       Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.AX      net (fanout=1)        0.642   processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.DMUX    Taxd                  0.455   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y32.A2      net (fanout=2)        1.014   processor/toggle_map/alu/adder/Mmult_n0032_Madd_910
    SLICE_X18Y32.COUT    Topcya                0.472   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<8>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.216ns (4.765ns logic, 14.451ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_3_2 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.249ns (Levels of Logic = 13)
  Clock Path Skew:      0.011ns (0.635 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_3_2 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.CQ      Tcko                  0.476   processor/M_cursor_position_q_3_1
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_3_2
    SLICE_X15Y34.D4      net (fanout=11)       1.488   processor/M_cursor_position_q_3_2
    SLICE_X15Y34.D       Tilo                  0.259   processor/M_down_temp_q_10
                                                       processor/toggle_map/get_neighbours_x/Mmux_down_left61
    SLICE_X15Y37.A4      net (fanout=1)        0.696   processor/toggle_map/M_get_neighbours_x_down_left[14]
    SLICE_X15Y37.A       Tilo                  0.259   processor/toggle_map/M_mask4_q[14]
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_3_SW3
    SLICE_X21Y37.A6      net (fanout=1)        1.217   processor/toggle_map/N534
    SLICE_X21Y37.A       Tilo                  0.259   processor/toggle_map/N500
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_3
    SLICE_X21Y37.B6      net (fanout=13)       0.186   processor/toggle_map/M_ctr_q<3>_5_f74
    SLICE_X21Y37.B       Tilo                  0.259   processor/toggle_map/N500
                                                       processor/toggle_map/M_ctr_q<3>5
    SLICE_X13Y32.B4      net (fanout=11)       1.670   processor/toggle_map/M_alu_b[14]
    SLICE_X13Y32.B       Tilo                  0.259   processor/toggle_map/alu/adder/Mmult_n0032_a<7>_x_b<16>_mand1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<7>_x_b<14>_mand1
    SLICE_X18Y29.DX      net (fanout=1)        1.179   processor/toggle_map/alu/adder/Mmult_n0032_a<7>_x_b<14>_mand1
    SLICE_X18Y29.COUT    Tdxcy                 0.121   processor/M_down_temp_q_7
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd8_cy<14>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd8_cy[14]
    SLICE_X18Y30.BMUX    Tcinb                 0.277   processor/toggle_map/alu/adder/Mmult_n0032_Madd_248
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd8_xor<17>
    SLICE_X22Y36.C5      net (fanout=2)        1.581   processor/toggle_map/alu/adder/Mmult_n0032_Madd_238
    SLICE_X22Y36.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2415
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd15_lut<18>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd15_xor<19>
    SLICE_X14Y42.A3      net (fanout=1)        1.434   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2315
    SLICE_X14Y42.AMUX    Topaa                 0.449   processor/toggle_map/M_mask1_q[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_lut<18>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_xor<19>
    SLICE_X16Y42.A3      net (fanout=1)        0.586   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2319
    SLICE_X16Y42.BMUX    Topab                 0.532   processor/toggle_map/M_ctr_q<3>_75
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<18>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_xor<19>
    SLICE_X18Y40.B1      net (fanout=1)        0.986   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2421
    SLICE_X18Y40.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<24>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y43.A4      net (fanout=1)        0.817   processor/toggle_map/alu/adder/n0032[24]
    SLICE_X12Y43.AMUX    Topaa                 0.456   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<24>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.249ns (4.876ns logic, 14.373ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/toggle_map/M_mask2_x_q_0 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.203ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.682 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/toggle_map/M_mask2_x_q_0 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AQ      Tcko                  0.430   processor/toggle_map/M_mask2_x_q[3]
                                                       processor/toggle_map/M_mask2_x_q_0
    SLICE_X11Y33.D1      net (fanout=1)        1.578   processor/toggle_map/M_mask2_x_q[0]
    SLICE_X11Y33.D       Tilo                  0.259   processor/toggle_map/M_mask3_q[0]
                                                       processor/toggle_map/Mmux_M_alu_a25_SW2
    SLICE_X11Y34.B2      net (fanout=3)        0.735   processor/toggle_map/N568
    SLICE_X11Y34.B       Tilo                  0.259   processor/toggle_map/M_alu_a[0]
                                                       processor/toggle_map/Mmux_M_alu_a25
    SLICE_X15Y30.D4      net (fanout=37)       2.075   processor/toggle_map/M_alu_a[0]
    SLICE_X15Y30.D       Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.AX      net (fanout=1)        0.642   processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.DMUX    Taxd                  0.455   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y32.A2      net (fanout=2)        1.014   processor/toggle_map/alu/adder/Mmult_n0032_Madd_910
    SLICE_X18Y32.COUT    Topcya                0.472   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<8>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.CMUX    Topbc                 0.650   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.B6      net (fanout=1)        0.403   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1622
    SLICE_X18Y38.CMUX    Topbc                 0.613   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<16>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.203ns (5.028ns logic, 14.175ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/toggle_map/get_neighbours/M_cursor_position_q_2_1 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.243ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.635 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/toggle_map/get_neighbours/M_cursor_position_q_2_1 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.525   processor/M_cursor_position_q_4_1
                                                       processor/toggle_map/get_neighbours/M_cursor_position_q_2_1
    SLICE_X15Y34.A1      net (fanout=15)       0.813   processor/toggle_map/M_cursor_position_q_2_1
    SLICE_X15Y34.A       Tilo                  0.259   processor/M_down_temp_q_10
                                                       processor/toggle_map/get_neighbours/_n00851
    SLICE_X11Y33.A4      net (fanout=15)       1.067   processor/toggle_map/_n0085
    SLICE_X11Y33.A       Tilo                  0.259   processor/toggle_map/M_mask3_q[0]
                                                       processor/toggle_map/M_ctr_q<3>_76_SW2
    SLICE_X10Y31.D2      net (fanout=1)        1.314   processor/toggle_map/N207
    SLICE_X10Y31.CMUX    Topdc                 0.402   processor/toggle_map/N206
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_5_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_5
    SLICE_X15Y38.A6      net (fanout=9)        1.071   processor/toggle_map/M_ctr_q<3>_5_f76
    SLICE_X15Y38.A       Tilo                  0.259   processor/M_right_temp_q_3
                                                       processor/toggle_map/M_ctr_q<3>7
    SLICE_X13Y38.D2      net (fanout=11)       0.765   processor/toggle_map/M_alu_b[16]
    SLICE_X13Y38.D       Tilo                  0.259   processor/M_left_temp_q_19
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<5>_x_b<16>_mand1
    SLICE_X16Y32.BX      net (fanout=1)        1.464   processor/toggle_map/alu/adder/Mmult_n0032_a<5>_x_b<16>_mand1
    SLICE_X16Y32.CMUX    Taxc                  0.376   processor/M_right_temp_q_11
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd9_cy<18>
    SLICE_X22Y36.B6      net (fanout=1)        1.094   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2211
    SLICE_X22Y36.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2415
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd15_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd15_xor<19>
    SLICE_X14Y41.D2      net (fanout=1)        1.638   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2217
    SLICE_X14Y41.DMUX    Topdd                 0.446   processor/toggle_map/alu/adder/Mmult_n0032_Madd19_cy[17]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_cy<17>
    SLICE_X16Y41.D3      net (fanout=1)        0.589   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2221
    SLICE_X16Y41.COUT    Topcyd                0.312   processor/toggle_map/M_mask4_x_q[17]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_cy<17>
    SLICE_X16Y42.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd21_cy[17]
    SLICE_X16Y42.BMUX    Tcinb                 0.310   processor/toggle_map/M_ctr_q<3>_75
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_xor<19>
    SLICE_X18Y40.B1      net (fanout=1)        0.986   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2421
    SLICE_X18Y40.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<24>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y43.A4      net (fanout=1)        0.817   processor/toggle_map/alu/adder/n0032[24]
    SLICE_X12Y43.AMUX    Topaa                 0.456   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<24>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.243ns (5.092ns logic, 14.151ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/toggle_map/get_neighbours/M_cursor_position_q_2_1 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.635 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/toggle_map/get_neighbours/M_cursor_position_q_2_1 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.525   processor/M_cursor_position_q_4_1
                                                       processor/toggle_map/get_neighbours/M_cursor_position_q_2_1
    SLICE_X15Y34.A1      net (fanout=15)       0.813   processor/toggle_map/M_cursor_position_q_2_1
    SLICE_X15Y34.A       Tilo                  0.259   processor/M_down_temp_q_10
                                                       processor/toggle_map/get_neighbours/_n00851
    SLICE_X11Y33.A4      net (fanout=15)       1.067   processor/toggle_map/_n0085
    SLICE_X11Y33.A       Tilo                  0.259   processor/toggle_map/M_mask3_q[0]
                                                       processor/toggle_map/M_ctr_q<3>_76_SW2
    SLICE_X10Y31.D2      net (fanout=1)        1.314   processor/toggle_map/N207
    SLICE_X10Y31.CMUX    Topdc                 0.402   processor/toggle_map/N206
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_5_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_5
    SLICE_X15Y38.A6      net (fanout=9)        1.071   processor/toggle_map/M_ctr_q<3>_5_f76
    SLICE_X15Y38.A       Tilo                  0.259   processor/M_right_temp_q_3
                                                       processor/toggle_map/M_ctr_q<3>7
    SLICE_X13Y38.D2      net (fanout=11)       0.765   processor/toggle_map/M_alu_b[16]
    SLICE_X13Y38.D       Tilo                  0.259   processor/M_left_temp_q_19
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<5>_x_b<16>_mand1
    SLICE_X16Y32.BX      net (fanout=1)        1.464   processor/toggle_map/alu/adder/Mmult_n0032_a<5>_x_b<16>_mand1
    SLICE_X16Y32.DMUX    Tbxd                  0.403   processor/M_right_temp_q_11
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd9_cy<18>
    SLICE_X22Y36.C4      net (fanout=1)        1.322   processor/toggle_map/alu/adder/Mmult_n0032_Madd_239
    SLICE_X22Y36.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2415
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd15_lut<18>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd15_xor<19>
    SLICE_X14Y42.A3      net (fanout=1)        1.434   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2315
    SLICE_X14Y42.AMUX    Topaa                 0.449   processor/toggle_map/M_mask1_q[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_lut<18>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd19_xor<19>
    SLICE_X16Y42.A3      net (fanout=1)        0.586   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2319
    SLICE_X16Y42.BMUX    Topab                 0.532   processor/toggle_map/M_ctr_q<3>_75
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<18>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_xor<19>
    SLICE_X18Y40.B1      net (fanout=1)        0.986   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2421
    SLICE_X18Y40.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<24>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y43.A4      net (fanout=1)        0.817   processor/toggle_map/alu/adder/n0032[24]
    SLICE_X12Y43.AMUX    Topaa                 0.456   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<24>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (5.073ns logic, 14.169ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.204ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.CMUX    Tcinc                 0.279   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X18Y32.B3      net (fanout=1)        0.926   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1011
    SLICE_X18Y32.COUT    Topcyb                0.448   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<9>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.CMUX    Topbc                 0.650   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.B6      net (fanout=1)        0.403   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1622
    SLICE_X18Y38.CMUX    Topbc                 0.613   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<16>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.204ns (5.352ns logic, 13.852ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.239ns (Levels of Logic = 12)
  Clock Path Skew:      0.011ns (0.635 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   processor/M_cursor_position_q_3_1
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4
    SLICE_X19Y37.C2      net (fanout=13)       2.405   processor/M_cursor_position_q_3_4
    SLICE_X19Y37.C       Tilo                  0.259   processor/toggle_map/M_get_neighbours_x_down_left[3]
                                                       processor/toggle_map/get_neighbours_x/Mmux_up_right251
    SLICE_X22Y37.B5      net (fanout=1)        0.881   processor/toggle_map/M_get_neighbours_x_up_right[9]
    SLICE_X22Y37.B       Tilo                  0.235   processor/toggle_map/M_mask4_q[9]
                                                       processor/toggle_map/M_ctr_q<3>_623
    SLICE_X22Y37.A5      net (fanout=1)        0.196   processor/toggle_map/M_ctr_q<3>_623
    SLICE_X22Y37.A       Tilo                  0.235   processor/toggle_map/M_mask4_q[9]
                                                       processor/toggle_map/M_ctr_q<3>24
    SLICE_X12Y28.D1      net (fanout=18)       2.769   processor/toggle_map/M_alu_b[9]
    SLICE_X12Y28.COUT    Topcyd                0.312   processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd5_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy<6>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy[6]
    SLICE_X12Y29.AMUX    Tcina                 0.220   processor/M_up_temp_q_5
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy<10>
    SLICE_X18Y41.D5      net (fanout=1)        1.700   processor/toggle_map/alu/adder/Mmult_n0032_Madd_205
    SLICE_X18Y41.DMUX    Topdd                 0.446   processor/toggle_map/alu/adder/Mmult_n0032_Madd13_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd13_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd13_cy<7>
    SLICE_X18Y45.B1      net (fanout=1)        1.006   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2013
    SLICE_X18Y45.DMUX    Topbd                 0.644   processor/toggle_map/alu/adder/Mmult_n0032_Madd18_cy[9]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd18_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd18_cy<9>
    SLICE_X16Y41.D2      net (fanout=2)        1.237   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2220
    SLICE_X16Y41.COUT    Topcyd                0.312   processor/toggle_map/M_mask4_x_q[17]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_cy<17>
    SLICE_X16Y42.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd21_cy[17]
    SLICE_X16Y42.BMUX    Tcinb                 0.310   processor/toggle_map/M_ctr_q<3>_75
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_xor<19>
    SLICE_X18Y40.B1      net (fanout=1)        0.986   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2421
    SLICE_X18Y40.BMUX    Topbb                 0.428   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<24>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y43.A4      net (fanout=1)        0.817   processor/toggle_map/alu/adder/n0032[24]
    SLICE_X12Y43.AMUX    Topaa                 0.456   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<24>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.239ns (4.706ns logic, 14.533ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.COUT    Tbyp                  0.093   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<14>
    SLICE_X18Y33.A2      net (fanout=1)        1.020   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1311
    SLICE_X18Y33.BMUX    Topab                 0.519   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<12>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.BMUX    Topbb                 0.464   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.A4      net (fanout=1)        0.547   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1522
    SLICE_X18Y38.CMUX    Topac                 0.636   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (5.107ns logic, 14.090ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_right_temp_q_8 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.196ns (Levels of Logic = 12)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_right_temp_q_8 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.CQ      Tcko                  0.525   processor/M_right_temp_q_9
                                                       processor/shift_cursor/get_neighbours/M_right_temp_q_8
    SLICE_X16Y27.B2      net (fanout=3)        1.558   processor/M_right_temp_q_8
    SLICE_X16Y27.B       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>20_SW0
    SLICE_X16Y27.A5      net (fanout=1)        0.247   processor/toggle_map/N141
    SLICE_X16Y27.A       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_18_SW0
    SLICE_X22Y29.C2      net (fanout=2)        1.549   processor/toggle_map/N230
    SLICE_X22Y29.C       Tilo                  0.235   processor/toggle_map/M_ctr_q<3>20
                                                       processor/toggle_map/M_ctr_q<3>20_1
    SLICE_X14Y28.A1      net (fanout=10)       1.343   processor/toggle_map/M_ctr_q<3>20
    SLICE_X14Y28.DMUX    Topad                 0.667   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_lut<3>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y32.A2      net (fanout=2)        1.014   processor/toggle_map/alu/adder/Mmult_n0032_Madd_910
    SLICE_X18Y32.COUT    Topcya                0.472   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<8>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.196ns (5.202ns logic, 13.994ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_right_temp_q_8 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 13)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_right_temp_q_8 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.CQ      Tcko                  0.525   processor/M_right_temp_q_9
                                                       processor/shift_cursor/get_neighbours/M_right_temp_q_8
    SLICE_X16Y27.B2      net (fanout=3)        1.558   processor/M_right_temp_q_8
    SLICE_X16Y27.B       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>20_SW0
    SLICE_X16Y27.A5      net (fanout=1)        0.247   processor/toggle_map/N141
    SLICE_X16Y27.A       Tilo                  0.254   processor/shift_cursor/get_neighbours/M_alu_out[11]
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_18_SW0
    SLICE_X22Y29.C2      net (fanout=2)        1.549   processor/toggle_map/N230
    SLICE_X22Y29.C       Tilo                  0.235   processor/toggle_map/M_ctr_q<3>20
                                                       processor/toggle_map/M_ctr_q<3>20_1
    SLICE_X14Y28.A1      net (fanout=10)       1.343   processor/toggle_map/M_ctr_q<3>20
    SLICE_X14Y28.AMUX    Topaa                 0.449   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_lut<3>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y31.B2      net (fanout=2)        1.027   processor/toggle_map/alu/adder/Mmult_n0032_Madd_610
    SLICE_X18Y31.COUT    Topcyb                0.448   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<5>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<7>
    SLICE_X18Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[7]
    SLICE_X18Y32.COUT    Tbyp                  0.091   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (5.051ns logic, 14.142ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/toggle_map/M_mask2_x_q_0 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.184ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.682 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/toggle_map/M_mask2_x_q_0 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AQ      Tcko                  0.430   processor/toggle_map/M_mask2_x_q[3]
                                                       processor/toggle_map/M_mask2_x_q_0
    SLICE_X11Y33.D1      net (fanout=1)        1.578   processor/toggle_map/M_mask2_x_q[0]
    SLICE_X11Y33.D       Tilo                  0.259   processor/toggle_map/M_mask3_q[0]
                                                       processor/toggle_map/Mmux_M_alu_a25_SW2
    SLICE_X11Y34.B2      net (fanout=3)        0.735   processor/toggle_map/N568
    SLICE_X11Y34.B       Tilo                  0.259   processor/toggle_map/M_alu_a[0]
                                                       processor/toggle_map/Mmux_M_alu_a25
    SLICE_X15Y30.D4      net (fanout=37)       2.075   processor/toggle_map/M_alu_a[0]
    SLICE_X15Y30.D       Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.AX      net (fanout=1)        0.642   processor/toggle_map/alu/adder/Mmult_n0032_a<0>_x_b<6>_mand1
    SLICE_X14Y28.DMUX    Taxd                  0.455   processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd10_cy<6>
    SLICE_X18Y32.A2      net (fanout=2)        1.014   processor/toggle_map/alu/adder/Mmult_n0032_Madd_910
    SLICE_X18Y32.COUT    Topcya                0.472   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<8>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.BMUX    Topbb                 0.464   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.A4      net (fanout=1)        0.547   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1522
    SLICE_X18Y38.CMUX    Topac                 0.636   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.184ns (4.865ns logic, 14.319ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4 (FF)
  Destination:          processor/toggle_map/M_mask1_x_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.226ns (Levels of Logic = 12)
  Clock Path Skew:      0.011ns (0.635 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4 to processor/toggle_map/M_mask1_x_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   processor/M_cursor_position_q_3_1
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_3_4
    SLICE_X19Y37.C2      net (fanout=13)       2.405   processor/M_cursor_position_q_3_4
    SLICE_X19Y37.C       Tilo                  0.259   processor/toggle_map/M_get_neighbours_x_down_left[3]
                                                       processor/toggle_map/get_neighbours_x/Mmux_up_right251
    SLICE_X22Y37.B5      net (fanout=1)        0.881   processor/toggle_map/M_get_neighbours_x_up_right[9]
    SLICE_X22Y37.B       Tilo                  0.235   processor/toggle_map/M_mask4_q[9]
                                                       processor/toggle_map/M_ctr_q<3>_623
    SLICE_X22Y37.A5      net (fanout=1)        0.196   processor/toggle_map/M_ctr_q<3>_623
    SLICE_X22Y37.A       Tilo                  0.235   processor/toggle_map/M_mask4_q[9]
                                                       processor/toggle_map/M_ctr_q<3>24
    SLICE_X12Y28.D1      net (fanout=18)       2.769   processor/toggle_map/M_alu_b[9]
    SLICE_X12Y28.DMUX    Topdd                 0.463   processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd5_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd5_cy<6>
    SLICE_X18Y41.C3      net (fanout=1)        1.852   processor/toggle_map/alu/adder/Mmult_n0032_Madd_195
    SLICE_X18Y41.DMUX    Topcd                 0.493   processor/toggle_map/alu/adder/Mmult_n0032_Madd13_cy[7]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd13_lut<6>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd13_cy<7>
    SLICE_X18Y45.B1      net (fanout=1)        1.006   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2013
    SLICE_X18Y45.DMUX    Topbd                 0.644   processor/toggle_map/alu/adder/Mmult_n0032_Madd18_cy[9]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd18_lut<7>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd18_cy<9>
    SLICE_X16Y41.D2      net (fanout=2)        1.237   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2220
    SLICE_X16Y41.DMUX    Topdd                 0.463   processor/toggle_map/M_mask4_x_q[17]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd21_cy<17>
    SLICE_X18Y39.D4      net (fanout=2)        0.758   processor/toggle_map/alu/adder/Mmult_n0032_Madd_2223
    SLICE_X18Y39.COUT    Topcyd                0.290   processor/M_down_temp_q_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<22>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<22>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[22]
    SLICE_X18Y40.AMUX    Tcina                 0.210   processor/toggle_map/alu/adder/n0032[24]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_xor<24>
    SLICE_X12Y42.D4      net (fanout=1)        0.803   processor/toggle_map/alu/adder/n0032[23]
    SLICE_X12Y42.COUT    Topcyd                0.343   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A161
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X12Y43.AMUX    Tcina                 0.220   processor/toggle_map/N226
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X11Y52.A4      net (fanout=1)        1.275   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X11Y52.A       Tilo                  0.259   processor/toggle_map/M_mask2_x_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y44.AX       net (fanout=10)       1.255   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y44.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_x_q[24]
                                                       processor/toggle_map/M_mask1_x_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.226ns (4.704ns logic, 14.522ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.185ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.CMUX    Tcinc                 0.279   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X18Y32.B3      net (fanout=1)        0.926   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1011
    SLICE_X18Y32.COUT    Topcyb                0.448   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<9>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<11>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy[11]
    SLICE_X18Y33.BMUX    Tcinb                 0.277   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.BMUX    Topbb                 0.464   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.A4      net (fanout=1)        0.547   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1522
    SLICE_X18Y38.CMUX    Topac                 0.636   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.185ns (5.189ns logic, 13.996ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.179ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.430   processor/M_cursor_position_q_1_4
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_1_1
    SLICE_X16Y33.C1      net (fanout=15)       1.873   processor/M_cursor_position_q_1_1
    SLICE_X16Y33.CMUX    Tilo                  0.430   processor/M_up_temp_q_14
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1_G
                                                       processor/toggle_map/M_ctr_q<3>_718_SW1
    SLICE_X16Y28.D5      net (fanout=2)        0.749   processor/toggle_map/N158
    SLICE_X16Y28.CMUX    Topdc                 0.456   processor/toggle_map/N159
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17_F
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_17
    SLICE_X11Y29.D5      net (fanout=32)       0.982   processor/toggle_map/M_ctr_q<3>_5_f718
    SLICE_X11Y29.D       Tilo                  0.259   processor/toggle_map/M_mask3_x_q[3]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.BX      net (fanout=1)        1.056   processor/toggle_map/alu/adder/Mmult_n0032_a<1>_x_b<4>_mand1
    SLICE_X12Y31.COUT    Tbxcy                 0.156   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<6>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[6]
    SLICE_X12Y32.COUT    Tbyp                  0.093   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<14>
    SLICE_X18Y33.A2      net (fanout=1)        1.020   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1311
    SLICE_X18Y33.BMUX    Topab                 0.519   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<12>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.BX      net (fanout=2)        1.734   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Tbxd                  0.403   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.650   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_lut<17>1
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.179ns (4.879ns logic, 14.300ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seven_seg_ctr/M_ctr_q_0_6 (FF)
  Destination:          processor/toggle_map/M_mask4_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.187ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.289 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seven_seg_ctr/M_ctr_q_0_6 to processor/toggle_map/M_mask4_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.525   M_ctr_q_0_5
                                                       seven_seg_ctr/M_ctr_q_0_6
    SLICE_X13Y29.B5      net (fanout=17)       2.005   M_ctr_q_0_6
    SLICE_X13Y29.B       Tilo                  0.259   processor/toggle_map/M_mask4_x_q[3]
                                                       processor/toggle_map/M_ctr_q<3>_5_f7_16_SW0
    SLICE_X13Y34.A1      net (fanout=2)        2.078   processor/toggle_map/N228
    SLICE_X13Y34.A       Tilo                  0.259   processor/toggle_map/M_mask4_q[3]
                                                       processor/toggle_map/M_ctr_q<3>18
    SLICE_X12Y32.D3      net (fanout=17)       1.139   processor/toggle_map/M_alu_b[3]
    SLICE_X12Y32.COUT    Topcyd                0.312   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_lut<10>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<10>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[10]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy[14]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd11_cy<14>
    SLICE_X18Y33.A2      net (fanout=1)        1.020   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1311
    SLICE_X18Y33.BMUX    Topab                 0.519   processor/M_down_temp_q_14
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_lut<12>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd16_cy<15>
    SLICE_X14Y35.DX      net (fanout=2)        2.172   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1416
    SLICE_X14Y35.COUT    Tdxcy                 0.121   processor/M_cursor_position_q_3_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<14>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy[14]
    SLICE_X14Y36.AMUX    Tcina                 0.210   processor/toggle_map/M_cursor_position_q_0_1
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd20_cy<18>
    SLICE_X16Y37.B4      net (fanout=2)        1.532   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1520
    SLICE_X16Y37.DMUX    Topbd                 0.695   processor/M_left_temp_q_9
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_lut<15>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd22_cy<17>
    SLICE_X18Y38.C6      net (fanout=1)        0.555   processor/toggle_map/alu/adder/Mmult_n0032_Madd_1722
    SLICE_X18Y38.CMUX    Topcc                 0.469   processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy[18]
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_lut<17>
                                                       processor/toggle_map/alu/adder/Mmult_n0032_Madd23_cy<18>
    SLICE_X12Y41.B2      net (fanout=1)        1.204   processor/toggle_map/alu/adder/n0032[17]
    SLICE_X12Y41.CMUX    Topbc                 0.610   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[19]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A91
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<19>
    SLICE_X13Y47.B1      net (fanout=1)        1.263   processor/toggle_map/alu/M_adder_out[18]
    SLICE_X13Y47.B       Tilo                  0.259   processor/toggle_map/M_mask3_q[17]
                                                       processor/toggle_map/alu/Mmux_out101
    SLICE_X22Y40.CX      net (fanout=10)       1.551   processor/toggle_map/M_alu_out[18]
    SLICE_X22Y40.CLK     Tdick                 0.114   processor/toggle_map/M_mask4_q[18]
                                                       processor/toggle_map/M_mask4_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.187ns (4.662ns logic, 14.525ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/down_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/up_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/left_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/enter_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/start_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/reset_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/right_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_18/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_19/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[3]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[3]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.409|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23675198009 paths, 0 nets, and 7897 connections

Design statistics:
   Minimum period:  19.409ns{1}   (Maximum frequency:  51.522MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 11 21:28:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



