{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570203584353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570203584354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AcornSystem1 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"AcornSystem1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570203584368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570203584419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570203584419 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570203584518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570203584531 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570203584582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570203584582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570203584582 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570203584582 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570203584586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 2600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570203584586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 2602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570203584586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 2604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570203584586 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 2606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570203584586 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570203584586 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570203584590 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1570203584604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AcornSystem1.sdc " "Synopsys Design Constraints File file not found: 'AcornSystem1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570203585082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570203585083 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1570203585094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1570203585095 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570203585095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_CLK_50M_i~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node EXT_CLK_50M_i~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570203585192 ""}  } { { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 2580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570203585192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "as1_card_cpu:e_cpu_card\|i_nWDS~0  " "Automatically promoted node as1_card_cpu:e_cpu_card\|i_nWDS~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570203585192 ""}  } { { "as1_card_cpu.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570203585192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "as1_card_cpu:e_cpu_card\|delay:e_dly_phi2\|r_dly\[0\]\[2\]  " "Automatically promoted node as1_card_cpu:e_cpu_card\|delay:e_dly_phi2\|r_dly\[0\]\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|i_nWDS~0 " "Destination node as1_card_cpu:e_cpu_card\|i_nWDS~0" {  } { { "as1_card_cpu.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|T65:e_cpu\|IR\[1\]~0 " "Destination node as1_card_cpu:e_cpu_card\|T65:e_cpu\|IR\[1\]~0" {  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 326 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|i_cpu_clken " "Destination node as1_card_cpu:e_cpu_card\|i_cpu_clken" {  } { { "as1_card_cpu.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_cpu.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|i_doread~0 " "Destination node as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|i_doread~0" {  } { { "ins8154.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/ins8154.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570203585193 ""}  } { { "delay.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/delay.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570203585193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_nRESET_i~input (placed in PIN B16 (DQS0R/CQ1R,DPCLK5)) " "Automatically promoted node EXT_nRESET_i~input (placed in PIN B16 (DQS0R/CQ1R,DPCLK5))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_disp:e_disp_card\|r_pad_tgl~0 " "Destination node as1_card_disp:e_disp_card\|r_pad_tgl~0" {  } { { "as1_card_disp.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/as1_card_disp.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|r_mem_128~16 " "Destination node as1_card_cpu:e_cpu_card\|ins8154:e_ic2_8154\|r_mem_128~16" {  } { { "ins8154.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/ins8154.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570203585193 ""}  } { { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 2579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570203585193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "as1_card_cpu:e_cpu_card\|T65:e_cpu\|Res_n_i  " "Automatically promoted node as1_card_cpu:e_cpu_card\|T65:e_cpu\|Res_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|T65:e_cpu\|Y\[0\]~0 " "Destination node as1_card_cpu:e_cpu_card\|T65:e_cpu\|Y\[0\]~0" {  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|T65:e_cpu\|ABC\[0\]~0 " "Destination node as1_card_cpu:e_cpu_card\|T65:e_cpu\|ABC\[0\]~0" {  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "as1_card_cpu:e_cpu_card\|T65:e_cpu\|X\[0\]~0 " "Destination node as1_card_cpu:e_cpu_card\|T65:e_cpu\|X\[0\]~0" {  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 420 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 1265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570203585193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570203585193 ""}  } { { "T6502/T65.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/T6502/T65.vhd" 232 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570203585193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570203585441 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570203585442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570203585442 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570203585443 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570203585445 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570203585446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570203585446 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570203585447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570203585504 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1570203585505 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570203585505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570203585555 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570203585560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570203585972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570203586180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570203586197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570203588112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570203588112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570203588445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570203589647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570203589647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570203591892 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570203591892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570203591895 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570203592019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570203592030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570203592257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570203592257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570203592571 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570203593077 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_nRESET_i 3.3-V LVTTL B16 " "Pin EXT_nRESET_i uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_nRESET_i } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_nRESET_i" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_CLK_50M_i 3.3-V LVTTL E16 " "Pin EXT_CLK_50M_i uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_CLK_50M_i } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLK_50M_i" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CASIN_i 3.3-V LVTTL A7 " "Pin CASIN_i uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CASIN_i } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CASIN_i" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[1\] 3.3-V LVTTL G2 " "Pin EXT_KEYS_COMMAND_I\[1\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[1\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[0\] 3.3-V LVTTL G1 " "Pin EXT_KEYS_COMMAND_I\[0\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[0\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[5\] 3.3-V LVTTL K2 " "Pin EXT_KEYS_COMMAND_I\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[5\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[4\] 3.3-V LVTTL K1 " "Pin EXT_KEYS_COMMAND_I\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[4\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[6\] 3.3-V LVTTL L1 " "Pin EXT_KEYS_COMMAND_I\[6\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[6\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[7\] 3.3-V LVTTL L2 " "Pin EXT_KEYS_COMMAND_I\[7\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[7\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[3\] 3.3-V LVTTL J2 " "Pin EXT_KEYS_COMMAND_I\[3\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[3\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_KEYS_COMMAND_I\[2\] 3.3-V LVTTL J1 " "Pin EXT_KEYS_COMMAND_I\[2\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_KEYS_COMMAND_I[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_KEYS_COMMAND_I\[2\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_PAD_16_ROW_i\[2\] 3.3-V LVTTL K10 " "Pin EXT_PAD_16_ROW_i\[2\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_PAD_16_ROW_i[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_PAD_16_ROW_i\[2\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_PAD_16_ROW_i\[3\] 3.3-V LVTTL F11 " "Pin EXT_PAD_16_ROW_i\[3\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_PAD_16_ROW_i[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_PAD_16_ROW_i\[3\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_PAD_16_ROW_i\[0\] 3.3-V LVTTL K11 " "Pin EXT_PAD_16_ROW_i\[0\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_PAD_16_ROW_i[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_PAD_16_ROW_i\[0\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_PAD_16_ROW_i\[1\] 3.3-V LVTTL J11 " "Pin EXT_PAD_16_ROW_i\[1\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_PAD_16_ROW_i[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_PAD_16_ROW_i\[1\]" } } } } { "AcornSystem1.vhd" "" { Text "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/AcornSystem1.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570203593300 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1570203593300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/output_files/AcornSystem1.fit.smsg " "Generated suppressed messages file D:/Users/Dominic/Documents/fpga/waveshare/AcornSystem1/output_files/AcornSystem1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570203593393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5578 " "Peak virtual memory: 5578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570203593934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 16:39:53 2019 " "Processing ended: Fri Oct 04 16:39:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570203593934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570203593934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570203593934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570203593934 ""}
