{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1607300529319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1607300529320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 08:22:09 2020 " "Processing started: Mon Dec 07 08:22:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1607300529320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1607300529320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1607300529320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1607300529657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../EDA_test/counter.v " "Can't analyze file -- file ../EDA_test/counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1607300529783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file data_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_reg " "Found entity 1: data_reg" {  } { { "data_reg.v" "" { Text "F:/verilog_code/test4/data_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1607300529810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1607300529810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "F:/verilog_code/test4/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1607300529814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1607300529814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "F:/verilog_code/test4/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1607300529819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1607300529819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block " "Elaborating entity \"block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1607300529874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_reg data_reg:inst1 " "Elaborating entity \"data_reg\" for hierarchy \"data_reg:inst1\"" {  } { { "block.bdf" "inst1" { Schematic "F:/verilog_code/test4/block.bdf" { { 240 672 920 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1607300529879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 data_reg.v(11) " "Verilog HDL assignment warning at data_reg.v(11): truncated value with size 8 to match size of target (4)" {  } { { "data_reg.v" "" { Text "F:/verilog_code/test4/data_reg.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1607300529882 "|top|data_reg:u2"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst counter " "Node instance \"inst\" instantiates undefined entity \"counter\"" {  } { { "block.bdf" "inst" { Schematic "F:/verilog_code/test4/block.bdf" { { 240 384 536 336 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1607300529903 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1607300530027 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 08:22:10 2020 " "Processing ended: Mon Dec 07 08:22:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1607300530027 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1607300530027 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1607300530027 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1607300530027 ""}
