
duzyekran.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000038f0  08007670  08007670  00008670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af60  0800af60  0000c088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af60  0800af60  0000bf60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af68  0800af68  0000c088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af68  0800af68  0000bf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af6c  0800af6c  0000bf6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800af70  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000714  20000088  0800aff8  0000c088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  0800aff8  0000c79c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c75  00000000  00000000  0000c0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d7a  00000000  00000000  0001ed2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00021aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d77  00000000  00000000  00022c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028420  00000000  00000000  000239a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d48  00000000  00000000  0004bdc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f03dc  00000000  00000000  00061b0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151eeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053ac  00000000  00000000  00151f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001572dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007658 	.word	0x08007658

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08007658 	.word	0x08007658

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <pulseEnable>:
 *      Author: ab
 */

#include <LCD_Keypad.h>

void pulseEnable(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  // E = 0
  HAL_GPIO_WritePin (GPIOC, GPIO_PIN_7, 0);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2180      	movs	r1, #128	@ 0x80
 80005b4:	480b      	ldr	r0, [pc, #44]	@ (80005e4 <pulseEnable+0x38>)
 80005b6:	f002 ffdb 	bl	8003570 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80005ba:	2001      	movs	r0, #1
 80005bc:	f002 fa90 	bl	8002ae0 <HAL_Delay>
  // E = 1
  HAL_GPIO_WritePin (GPIOC, GPIO_PIN_7, 1);
 80005c0:	2201      	movs	r2, #1
 80005c2:	2180      	movs	r1, #128	@ 0x80
 80005c4:	4807      	ldr	r0, [pc, #28]	@ (80005e4 <pulseEnable+0x38>)
 80005c6:	f002 ffd3 	bl	8003570 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80005ca:	2001      	movs	r0, #1
 80005cc:	f002 fa88 	bl	8002ae0 <HAL_Delay>
  // E = 0
  HAL_GPIO_WritePin (GPIOC, GPIO_PIN_7, 0);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2180      	movs	r1, #128	@ 0x80
 80005d4:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <pulseEnable+0x38>)
 80005d6:	f002 ffcb 	bl	8003570 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80005da:	2001      	movs	r0, #1
 80005dc:	f002 fa80 	bl	8002ae0 <HAL_Delay>
}
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	48000800 	.word	0x48000800

080005e8 <write4bits>:

void write4bits(uint8_t value)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin (GPIOB,  GPIO_PIN_5, (value >> 0) & 0x01); //DB4
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	f003 0301 	and.w	r3, r3, #1
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	461a      	mov	r2, r3
 80005fc:	2120      	movs	r1, #32
 80005fe:	4816      	ldr	r0, [pc, #88]	@ (8000658 <write4bits+0x70>)
 8000600:	f002 ffb6 	bl	8003570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOB,  GPIO_PIN_4, (value >> 1) & 0x01); //DB5
 8000604:	79fb      	ldrb	r3, [r7, #7]
 8000606:	085b      	lsrs	r3, r3, #1
 8000608:	b2db      	uxtb	r3, r3
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	b2db      	uxtb	r3, r3
 8000610:	461a      	mov	r2, r3
 8000612:	2110      	movs	r1, #16
 8000614:	4810      	ldr	r0, [pc, #64]	@ (8000658 <write4bits+0x70>)
 8000616:	f002 ffab 	bl	8003570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_10, (value >> 2) & 0x01); //DB6
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	089b      	lsrs	r3, r3, #2
 800061e:	b2db      	uxtb	r3, r3
 8000620:	f003 0301 	and.w	r3, r3, #1
 8000624:	b2db      	uxtb	r3, r3
 8000626:	461a      	mov	r2, r3
 8000628:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800062c:	480a      	ldr	r0, [pc, #40]	@ (8000658 <write4bits+0x70>)
 800062e:	f002 ff9f 	bl	8003570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (GPIOA,  GPIO_PIN_8, (value >> 3) & 0x01); //DB7
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	08db      	lsrs	r3, r3, #3
 8000636:	b2db      	uxtb	r3, r3
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	b2db      	uxtb	r3, r3
 800063e:	461a      	mov	r2, r3
 8000640:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000644:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000648:	f002 ff92 	bl	8003570 <HAL_GPIO_WritePin>
  pulseEnable();
 800064c:	f7ff ffae 	bl	80005ac <pulseEnable>
}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	48000400 	.word	0x48000400

0800065c <write>:

void write(uint8_t RS, uint8_t value)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	460a      	mov	r2, r1
 8000666:	71fb      	strb	r3, [r7, #7]
 8000668:	4613      	mov	r3, r2
 800066a:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_9, RS);
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	461a      	mov	r2, r3
 8000670:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000674:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000678:	f002 ff7a 	bl	8003570 <HAL_GPIO_WritePin>
	// send data
	write4bits(value>>4);
 800067c:	79bb      	ldrb	r3, [r7, #6]
 800067e:	091b      	lsrs	r3, r3, #4
 8000680:	b2db      	uxtb	r3, r3
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff ffb0 	bl	80005e8 <write4bits>
	write4bits(value);
 8000688:	79bb      	ldrb	r3, [r7, #6]
 800068a:	4618      	mov	r0, r3
 800068c:	f7ff ffac 	bl	80005e8 <write4bits>
}
 8000690:	bf00      	nop
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}

08000698 <LCD_init>:

void LCD_init()
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 800069c:	2032      	movs	r0, #50	@ 0x32
 800069e:	f002 fa1f 	bl	8002ae0 <HAL_Delay>
	// Now we pull both RS and R/W low to begin commands
	// RS = 0
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_9, 0);
 80006a2:	2200      	movs	r2, #0
 80006a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ac:	f002 ff60 	bl	8003570 <HAL_GPIO_WritePin>
	// E = 0
	HAL_GPIO_WritePin (GPIOC, GPIO_PIN_7, 0);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2180      	movs	r1, #128	@ 0x80
 80006b4:	4816      	ldr	r0, [pc, #88]	@ (8000710 <LCD_init+0x78>)
 80006b6:	f002 ff5b 	bl	8003570 <HAL_GPIO_WritePin>

	write4bits(0x03);
 80006ba:	2003      	movs	r0, #3
 80006bc:	f7ff ff94 	bl	80005e8 <write4bits>
	HAL_Delay(5);
 80006c0:	2005      	movs	r0, #5
 80006c2:	f002 fa0d 	bl	8002ae0 <HAL_Delay>

    // second try
    write4bits(0x03);
 80006c6:	2003      	movs	r0, #3
 80006c8:	f7ff ff8e 	bl	80005e8 <write4bits>
	HAL_Delay(5);
 80006cc:	2005      	movs	r0, #5
 80006ce:	f002 fa07 	bl	8002ae0 <HAL_Delay>

    // third go!
    write4bits(0x03);
 80006d2:	2003      	movs	r0, #3
 80006d4:	f7ff ff88 	bl	80005e8 <write4bits>
	HAL_Delay(5);
 80006d8:	2005      	movs	r0, #5
 80006da:	f002 fa01 	bl	8002ae0 <HAL_Delay>

	// finally, set to 4-bit interface
    write4bits(0x02);
 80006de:	2002      	movs	r0, #2
 80006e0:	f7ff ff82 	bl	80005e8 <write4bits>

	write(0, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 80006e4:	2128      	movs	r1, #40	@ 0x28
 80006e6:	2000      	movs	r0, #0
 80006e8:	f7ff ffb8 	bl	800065c <write>

	// turn the display on with no cursor or blinking default
	write(0, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSORON | LCD_BLINKON);
 80006ec:	210f      	movs	r1, #15
 80006ee:	2000      	movs	r0, #0
 80006f0:	f7ff ffb4 	bl	800065c <write>

	// clear it off
	write(0, LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 80006f4:	2101      	movs	r1, #1
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ffb0 	bl	800065c <write>
    HAL_Delay(20);  // this command takes a long time!
 80006fc:	2014      	movs	r0, #20
 80006fe:	f002 f9ef 	bl	8002ae0 <HAL_Delay>

	// Initialize to default text direction (for romance languages)
	// set the entry mode
    write(0, LCD_ENTRYMODESET |  LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 8000702:	2106      	movs	r1, #6
 8000704:	2000      	movs	r0, #0
 8000706:	f7ff ffa9 	bl	800065c <write>
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	48000800 	.word	0x48000800

08000714 <main>:
/* Flash Memory Functions */
void read_flash_memory(uint32_t memory_address, uint8_t *data, uint16_t data_length);
void store_flash_memory(uint32_t memory_address, uint8_t *data, uint16_t data_length);
/* Main Program --------------------------------------------------------------*/
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b098      	sub	sp, #96	@ 0x60
 8000718:	af00      	add	r7, sp, #0
    /* MCU Initialization */
    HAL_Init();
 800071a:	f002 f965 	bl	80029e8 <HAL_Init>
    SystemClock_Config();
 800071e:	f001 f82d 	bl	800177c <SystemClock_Config>
    MX_GPIO_Init();
 8000722:	f001 f96f 	bl	8001a04 <MX_GPIO_Init>
    MX_USART2_UART_Init();
 8000726:	f001 f93d 	bl	80019a4 <MX_USART2_UART_Init>
    MX_I2C1_Init();
 800072a:	f001 f879 	bl	8001820 <MX_I2C1_Init>
    MX_SPI1_Init();
 800072e:	f001 f8fb 	bl	8001928 <MX_SPI1_Init>
    /* Peripherals Initialization */
    LCD_init();
 8000732:	f7ff ffb1 	bl	8000698 <LCD_init>
    ssd1306_Init();
 8000736:	f001 fabd 	bl	8001cb4 <ssd1306_Init>
    /* Game State Initialization */
    loadHighScores();
 800073a:	f000 ffbd 	bl	80016b8 <loadHighScores>
    player myPlayer = createPlayer(10, 10);
 800073e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000742:	220a      	movs	r2, #10
 8000744:	210a      	movs	r1, #10
 8000746:	4618      	mov	r0, r3
 8000748:	f000 f92a 	bl	80009a0 <createPlayer>
    player bot = createPlayer(MAP_WIDTH - 10, MAP_WIDTH - 10);
 800074c:	f107 031c 	add.w	r3, r7, #28
 8000750:	2276      	movs	r2, #118	@ 0x76
 8000752:	2176      	movs	r1, #118	@ 0x76
 8000754:	4618      	mov	r0, r3
 8000756:	f000 f923 	bl	80009a0 <createPlayer>
    for (int i = 0; i < 10; i++)
 800075a:	2300      	movs	r3, #0
 800075c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800075e:	e005      	b.n	800076c <main+0x58>
        dotPosition(i);
 8000760:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000762:	f000 fadd 	bl	8000d20 <dotPosition>
    for (int i = 0; i < 10; i++)
 8000766:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000768:	3301      	adds	r3, #1
 800076a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800076c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800076e:	2b09      	cmp	r3, #9
 8000770:	ddf6      	ble.n	8000760 <main+0x4c>
    HAL_UART_Transmit(&huart2, (uint8_t *)"\033[2J\033[HScore: 0", strlen("\033[2J\033[HScore: 0"), 30);
 8000772:	231e      	movs	r3, #30
 8000774:	220f      	movs	r2, #15
 8000776:	4987      	ldr	r1, [pc, #540]	@ (8000994 <main+0x280>)
 8000778:	4887      	ldr	r0, [pc, #540]	@ (8000998 <main+0x284>)
 800077a:	f004 ff2f 	bl	80055dc <HAL_UART_Transmit>
    /* Intro */
    // winAnimation();
    menuDisplay();
 800077e:	f000 fb19 	bl	8000db4 <menuDisplay>
    srand(HAL_GetTick());
 8000782:	f002 f9a1 	bl	8002ac8 <HAL_GetTick>
 8000786:	4603      	mov	r3, r0
 8000788:	4618      	mov	r0, r3
 800078a:	f005 fd4d 	bl	8006228 <srand>
    /* Game Loop */
    while (1)
    {
        uint8_t received_char;
        HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, &received_char, 1, 1);
 800078e:	f107 011b 	add.w	r1, r7, #27
 8000792:	2301      	movs	r3, #1
 8000794:	2201      	movs	r2, #1
 8000796:	4880      	ldr	r0, [pc, #512]	@ (8000998 <main+0x284>)
 8000798:	f004 ffa9 	bl	80056ee <HAL_UART_Receive>
 800079c:	4603      	mov	r3, r0
 800079e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        if (status == HAL_OK)
 80007a2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d14a      	bne.n	8000840 <main+0x12c>
        {
            // Otrzymano znak - ustawiamy kierunek
            switch (received_char)
 80007aa:	7efb      	ldrb	r3, [r7, #27]
 80007ac:	3b61      	subs	r3, #97	@ 0x61
 80007ae:	2b16      	cmp	r3, #22
 80007b0:	d846      	bhi.n	8000840 <main+0x12c>
 80007b2:	a201      	add	r2, pc, #4	@ (adr r2, 80007b8 <main+0xa4>)
 80007b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b8:	0800082b 	.word	0x0800082b
 80007bc:	08000841 	.word	0x08000841
 80007c0:	08000841 	.word	0x08000841
 80007c4:	08000837 	.word	0x08000837
 80007c8:	08000841 	.word	0x08000841
 80007cc:	08000841 	.word	0x08000841
 80007d0:	08000841 	.word	0x08000841
 80007d4:	08000841 	.word	0x08000841
 80007d8:	08000841 	.word	0x08000841
 80007dc:	08000841 	.word	0x08000841
 80007e0:	08000841 	.word	0x08000841
 80007e4:	08000841 	.word	0x08000841
 80007e8:	08000841 	.word	0x08000841
 80007ec:	08000841 	.word	0x08000841
 80007f0:	08000841 	.word	0x08000841
 80007f4:	08000841 	.word	0x08000841
 80007f8:	08000841 	.word	0x08000841
 80007fc:	08000841 	.word	0x08000841
 8000800:	08000821 	.word	0x08000821
 8000804:	08000841 	.word	0x08000841
 8000808:	08000841 	.word	0x08000841
 800080c:	08000841 	.word	0x08000841
 8000810:	08000815 	.word	0x08000815
            {
            case 'w':
                myPlayer.dx = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	64fb      	str	r3, [r7, #76]	@ 0x4c
                myPlayer.dy = -1;
 8000818:	f04f 33ff 	mov.w	r3, #4294967295
 800081c:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 800081e:	e00f      	b.n	8000840 <main+0x12c>
            case 's':
                myPlayer.dx = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	64fb      	str	r3, [r7, #76]	@ 0x4c
                myPlayer.dy = 1;
 8000824:	2301      	movs	r3, #1
 8000826:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 8000828:	e00a      	b.n	8000840 <main+0x12c>
            case 'a':
                myPlayer.dx = -1;
 800082a:	f04f 33ff 	mov.w	r3, #4294967295
 800082e:	64fb      	str	r3, [r7, #76]	@ 0x4c
                myPlayer.dy = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 8000834:	e004      	b.n	8000840 <main+0x12c>
            case 'd':
                myPlayer.dx = 1;
 8000836:	2301      	movs	r3, #1
 8000838:	64fb      	str	r3, [r7, #76]	@ 0x4c
                myPlayer.dy = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 800083e:	bf00      	nop
            }
        }
        // --- 2. BOT INPUT ---
        calculateBotMovement(&bot, &myPlayer);
 8000840:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000844:	f107 031c 	add.w	r3, r7, #28
 8000848:	4611      	mov	r1, r2
 800084a:	4618      	mov	r0, r3
 800084c:	f000 f9ae 	bl	8000bac <calculateBotMovement>
        // --- 3. PHYSICS (REUSED FUNCTIONS!) ---
        updatePlayerSpeed(&myPlayer, 3);
 8000850:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000854:	2103      	movs	r1, #3
 8000856:	4618      	mov	r0, r3
 8000858:	f000 f922 	bl	8000aa0 <updatePlayerSpeed>
        updatePlayerSpeed(&bot, 2);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	2102      	movs	r1, #2
 8000862:	4618      	mov	r0, r3
 8000864:	f000 f91c 	bl	8000aa0 <updatePlayerSpeed>
        updatePlayer(&myPlayer);
 8000868:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800086c:	4618      	mov	r0, r3
 800086e:	f000 f8bc 	bl	80009ea <updatePlayer>
        updatePlayer(&bot);
 8000872:	f107 031c 	add.w	r3, r7, #28
 8000876:	4618      	mov	r0, r3
 8000878:	f000 f8b7 	bl	80009ea <updatePlayer>
        // --- 4. EATING LOGIC ---
        // Check Human eating
        if (dotEat(&myPlayer))
 800087c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000880:	4618      	mov	r0, r3
 8000882:	f000 f92d 	bl	8000ae0 <dotEat>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d014      	beq.n	80008b6 <main+0x1a2>
        {
            // Only update Highscore/UART if the HUMAN eats
            updateHighScores(myPlayer.score);
 800088c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800088e:	4618      	mov	r0, r3
 8000890:	f000 ff32 	bl	80016f8 <updateHighScores>
            char _score[20];
            sprintf(_score, "\033[2J\033[HScore: %d", myPlayer.score);
 8000894:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	4940      	ldr	r1, [pc, #256]	@ (800099c <main+0x288>)
 800089a:	4618      	mov	r0, r3
 800089c:	f005 fe28 	bl	80064f0 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)_score, strlen(_score), 30);
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff fc94 	bl	80001d0 <strlen>
 80008a8:	4603      	mov	r3, r0
 80008aa:	b29a      	uxth	r2, r3
 80008ac:	1d39      	adds	r1, r7, #4
 80008ae:	231e      	movs	r3, #30
 80008b0:	4839      	ldr	r0, [pc, #228]	@ (8000998 <main+0x284>)
 80008b2:	f004 fe93 	bl	80055dc <HAL_UART_Transmit>
        }
        // Check Bot eating (We don't print score, just let it grow)
        dotEat(&bot);
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 f910 	bl	8000ae0 <dotEat>
        // --- 5. PVP COLLISION ---
        // Simple check: Distance between centers < sum of radii
        int distSq = (myPlayer.x - bot.x) * (myPlayer.x - bot.x) + (myPlayer.y - bot.y) * (myPlayer.y - bot.y);
 80008c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	1ad3      	subs	r3, r2, r3
 80008c6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80008c8:	69fa      	ldr	r2, [r7, #28]
 80008ca:	1a8a      	subs	r2, r1, r2
 80008cc:	fb03 f202 	mul.w	r2, r3, r2
 80008d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80008d2:	6a3b      	ldr	r3, [r7, #32]
 80008d4:	1acb      	subs	r3, r1, r3
 80008d6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80008d8:	6a39      	ldr	r1, [r7, #32]
 80008da:	1a41      	subs	r1, r0, r1
 80008dc:	fb01 f303 	mul.w	r3, r1, r3
 80008e0:	4413      	add	r3, r2
 80008e2:	657b      	str	r3, [r7, #84]	@ 0x54
        if (bot.radius > myPlayer.radius)
 80008e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80008e8:	429a      	cmp	r2, r3
 80008ea:	dd13      	ble.n	8000914 <main+0x200>
        {
            // Bot is bigger: Does the Bot's radius reach the Player's center?
            if (distSq < (bot.radius * bot.radius))
 80008ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008f0:	fb02 f303 	mul.w	r3, r2, r3
 80008f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80008f6:	429a      	cmp	r2, r3
 80008f8:	da1f      	bge.n	800093a <main+0x226>
            {
                loseAnimation();
 80008fa:	f000 fd73 	bl	80013e4 <loseAnimation>
                resetGame(&bot, &myPlayer);
 80008fe:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f000 fdd9 	bl	80014c0 <resetGame>
                menuDisplay();
 800090e:	f000 fa51 	bl	8000db4 <menuDisplay>
 8000912:	e012      	b.n	800093a <main+0x226>
            }
        }
        else
        {
            // Player is bigger: Does the Player's radius reach the Bot's center?
            if (distSq < (myPlayer.radius * myPlayer.radius))
 8000914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000916:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000918:	fb02 f303 	mul.w	r3, r2, r3
 800091c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800091e:	429a      	cmp	r2, r3
 8000920:	da0b      	bge.n	800093a <main+0x226>
            {
                winAnimation();
 8000922:	f000 fc7f 	bl	8001224 <winAnimation>
                resetGame(&bot, &myPlayer);
 8000926:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800092a:	f107 031c 	add.w	r3, r7, #28
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f000 fdc5 	bl	80014c0 <resetGame>
                menuDisplay();
 8000936:	f000 fa3d 	bl	8000db4 <menuDisplay>
            }
        }
        // --- 6. DRAWING ---
        ssd1306_Fill(Black);
 800093a:	2000      	movs	r0, #0
 800093c:	f001 fa24 	bl	8001d88 <ssd1306_Fill>
        dotDraw();
 8000940:	f000 fa16 	bl	8000d70 <dotDraw>
        // Draw Human (Filled)
        ssd1306_FillCircle(myPlayer.x + myPlayer.radius, myPlayer.y + myPlayer.radius, myPlayer.radius, White);
 8000944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000946:	b2da      	uxtb	r2, r3
 8000948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800094a:	b2db      	uxtb	r3, r3
 800094c:	4413      	add	r3, r2
 800094e:	b2d8      	uxtb	r0, r3
 8000950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000952:	b2da      	uxtb	r2, r3
 8000954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000956:	b2db      	uxtb	r3, r3
 8000958:	4413      	add	r3, r2
 800095a:	b2d9      	uxtb	r1, r3
 800095c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800095e:	b2da      	uxtb	r2, r3
 8000960:	2301      	movs	r3, #1
 8000962:	f001 fc66 	bl	8002232 <ssd1306_FillCircle>
        // Draw Bot (Empty/Outline to differentiate)
        ssd1306_DrawCircle(bot.x + bot.radius, bot.y + bot.radius, bot.radius, White);
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	b2da      	uxtb	r2, r3
 800096a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800096c:	b2db      	uxtb	r3, r3
 800096e:	4413      	add	r3, r2
 8000970:	b2d8      	uxtb	r0, r3
 8000972:	6a3b      	ldr	r3, [r7, #32]
 8000974:	b2da      	uxtb	r2, r3
 8000976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000978:	b2db      	uxtb	r3, r3
 800097a:	4413      	add	r3, r2
 800097c:	b2d9      	uxtb	r1, r3
 800097e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000980:	b2da      	uxtb	r2, r3
 8000982:	2301      	movs	r3, #1
 8000984:	f001 fbce 	bl	8002124 <ssd1306_DrawCircle>
        ssd1306_UpdateScreen();
 8000988:	f001 fa16 	bl	8001db8 <ssd1306_UpdateScreen>
        HAL_Delay(30);
 800098c:	201e      	movs	r0, #30
 800098e:	f002 f8a7 	bl	8002ae0 <HAL_Delay>
    {
 8000992:	e6fc      	b.n	800078e <main+0x7a>
 8000994:	08007670 	.word	0x08007670
 8000998:	2000015c 	.word	0x2000015c
 800099c:	08007680 	.word	0x08007680

080009a0 <createPlayer>:
}


/* Game Logic Implementations ------------------------------------------------*/
player createPlayer(int x, int y)
{
 80009a0:	b4b0      	push	{r4, r5, r7}
 80009a2:	b08d      	sub	sp, #52	@ 0x34
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
    player p;
    p.x = x - 3;
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	3b03      	subs	r3, #3
 80009b0:	617b      	str	r3, [r7, #20]
    p.y = y - 3;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	3b03      	subs	r3, #3
 80009b6:	61bb      	str	r3, [r7, #24]
    p.radius = 3;
 80009b8:	2303      	movs	r3, #3
 80009ba:	61fb      	str	r3, [r7, #28]
    p.score = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	623b      	str	r3, [r7, #32]
    p.speed = 3;
 80009c0:	2303      	movs	r3, #3
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
    p.dx = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    p.dy = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return p;
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	461d      	mov	r5, r3
 80009d0:	f107 0414 	add.w	r4, r7, #20
 80009d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009d8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80009dc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80009e0:	68f8      	ldr	r0, [r7, #12]
 80009e2:	3734      	adds	r7, #52	@ 0x34
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bcb0      	pop	{r4, r5, r7}
 80009e8:	4770      	bx	lr

080009ea <updatePlayer>:
void updatePlayer(player *p)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b085      	sub	sp, #20
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
    p->x += p->dx * p->speed;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	695b      	ldr	r3, [r3, #20]
 80009fa:	6879      	ldr	r1, [r7, #4]
 80009fc:	6909      	ldr	r1, [r1, #16]
 80009fe:	fb01 f303 	mul.w	r3, r1, r3
 8000a02:	441a      	add	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	601a      	str	r2, [r3, #0]
    p->y += p->dy * p->speed;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	685a      	ldr	r2, [r3, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	6879      	ldr	r1, [r7, #4]
 8000a12:	6909      	ldr	r1, [r1, #16]
 8000a14:	fb01 f303 	mul.w	r3, r1, r3
 8000a18:	441a      	add	r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	605a      	str	r2, [r3, #4]
    int hitbox = p->radius + 1;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	3301      	adds	r3, #1
 8000a24:	60fb      	str	r3, [r7, #12]
    if (p->x < 1)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	dc05      	bgt.n	8000a3a <updatePlayer+0x50>
    {
        p->x = 1;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2201      	movs	r2, #1
 8000a32:	601a      	str	r2, [r3, #0]
        p->dx = 0;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2200      	movs	r2, #0
 8000a38:	615a      	str	r2, [r3, #20]
    }
    if (p->x > MAP_WIDTH - hitbox * 2)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	429a      	cmp	r2, r3
 8000a48:	dd08      	ble.n	8000a5c <updatePlayer+0x72>
    {
        p->x = MAP_WIDTH - hitbox * 2;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000a50:	005a      	lsls	r2, r3, #1
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	601a      	str	r2, [r3, #0]
        p->dx = 0;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2200      	movs	r2, #0
 8000a5a:	615a      	str	r2, [r3, #20]
    }
    if (p->y < 1)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	dc05      	bgt.n	8000a70 <updatePlayer+0x86>
    {
        p->y = 1;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2201      	movs	r2, #1
 8000a68:	605a      	str	r2, [r3, #4]
        p->dy = 0;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
    }
    if (p->y > MAP_HEIGHT - hitbox * 2)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685a      	ldr	r2, [r3, #4]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	f1c3 0320 	rsb	r3, r3, #32
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dd08      	ble.n	8000a92 <updatePlayer+0xa8>
    {
        p->y = MAP_HEIGHT - hitbox * 2;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	f1c3 0320 	rsb	r3, r3, #32
 8000a86:	005a      	lsls	r2, r3, #1
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	605a      	str	r2, [r3, #4]
        p->dy = 0;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	619a      	str	r2, [r3, #24]
    }
}
 8000a92:	bf00      	nop
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <updatePlayerSpeed>:
void updatePlayerSpeed(player *p, int my_speed)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
    // prędkość
    p->speed = my_speed - p->radius / 6;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	4a0b      	ldr	r2, [pc, #44]	@ (8000adc <updatePlayerSpeed+0x3c>)
 8000ab0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ab4:	17db      	asrs	r3, r3, #31
 8000ab6:	1a9a      	subs	r2, r3, r2
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	441a      	add	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	611a      	str	r2, [r3, #16]
    if (p->speed < 1)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	691b      	ldr	r3, [r3, #16]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	dc02      	bgt.n	8000ace <updatePlayerSpeed+0x2e>
        p->speed = 1;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2201      	movs	r2, #1
 8000acc:	611a      	str	r2, [r3, #16]
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	2aaaaaab 	.word	0x2aaaaaab

08000ae0 <dotEat>:
int dotEat(player *p)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08c      	sub	sp, #48	@ 0x30
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
    int eaten = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int hitbox = p->radius + 1;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	3301      	adds	r3, #1
 8000af2:	627b      	str	r3, [r7, #36]	@ 0x24
    int pCenterX = p->x + hitbox;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000afa:	4413      	add	r3, r2
 8000afc:	623b      	str	r3, [r7, #32]
    int pCenterY = p->y + hitbox;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b04:	4413      	add	r3, r2
 8000b06:	61fb      	str	r3, [r7, #28]
    int collisionDistSq = (p->radius + 2) * (p->radius + 2);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	3302      	adds	r3, #2
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	6892      	ldr	r2, [r2, #8]
 8000b12:	3202      	adds	r2, #2
 8000b14:	fb02 f303 	mul.w	r3, r2, r3
 8000b18:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < 10; i++)
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b1e:	e039      	b.n	8000b94 <dotEat+0xb4>
    {
        int diffX = pCenterX - dots[i].x;
 8000b20:	4a20      	ldr	r2, [pc, #128]	@ (8000ba4 <dotEat+0xc4>)
 8000b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b28:	6a3a      	ldr	r2, [r7, #32]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	617b      	str	r3, [r7, #20]
        int diffY = pCenterY - dots[i].y;
 8000b2e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba4 <dotEat+0xc4>)
 8000b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b32:	00db      	lsls	r3, r3, #3
 8000b34:	4413      	add	r3, r2
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	69fa      	ldr	r2, [r7, #28]
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	613b      	str	r3, [r7, #16]
        int distSq = (diffX * diffX) + (diffY * diffY);
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	fb03 f203 	mul.w	r2, r3, r3
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	fb03 f303 	mul.w	r3, r3, r3
 8000b4a:	4413      	add	r3, r2
 8000b4c:	60fb      	str	r3, [r7, #12]
        if (distSq <= collisionDistSq)
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	dc1b      	bgt.n	8000b8e <dotEat+0xae>
        {
            p->score++;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	68db      	ldr	r3, [r3, #12]
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	60da      	str	r2, [r3, #12]
            p->radius = 3 + (p->score / 5);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	4a10      	ldr	r2, [pc, #64]	@ (8000ba8 <dotEat+0xc8>)
 8000b66:	fb82 1203 	smull	r1, r2, r2, r3
 8000b6a:	1052      	asrs	r2, r2, #1
 8000b6c:	17db      	asrs	r3, r3, #31
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	1cda      	adds	r2, r3, #3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	609a      	str	r2, [r3, #8]
            if (p->radius > 30)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	2b1e      	cmp	r3, #30
 8000b7c:	dd02      	ble.n	8000b84 <dotEat+0xa4>
                p->radius = 30;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	221e      	movs	r2, #30
 8000b82:	609a      	str	r2, [r3, #8]
            dotPosition(i);
 8000b84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b86:	f000 f8cb 	bl	8000d20 <dotPosition>
            eaten = 1;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < 10; i++)
 8000b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b90:	3301      	adds	r3, #1
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b96:	2b09      	cmp	r3, #9
 8000b98:	ddc2      	ble.n	8000b20 <dotEat+0x40>
        }
    }
    return eaten;
 8000b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3730      	adds	r7, #48	@ 0x30
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	200001f0 	.word	0x200001f0
 8000ba8:	66666667 	.word	0x66666667

08000bac <calculateBotMovement>:
void calculateBotMovement(player *bot, player *human)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b08d      	sub	sp, #52	@ 0x34
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
    // --- 1. Identify Centers ---
    int botCenterX = bot->x + bot->radius;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	61bb      	str	r3, [r7, #24]
    int botCenterY = bot->y + bot->radius;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	685a      	ldr	r2, [r3, #4]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	4413      	add	r3, r2
 8000bcc:	617b      	str	r3, [r7, #20]
    int targetX = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int targetY = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28

    // --- 2. Find Target ---
    if (bot->radius > human->radius + 2)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	689a      	ldr	r2, [r3, #8]
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	3302      	adds	r3, #2
 8000be0:	429a      	cmp	r2, r3
 8000be2:	dd0c      	ble.n	8000bfe <calculateBotMovement+0x52>
    {
        targetX = human->x + human->radius;
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	4413      	add	r3, r2
 8000bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        targetY = human->y + human->radius;
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685a      	ldr	r2, [r3, #4]
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bfc:	e040      	b.n	8000c80 <calculateBotMovement+0xd4>
    }
    else
    {
        int minDistSq = 2000000000;
 8000bfe:	4b46      	ldr	r3, [pc, #280]	@ (8000d18 <calculateBotMovement+0x16c>)
 8000c00:	627b      	str	r3, [r7, #36]	@ 0x24
        int bestDotIndex = -1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
 8000c06:	623b      	str	r3, [r7, #32]

        for (int i = 0; i < 10; i++)
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61fb      	str	r3, [r7, #28]
 8000c0c:	e021      	b.n	8000c52 <calculateBotMovement+0xa6>
        {
            int diffX = botCenterX - dots[i].x;
 8000c0e:	4a43      	ldr	r2, [pc, #268]	@ (8000d1c <calculateBotMovement+0x170>)
 8000c10:	69fb      	ldr	r3, [r7, #28]
 8000c12:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000c16:	69ba      	ldr	r2, [r7, #24]
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	613b      	str	r3, [r7, #16]
            int diffY = botCenterY - dots[i].y;
 8000c1c:	4a3f      	ldr	r2, [pc, #252]	@ (8000d1c <calculateBotMovement+0x170>)
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	00db      	lsls	r3, r3, #3
 8000c22:	4413      	add	r3, r2
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	697a      	ldr	r2, [r7, #20]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	60fb      	str	r3, [r7, #12]
            int distSq = (diffX * diffX) + (diffY * diffY);
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	fb03 f203 	mul.w	r2, r3, r3
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	fb03 f303 	mul.w	r3, r3, r3
 8000c38:	4413      	add	r3, r2
 8000c3a:	60bb      	str	r3, [r7, #8]
            if (distSq < minDistSq)
 8000c3c:	68ba      	ldr	r2, [r7, #8]
 8000c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c40:	429a      	cmp	r2, r3
 8000c42:	da03      	bge.n	8000c4c <calculateBotMovement+0xa0>
            {
                minDistSq = distSq;
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	627b      	str	r3, [r7, #36]	@ 0x24
                bestDotIndex = i;
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	623b      	str	r3, [r7, #32]
        for (int i = 0; i < 10; i++)
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	61fb      	str	r3, [r7, #28]
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	2b09      	cmp	r3, #9
 8000c56:	ddda      	ble.n	8000c0e <calculateBotMovement+0x62>
            }
        }

        if (bestDotIndex != -1) {
 8000c58:	6a3b      	ldr	r3, [r7, #32]
 8000c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c5e:	d00b      	beq.n	8000c78 <calculateBotMovement+0xcc>
            targetX = dots[bestDotIndex].x;
 8000c60:	4a2e      	ldr	r2, [pc, #184]	@ (8000d1c <calculateBotMovement+0x170>)
 8000c62:	6a3b      	ldr	r3, [r7, #32]
 8000c64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
            targetY = dots[bestDotIndex].y;
 8000c6a:	4a2c      	ldr	r2, [pc, #176]	@ (8000d1c <calculateBotMovement+0x170>)
 8000c6c:	6a3b      	ldr	r3, [r7, #32]
 8000c6e:	00db      	lsls	r3, r3, #3
 8000c70:	4413      	add	r3, r2
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c76:	e003      	b.n	8000c80 <calculateBotMovement+0xd4>
        } else {
            targetX = botCenterX;
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            targetY = botCenterY;
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	62bb      	str	r3, [r7, #40]	@ 0x28

    // --- 3. Strict Non-Diagonal Movement ---

    // CHECK X DISTANCE
    // If we are far from X, move X and STOP Y
    if (abs(botCenterX - targetX) > bot->speed)
 8000c80:	69ba      	ldr	r2, [r7, #24]
 8000c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000c8a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	691b      	ldr	r3, [r3, #16]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	dd0f      	ble.n	8000cb6 <calculateBotMovement+0x10a>
    {
        if (botCenterX < targetX)
 8000c96:	69ba      	ldr	r2, [r7, #24]
 8000c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	da03      	bge.n	8000ca6 <calculateBotMovement+0xfa>
            bot->dx = 1;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	615a      	str	r2, [r3, #20]
 8000ca4:	e003      	b.n	8000cae <calculateBotMovement+0x102>
        else
            bot->dx = -1;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cac:	615a      	str	r2, [r3, #20]

        // CRITICAL: Force Y to 0 so we don't move diagonally
        bot->dy = 0;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
            // Snap Y exactly to target
            bot->y = targetY - bot->radius;
            bot->dy = 0;
        }
    }
}
 8000cb4:	e029      	b.n	8000d0a <calculateBotMovement+0x15e>
        bot->x = targetX - bot->radius;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000cbc:	1ad2      	subs	r2, r2, r3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	601a      	str	r2, [r3, #0]
        bot->dx = 0;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	615a      	str	r2, [r3, #20]
        if (abs(botCenterY - targetY) > bot->speed)
 8000cc8:	697a      	ldr	r2, [r7, #20]
 8000cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000cd2:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	691b      	ldr	r3, [r3, #16]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	dd0c      	ble.n	8000cf8 <calculateBotMovement+0x14c>
            if (botCenterY < targetY)
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	da03      	bge.n	8000cee <calculateBotMovement+0x142>
                bot->dy = 1;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2201      	movs	r2, #1
 8000cea:	619a      	str	r2, [r3, #24]
}
 8000cec:	e00d      	b.n	8000d0a <calculateBotMovement+0x15e>
                bot->dy = -1;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf4:	619a      	str	r2, [r3, #24]
}
 8000cf6:	e008      	b.n	8000d0a <calculateBotMovement+0x15e>
            bot->y = targetY - bot->radius;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000cfe:	1ad2      	subs	r2, r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	605a      	str	r2, [r3, #4]
            bot->dy = 0;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
}
 8000d0a:	bf00      	nop
 8000d0c:	3734      	adds	r7, #52	@ 0x34
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	77359400 	.word	0x77359400
 8000d1c:	200001f0 	.word	0x200001f0

08000d20 <dotPosition>:
void dotPosition(int n)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
    dots[n].x = rand() % MAP_WIDTH;
 8000d28:	f005 faac 	bl	8006284 <rand>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	425a      	negs	r2, r3
 8000d30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000d34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000d38:	bf58      	it	pl
 8000d3a:	4253      	negpl	r3, r2
 8000d3c:	490b      	ldr	r1, [pc, #44]	@ (8000d6c <dotPosition+0x4c>)
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	f841 3032 	str.w	r3, [r1, r2, lsl #3]
    dots[n].y = rand() % MAP_HEIGHT;
 8000d44:	f005 fa9e 	bl	8006284 <rand>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	4259      	negs	r1, r3
 8000d4c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8000d50:	f001 033f 	and.w	r3, r1, #63	@ 0x3f
 8000d54:	bf58      	it	pl
 8000d56:	425a      	negpl	r2, r3
 8000d58:	4904      	ldr	r1, [pc, #16]	@ (8000d6c <dotPosition+0x4c>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	00db      	lsls	r3, r3, #3
 8000d5e:	440b      	add	r3, r1
 8000d60:	605a      	str	r2, [r3, #4]
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200001f0 	.word	0x200001f0

08000d70 <dotDraw>:
void dotDraw(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
    for (int i = 0; i < 10; i++)
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	e011      	b.n	8000da0 <dotDraw+0x30>
        ssd1306_DrawPixel(dots[i].x, dots[i].y, White);
 8000d7c:	4a0c      	ldr	r2, [pc, #48]	@ (8000db0 <dotDraw+0x40>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000d84:	b2d8      	uxtb	r0, r3
 8000d86:	4a0a      	ldr	r2, [pc, #40]	@ (8000db0 <dotDraw+0x40>)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	00db      	lsls	r3, r3, #3
 8000d8c:	4413      	add	r3, r2
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	2201      	movs	r2, #1
 8000d94:	4619      	mov	r1, r3
 8000d96:	f001 f837 	bl	8001e08 <ssd1306_DrawPixel>
    for (int i = 0; i < 10; i++)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b09      	cmp	r3, #9
 8000da4:	ddea      	ble.n	8000d7c <dotDraw+0xc>
}
 8000da6:	bf00      	nop
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	200001f0 	.word	0x200001f0

08000db4 <menuDisplay>:
void menuDisplay(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
    drawMenuInterface();
 8000dba:	f000 f835 	bl	8000e28 <drawMenuInterface>
    uint8_t buffer[1];
    while (1)
    {
        buffer[0] = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	713b      	strb	r3, [r7, #4]
        HAL_UART_Receive(&huart2, buffer, 1, 50);
 8000dc2:	1d39      	adds	r1, r7, #4
 8000dc4:	2332      	movs	r3, #50	@ 0x32
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4816      	ldr	r0, [pc, #88]	@ (8000e24 <menuDisplay+0x70>)
 8000dca:	f004 fc90 	bl	80056ee <HAL_UART_Receive>
        switch (buffer[0])
 8000dce:	793b      	ldrb	r3, [r7, #4]
 8000dd0:	3b31      	subs	r3, #49	@ 0x31
 8000dd2:	2b04      	cmp	r3, #4
 8000dd4:	d8f3      	bhi.n	8000dbe <menuDisplay+0xa>
 8000dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <menuDisplay+0x28>)
 8000dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ddc:	08000df1 	.word	0x08000df1
 8000de0:	08000df7 	.word	0x08000df7
 8000de4:	08000e01 	.word	0x08000e01
 8000de8:	08000e0b 	.word	0x08000e0b
 8000dec:	08000e15 	.word	0x08000e15
        {
        case '1':
            loadingAnimation();
 8000df0:	f000 f868 	bl	8000ec4 <loadingAnimation>
            return;
 8000df4:	e012      	b.n	8000e1c <menuDisplay+0x68>
        case '2':
            showDescription();
 8000df6:	f000 f90d 	bl	8001014 <showDescription>
            drawMenuInterface();
 8000dfa:	f000 f815 	bl	8000e28 <drawMenuInterface>
            break;
 8000dfe:	e00c      	b.n	8000e1a <menuDisplay+0x66>
        case '3':
            showAuthors();
 8000e00:	f000 f8c2 	bl	8000f88 <showAuthors>
            drawMenuInterface();
 8000e04:	f000 f810 	bl	8000e28 <drawMenuInterface>
            break;
 8000e08:	e007      	b.n	8000e1a <menuDisplay+0x66>
        case '4':
            showScores();
 8000e0a:	f000 f9ad 	bl	8001168 <showScores>
            drawMenuInterface();
 8000e0e:	f000 f80b 	bl	8000e28 <drawMenuInterface>
            break;
 8000e12:	e002      	b.n	8000e1a <menuDisplay+0x66>
        case '5':
            resetHighScores();
 8000e14:	f000 fc32 	bl	800167c <resetHighScores>
 8000e18:	e7d1      	b.n	8000dbe <menuDisplay+0xa>
        buffer[0] = 0;
 8000e1a:	e7d0      	b.n	8000dbe <menuDisplay+0xa>
        }
    }
}
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	2000015c 	.word	0x2000015c

08000e28 <drawMenuInterface>:
void drawMenuInterface(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 8000e2e:	2000      	movs	r0, #0
 8000e30:	f000 ffaa 	bl	8001d88 <ssd1306_Fill>
    ssd1306_DrawBitmap(0, 0, menu, 128, 64, White);
 8000e34:	2301      	movs	r3, #1
 8000e36:	9301      	str	r3, [sp, #4]
 8000e38:	2340      	movs	r3, #64	@ 0x40
 8000e3a:	9300      	str	r3, [sp, #0]
 8000e3c:	2380      	movs	r3, #128	@ 0x80
 8000e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8000eac <drawMenuInterface+0x84>)
 8000e40:	2100      	movs	r1, #0
 8000e42:	2000      	movs	r0, #0
 8000e44:	f001 fa68 	bl	8002318 <ssd1306_DrawBitmap>
    ssd1306_SetCursor(16, 15);
 8000e48:	210f      	movs	r1, #15
 8000e4a:	2010      	movs	r0, #16
 8000e4c:	f001 f8e6 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("1. Graj", Font_6x8, White);
 8000e50:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <drawMenuInterface+0x88>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	9200      	str	r2, [sp, #0]
 8000e56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e58:	4816      	ldr	r0, [pc, #88]	@ (8000eb4 <drawMenuInterface+0x8c>)
 8000e5a:	f001 f8b9 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(16, 25);
 8000e5e:	2119      	movs	r1, #25
 8000e60:	2010      	movs	r0, #16
 8000e62:	f001 f8db 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("2. Opis gry", Font_6x8, White);
 8000e66:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <drawMenuInterface+0x88>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	9200      	str	r2, [sp, #0]
 8000e6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e6e:	4812      	ldr	r0, [pc, #72]	@ (8000eb8 <drawMenuInterface+0x90>)
 8000e70:	f001 f8ae 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(16, 35);
 8000e74:	2123      	movs	r1, #35	@ 0x23
 8000e76:	2010      	movs	r0, #16
 8000e78:	f001 f8d0 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("3. Autorzy", Font_6x8, White);
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb0 <drawMenuInterface+0x88>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	9200      	str	r2, [sp, #0]
 8000e82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e84:	480d      	ldr	r0, [pc, #52]	@ (8000ebc <drawMenuInterface+0x94>)
 8000e86:	f001 f8a3 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(16, 45);
 8000e8a:	212d      	movs	r1, #45	@ 0x2d
 8000e8c:	2010      	movs	r0, #16
 8000e8e:	f001 f8c5 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("4. Tablica wynikow", Font_6x8, White);
 8000e92:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <drawMenuInterface+0x88>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	9200      	str	r2, [sp, #0]
 8000e98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e9a:	4809      	ldr	r0, [pc, #36]	@ (8000ec0 <drawMenuInterface+0x98>)
 8000e9c:	f001 f898 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000ea0:	f000 ff8a 	bl	8001db8 <ssd1306_UpdateScreen>
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	0800783c 	.word	0x0800783c
 8000eb0:	0800ae2c 	.word	0x0800ae2c
 8000eb4:	08007694 	.word	0x08007694
 8000eb8:	0800769c 	.word	0x0800769c
 8000ebc:	080076a8 	.word	0x080076a8
 8000ec0:	080076b4 	.word	0x080076b4

08000ec4 <loadingAnimation>:
void loadingAnimation(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af02      	add	r7, sp, #8
    for (int i = 0; i < 6; i++)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	607b      	str	r3, [r7, #4]
 8000ece:	e04e      	b.n	8000f6e <loadingAnimation+0xaa>
    {
        ssd1306_Fill(Black);
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f000 ff59 	bl	8001d88 <ssd1306_Fill>
        ssd1306_DrawCircle(64, 32, 20, White);
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	2214      	movs	r2, #20
 8000eda:	2120      	movs	r1, #32
 8000edc:	2040      	movs	r0, #64	@ 0x40
 8000ede:	f001 f921 	bl	8002124 <ssd1306_DrawCircle>
        ssd1306_Line(56, 38, 64, 43, White);
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	232b      	movs	r3, #43	@ 0x2b
 8000ee8:	2240      	movs	r2, #64	@ 0x40
 8000eea:	2126      	movs	r1, #38	@ 0x26
 8000eec:	2038      	movs	r0, #56	@ 0x38
 8000eee:	f001 f8ad 	bl	800204c <ssd1306_Line>
        ssd1306_Line(64, 43, 72, 38, White);
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	2326      	movs	r3, #38	@ 0x26
 8000ef8:	2248      	movs	r2, #72	@ 0x48
 8000efa:	212b      	movs	r1, #43	@ 0x2b
 8000efc:	2040      	movs	r0, #64	@ 0x40
 8000efe:	f001 f8a5 	bl	800204c <ssd1306_Line>
        if (i % 2 == 0)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d10c      	bne.n	8000f26 <loadingAnimation+0x62>
        {
            ssd1306_DrawCircle(56, 26, 2, White);
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	2202      	movs	r2, #2
 8000f10:	211a      	movs	r1, #26
 8000f12:	2038      	movs	r0, #56	@ 0x38
 8000f14:	f001 f906 	bl	8002124 <ssd1306_DrawCircle>
            ssd1306_DrawCircle(72, 26, 2, White);
 8000f18:	2301      	movs	r3, #1
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	211a      	movs	r1, #26
 8000f1e:	2048      	movs	r0, #72	@ 0x48
 8000f20:	f001 f900 	bl	8002124 <ssd1306_DrawCircle>
 8000f24:	e00f      	b.n	8000f46 <loadingAnimation+0x82>
        }
        else
        {
            ssd1306_Line(54, 26, 58, 26, White);
 8000f26:	2301      	movs	r3, #1
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	231a      	movs	r3, #26
 8000f2c:	223a      	movs	r2, #58	@ 0x3a
 8000f2e:	211a      	movs	r1, #26
 8000f30:	2036      	movs	r0, #54	@ 0x36
 8000f32:	f001 f88b 	bl	800204c <ssd1306_Line>
            ssd1306_Line(70, 26, 74, 26, White);
 8000f36:	2301      	movs	r3, #1
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	231a      	movs	r3, #26
 8000f3c:	224a      	movs	r2, #74	@ 0x4a
 8000f3e:	211a      	movs	r1, #26
 8000f40:	2046      	movs	r0, #70	@ 0x46
 8000f42:	f001 f883 	bl	800204c <ssd1306_Line>
        }
        ssd1306_SetCursor(35, 56);
 8000f46:	2138      	movs	r1, #56	@ 0x38
 8000f48:	2023      	movs	r0, #35	@ 0x23
 8000f4a:	f001 f867 	bl	800201c <ssd1306_SetCursor>
        ssd1306_WriteString("Loading...", Font_6x8, White);
 8000f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <loadingAnimation+0xbc>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	9200      	str	r2, [sp, #0]
 8000f54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f56:	480b      	ldr	r0, [pc, #44]	@ (8000f84 <loadingAnimation+0xc0>)
 8000f58:	f001 f83a 	bl	8001fd0 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 8000f5c:	f000 ff2c 	bl	8001db8 <ssd1306_UpdateScreen>
        HAL_Delay(500);
 8000f60:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f64:	f001 fdbc 	bl	8002ae0 <HAL_Delay>
    for (int i = 0; i < 6; i++)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	607b      	str	r3, [r7, #4]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b05      	cmp	r3, #5
 8000f72:	ddad      	ble.n	8000ed0 <loadingAnimation+0xc>
    }
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	0800ae2c 	.word	0x0800ae2c
 8000f84:	080076c8 	.word	0x080076c8

08000f88 <showAuthors>:
void showAuthors(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fefa 	bl	8001d88 <ssd1306_Fill>
    ssd1306_SetCursor(40, 0);
 8000f94:	2100      	movs	r1, #0
 8000f96:	2028      	movs	r0, #40	@ 0x28
 8000f98:	f001 f840 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Autorzy:", Font_6x8, White);
 8000f9c:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <showAuthors+0x78>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	9200      	str	r2, [sp, #0]
 8000fa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa4:	4817      	ldr	r0, [pc, #92]	@ (8001004 <showAuthors+0x7c>)
 8000fa6:	f001 f813 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(19, 16);
 8000faa:	2110      	movs	r1, #16
 8000fac:	2013      	movs	r0, #19
 8000fae:	f001 f835 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Michal Kukielko", Font_6x8, White);
 8000fb2:	4b13      	ldr	r3, [pc, #76]	@ (8001000 <showAuthors+0x78>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	9200      	str	r2, [sp, #0]
 8000fb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fba:	4813      	ldr	r0, [pc, #76]	@ (8001008 <showAuthors+0x80>)
 8000fbc:	f001 f808 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(16, 32);
 8000fc0:	2120      	movs	r1, #32
 8000fc2:	2010      	movs	r0, #16
 8000fc4:	f001 f82a 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Krystian Konopko", Font_6x8, White);
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001000 <showAuthors+0x78>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	9200      	str	r2, [sp, #0]
 8000fce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fd0:	480e      	ldr	r0, [pc, #56]	@ (800100c <showAuthors+0x84>)
 8000fd2:	f000 fffd 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(16, 48);
 8000fd6:	2130      	movs	r1, #48	@ 0x30
 8000fd8:	2010      	movs	r0, #16
 8000fda:	f001 f81f 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Filip Kurpiewski", Font_6x8, White);
 8000fde:	4b08      	ldr	r3, [pc, #32]	@ (8001000 <showAuthors+0x78>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	9200      	str	r2, [sp, #0]
 8000fe4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fe6:	480a      	ldr	r0, [pc, #40]	@ (8001010 <showAuthors+0x88>)
 8000fe8:	f000 fff2 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000fec:	f000 fee4 	bl	8001db8 <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 8000ff0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000ff4:	f001 fd74 	bl	8002ae0 <HAL_Delay>
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	0800ae2c 	.word	0x0800ae2c
 8001004:	080076d4 	.word	0x080076d4
 8001008:	080076e0 	.word	0x080076e0
 800100c:	080076f0 	.word	0x080076f0
 8001010:	08007704 	.word	0x08007704

08001014 <showDescription>:
void showDescription(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 800101a:	2000      	movs	r0, #0
 800101c:	f000 feb4 	bl	8001d88 <ssd1306_Fill>
    ssd1306_SetCursor(34, 0);
 8001020:	2100      	movs	r1, #0
 8001022:	2022      	movs	r0, #34	@ 0x22
 8001024:	f000 fffa 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Opis (1/2)", Font_6x8, White);
 8001028:	4b43      	ldr	r3, [pc, #268]	@ (8001138 <showDescription+0x124>)
 800102a:	2201      	movs	r2, #1
 800102c:	9200      	str	r2, [sp, #0]
 800102e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001030:	4842      	ldr	r0, [pc, #264]	@ (800113c <showDescription+0x128>)
 8001032:	f000 ffcd 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 16);
 8001036:	2110      	movs	r1, #16
 8001038:	2000      	movs	r0, #0
 800103a:	f000 ffef 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Jest to gra inspiro-", Font_6x8, White);
 800103e:	4b3e      	ldr	r3, [pc, #248]	@ (8001138 <showDescription+0x124>)
 8001040:	2201      	movs	r2, #1
 8001042:	9200      	str	r2, [sp, #0]
 8001044:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001046:	483e      	ldr	r0, [pc, #248]	@ (8001140 <showDescription+0x12c>)
 8001048:	f000 ffc2 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 26);
 800104c:	211a      	movs	r1, #26
 800104e:	2000      	movs	r0, #0
 8001050:	f000 ffe4 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("wana gra Agario. Zro-", Font_6x8, White);
 8001054:	4b38      	ldr	r3, [pc, #224]	@ (8001138 <showDescription+0x124>)
 8001056:	2201      	movs	r2, #1
 8001058:	9200      	str	r2, [sp, #0]
 800105a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800105c:	4839      	ldr	r0, [pc, #228]	@ (8001144 <showDescription+0x130>)
 800105e:	f000 ffb7 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 36);
 8001062:	2124      	movs	r1, #36	@ 0x24
 8001064:	2000      	movs	r0, #0
 8001066:	f000 ffd9 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("biona z pasja do je-", Font_6x8, White);
 800106a:	4b33      	ldr	r3, [pc, #204]	@ (8001138 <showDescription+0x124>)
 800106c:	2201      	movs	r2, #1
 800106e:	9200      	str	r2, [sp, #0]
 8001070:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001072:	4835      	ldr	r0, [pc, #212]	@ (8001148 <showDescription+0x134>)
 8001074:	f000 ffac 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 46);
 8001078:	212e      	movs	r1, #46	@ 0x2e
 800107a:	2000      	movs	r0, #0
 800107c:	f000 ffce 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("zyka C oraz mikrokon-", Font_6x8, White);
 8001080:	4b2d      	ldr	r3, [pc, #180]	@ (8001138 <showDescription+0x124>)
 8001082:	2201      	movs	r2, #1
 8001084:	9200      	str	r2, [sp, #0]
 8001086:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001088:	4830      	ldr	r0, [pc, #192]	@ (800114c <showDescription+0x138>)
 800108a:	f000 ffa1 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 800108e:	f000 fe93 	bl	8001db8 <ssd1306_UpdateScreen>
    HAL_Delay(5000);
 8001092:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001096:	f001 fd23 	bl	8002ae0 <HAL_Delay>
    ssd1306_Fill(Black);
 800109a:	2000      	movs	r0, #0
 800109c:	f000 fe74 	bl	8001d88 <ssd1306_Fill>
    ssd1306_SetCursor(34, 0);
 80010a0:	2100      	movs	r1, #0
 80010a2:	2022      	movs	r0, #34	@ 0x22
 80010a4:	f000 ffba 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Opis (2/2)", Font_6x8, White);
 80010a8:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <showDescription+0x124>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	9200      	str	r2, [sp, #0]
 80010ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010b0:	4827      	ldr	r0, [pc, #156]	@ (8001150 <showDescription+0x13c>)
 80010b2:	f000 ff8d 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 16);
 80010b6:	2110      	movs	r1, #16
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 ffaf 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("trolerow. W projek-", Font_6x8, White);
 80010be:	4b1e      	ldr	r3, [pc, #120]	@ (8001138 <showDescription+0x124>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	9200      	str	r2, [sp, #0]
 80010c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010c6:	4823      	ldr	r0, [pc, #140]	@ (8001154 <showDescription+0x140>)
 80010c8:	f000 ff82 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 26);
 80010cc:	211a      	movs	r1, #26
 80010ce:	2000      	movs	r0, #0
 80010d0:	f000 ffa4 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("cie nie zostaly uzy-", Font_6x8, White);
 80010d4:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <showDescription+0x124>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	9200      	str	r2, [sp, #0]
 80010da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010dc:	481e      	ldr	r0, [pc, #120]	@ (8001158 <showDescription+0x144>)
 80010de:	f000 ff77 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 36);
 80010e2:	2124      	movs	r1, #36	@ 0x24
 80010e4:	2000      	movs	r0, #0
 80010e6:	f000 ff99 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("te zadne lzy... Do", Font_6x8, White);
 80010ea:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <showDescription+0x124>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	9200      	str	r2, [sp, #0]
 80010f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010f2:	481a      	ldr	r0, [pc, #104]	@ (800115c <showDescription+0x148>)
 80010f4:	f000 ff6c 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 46);
 80010f8:	212e      	movs	r1, #46	@ 0x2e
 80010fa:	2000      	movs	r0, #0
 80010fc:	f000 ff8e 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("projektu uzylismy LCD", Font_6x8, White);
 8001100:	4b0d      	ldr	r3, [pc, #52]	@ (8001138 <showDescription+0x124>)
 8001102:	2201      	movs	r2, #1
 8001104:	9200      	str	r2, [sp, #0]
 8001106:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001108:	4815      	ldr	r0, [pc, #84]	@ (8001160 <showDescription+0x14c>)
 800110a:	f000 ff61 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 56);
 800110e:	2138      	movs	r1, #56	@ 0x38
 8001110:	2000      	movs	r0, #0
 8001112:	f000 ff83 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("i UART. :D", Font_6x8, White);
 8001116:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <showDescription+0x124>)
 8001118:	2201      	movs	r2, #1
 800111a:	9200      	str	r2, [sp, #0]
 800111c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800111e:	4811      	ldr	r0, [pc, #68]	@ (8001164 <showDescription+0x150>)
 8001120:	f000 ff56 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8001124:	f000 fe48 	bl	8001db8 <ssd1306_UpdateScreen>
    HAL_Delay(5000);
 8001128:	f241 3088 	movw	r0, #5000	@ 0x1388
 800112c:	f001 fcd8 	bl	8002ae0 <HAL_Delay>
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	0800ae2c 	.word	0x0800ae2c
 800113c:	08007718 	.word	0x08007718
 8001140:	08007724 	.word	0x08007724
 8001144:	0800773c 	.word	0x0800773c
 8001148:	08007754 	.word	0x08007754
 800114c:	0800776c 	.word	0x0800776c
 8001150:	08007784 	.word	0x08007784
 8001154:	08007790 	.word	0x08007790
 8001158:	080077a4 	.word	0x080077a4
 800115c:	080077bc 	.word	0x080077bc
 8001160:	080077d0 	.word	0x080077d0
 8001164:	080077e8 	.word	0x080077e8

08001168 <showScores>:
void showScores(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af02      	add	r7, sp, #8
    char buffer[20];
    ssd1306_Fill(Black);
 800116e:	2000      	movs	r0, #0
 8001170:	f000 fe0a 	bl	8001d88 <ssd1306_Fill>
    ssd1306_SetCursor(40, 0);
 8001174:	2100      	movs	r1, #0
 8001176:	2028      	movs	r0, #40	@ 0x28
 8001178:	f000 ff50 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString("Wyniki:", Font_6x8, White);
 800117c:	4b23      	ldr	r3, [pc, #140]	@ (800120c <showScores+0xa4>)
 800117e:	2201      	movs	r2, #1
 8001180:	9200      	str	r2, [sp, #0]
 8001182:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001184:	4822      	ldr	r0, [pc, #136]	@ (8001210 <showScores+0xa8>)
 8001186:	f000 ff23 	bl	8001fd0 <ssd1306_WriteString>
    snprintf(buffer, sizeof(buffer), "1. %lu", topScores[0]);
 800118a:	4b22      	ldr	r3, [pc, #136]	@ (8001214 <showScores+0xac>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	1d38      	adds	r0, r7, #4
 8001190:	4a21      	ldr	r2, [pc, #132]	@ (8001218 <showScores+0xb0>)
 8001192:	2114      	movs	r1, #20
 8001194:	f005 f976 	bl	8006484 <sniprintf>
    ssd1306_SetCursor(10, 16);
 8001198:	2110      	movs	r1, #16
 800119a:	200a      	movs	r0, #10
 800119c:	f000 ff3e 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString(buffer, Font_6x8, White);
 80011a0:	4b1a      	ldr	r3, [pc, #104]	@ (800120c <showScores+0xa4>)
 80011a2:	1d38      	adds	r0, r7, #4
 80011a4:	2201      	movs	r2, #1
 80011a6:	9200      	str	r2, [sp, #0]
 80011a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011aa:	f000 ff11 	bl	8001fd0 <ssd1306_WriteString>
    snprintf(buffer, sizeof(buffer), "2. %lu", topScores[1]);
 80011ae:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <showScores+0xac>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	1d38      	adds	r0, r7, #4
 80011b4:	4a19      	ldr	r2, [pc, #100]	@ (800121c <showScores+0xb4>)
 80011b6:	2114      	movs	r1, #20
 80011b8:	f005 f964 	bl	8006484 <sniprintf>
    ssd1306_SetCursor(10, 30);
 80011bc:	211e      	movs	r1, #30
 80011be:	200a      	movs	r0, #10
 80011c0:	f000 ff2c 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString(buffer, Font_6x8, White);
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <showScores+0xa4>)
 80011c6:	1d38      	adds	r0, r7, #4
 80011c8:	2201      	movs	r2, #1
 80011ca:	9200      	str	r2, [sp, #0]
 80011cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ce:	f000 feff 	bl	8001fd0 <ssd1306_WriteString>
    snprintf(buffer, sizeof(buffer), "3. %lu", topScores[2]);
 80011d2:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <showScores+0xac>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	1d38      	adds	r0, r7, #4
 80011d8:	4a11      	ldr	r2, [pc, #68]	@ (8001220 <showScores+0xb8>)
 80011da:	2114      	movs	r1, #20
 80011dc:	f005 f952 	bl	8006484 <sniprintf>
    ssd1306_SetCursor(10, 44);
 80011e0:	212c      	movs	r1, #44	@ 0x2c
 80011e2:	200a      	movs	r0, #10
 80011e4:	f000 ff1a 	bl	800201c <ssd1306_SetCursor>
    ssd1306_WriteString(buffer, Font_6x8, White);
 80011e8:	4b08      	ldr	r3, [pc, #32]	@ (800120c <showScores+0xa4>)
 80011ea:	1d38      	adds	r0, r7, #4
 80011ec:	2201      	movs	r2, #1
 80011ee:	9200      	str	r2, [sp, #0]
 80011f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011f2:	f000 feed 	bl	8001fd0 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 80011f6:	f000 fddf 	bl	8001db8 <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 80011fa:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80011fe:	f001 fc6f 	bl	8002ae0 <HAL_Delay>
}
 8001202:	bf00      	nop
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	0800ae2c 	.word	0x0800ae2c
 8001210:	080077f4 	.word	0x080077f4
 8001214:	200001e4 	.word	0x200001e4
 8001218:	080077fc 	.word	0x080077fc
 800121c:	08007804 	.word	0x08007804
 8001220:	0800780c 	.word	0x0800780c

08001224 <winAnimation>:
    ssd1306_WriteString("Dzieki za granie", Font_6x8, White);
    ssd1306_UpdateScreen();
    HAL_Delay(3000);
}
void winAnimation(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af02      	add	r7, sp, #8
    for (int j = 0; j < 3; j++)
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	e0b6      	b.n	800139e <winAnimation+0x17a>
    {
        for (int i = 1; i <= 11; i++)
 8001230:	2301      	movs	r3, #1
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	e0ac      	b.n	8001390 <winAnimation+0x16c>
        {
            ssd1306_Fill(Black);
 8001236:	2000      	movs	r0, #0
 8001238:	f000 fda6 	bl	8001d88 <ssd1306_Fill>
            switch (i)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	3b01      	subs	r3, #1
 8001240:	2b0a      	cmp	r3, #10
 8001242:	f200 8092 	bhi.w	800136a <winAnimation+0x146>
 8001246:	a201      	add	r2, pc, #4	@ (adr r2, 800124c <winAnimation+0x28>)
 8001248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800124c:	08001279 	.word	0x08001279
 8001250:	0800128f 	.word	0x0800128f
 8001254:	080012a5 	.word	0x080012a5
 8001258:	080012bb 	.word	0x080012bb
 800125c:	080012d1 	.word	0x080012d1
 8001260:	080012e7 	.word	0x080012e7
 8001264:	080012fd 	.word	0x080012fd
 8001268:	08001313 	.word	0x08001313
 800126c:	08001329 	.word	0x08001329
 8001270:	0800133f 	.word	0x0800133f
 8001274:	08001355 	.word	0x08001355
            {
            case 1:
                ssd1306_DrawBitmap(0, 0, fajerwerki1, 128, 64, White);
 8001278:	2301      	movs	r3, #1
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	2340      	movs	r3, #64	@ 0x40
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	2380      	movs	r3, #128	@ 0x80
 8001282:	4a4b      	ldr	r2, [pc, #300]	@ (80013b0 <winAnimation+0x18c>)
 8001284:	2100      	movs	r1, #0
 8001286:	2000      	movs	r0, #0
 8001288:	f001 f846 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 800128c:	e06d      	b.n	800136a <winAnimation+0x146>
            case 2:
                ssd1306_DrawBitmap(0, 0, fajerwerki2, 128, 64, White);
 800128e:	2301      	movs	r3, #1
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	2340      	movs	r3, #64	@ 0x40
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2380      	movs	r3, #128	@ 0x80
 8001298:	4a46      	ldr	r2, [pc, #280]	@ (80013b4 <winAnimation+0x190>)
 800129a:	2100      	movs	r1, #0
 800129c:	2000      	movs	r0, #0
 800129e:	f001 f83b 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 80012a2:	e062      	b.n	800136a <winAnimation+0x146>
            case 3:
                ssd1306_DrawBitmap(0, 0, fajerwerki3, 128, 64, White);
 80012a4:	2301      	movs	r3, #1
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2380      	movs	r3, #128	@ 0x80
 80012ae:	4a42      	ldr	r2, [pc, #264]	@ (80013b8 <winAnimation+0x194>)
 80012b0:	2100      	movs	r1, #0
 80012b2:	2000      	movs	r0, #0
 80012b4:	f001 f830 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 80012b8:	e057      	b.n	800136a <winAnimation+0x146>
            case 4:
                ssd1306_DrawBitmap(0, 0, fajerwerki4, 128, 64, White);
 80012ba:	2301      	movs	r3, #1
 80012bc:	9301      	str	r3, [sp, #4]
 80012be:	2340      	movs	r3, #64	@ 0x40
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	2380      	movs	r3, #128	@ 0x80
 80012c4:	4a3d      	ldr	r2, [pc, #244]	@ (80013bc <winAnimation+0x198>)
 80012c6:	2100      	movs	r1, #0
 80012c8:	2000      	movs	r0, #0
 80012ca:	f001 f825 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 80012ce:	e04c      	b.n	800136a <winAnimation+0x146>
            case 5:
                ssd1306_DrawBitmap(0, 0, fajerwerki5, 128, 64, White);
 80012d0:	2301      	movs	r3, #1
 80012d2:	9301      	str	r3, [sp, #4]
 80012d4:	2340      	movs	r3, #64	@ 0x40
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	2380      	movs	r3, #128	@ 0x80
 80012da:	4a39      	ldr	r2, [pc, #228]	@ (80013c0 <winAnimation+0x19c>)
 80012dc:	2100      	movs	r1, #0
 80012de:	2000      	movs	r0, #0
 80012e0:	f001 f81a 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 80012e4:	e041      	b.n	800136a <winAnimation+0x146>
            case 6:
                ssd1306_DrawBitmap(0, 0, fajerwerki6, 128, 64, White);
 80012e6:	2301      	movs	r3, #1
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	2340      	movs	r3, #64	@ 0x40
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2380      	movs	r3, #128	@ 0x80
 80012f0:	4a34      	ldr	r2, [pc, #208]	@ (80013c4 <winAnimation+0x1a0>)
 80012f2:	2100      	movs	r1, #0
 80012f4:	2000      	movs	r0, #0
 80012f6:	f001 f80f 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 80012fa:	e036      	b.n	800136a <winAnimation+0x146>
            case 7:
                ssd1306_DrawBitmap(0, 0, fajerwerki7, 128, 64, White);
 80012fc:	2301      	movs	r3, #1
 80012fe:	9301      	str	r3, [sp, #4]
 8001300:	2340      	movs	r3, #64	@ 0x40
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2380      	movs	r3, #128	@ 0x80
 8001306:	4a30      	ldr	r2, [pc, #192]	@ (80013c8 <winAnimation+0x1a4>)
 8001308:	2100      	movs	r1, #0
 800130a:	2000      	movs	r0, #0
 800130c:	f001 f804 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 8001310:	e02b      	b.n	800136a <winAnimation+0x146>
            case 8:
                ssd1306_DrawBitmap(0, 0, fajerwerki8, 128, 64, White);
 8001312:	2301      	movs	r3, #1
 8001314:	9301      	str	r3, [sp, #4]
 8001316:	2340      	movs	r3, #64	@ 0x40
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	2380      	movs	r3, #128	@ 0x80
 800131c:	4a2b      	ldr	r2, [pc, #172]	@ (80013cc <winAnimation+0x1a8>)
 800131e:	2100      	movs	r1, #0
 8001320:	2000      	movs	r0, #0
 8001322:	f000 fff9 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 8001326:	e020      	b.n	800136a <winAnimation+0x146>
            case 9:
                ssd1306_DrawBitmap(0, 0, fajerwerki9, 128, 64, White);
 8001328:	2301      	movs	r3, #1
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	2340      	movs	r3, #64	@ 0x40
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	2380      	movs	r3, #128	@ 0x80
 8001332:	4a27      	ldr	r2, [pc, #156]	@ (80013d0 <winAnimation+0x1ac>)
 8001334:	2100      	movs	r1, #0
 8001336:	2000      	movs	r0, #0
 8001338:	f000 ffee 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 800133c:	e015      	b.n	800136a <winAnimation+0x146>
            case 10:
                ssd1306_DrawBitmap(0, 0, fajerwerki10, 128, 64, White);
 800133e:	2301      	movs	r3, #1
 8001340:	9301      	str	r3, [sp, #4]
 8001342:	2340      	movs	r3, #64	@ 0x40
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	2380      	movs	r3, #128	@ 0x80
 8001348:	4a22      	ldr	r2, [pc, #136]	@ (80013d4 <winAnimation+0x1b0>)
 800134a:	2100      	movs	r1, #0
 800134c:	2000      	movs	r0, #0
 800134e:	f000 ffe3 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 8001352:	e00a      	b.n	800136a <winAnimation+0x146>
            case 11:
                ssd1306_DrawBitmap(0, 0, fajerwerki11, 128, 64, White);
 8001354:	2301      	movs	r3, #1
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	2340      	movs	r3, #64	@ 0x40
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2380      	movs	r3, #128	@ 0x80
 800135e:	4a1e      	ldr	r2, [pc, #120]	@ (80013d8 <winAnimation+0x1b4>)
 8001360:	2100      	movs	r1, #0
 8001362:	2000      	movs	r0, #0
 8001364:	f000 ffd8 	bl	8002318 <ssd1306_DrawBitmap>
                break;
 8001368:	bf00      	nop
            }
            ssd1306_SetCursor(37, 39);
 800136a:	2127      	movs	r1, #39	@ 0x27
 800136c:	2025      	movs	r0, #37	@ 0x25
 800136e:	f000 fe55 	bl	800201c <ssd1306_SetCursor>
            ssd1306_WriteString("WYGRANA", Font_6x8, White);
 8001372:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <winAnimation+0x1b8>)
 8001374:	2201      	movs	r2, #1
 8001376:	9200      	str	r2, [sp, #0]
 8001378:	cb0e      	ldmia	r3, {r1, r2, r3}
 800137a:	4819      	ldr	r0, [pc, #100]	@ (80013e0 <winAnimation+0x1bc>)
 800137c:	f000 fe28 	bl	8001fd0 <ssd1306_WriteString>
            ssd1306_UpdateScreen();
 8001380:	f000 fd1a 	bl	8001db8 <ssd1306_UpdateScreen>
            HAL_Delay(100);
 8001384:	2064      	movs	r0, #100	@ 0x64
 8001386:	f001 fbab 	bl	8002ae0 <HAL_Delay>
        for (int i = 1; i <= 11; i++)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	3301      	adds	r3, #1
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	2b0b      	cmp	r3, #11
 8001394:	f77f af4f 	ble.w	8001236 <winAnimation+0x12>
    for (int j = 0; j < 3; j++)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3301      	adds	r3, #1
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	f77f af45 	ble.w	8001230 <winAnimation+0xc>
        }
    }
}
 80013a6:	bf00      	nop
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	08007c3c 	.word	0x08007c3c
 80013b4:	0800803c 	.word	0x0800803c
 80013b8:	0800843c 	.word	0x0800843c
 80013bc:	0800883c 	.word	0x0800883c
 80013c0:	08008c3c 	.word	0x08008c3c
 80013c4:	0800903c 	.word	0x0800903c
 80013c8:	0800943c 	.word	0x0800943c
 80013cc:	0800983c 	.word	0x0800983c
 80013d0:	08009c3c 	.word	0x08009c3c
 80013d4:	0800a03c 	.word	0x0800a03c
 80013d8:	0800a43c 	.word	0x0800a43c
 80013dc:	0800ae2c 	.word	0x0800ae2c
 80013e0:	08007828 	.word	0x08007828

080013e4 <loseAnimation>:
void loseAnimation(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af02      	add	r7, sp, #8
  for (int i = 0; i < 6; i++)
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	e05b      	b.n	80014a8 <loseAnimation+0xc4>
  {
      ssd1306_Fill(Black);
 80013f0:	2000      	movs	r0, #0
 80013f2:	f000 fcc9 	bl	8001d88 <ssd1306_Fill>
      ssd1306_DrawCircle(64, 32, 20, White);
 80013f6:	2301      	movs	r3, #1
 80013f8:	2214      	movs	r2, #20
 80013fa:	2120      	movs	r1, #32
 80013fc:	2040      	movs	r0, #64	@ 0x40
 80013fe:	f000 fe91 	bl	8002124 <ssd1306_DrawCircle>
      ssd1306_Line(56, 43, 64, 38, White);
 8001402:	2301      	movs	r3, #1
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	2326      	movs	r3, #38	@ 0x26
 8001408:	2240      	movs	r2, #64	@ 0x40
 800140a:	212b      	movs	r1, #43	@ 0x2b
 800140c:	2038      	movs	r0, #56	@ 0x38
 800140e:	f000 fe1d 	bl	800204c <ssd1306_Line>
      ssd1306_Line(64, 38, 72, 43, White);
 8001412:	2301      	movs	r3, #1
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	232b      	movs	r3, #43	@ 0x2b
 8001418:	2248      	movs	r2, #72	@ 0x48
 800141a:	2126      	movs	r1, #38	@ 0x26
 800141c:	2040      	movs	r0, #64	@ 0x40
 800141e:	f000 fe15 	bl	800204c <ssd1306_Line>
      ssd1306_DrawCircle(56, 26, 2, White);
 8001422:	2301      	movs	r3, #1
 8001424:	2202      	movs	r2, #2
 8001426:	211a      	movs	r1, #26
 8001428:	2038      	movs	r0, #56	@ 0x38
 800142a:	f000 fe7b 	bl	8002124 <ssd1306_DrawCircle>
      ssd1306_DrawCircle(72, 26, 2, White);
 800142e:	2301      	movs	r3, #1
 8001430:	2202      	movs	r2, #2
 8001432:	211a      	movs	r1, #26
 8001434:	2048      	movs	r0, #72	@ 0x48
 8001436:	f000 fe75 	bl	8002124 <ssd1306_DrawCircle>
      if (i % 2 == 0)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f003 0301 	and.w	r3, r3, #1
 8001440:	2b00      	cmp	r3, #0
 8001442:	d11d      	bne.n	8001480 <loseAnimation+0x9c>
      {
          ssd1306_DrawPixel(54, 26, White);
 8001444:	2201      	movs	r2, #1
 8001446:	211a      	movs	r1, #26
 8001448:	2036      	movs	r0, #54	@ 0x36
 800144a:	f000 fcdd 	bl	8001e08 <ssd1306_DrawPixel>
          ssd1306_DrawPixel(53, 27, White);
 800144e:	2201      	movs	r2, #1
 8001450:	211b      	movs	r1, #27
 8001452:	2035      	movs	r0, #53	@ 0x35
 8001454:	f000 fcd8 	bl	8001e08 <ssd1306_DrawPixel>
          ssd1306_DrawPixel(53, 28, White);
 8001458:	2201      	movs	r2, #1
 800145a:	211c      	movs	r1, #28
 800145c:	2035      	movs	r0, #53	@ 0x35
 800145e:	f000 fcd3 	bl	8001e08 <ssd1306_DrawPixel>
          ssd1306_DrawPixel(54, 29, White);
 8001462:	2201      	movs	r2, #1
 8001464:	211d      	movs	r1, #29
 8001466:	2036      	movs	r0, #54	@ 0x36
 8001468:	f000 fcce 	bl	8001e08 <ssd1306_DrawPixel>
          ssd1306_DrawPixel(55, 29, White);
 800146c:	2201      	movs	r2, #1
 800146e:	211d      	movs	r1, #29
 8001470:	2037      	movs	r0, #55	@ 0x37
 8001472:	f000 fcc9 	bl	8001e08 <ssd1306_DrawPixel>
          ssd1306_DrawPixel(56, 29, White);
 8001476:	2201      	movs	r2, #1
 8001478:	211d      	movs	r1, #29
 800147a:	2038      	movs	r0, #56	@ 0x38
 800147c:	f000 fcc4 	bl	8001e08 <ssd1306_DrawPixel>

      }
      ssd1306_SetCursor(35, 56);
 8001480:	2138      	movs	r1, #56	@ 0x38
 8001482:	2023      	movs	r0, #35	@ 0x23
 8001484:	f000 fdca 	bl	800201c <ssd1306_SetCursor>
      ssd1306_WriteString("PRZEGRANA", Font_6x8, White);
 8001488:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <loseAnimation+0xd4>)
 800148a:	2201      	movs	r2, #1
 800148c:	9200      	str	r2, [sp, #0]
 800148e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001490:	480a      	ldr	r0, [pc, #40]	@ (80014bc <loseAnimation+0xd8>)
 8001492:	f000 fd9d 	bl	8001fd0 <ssd1306_WriteString>
      ssd1306_UpdateScreen();
 8001496:	f000 fc8f 	bl	8001db8 <ssd1306_UpdateScreen>
      HAL_Delay(500);
 800149a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800149e:	f001 fb1f 	bl	8002ae0 <HAL_Delay>
  for (int i = 0; i < 6; i++)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	3301      	adds	r3, #1
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b05      	cmp	r3, #5
 80014ac:	dda0      	ble.n	80013f0 <loseAnimation+0xc>
  }
}
 80014ae:	bf00      	nop
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	0800ae2c 	.word	0x0800ae2c
 80014bc:	08007830 	.word	0x08007830

080014c0 <resetGame>:

void resetGame(player *h, player *b)
{
 80014c0:	b5b0      	push	{r4, r5, r7, lr}
 80014c2:	b08c      	sub	sp, #48	@ 0x30
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6278      	str	r0, [r7, #36]	@ 0x24
 80014c8:	6239      	str	r1, [r7, #32]
    *h = createPlayer(10, 10);
 80014ca:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80014cc:	463b      	mov	r3, r7
 80014ce:	220a      	movs	r2, #10
 80014d0:	210a      	movs	r1, #10
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fa64 	bl	80009a0 <createPlayer>
 80014d8:	4625      	mov	r5, r4
 80014da:	463c      	mov	r4, r7
 80014dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014e0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80014e4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    *b = createPlayer(MAP_WIDTH - 10, MAP_HEIGHT - 10);
 80014e8:	6a3c      	ldr	r4, [r7, #32]
 80014ea:	463b      	mov	r3, r7
 80014ec:	2236      	movs	r2, #54	@ 0x36
 80014ee:	2176      	movs	r1, #118	@ 0x76
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff fa55 	bl	80009a0 <createPlayer>
 80014f6:	4625      	mov	r5, r4
 80014f8:	463c      	mov	r4, r7
 80014fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001502:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    b->speed = h->speed / 2;
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	0fda      	lsrs	r2, r3, #31
 800150c:	4413      	add	r3, r2
 800150e:	105b      	asrs	r3, r3, #1
 8001510:	461a      	mov	r2, r3
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	611a      	str	r2, [r3, #16]
    srand(HAL_GetTick());
 8001516:	f001 fad7 	bl	8002ac8 <HAL_GetTick>
 800151a:	4603      	mov	r3, r0
 800151c:	4618      	mov	r0, r3
 800151e:	f004 fe83 	bl	8006228 <srand>
    for (int i = 0; i < 10; i++)
 8001522:	2300      	movs	r3, #0
 8001524:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001526:	e005      	b.n	8001534 <resetGame+0x74>
        dotPosition(i);
 8001528:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800152a:	f7ff fbf9 	bl	8000d20 <dotPosition>
    for (int i = 0; i < 10; i++)
 800152e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001530:	3301      	adds	r3, #1
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001536:	2b09      	cmp	r3, #9
 8001538:	ddf6      	ble.n	8001528 <resetGame+0x68>
    HAL_UART_Transmit(&huart2, (uint8_t *)"\033[2J\033[HScore: 0", 18, 30);
 800153a:	231e      	movs	r3, #30
 800153c:	2212      	movs	r2, #18
 800153e:	4904      	ldr	r1, [pc, #16]	@ (8001550 <resetGame+0x90>)
 8001540:	4804      	ldr	r0, [pc, #16]	@ (8001554 <resetGame+0x94>)
 8001542:	f004 f84b 	bl	80055dc <HAL_UART_Transmit>
}
 8001546:	bf00      	nop
 8001548:	3730      	adds	r7, #48	@ 0x30
 800154a:	46bd      	mov	sp, r7
 800154c:	bdb0      	pop	{r4, r5, r7, pc}
 800154e:	bf00      	nop
 8001550:	08007670 	.word	0x08007670
 8001554:	2000015c 	.word	0x2000015c

08001558 <read_flash_memory>:
/* Flash Memory Implementations ----------------------------------------------*/
void read_flash_memory(uint32_t memory_address, uint8_t *data, uint16_t data_length)
{
 8001558:	b480      	push	{r7}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	4613      	mov	r3, r2
 8001564:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < data_length; i++)
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	e00b      	b.n	8001584 <read_flash_memory+0x2c>
    {
        *(data + i) = (*(uint8_t *)(memory_address + i));
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4413      	add	r3, r2
 8001572:	4619      	mov	r1, r3
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	4413      	add	r3, r2
 800157a:	780a      	ldrb	r2, [r1, #0]
 800157c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_length; i++)
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	3301      	adds	r3, #1
 8001582:	617b      	str	r3, [r7, #20]
 8001584:	88fb      	ldrh	r3, [r7, #6]
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	429a      	cmp	r2, r3
 800158a:	dbef      	blt.n	800156c <read_flash_memory+0x14>
    }
}
 800158c:	bf00      	nop
 800158e:	bf00      	nop
 8001590:	371c      	adds	r7, #28
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
	...

0800159c <store_flash_memory>:
void store_flash_memory(uint32_t memory_address, uint8_t *data, uint16_t data_length)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08c      	sub	sp, #48	@ 0x30
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	4613      	mov	r3, r2
 80015a8:	80fb      	strh	r3, [r7, #6]
    uint8_t double_word_data[DATA_SIZE];
    FLASH_EraseInitTypeDef flash_erase_struct = {0};
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
    HAL_FLASH_Unlock();
 80015b8:	f001 fc08 	bl	8002dcc <HAL_FLASH_Unlock>
    flash_erase_struct.TypeErase = FLASH_TYPEERASE_PAGES;
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
    flash_erase_struct.Page = (memory_address - FLASH_BASE) / FLASH_PAGE_SIZE;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80015c6:	0adb      	lsrs	r3, r3, #11
 80015c8:	61fb      	str	r3, [r7, #28]
    flash_erase_struct.NbPages = 1 + data_length / FLASH_PAGE_SIZE;
 80015ca:	88fb      	ldrh	r3, [r7, #6]
 80015cc:	0adb      	lsrs	r3, r3, #11
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	3301      	adds	r3, #1
 80015d2:	623b      	str	r3, [r7, #32]
#ifdef FLASH_BANK_1
    if (memory_address < FLASH_BANK1_END)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4a28      	ldr	r2, [pc, #160]	@ (8001678 <store_flash_memory+0xdc>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d202      	bcs.n	80015e2 <store_flash_memory+0x46>
    {
        flash_erase_struct.Banks = FLASH_BANK_1;
 80015dc:	2301      	movs	r3, #1
 80015de:	61bb      	str	r3, [r7, #24]
 80015e0:	e001      	b.n	80015e6 <store_flash_memory+0x4a>
    }
    else
    {
        flash_erase_struct.Banks = FLASH_BANK_2;
 80015e2:	2302      	movs	r3, #2
 80015e4:	61bb      	str	r3, [r7, #24]
    }
#endif
    uint32_t error_status = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
    HAL_FLASHEx_Erase(&flash_erase_struct, &error_status);
 80015ea:	f107 0210 	add.w	r2, r7, #16
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	4611      	mov	r1, r2
 80015f4:	4618      	mov	r0, r3
 80015f6:	f001 fccd 	bl	8002f94 <HAL_FLASHEx_Erase>
    int i = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (i <= data_length)
 80015fe:	e01e      	b.n	800163e <store_flash_memory+0xa2>
    {
        double_word_data[i % DATA_SIZE] = data[i];
 8001600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001602:	68ba      	ldr	r2, [r7, #8]
 8001604:	441a      	add	r2, r3
 8001606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001608:	f003 0307 	and.w	r3, r3, #7
 800160c:	7812      	ldrb	r2, [r2, #0]
 800160e:	3330      	adds	r3, #48	@ 0x30
 8001610:	443b      	add	r3, r7
 8001612:	f803 2c0c 	strb.w	r2, [r3, #-12]
        i++;
 8001616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001618:	3301      	adds	r3, #1
 800161a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (i % DATA_SIZE == 0)
 800161c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	2b00      	cmp	r3, #0
 8001624:	d10b      	bne.n	800163e <store_flash_memory+0xa2>
        {
            HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, memory_address + i - DATA_SIZE, *((uint64_t *)double_word_data));
 8001626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4413      	add	r3, r2
 800162c:	f1a3 0108 	sub.w	r1, r3, #8
 8001630:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001638:	2000      	movs	r0, #0
 800163a:	f001 fb5b 	bl	8002cf4 <HAL_FLASH_Program>
    while (i <= data_length)
 800163e:	88fb      	ldrh	r3, [r7, #6]
 8001640:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001642:	429a      	cmp	r2, r3
 8001644:	dddc      	ble.n	8001600 <store_flash_memory+0x64>
        }
    }
    if (i % DATA_SIZE != 0)
 8001646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001648:	f003 0307 	and.w	r3, r3, #7
 800164c:	2b00      	cmp	r3, #0
 800164e:	d00d      	beq.n	800166c <store_flash_memory+0xd0>
    {
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, memory_address + i - i % DATA_SIZE, *((flash_datatype *)double_word_data));
 8001650:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	441a      	add	r2, r3
 8001656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	1ad1      	subs	r1, r2, r3
 800165e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001666:	2000      	movs	r0, #0
 8001668:	f001 fb44 	bl	8002cf4 <HAL_FLASH_Program>
    }
    HAL_FLASH_Lock();
 800166c:	f001 fbd0 	bl	8002e10 <HAL_FLASH_Lock>
}
 8001670:	bf00      	nop
 8001672:	3730      	adds	r7, #48	@ 0x30
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	0807ffff 	.word	0x0807ffff

0800167c <resetHighScores>:
void resetHighScores(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++)
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	e007      	b.n	8001698 <resetHighScores+0x1c>
    {
        topScores[i] = 0;
 8001688:	4a09      	ldr	r2, [pc, #36]	@ (80016b0 <resetHighScores+0x34>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2100      	movs	r1, #0
 800168e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 3; i++)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	3301      	adds	r3, #1
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b02      	cmp	r3, #2
 800169c:	ddf4      	ble.n	8001688 <resetHighScores+0xc>
    }
    store_flash_memory(FLASH_ADDRESS_SCORES, (uint8_t *)topScores, sizeof(topScores));
 800169e:	220c      	movs	r2, #12
 80016a0:	4903      	ldr	r1, [pc, #12]	@ (80016b0 <resetHighScores+0x34>)
 80016a2:	4804      	ldr	r0, [pc, #16]	@ (80016b4 <resetHighScores+0x38>)
 80016a4:	f7ff ff7a 	bl	800159c <store_flash_memory>
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200001e4 	.word	0x200001e4
 80016b4:	080ff800 	.word	0x080ff800

080016b8 <loadHighScores>:
void loadHighScores(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
    read_flash_memory(FLASH_ADDRESS_SCORES, (uint8_t *)topScores, sizeof(topScores));
 80016bc:	220c      	movs	r2, #12
 80016be:	490c      	ldr	r1, [pc, #48]	@ (80016f0 <loadHighScores+0x38>)
 80016c0:	480c      	ldr	r0, [pc, #48]	@ (80016f4 <loadHighScores+0x3c>)
 80016c2:	f7ff ff49 	bl	8001558 <read_flash_memory>
    if (topScores[0] == 0xFFFFFFFF)
 80016c6:	4b0a      	ldr	r3, [pc, #40]	@ (80016f0 <loadHighScores+0x38>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016ce:	d10d      	bne.n	80016ec <loadHighScores+0x34>
    {
        topScores[0] = 0;
 80016d0:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <loadHighScores+0x38>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
        topScores[1] = 0;
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <loadHighScores+0x38>)
 80016d8:	2200      	movs	r2, #0
 80016da:	605a      	str	r2, [r3, #4]
        topScores[2] = 0;
 80016dc:	4b04      	ldr	r3, [pc, #16]	@ (80016f0 <loadHighScores+0x38>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
        store_flash_memory(FLASH_ADDRESS_SCORES, (uint8_t *)topScores, sizeof(topScores));
 80016e2:	220c      	movs	r2, #12
 80016e4:	4902      	ldr	r1, [pc, #8]	@ (80016f0 <loadHighScores+0x38>)
 80016e6:	4803      	ldr	r0, [pc, #12]	@ (80016f4 <loadHighScores+0x3c>)
 80016e8:	f7ff ff58 	bl	800159c <store_flash_memory>
    }
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	200001e4 	.word	0x200001e4
 80016f4:	080ff800 	.word	0x080ff800

080016f8 <updateHighScores>:
void updateHighScores(uint32_t newScore)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
    int updated = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	60fb      	str	r3, [r7, #12]
    if (newScore > topScores[0])
 8001704:	4b1b      	ldr	r3, [pc, #108]	@ (8001774 <updateHighScores+0x7c>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	429a      	cmp	r2, r3
 800170c:	d90d      	bls.n	800172a <updateHighScores+0x32>
    {
        topScores[2] = topScores[1];
 800170e:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <updateHighScores+0x7c>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	4a18      	ldr	r2, [pc, #96]	@ (8001774 <updateHighScores+0x7c>)
 8001714:	6093      	str	r3, [r2, #8]
        topScores[1] = topScores[0];
 8001716:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <updateHighScores+0x7c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a16      	ldr	r2, [pc, #88]	@ (8001774 <updateHighScores+0x7c>)
 800171c:	6053      	str	r3, [r2, #4]
        topScores[0] = newScore;
 800171e:	4a15      	ldr	r2, [pc, #84]	@ (8001774 <updateHighScores+0x7c>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6013      	str	r3, [r2, #0]
        updated = 1;
 8001724:	2301      	movs	r3, #1
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	e018      	b.n	800175c <updateHighScores+0x64>
    }
    else if (newScore > topScores[1])
 800172a:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <updateHighScores+0x7c>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	429a      	cmp	r2, r3
 8001732:	d909      	bls.n	8001748 <updateHighScores+0x50>
    {
        topScores[2] = topScores[1];
 8001734:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <updateHighScores+0x7c>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	4a0e      	ldr	r2, [pc, #56]	@ (8001774 <updateHighScores+0x7c>)
 800173a:	6093      	str	r3, [r2, #8]
        topScores[1] = newScore;
 800173c:	4a0d      	ldr	r2, [pc, #52]	@ (8001774 <updateHighScores+0x7c>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6053      	str	r3, [r2, #4]
        updated = 1;
 8001742:	2301      	movs	r3, #1
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	e009      	b.n	800175c <updateHighScores+0x64>
    }
    else if (newScore > topScores[2])
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <updateHighScores+0x7c>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	429a      	cmp	r2, r3
 8001750:	d904      	bls.n	800175c <updateHighScores+0x64>
    {
        topScores[2] = newScore;
 8001752:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <updateHighScores+0x7c>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6093      	str	r3, [r2, #8]
        updated = 1;
 8001758:	2301      	movs	r3, #1
 800175a:	60fb      	str	r3, [r7, #12]
    }
    if (updated)
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d004      	beq.n	800176c <updateHighScores+0x74>
    {
        store_flash_memory(FLASH_ADDRESS_SCORES, (uint8_t *)topScores, sizeof(topScores));
 8001762:	220c      	movs	r2, #12
 8001764:	4903      	ldr	r1, [pc, #12]	@ (8001774 <updateHighScores+0x7c>)
 8001766:	4804      	ldr	r0, [pc, #16]	@ (8001778 <updateHighScores+0x80>)
 8001768:	f7ff ff18 	bl	800159c <store_flash_memory>
    }
}
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200001e4 	.word	0x200001e4
 8001778:	080ff800 	.word	0x080ff800

0800177c <SystemClock_Config>:
/* Hardware Initialization Implementations -----------------------------------*/
void SystemClock_Config(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b096      	sub	sp, #88	@ 0x58
 8001780:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	2244      	movs	r2, #68	@ 0x44
 8001788:	2100      	movs	r1, #0
 800178a:	4618      	mov	r0, r3
 800178c:	f004 ff2f 	bl	80065ee <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001790:	463b      	mov	r3, r7
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	611a      	str	r2, [r3, #16]
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800179e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80017a2:	f002 f83d 	bl	8003820 <HAL_PWREx_ControlVoltageScaling>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <SystemClock_Config+0x34>
        Error_Handler();
 80017ac:	f000 fa10 	bl	8001bd0 <Error_Handler>
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017b0:	2302      	movs	r3, #2
 80017b2:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017b8:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ba:	2310      	movs	r3, #16
 80017bc:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017be:	2302      	movs	r3, #2
 80017c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017c2:	2302      	movs	r3, #2
 80017c4:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 80017c6:	2301      	movs	r3, #1
 80017c8:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLN = 10;
 80017ca:	230a      	movs	r3, #10
 80017cc:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80017ce:	2307      	movs	r3, #7
 80017d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017d2:	2302      	movs	r3, #2
 80017d4:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017d6:	2302      	movs	r3, #2
 80017d8:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017da:	f107 0314 	add.w	r3, r7, #20
 80017de:	4618      	mov	r0, r3
 80017e0:	f002 f874 	bl	80038cc <HAL_RCC_OscConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0x72>
        Error_Handler();
 80017ea:	f000 f9f1 	bl	8001bd0 <Error_Handler>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017ee:	230f      	movs	r3, #15
 80017f0:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f2:	2303      	movs	r3, #3
 80017f4:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f6:	2300      	movs	r3, #0
 80017f8:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001802:	463b      	mov	r3, r7
 8001804:	2104      	movs	r1, #4
 8001806:	4618      	mov	r0, r3
 8001808:	f002 fc3c 	bl	8004084 <HAL_RCC_ClockConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0x9a>
        Error_Handler();
 8001812:	f000 f9dd 	bl	8001bd0 <Error_Handler>
}
 8001816:	bf00      	nop
 8001818:	3758      	adds	r7, #88	@ 0x58
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <MX_I2C1_Init>:
static void MX_I2C1_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b0aa      	sub	sp, #168	@ 0xa8
 8001824:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001826:	f107 030c 	add.w	r3, r7, #12
 800182a:	2288      	movs	r2, #136	@ 0x88
 800182c:	2100      	movs	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f004 fedd 	bl	80065ee <memset>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001834:	2340      	movs	r3, #64	@ 0x40
 8001836:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001838:	2300      	movs	r3, #0
 800183a:	64bb      	str	r3, [r7, #72]	@ 0x48
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800183c:	f107 030c 	add.w	r3, r7, #12
 8001840:	4618      	mov	r0, r3
 8001842:	f002 fe43 	bl	80044cc <HAL_RCCEx_PeriphCLKConfig>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001846:	4b33      	ldr	r3, [pc, #204]	@ (8001914 <MX_I2C1_Init+0xf4>)
 8001848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184a:	4a32      	ldr	r2, [pc, #200]	@ (8001914 <MX_I2C1_Init+0xf4>)
 800184c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001850:	6593      	str	r3, [r2, #88]	@ 0x58
 8001852:	4b30      	ldr	r3, [pc, #192]	@ (8001914 <MX_I2C1_Init+0xf4>)
 8001854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001856:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	4b2d      	ldr	r3, [pc, #180]	@ (8001914 <MX_I2C1_Init+0xf4>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001862:	4a2c      	ldr	r2, [pc, #176]	@ (8001914 <MX_I2C1_Init+0xf4>)
 8001864:	f043 0302 	orr.w	r3, r3, #2
 8001868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186a:	4b2a      	ldr	r3, [pc, #168]	@ (8001914 <MX_I2C1_Init+0xf4>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001876:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800187a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001884:	2301      	movs	r3, #1
 8001886:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188a:	2303      	movs	r3, #3
 800188c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001890:	2304      	movs	r3, #4
 8001892:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001896:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800189a:	4619      	mov	r1, r3
 800189c:	481e      	ldr	r0, [pc, #120]	@ (8001918 <MX_I2C1_Init+0xf8>)
 800189e:	f001 fcbd 	bl	800321c <HAL_GPIO_Init>
    hi2c1.Instance = I2C1;
 80018a2:	4b1e      	ldr	r3, [pc, #120]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001920 <MX_I2C1_Init+0x100>)
 80018a6:	601a      	str	r2, [r3, #0]
    hi2c1.Init.Timing = 0x10D19CE4;
 80018a8:	4b1c      	ldr	r3, [pc, #112]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001924 <MX_I2C1_Init+0x104>)
 80018ac:	605a      	str	r2, [r3, #4]
    hi2c1.Init.OwnAddress1 = 0;
 80018ae:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018b4:	4b19      	ldr	r3, [pc, #100]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018ba:	4b18      	ldr	r3, [pc, #96]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 80018c0:	4b16      	ldr	r3, [pc, #88]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018c6:	4b15      	ldr	r3, [pc, #84]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018cc:	4b13      	ldr	r3, [pc, #76]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018d2:	4b12      	ldr	r3, [pc, #72]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018d8:	4810      	ldr	r0, [pc, #64]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018da:	f001 fe61 	bl	80035a0 <HAL_I2C_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_I2C1_Init+0xc8>
        Error_Handler();
 80018e4:	f000 f974 	bl	8001bd0 <Error_Handler>
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018e8:	2100      	movs	r1, #0
 80018ea:	480c      	ldr	r0, [pc, #48]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018ec:	f001 fef3 	bl	80036d6 <HAL_I2CEx_ConfigAnalogFilter>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_I2C1_Init+0xda>
        Error_Handler();
 80018f6:	f000 f96b 	bl	8001bd0 <Error_Handler>
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018fa:	2100      	movs	r1, #0
 80018fc:	4807      	ldr	r0, [pc, #28]	@ (800191c <MX_I2C1_Init+0xfc>)
 80018fe:	f001 ff35 	bl	800376c <HAL_I2CEx_ConfigDigitalFilter>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_I2C1_Init+0xec>
        Error_Handler();
 8001908:	f000 f962 	bl	8001bd0 <Error_Handler>
}
 800190c:	bf00      	nop
 800190e:	37a8      	adds	r7, #168	@ 0xa8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40021000 	.word	0x40021000
 8001918:	48000400 	.word	0x48000400
 800191c:	200000a4 	.word	0x200000a4
 8001920:	40005400 	.word	0x40005400
 8001924:	10d19ce4 	.word	0x10d19ce4

08001928 <MX_SPI1_Init>:
static void MX_SPI1_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
    hspi1.Instance = SPI1;
 800192c:	4b1b      	ldr	r3, [pc, #108]	@ (800199c <MX_SPI1_Init+0x74>)
 800192e:	4a1c      	ldr	r2, [pc, #112]	@ (80019a0 <MX_SPI1_Init+0x78>)
 8001930:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8001932:	4b1a      	ldr	r3, [pc, #104]	@ (800199c <MX_SPI1_Init+0x74>)
 8001934:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001938:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800193a:	4b18      	ldr	r3, [pc, #96]	@ (800199c <MX_SPI1_Init+0x74>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001940:	4b16      	ldr	r3, [pc, #88]	@ (800199c <MX_SPI1_Init+0x74>)
 8001942:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001946:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001948:	4b14      	ldr	r3, [pc, #80]	@ (800199c <MX_SPI1_Init+0x74>)
 800194a:	2200      	movs	r2, #0
 800194c:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800194e:	4b13      	ldr	r3, [pc, #76]	@ (800199c <MX_SPI1_Init+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8001954:	4b11      	ldr	r3, [pc, #68]	@ (800199c <MX_SPI1_Init+0x74>)
 8001956:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800195a:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_SPI1_Init+0x74>)
 800195e:	2210      	movs	r2, #16
 8001960:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <MX_SPI1_Init+0x74>)
 8001964:	2200      	movs	r2, #0
 8001966:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <MX_SPI1_Init+0x74>)
 800196a:	2200      	movs	r2, #0
 800196c:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800196e:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <MX_SPI1_Init+0x74>)
 8001970:	2200      	movs	r2, #0
 8001972:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 7;
 8001974:	4b09      	ldr	r3, [pc, #36]	@ (800199c <MX_SPI1_Init+0x74>)
 8001976:	2207      	movs	r2, #7
 8001978:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800197a:	4b08      	ldr	r3, [pc, #32]	@ (800199c <MX_SPI1_Init+0x74>)
 800197c:	2200      	movs	r2, #0
 800197e:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001980:	4b06      	ldr	r3, [pc, #24]	@ (800199c <MX_SPI1_Init+0x74>)
 8001982:	2208      	movs	r2, #8
 8001984:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001986:	4805      	ldr	r0, [pc, #20]	@ (800199c <MX_SPI1_Init+0x74>)
 8001988:	f003 fa5c 	bl	8004e44 <HAL_SPI_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_SPI1_Init+0x6e>
        Error_Handler();
 8001992:	f000 f91d 	bl	8001bd0 <Error_Handler>
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200000f8 	.word	0x200000f8
 80019a0:	40013000 	.word	0x40013000

080019a4 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 80019a8:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019aa:	4a15      	ldr	r2, [pc, #84]	@ (8001a00 <MX_USART2_UART_Init+0x5c>)
 80019ac:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80019ae:	4b13      	ldr	r3, [pc, #76]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d4:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019da:	4b08      	ldr	r3, [pc, #32]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80019e6:	4805      	ldr	r0, [pc, #20]	@ (80019fc <MX_USART2_UART_Init+0x58>)
 80019e8:	f003 fdaa 	bl	8005540 <HAL_UART_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_USART2_UART_Init+0x52>
        Error_Handler();
 80019f2:	f000 f8ed 	bl	8001bd0 <Error_Handler>
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	2000015c 	.word	0x2000015c
 8001a00:	40004400 	.word	0x40004400

08001a04 <MX_GPIO_Init>:
static void MX_GPIO_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	@ 0x28
 8001a08:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0a:	f107 0314 	add.w	r3, r7, #20
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	605a      	str	r2, [r3, #4]
 8001a14:	609a      	str	r2, [r3, #8]
 8001a16:	60da      	str	r2, [r3, #12]
 8001a18:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1a:	4b6a      	ldr	r3, [pc, #424]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1e:	4a69      	ldr	r2, [pc, #420]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a20:	f043 0304 	orr.w	r3, r3, #4
 8001a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a26:	4b67      	ldr	r3, [pc, #412]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2a:	f003 0304 	and.w	r3, r3, #4
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a32:	4b64      	ldr	r3, [pc, #400]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a36:	4a63      	ldr	r2, [pc, #396]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3e:	4b61      	ldr	r3, [pc, #388]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4a:	4b5e      	ldr	r3, [pc, #376]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4e:	4a5d      	ldr	r2, [pc, #372]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a56:	4b5b      	ldr	r3, [pc, #364]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	4b58      	ldr	r3, [pc, #352]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a66:	4a57      	ldr	r2, [pc, #348]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a68:	f043 0302 	orr.w	r3, r3, #2
 8001a6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a6e:	4b55      	ldr	r3, [pc, #340]	@ (8001bc4 <MX_GPIO_Init+0x1c0>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2180      	movs	r1, #128	@ 0x80
 8001a7e:	4852      	ldr	r0, [pc, #328]	@ (8001bc8 <MX_GPIO_Init+0x1c4>)
 8001a80:	f001 fd76 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001a84:	2200      	movs	r2, #0
 8001a86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a8e:	f001 fd6f 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2140      	movs	r1, #64	@ 0x40
 8001a96:	484d      	ldr	r0, [pc, #308]	@ (8001bcc <MX_GPIO_Init+0x1c8>)
 8001a98:	f001 fd6a 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2140      	movs	r1, #64	@ 0x40
 8001aa0:	484a      	ldr	r0, [pc, #296]	@ (8001bcc <MX_GPIO_Init+0x1c8>)
 8001aa2:	f001 fd65 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2180      	movs	r1, #128	@ 0x80
 8001aaa:	4847      	ldr	r0, [pc, #284]	@ (8001bc8 <MX_GPIO_Init+0x1c4>)
 8001aac:	f001 fd60 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ab6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aba:	f001 fd59 	bl	8003570 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = B1_Pin;
 8001abe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ac4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ac8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	483c      	ldr	r0, [pc, #240]	@ (8001bc8 <MX_GPIO_Init+0x1c4>)
 8001ad6:	f001 fba1 	bl	800321c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
 8001ada:	23a0      	movs	r3, #160	@ 0xa0
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001aea:	2305      	movs	r3, #5
 8001aec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	4619      	mov	r1, r3
 8001af4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001af8:	f001 fb90 	bl	800321c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SSD1306_CS_Pin;
 8001afc:	2340      	movs	r3, #64	@ 0x40
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SSD1306_CS_Port, &GPIO_InitStruct);
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	4619      	mov	r1, r3
 8001b12:	482e      	ldr	r0, [pc, #184]	@ (8001bcc <MX_GPIO_Init+0x1c8>)
 8001b14:	f001 fb82 	bl	800321c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SSD1306_DC_Pin;
 8001b18:	2380      	movs	r3, #128	@ 0x80
 8001b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b24:	2300      	movs	r3, #0
 8001b26:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SSD1306_DC_Port, &GPIO_InitStruct);
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4826      	ldr	r0, [pc, #152]	@ (8001bc8 <MX_GPIO_Init+0x1c4>)
 8001b30:	f001 fb74 	bl	800321c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SX1509_OSC_Pin | SX1509_nRST_Pin;
 8001b34:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SX1509_nINIT_PORT, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	481e      	ldr	r0, [pc, #120]	@ (8001bc8 <MX_GPIO_Init+0x1c4>)
 8001b4e:	f001 fb65 	bl	800321c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SX1509_nINIT_Pin;
 8001b52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b60:	2300      	movs	r3, #0
 8001b62:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SX1509_nINIT_PORT, &GPIO_InitStruct);
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4817      	ldr	r0, [pc, #92]	@ (8001bc8 <MX_GPIO_Init+0x1c4>)
 8001b6c:	f001 fb56 	bl	800321c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 8001b70:	230c      	movs	r3, #12
 8001b72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b74:	2302      	movs	r3, #2
 8001b76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b80:	2307      	movs	r3, #7
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b8e:	f001 fb45 	bl	800321c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SSD1306_Reset_Pin;
 8001b92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SSD1306_Reset_Port, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bae:	f001 fb35 	bl	800321c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(SX1509_nRST_PORT, SX1509_nRST_Pin, GPIO_PIN_SET);
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	2140      	movs	r1, #64	@ 0x40
 8001bb6:	4804      	ldr	r0, [pc, #16]	@ (8001bc8 <MX_GPIO_Init+0x1c4>)
 8001bb8:	f001 fcda 	bl	8003570 <HAL_GPIO_WritePin>
}
 8001bbc:	bf00      	nop
 8001bbe:	3728      	adds	r7, #40	@ 0x28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	48000800 	.word	0x48000800
 8001bcc:	48000400 	.word	0x48000400

08001bd0 <Error_Handler>:
void Error_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd4:	b672      	cpsid	i
}
 8001bd6:	bf00      	nop
    __disable_irq();
    while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <Error_Handler+0x8>

08001bdc <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001be0:	2201      	movs	r2, #1
 8001be2:	2140      	movs	r1, #64	@ 0x40
 8001be4:	480c      	ldr	r0, [pc, #48]	@ (8001c18 <ssd1306_Reset+0x3c>)
 8001be6:	f001 fcc3 	bl	8003570 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001bea:	2200      	movs	r2, #0
 8001bec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bf0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf4:	f001 fcbc 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001bf8:	200a      	movs	r0, #10
 8001bfa:	f000 ff71 	bl	8002ae0 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c08:	f001 fcb2 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001c0c:	200a      	movs	r0, #10
 8001c0e:	f000 ff67 	bl	8002ae0 <HAL_Delay>
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	48000400 	.word	0x48000400

08001c1c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001c26:	2200      	movs	r2, #0
 8001c28:	2140      	movs	r1, #64	@ 0x40
 8001c2a:	480c      	ldr	r0, [pc, #48]	@ (8001c5c <ssd1306_WriteCommand+0x40>)
 8001c2c:	f001 fca0 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001c30:	2200      	movs	r2, #0
 8001c32:	2180      	movs	r1, #128	@ 0x80
 8001c34:	480a      	ldr	r0, [pc, #40]	@ (8001c60 <ssd1306_WriteCommand+0x44>)
 8001c36:	f001 fc9b 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8001c3a:	1df9      	adds	r1, r7, #7
 8001c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c40:	2201      	movs	r2, #1
 8001c42:	4808      	ldr	r0, [pc, #32]	@ (8001c64 <ssd1306_WriteCommand+0x48>)
 8001c44:	f003 f9a1 	bl	8004f8a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2140      	movs	r1, #64	@ 0x40
 8001c4c:	4803      	ldr	r0, [pc, #12]	@ (8001c5c <ssd1306_WriteCommand+0x40>)
 8001c4e:	f001 fc8f 	bl	8003570 <HAL_GPIO_WritePin>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	48000400 	.word	0x48000400
 8001c60:	48000800 	.word	0x48000800
 8001c64:	200000f8 	.word	0x200000f8

08001c68 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001c72:	2200      	movs	r2, #0
 8001c74:	2140      	movs	r1, #64	@ 0x40
 8001c76:	480c      	ldr	r0, [pc, #48]	@ (8001ca8 <ssd1306_WriteData+0x40>)
 8001c78:	f001 fc7a 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	2180      	movs	r1, #128	@ 0x80
 8001c80:	480a      	ldr	r0, [pc, #40]	@ (8001cac <ssd1306_WriteData+0x44>)
 8001c82:	f001 fc75 	bl	8003570 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	4807      	ldr	r0, [pc, #28]	@ (8001cb0 <ssd1306_WriteData+0x48>)
 8001c92:	f003 f97a 	bl	8004f8a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001c96:	2201      	movs	r2, #1
 8001c98:	2140      	movs	r1, #64	@ 0x40
 8001c9a:	4803      	ldr	r0, [pc, #12]	@ (8001ca8 <ssd1306_WriteData+0x40>)
 8001c9c:	f001 fc68 	bl	8003570 <HAL_GPIO_WritePin>
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	48000400 	.word	0x48000400
 8001cac:	48000800 	.word	0x48000800
 8001cb0:	200000f8 	.word	0x200000f8

08001cb4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001cb8:	f7ff ff90 	bl	8001bdc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001cbc:	2064      	movs	r0, #100	@ 0x64
 8001cbe:	f000 ff0f 	bl	8002ae0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 fb96 	bl	80023f4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001cc8:	2020      	movs	r0, #32
 8001cca:	f7ff ffa7 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f7ff ffa4 	bl	8001c1c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001cd4:	20b0      	movs	r0, #176	@ 0xb0
 8001cd6:	f7ff ffa1 	bl	8001c1c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001cda:	20c8      	movs	r0, #200	@ 0xc8
 8001cdc:	f7ff ff9e 	bl	8001c1c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f7ff ff9b 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001ce6:	2010      	movs	r0, #16
 8001ce8:	f7ff ff98 	bl	8001c1c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001cec:	2040      	movs	r0, #64	@ 0x40
 8001cee:	f7ff ff95 	bl	8001c1c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001cf2:	20ff      	movs	r0, #255	@ 0xff
 8001cf4:	f000 fb6b 	bl	80023ce <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001cf8:	20a1      	movs	r0, #161	@ 0xa1
 8001cfa:	f7ff ff8f 	bl	8001c1c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001cfe:	20a6      	movs	r0, #166	@ 0xa6
 8001d00:	f7ff ff8c 	bl	8001c1c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001d04:	20a8      	movs	r0, #168	@ 0xa8
 8001d06:	f7ff ff89 	bl	8001c1c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001d0a:	203f      	movs	r0, #63	@ 0x3f
 8001d0c:	f7ff ff86 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001d10:	20a4      	movs	r0, #164	@ 0xa4
 8001d12:	f7ff ff83 	bl	8001c1c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001d16:	20d3      	movs	r0, #211	@ 0xd3
 8001d18:	f7ff ff80 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f7ff ff7d 	bl	8001c1c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001d22:	20d5      	movs	r0, #213	@ 0xd5
 8001d24:	f7ff ff7a 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001d28:	20f0      	movs	r0, #240	@ 0xf0
 8001d2a:	f7ff ff77 	bl	8001c1c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001d2e:	20d9      	movs	r0, #217	@ 0xd9
 8001d30:	f7ff ff74 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001d34:	2022      	movs	r0, #34	@ 0x22
 8001d36:	f7ff ff71 	bl	8001c1c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001d3a:	20da      	movs	r0, #218	@ 0xda
 8001d3c:	f7ff ff6e 	bl	8001c1c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001d40:	2012      	movs	r0, #18
 8001d42:	f7ff ff6b 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001d46:	20db      	movs	r0, #219	@ 0xdb
 8001d48:	f7ff ff68 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001d4c:	2020      	movs	r0, #32
 8001d4e:	f7ff ff65 	bl	8001c1c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001d52:	208d      	movs	r0, #141	@ 0x8d
 8001d54:	f7ff ff62 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001d58:	2014      	movs	r0, #20
 8001d5a:	f7ff ff5f 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001d5e:	2001      	movs	r0, #1
 8001d60:	f000 fb48 	bl	80023f4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001d64:	2000      	movs	r0, #0
 8001d66:	f000 f80f 	bl	8001d88 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001d6a:	f000 f825 	bl	8001db8 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001d6e:	4b05      	ldr	r3, [pc, #20]	@ (8001d84 <ssd1306_Init+0xd0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001d74:	4b03      	ldr	r3, [pc, #12]	@ (8001d84 <ssd1306_Init+0xd0>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001d7a:	4b02      	ldr	r3, [pc, #8]	@ (8001d84 <ssd1306_Init+0xd0>)
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	711a      	strb	r2, [r3, #4]
}
 8001d80:	bf00      	nop
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000640 	.word	0x20000640

08001d88 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <ssd1306_Fill+0x14>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	e000      	b.n	8001d9e <ssd1306_Fill+0x16>
 8001d9c:	23ff      	movs	r3, #255	@ 0xff
 8001d9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001da2:	4619      	mov	r1, r3
 8001da4:	4803      	ldr	r0, [pc, #12]	@ (8001db4 <ssd1306_Fill+0x2c>)
 8001da6:	f004 fc22 	bl	80065ee <memset>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000240 	.word	0x20000240

08001db8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	71fb      	strb	r3, [r7, #7]
 8001dc2:	e016      	b.n	8001df2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	3b50      	subs	r3, #80	@ 0x50
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff ff26 	bl	8001c1c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7ff ff23 	bl	8001c1c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001dd6:	2010      	movs	r0, #16
 8001dd8:	f7ff ff20 	bl	8001c1c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	01db      	lsls	r3, r3, #7
 8001de0:	4a08      	ldr	r2, [pc, #32]	@ (8001e04 <ssd1306_UpdateScreen+0x4c>)
 8001de2:	4413      	add	r3, r2
 8001de4:	2180      	movs	r1, #128	@ 0x80
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff ff3e 	bl	8001c68 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	3301      	adds	r3, #1
 8001df0:	71fb      	strb	r3, [r7, #7]
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	2b07      	cmp	r3, #7
 8001df6:	d9e5      	bls.n	8001dc4 <ssd1306_UpdateScreen+0xc>
    }
}
 8001df8:	bf00      	nop
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000240 	.word	0x20000240

08001e08 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
 8001e12:	460b      	mov	r3, r1
 8001e14:	71bb      	strb	r3, [r7, #6]
 8001e16:	4613      	mov	r3, r2
 8001e18:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	db3d      	blt.n	8001e9e <ssd1306_DrawPixel+0x96>
 8001e22:	79bb      	ldrb	r3, [r7, #6]
 8001e24:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e26:	d83a      	bhi.n	8001e9e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8001e28:	797b      	ldrb	r3, [r7, #5]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d11a      	bne.n	8001e64 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001e2e:	79fa      	ldrb	r2, [r7, #7]
 8001e30:	79bb      	ldrb	r3, [r7, #6]
 8001e32:	08db      	lsrs	r3, r3, #3
 8001e34:	b2d8      	uxtb	r0, r3
 8001e36:	4603      	mov	r3, r0
 8001e38:	01db      	lsls	r3, r3, #7
 8001e3a:	4413      	add	r3, r2
 8001e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8001eac <ssd1306_DrawPixel+0xa4>)
 8001e3e:	5cd3      	ldrb	r3, [r2, r3]
 8001e40:	b25a      	sxtb	r2, r3
 8001e42:	79bb      	ldrb	r3, [r7, #6]
 8001e44:	f003 0307 	and.w	r3, r3, #7
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	b25b      	sxtb	r3, r3
 8001e50:	4313      	orrs	r3, r2
 8001e52:	b259      	sxtb	r1, r3
 8001e54:	79fa      	ldrb	r2, [r7, #7]
 8001e56:	4603      	mov	r3, r0
 8001e58:	01db      	lsls	r3, r3, #7
 8001e5a:	4413      	add	r3, r2
 8001e5c:	b2c9      	uxtb	r1, r1
 8001e5e:	4a13      	ldr	r2, [pc, #76]	@ (8001eac <ssd1306_DrawPixel+0xa4>)
 8001e60:	54d1      	strb	r1, [r2, r3]
 8001e62:	e01d      	b.n	8001ea0 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001e64:	79fa      	ldrb	r2, [r7, #7]
 8001e66:	79bb      	ldrb	r3, [r7, #6]
 8001e68:	08db      	lsrs	r3, r3, #3
 8001e6a:	b2d8      	uxtb	r0, r3
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	01db      	lsls	r3, r3, #7
 8001e70:	4413      	add	r3, r2
 8001e72:	4a0e      	ldr	r2, [pc, #56]	@ (8001eac <ssd1306_DrawPixel+0xa4>)
 8001e74:	5cd3      	ldrb	r3, [r2, r3]
 8001e76:	b25a      	sxtb	r2, r3
 8001e78:	79bb      	ldrb	r3, [r7, #6]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	b25b      	sxtb	r3, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	b25b      	sxtb	r3, r3
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	b259      	sxtb	r1, r3
 8001e8e:	79fa      	ldrb	r2, [r7, #7]
 8001e90:	4603      	mov	r3, r0
 8001e92:	01db      	lsls	r3, r3, #7
 8001e94:	4413      	add	r3, r2
 8001e96:	b2c9      	uxtb	r1, r1
 8001e98:	4a04      	ldr	r2, [pc, #16]	@ (8001eac <ssd1306_DrawPixel+0xa4>)
 8001e9a:	54d1      	strb	r1, [r2, r3]
 8001e9c:	e000      	b.n	8001ea0 <ssd1306_DrawPixel+0x98>
        return;
 8001e9e:	bf00      	nop
    }
}
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	20000240 	.word	0x20000240

08001eb0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b089      	sub	sp, #36	@ 0x24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4604      	mov	r4, r0
 8001eb8:	4638      	mov	r0, r7
 8001eba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001ebe:	4623      	mov	r3, r4
 8001ec0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
 8001ec4:	2b1f      	cmp	r3, #31
 8001ec6:	d902      	bls.n	8001ece <ssd1306_WriteChar+0x1e>
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b7e      	cmp	r3, #126	@ 0x7e
 8001ecc:	d901      	bls.n	8001ed2 <ssd1306_WriteChar+0x22>
        return 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e077      	b.n	8001fc2 <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	783b      	ldrb	r3, [r7, #0]
 8001eda:	4413      	add	r3, r2
 8001edc:	2b80      	cmp	r3, #128	@ 0x80
 8001ede:	dc06      	bgt.n	8001eee <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001ee0:	4b3a      	ldr	r3, [pc, #232]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001ee2:	885b      	ldrh	r3, [r3, #2]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	787b      	ldrb	r3, [r7, #1]
 8001ee8:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001eea:	2b40      	cmp	r3, #64	@ 0x40
 8001eec:	dd01      	ble.n	8001ef2 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	e067      	b.n	8001fc2 <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
 8001ef6:	e04e      	b.n	8001f96 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	3b20      	subs	r3, #32
 8001efe:	7879      	ldrb	r1, [r7, #1]
 8001f00:	fb01 f303 	mul.w	r3, r1, r3
 8001f04:	4619      	mov	r1, r3
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	440b      	add	r3, r1
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	881b      	ldrh	r3, [r3, #0]
 8001f10:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
 8001f16:	e036      	b.n	8001f86 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d013      	beq.n	8001f50 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001f28:	4b28      	ldr	r3, [pc, #160]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	4413      	add	r3, r2
 8001f34:	b2d8      	uxtb	r0, r3
 8001f36:	4b25      	ldr	r3, [pc, #148]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001f38:	885b      	ldrh	r3, [r3, #2]
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	4413      	add	r3, r2
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001f48:	4619      	mov	r1, r3
 8001f4a:	f7ff ff5d 	bl	8001e08 <ssd1306_DrawPixel>
 8001f4e:	e017      	b.n	8001f80 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001f50:	4b1e      	ldr	r3, [pc, #120]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	4413      	add	r3, r2
 8001f5c:	b2d8      	uxtb	r0, r3
 8001f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001f60:	885b      	ldrh	r3, [r3, #2]
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	4413      	add	r3, r2
 8001f6a:	b2d9      	uxtb	r1, r3
 8001f6c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	bf0c      	ite	eq
 8001f74:	2301      	moveq	r3, #1
 8001f76:	2300      	movne	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	f7ff ff44 	bl	8001e08 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	3301      	adds	r3, #1
 8001f84:	61bb      	str	r3, [r7, #24]
 8001f86:	783b      	ldrb	r3, [r7, #0]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d3c3      	bcc.n	8001f18 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	3301      	adds	r3, #1
 8001f94:	61fb      	str	r3, [r7, #28]
 8001f96:	787b      	ldrb	r3, [r7, #1]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d3ab      	bcc.n	8001ef8 <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	2a00      	cmp	r2, #0
 8001fa8:	d005      	beq.n	8001fb6 <ssd1306_WriteChar+0x106>
 8001faa:	68b9      	ldr	r1, [r7, #8]
 8001fac:	7bfa      	ldrb	r2, [r7, #15]
 8001fae:	3a20      	subs	r2, #32
 8001fb0:	440a      	add	r2, r1
 8001fb2:	7812      	ldrb	r2, [r2, #0]
 8001fb4:	e000      	b.n	8001fb8 <ssd1306_WriteChar+0x108>
 8001fb6:	783a      	ldrb	r2, [r7, #0]
 8001fb8:	4413      	add	r3, r2
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	4b03      	ldr	r3, [pc, #12]	@ (8001fcc <ssd1306_WriteChar+0x11c>)
 8001fbe:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3724      	adds	r7, #36	@ 0x24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd90      	pop	{r4, r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000640 	.word	0x20000640

08001fd0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af02      	add	r7, sp, #8
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	4638      	mov	r0, r7
 8001fda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001fde:	e013      	b.n	8002008 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	7818      	ldrb	r0, [r3, #0]
 8001fe4:	7e3b      	ldrb	r3, [r7, #24]
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	463b      	mov	r3, r7
 8001fea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fec:	f7ff ff60 	bl	8001eb0 <ssd1306_WriteChar>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d002      	beq.n	8002002 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	e008      	b.n	8002014 <ssd1306_WriteString+0x44>
        }
        str++;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	3301      	adds	r3, #1
 8002006:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d1e7      	bne.n	8001fe0 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	781b      	ldrb	r3, [r3, #0]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	460a      	mov	r2, r1
 8002026:	71fb      	strb	r3, [r7, #7]
 8002028:	4613      	mov	r3, r2
 800202a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	b29a      	uxth	r2, r3
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <ssd1306_SetCursor+0x2c>)
 8002032:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002034:	79bb      	ldrb	r3, [r7, #6]
 8002036:	b29a      	uxth	r2, r3
 8002038:	4b03      	ldr	r3, [pc, #12]	@ (8002048 <ssd1306_SetCursor+0x2c>)
 800203a:	805a      	strh	r2, [r3, #2]
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	20000640 	.word	0x20000640

0800204c <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800204c:	b590      	push	{r4, r7, lr}
 800204e:	b089      	sub	sp, #36	@ 0x24
 8002050:	af00      	add	r7, sp, #0
 8002052:	4604      	mov	r4, r0
 8002054:	4608      	mov	r0, r1
 8002056:	4611      	mov	r1, r2
 8002058:	461a      	mov	r2, r3
 800205a:	4623      	mov	r3, r4
 800205c:	71fb      	strb	r3, [r7, #7]
 800205e:	4603      	mov	r3, r0
 8002060:	71bb      	strb	r3, [r7, #6]
 8002062:	460b      	mov	r3, r1
 8002064:	717b      	strb	r3, [r7, #5]
 8002066:	4613      	mov	r3, r2
 8002068:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 800206a:	797a      	ldrb	r2, [r7, #5]
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	bfb8      	it	lt
 8002074:	425b      	neglt	r3, r3
 8002076:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002078:	793a      	ldrb	r2, [r7, #4]
 800207a:	79bb      	ldrb	r3, [r7, #6]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	bfb8      	it	lt
 8002082:	425b      	neglt	r3, r3
 8002084:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002086:	79fa      	ldrb	r2, [r7, #7]
 8002088:	797b      	ldrb	r3, [r7, #5]
 800208a:	429a      	cmp	r2, r3
 800208c:	d201      	bcs.n	8002092 <ssd1306_Line+0x46>
 800208e:	2301      	movs	r3, #1
 8002090:	e001      	b.n	8002096 <ssd1306_Line+0x4a>
 8002092:	f04f 33ff 	mov.w	r3, #4294967295
 8002096:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002098:	79ba      	ldrb	r2, [r7, #6]
 800209a:	793b      	ldrb	r3, [r7, #4]
 800209c:	429a      	cmp	r2, r3
 800209e:	d201      	bcs.n	80020a4 <ssd1306_Line+0x58>
 80020a0:	2301      	movs	r3, #1
 80020a2:	e001      	b.n	80020a8 <ssd1306_Line+0x5c>
 80020a4:	f04f 33ff 	mov.w	r3, #4294967295
 80020a8:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	61fb      	str	r3, [r7, #28]
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 80020b2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80020b6:	7939      	ldrb	r1, [r7, #4]
 80020b8:	797b      	ldrb	r3, [r7, #5]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff fea4 	bl	8001e08 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 80020c0:	e024      	b.n	800210c <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 80020c2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80020c6:	79b9      	ldrb	r1, [r7, #6]
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff fe9c 	bl	8001e08 <ssd1306_DrawPixel>
        error2 = error * 2;
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	425b      	negs	r3, r3
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	429a      	cmp	r2, r3
 80020de:	dd08      	ble.n	80020f2 <ssd1306_Line+0xa6>
            error -= deltaY;
 80020e0:	69fa      	ldr	r2, [r7, #28]
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	4413      	add	r3, r2
 80020f0:	71fb      	strb	r3, [r7, #7]
        }

        if(error2 < deltaX) {
 80020f2:	68ba      	ldr	r2, [r7, #8]
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	da08      	bge.n	800210c <ssd1306_Line+0xc0>
            error += deltaX;
 80020fa:	69fa      	ldr	r2, [r7, #28]
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	4413      	add	r3, r2
 8002100:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	b2da      	uxtb	r2, r3
 8002106:	79bb      	ldrb	r3, [r7, #6]
 8002108:	4413      	add	r3, r2
 800210a:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 800210c:	79fa      	ldrb	r2, [r7, #7]
 800210e:	797b      	ldrb	r3, [r7, #5]
 8002110:	429a      	cmp	r2, r3
 8002112:	d1d6      	bne.n	80020c2 <ssd1306_Line+0x76>
 8002114:	79ba      	ldrb	r2, [r7, #6]
 8002116:	793b      	ldrb	r3, [r7, #4]
 8002118:	429a      	cmp	r2, r3
 800211a:	d1d2      	bne.n	80020c2 <ssd1306_Line+0x76>
        }
    }
    return;
 800211c:	bf00      	nop
}
 800211e:	3724      	adds	r7, #36	@ 0x24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd90      	pop	{r4, r7, pc}

08002124 <ssd1306_DrawCircle>:
    ssd1306_Line(x,y,xp2,yp2,color);
    return;
}

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002124:	b590      	push	{r4, r7, lr}
 8002126:	b087      	sub	sp, #28
 8002128:	af00      	add	r7, sp, #0
 800212a:	4604      	mov	r4, r0
 800212c:	4608      	mov	r0, r1
 800212e:	4611      	mov	r1, r2
 8002130:	461a      	mov	r2, r3
 8002132:	4623      	mov	r3, r4
 8002134:	71fb      	strb	r3, [r7, #7]
 8002136:	4603      	mov	r3, r0
 8002138:	71bb      	strb	r3, [r7, #6]
 800213a:	460b      	mov	r3, r1
 800213c:	717b      	strb	r3, [r7, #5]
 800213e:	4613      	mov	r3, r2
 8002140:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002142:	797b      	ldrb	r3, [r7, #5]
 8002144:	425b      	negs	r3, r3
 8002146:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 800214c:	797b      	ldrb	r3, [r7, #5]
 800214e:	f1c3 0301 	rsb	r3, r3, #1
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	2b00      	cmp	r3, #0
 800215c:	db65      	blt.n	800222a <ssd1306_DrawCircle+0x106>
 800215e:	79bb      	ldrb	r3, [r7, #6]
 8002160:	2b3f      	cmp	r3, #63	@ 0x3f
 8002162:	d862      	bhi.n	800222a <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	b2db      	uxtb	r3, r3
 8002168:	79fa      	ldrb	r2, [r7, #7]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	b2d8      	uxtb	r0, r3
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	b2da      	uxtb	r2, r3
 8002172:	79bb      	ldrb	r3, [r7, #6]
 8002174:	4413      	add	r3, r2
 8002176:	b2db      	uxtb	r3, r3
 8002178:	793a      	ldrb	r2, [r7, #4]
 800217a:	4619      	mov	r1, r3
 800217c:	f7ff fe44 	bl	8001e08 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	b2da      	uxtb	r2, r3
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	4413      	add	r3, r2
 8002188:	b2d8      	uxtb	r0, r3
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	b2da      	uxtb	r2, r3
 800218e:	79bb      	ldrb	r3, [r7, #6]
 8002190:	4413      	add	r3, r2
 8002192:	b2db      	uxtb	r3, r3
 8002194:	793a      	ldrb	r2, [r7, #4]
 8002196:	4619      	mov	r1, r3
 8002198:	f7ff fe36 	bl	8001e08 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	4413      	add	r3, r2
 80021a4:	b2d8      	uxtb	r0, r3
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	79ba      	ldrb	r2, [r7, #6]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	793a      	ldrb	r2, [r7, #4]
 80021b2:	4619      	mov	r1, r3
 80021b4:	f7ff fe28 	bl	8001e08 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	79fa      	ldrb	r2, [r7, #7]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	b2d8      	uxtb	r0, r3
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	79ba      	ldrb	r2, [r7, #6]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	793a      	ldrb	r2, [r7, #4]
 80021ce:	4619      	mov	r1, r3
 80021d0:	f7ff fe1a 	bl	8001e08 <ssd1306_DrawPixel>
        e2 = err;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	429a      	cmp	r2, r3
 80021de:	dc13      	bgt.n	8002208 <ssd1306_DrawCircle+0xe4>
            y++;
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	3301      	adds	r3, #1
 80021e4:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	3301      	adds	r3, #1
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	4413      	add	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	425b      	negs	r3, r3
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d105      	bne.n	8002208 <ssd1306_DrawCircle+0xe4>
 80021fc:	68ba      	ldr	r2, [r7, #8]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	429a      	cmp	r2, r3
 8002202:	dc01      	bgt.n	8002208 <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 8002204:	2300      	movs	r3, #0
 8002206:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	429a      	cmp	r2, r3
 800220e:	dd08      	ble.n	8002222 <ssd1306_DrawCircle+0xfe>
            x++;
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	3301      	adds	r3, #1
 8002214:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	3301      	adds	r3, #1
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	2b00      	cmp	r3, #0
 8002226:	dd9d      	ble.n	8002164 <ssd1306_DrawCircle+0x40>

    return;
 8002228:	e000      	b.n	800222c <ssd1306_DrawCircle+0x108>
        return;
 800222a:	bf00      	nop
}
 800222c:	371c      	adds	r7, #28
 800222e:	46bd      	mov	sp, r7
 8002230:	bd90      	pop	{r4, r7, pc}

08002232 <ssd1306_FillCircle>:

/* Draw filled circle. Pixel positions calculated using Bresenham's algorithm */
void ssd1306_FillCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002232:	b590      	push	{r4, r7, lr}
 8002234:	b089      	sub	sp, #36	@ 0x24
 8002236:	af00      	add	r7, sp, #0
 8002238:	4604      	mov	r4, r0
 800223a:	4608      	mov	r0, r1
 800223c:	4611      	mov	r1, r2
 800223e:	461a      	mov	r2, r3
 8002240:	4623      	mov	r3, r4
 8002242:	71fb      	strb	r3, [r7, #7]
 8002244:	4603      	mov	r3, r0
 8002246:	71bb      	strb	r3, [r7, #6]
 8002248:	460b      	mov	r3, r1
 800224a:	717b      	strb	r3, [r7, #5]
 800224c:	4613      	mov	r3, r2
 800224e:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002250:	797b      	ldrb	r3, [r7, #5]
 8002252:	425b      	negs	r3, r3
 8002254:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 8002256:	2300      	movs	r3, #0
 8002258:	61bb      	str	r3, [r7, #24]
    int32_t err = 2 - 2 * par_r;
 800225a:	797b      	ldrb	r3, [r7, #5]
 800225c:	f1c3 0301 	rsb	r3, r3, #1
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	617b      	str	r3, [r7, #20]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002268:	2b00      	cmp	r3, #0
 800226a:	db51      	blt.n	8002310 <ssd1306_FillCircle+0xde>
 800226c:	79bb      	ldrb	r3, [r7, #6]
 800226e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002270:	d84e      	bhi.n	8002310 <ssd1306_FillCircle+0xde>
        return;
    }

    do {
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	b2da      	uxtb	r2, r3
 8002276:	79bb      	ldrb	r3, [r7, #6]
 8002278:	4413      	add	r3, r2
 800227a:	73fb      	strb	r3, [r7, #15]
 800227c:	e017      	b.n	80022ae <ssd1306_FillCircle+0x7c>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	b2db      	uxtb	r3, r3
 8002282:	79fa      	ldrb	r2, [r7, #7]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	73bb      	strb	r3, [r7, #14]
 8002288:	e008      	b.n	800229c <ssd1306_FillCircle+0x6a>
                ssd1306_DrawPixel(_x, _y, par_color);
 800228a:	793a      	ldrb	r2, [r7, #4]
 800228c:	7bf9      	ldrb	r1, [r7, #15]
 800228e:	7bbb      	ldrb	r3, [r7, #14]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff fdb9 	bl	8001e08 <ssd1306_DrawPixel>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8002296:	7bbb      	ldrb	r3, [r7, #14]
 8002298:	3b01      	subs	r3, #1
 800229a:	73bb      	strb	r3, [r7, #14]
 800229c:	7bba      	ldrb	r2, [r7, #14]
 800229e:	79f9      	ldrb	r1, [r7, #7]
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	440b      	add	r3, r1
 80022a4:	429a      	cmp	r2, r3
 80022a6:	daf0      	bge.n	800228a <ssd1306_FillCircle+0x58>
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	73fb      	strb	r3, [r7, #15]
 80022ae:	7bfa      	ldrb	r2, [r7, #15]
 80022b0:	79b9      	ldrb	r1, [r7, #6]
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	1acb      	subs	r3, r1, r3
 80022b6:	429a      	cmp	r2, r3
 80022b8:	dae1      	bge.n	800227e <ssd1306_FillCircle+0x4c>
            }
        }

        e2 = err;
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	613b      	str	r3, [r7, #16]
        if (e2 <= y) {
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	dc13      	bgt.n	80022ee <ssd1306_FillCircle+0xbc>
            y++;
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	3301      	adds	r3, #1
 80022ca:	61bb      	str	r3, [r7, #24]
            err = err + (y * 2 + 1);
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	3301      	adds	r3, #1
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	4413      	add	r3, r2
 80022d6:	617b      	str	r3, [r7, #20]
            if (-x == y && e2 <= x) {
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	425b      	negs	r3, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d105      	bne.n	80022ee <ssd1306_FillCircle+0xbc>
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	dc01      	bgt.n	80022ee <ssd1306_FillCircle+0xbc>
                e2 = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	613b      	str	r3, [r7, #16]
            }
        }

        if (e2 > x) {
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	dd08      	ble.n	8002308 <ssd1306_FillCircle+0xd6>
            x++;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3301      	adds	r3, #1
 80022fa:	61fb      	str	r3, [r7, #28]
            err = err + (x * 2 + 1);
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	3301      	adds	r3, #1
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	4413      	add	r3, r2
 8002306:	617b      	str	r3, [r7, #20]
        }
    } while (x <= 0);
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	2b00      	cmp	r3, #0
 800230c:	ddb1      	ble.n	8002272 <ssd1306_FillCircle+0x40>

    return;
 800230e:	e000      	b.n	8002312 <ssd1306_FillCircle+0xe0>
        return;
 8002310:	bf00      	nop
}
 8002312:	3724      	adds	r7, #36	@ 0x24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd90      	pop	{r4, r7, pc}

08002318 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	603a      	str	r2, [r7, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	4603      	mov	r3, r0
 8002324:	71fb      	strb	r3, [r7, #7]
 8002326:	460b      	mov	r3, r1
 8002328:	71bb      	strb	r3, [r7, #6]
 800232a:	4613      	mov	r3, r2
 800232c:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800232e:	797b      	ldrb	r3, [r7, #5]
 8002330:	3307      	adds	r3, #7
 8002332:	2b00      	cmp	r3, #0
 8002334:	da00      	bge.n	8002338 <ssd1306_DrawBitmap+0x20>
 8002336:	3307      	adds	r3, #7
 8002338:	10db      	asrs	r3, r3, #3
 800233a:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002344:	2b00      	cmp	r3, #0
 8002346:	db3e      	blt.n	80023c6 <ssd1306_DrawBitmap+0xae>
 8002348:	79bb      	ldrb	r3, [r7, #6]
 800234a:	2b3f      	cmp	r3, #63	@ 0x3f
 800234c:	d83b      	bhi.n	80023c6 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800234e:	2300      	movs	r3, #0
 8002350:	73bb      	strb	r3, [r7, #14]
 8002352:	e033      	b.n	80023bc <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002354:	2300      	movs	r3, #0
 8002356:	737b      	strb	r3, [r7, #13]
 8002358:	e026      	b.n	80023a8 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 800235a:	7b7b      	ldrb	r3, [r7, #13]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	2b00      	cmp	r3, #0
 8002362:	d003      	beq.n	800236c <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002364:	7bfb      	ldrb	r3, [r7, #15]
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	73fb      	strb	r3, [r7, #15]
 800236a:	e00d      	b.n	8002388 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800236c:	7bbb      	ldrb	r3, [r7, #14]
 800236e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002372:	fb02 f303 	mul.w	r3, r2, r3
 8002376:	7b7a      	ldrb	r2, [r7, #13]
 8002378:	08d2      	lsrs	r2, r2, #3
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	4413      	add	r3, r2
 800237e:	461a      	mov	r2, r3
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	4413      	add	r3, r2
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8002388:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800238c:	2b00      	cmp	r3, #0
 800238e:	da08      	bge.n	80023a2 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002390:	79fa      	ldrb	r2, [r7, #7]
 8002392:	7b7b      	ldrb	r3, [r7, #13]
 8002394:	4413      	add	r3, r2
 8002396:	b2db      	uxtb	r3, r3
 8002398:	7f3a      	ldrb	r2, [r7, #28]
 800239a:	79b9      	ldrb	r1, [r7, #6]
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fd33 	bl	8001e08 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80023a2:	7b7b      	ldrb	r3, [r7, #13]
 80023a4:	3301      	adds	r3, #1
 80023a6:	737b      	strb	r3, [r7, #13]
 80023a8:	7b7a      	ldrb	r2, [r7, #13]
 80023aa:	797b      	ldrb	r3, [r7, #5]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d3d4      	bcc.n	800235a <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 80023b0:	7bbb      	ldrb	r3, [r7, #14]
 80023b2:	3301      	adds	r3, #1
 80023b4:	73bb      	strb	r3, [r7, #14]
 80023b6:	79bb      	ldrb	r3, [r7, #6]
 80023b8:	3301      	adds	r3, #1
 80023ba:	71bb      	strb	r3, [r7, #6]
 80023bc:	7bba      	ldrb	r2, [r7, #14]
 80023be:	7e3b      	ldrb	r3, [r7, #24]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d3c7      	bcc.n	8002354 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 80023c4:	e000      	b.n	80023c8 <ssd1306_DrawBitmap+0xb0>
        return;
 80023c6:	bf00      	nop
}
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	4603      	mov	r3, r0
 80023d6:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80023d8:	2381      	movs	r3, #129	@ 0x81
 80023da:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fc1c 	bl	8001c1c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff fc18 	bl	8001c1c <ssd1306_WriteCommand>
}
 80023ec:	bf00      	nop
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d005      	beq.n	8002410 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002404:	23af      	movs	r3, #175	@ 0xaf
 8002406:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002408:	4b08      	ldr	r3, [pc, #32]	@ (800242c <ssd1306_SetDisplayOn+0x38>)
 800240a:	2201      	movs	r2, #1
 800240c:	715a      	strb	r2, [r3, #5]
 800240e:	e004      	b.n	800241a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002410:	23ae      	movs	r3, #174	@ 0xae
 8002412:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002414:	4b05      	ldr	r3, [pc, #20]	@ (800242c <ssd1306_SetDisplayOn+0x38>)
 8002416:	2200      	movs	r2, #0
 8002418:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800241a:	7bfb      	ldrb	r3, [r7, #15]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff fbfd 	bl	8001c1c <ssd1306_WriteCommand>
}
 8002422:	bf00      	nop
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000640 	.word	0x20000640

08002430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002436:	4b0f      	ldr	r3, [pc, #60]	@ (8002474 <HAL_MspInit+0x44>)
 8002438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800243a:	4a0e      	ldr	r2, [pc, #56]	@ (8002474 <HAL_MspInit+0x44>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6613      	str	r3, [r2, #96]	@ 0x60
 8002442:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <HAL_MspInit+0x44>)
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	607b      	str	r3, [r7, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800244e:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <HAL_MspInit+0x44>)
 8002450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002452:	4a08      	ldr	r2, [pc, #32]	@ (8002474 <HAL_MspInit+0x44>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002458:	6593      	str	r3, [r2, #88]	@ 0x58
 800245a:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_MspInit+0x44>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40021000 	.word	0x40021000

08002478 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b0b0      	sub	sp, #192	@ 0xc0
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002480:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	605a      	str	r2, [r3, #4]
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	60da      	str	r2, [r3, #12]
 800248e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002494:	2288      	movs	r2, #136	@ 0x88
 8002496:	2100      	movs	r1, #0
 8002498:	4618      	mov	r0, r3
 800249a:	f004 f8a8 	bl	80065ee <memset>
  if(hi2c->Instance==I2C1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a63      	ldr	r2, [pc, #396]	@ (8002630 <HAL_I2C_MspInit+0x1b8>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d13c      	bne.n	8002522 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80024a8:	2340      	movs	r3, #64	@ 0x40
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80024ac:	2300      	movs	r3, #0
 80024ae:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024b4:	4618      	mov	r0, r3
 80024b6:	f002 f809 	bl	80044cc <HAL_RCCEx_PeriphCLKConfig>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80024c0:	f7ff fb86 	bl	8001bd0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c4:	4b5b      	ldr	r3, [pc, #364]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 80024c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c8:	4a5a      	ldr	r2, [pc, #360]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 80024ca:	f043 0302 	orr.w	r3, r3, #2
 80024ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024d0:	4b58      	ldr	r3, [pc, #352]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 80024d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	623b      	str	r3, [r7, #32]
 80024da:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024e4:	2312      	movs	r3, #18
 80024e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f0:	2303      	movs	r3, #3
 80024f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024f6:	2304      	movs	r3, #4
 80024f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002500:	4619      	mov	r1, r3
 8002502:	484d      	ldr	r0, [pc, #308]	@ (8002638 <HAL_I2C_MspInit+0x1c0>)
 8002504:	f000 fe8a 	bl	800321c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002508:	4b4a      	ldr	r3, [pc, #296]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 800250a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250c:	4a49      	ldr	r2, [pc, #292]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 800250e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002512:	6593      	str	r3, [r2, #88]	@ 0x58
 8002514:	4b47      	ldr	r3, [pc, #284]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 8002516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002518:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800251c:	61fb      	str	r3, [r7, #28]
 800251e:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002520:	e082      	b.n	8002628 <HAL_I2C_MspInit+0x1b0>
  else if(hi2c->Instance==I2C2)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a45      	ldr	r2, [pc, #276]	@ (800263c <HAL_I2C_MspInit+0x1c4>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d13c      	bne.n	80025a6 <HAL_I2C_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800252c:	2380      	movs	r3, #128	@ 0x80
 800252e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002530:	2300      	movs	r3, #0
 8002532:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002534:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002538:	4618      	mov	r0, r3
 800253a:	f001 ffc7 	bl	80044cc <HAL_RCCEx_PeriphCLKConfig>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8002544:	f7ff fb44 	bl	8001bd0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002548:	4b3a      	ldr	r3, [pc, #232]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 800254a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254c:	4a39      	ldr	r2, [pc, #228]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 800254e:	f043 0302 	orr.w	r3, r3, #2
 8002552:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002554:	4b37      	ldr	r3, [pc, #220]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 8002556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	61bb      	str	r3, [r7, #24]
 800255e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002560:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002564:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002568:	2312      	movs	r3, #18
 800256a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256e:	2300      	movs	r3, #0
 8002570:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002574:	2303      	movs	r3, #3
 8002576:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800257a:	2304      	movs	r3, #4
 800257c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002580:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002584:	4619      	mov	r1, r3
 8002586:	482c      	ldr	r0, [pc, #176]	@ (8002638 <HAL_I2C_MspInit+0x1c0>)
 8002588:	f000 fe48 	bl	800321c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800258c:	4b29      	ldr	r3, [pc, #164]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	4a28      	ldr	r2, [pc, #160]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 8002592:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002596:	6593      	str	r3, [r2, #88]	@ 0x58
 8002598:	4b26      	ldr	r3, [pc, #152]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 800259a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	697b      	ldr	r3, [r7, #20]
}
 80025a4:	e040      	b.n	8002628 <HAL_I2C_MspInit+0x1b0>
  else if(hi2c->Instance==I2C3)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a25      	ldr	r2, [pc, #148]	@ (8002640 <HAL_I2C_MspInit+0x1c8>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d13b      	bne.n	8002628 <HAL_I2C_MspInit+0x1b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80025b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80025b6:	2300      	movs	r3, #0
 80025b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025be:	4618      	mov	r0, r3
 80025c0:	f001 ff84 	bl	80044cc <HAL_RCCEx_PeriphCLKConfig>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_I2C_MspInit+0x156>
      Error_Handler();
 80025ca:	f7ff fb01 	bl	8001bd0 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ce:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 80025d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d2:	4a18      	ldr	r2, [pc, #96]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 80025d4:	f043 0304 	orr.w	r3, r3, #4
 80025d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025da:	4b16      	ldr	r3, [pc, #88]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 80025dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025e6:	2303      	movs	r3, #3
 80025e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025ec:	2312      	movs	r3, #18
 80025ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f8:	2303      	movs	r3, #3
 80025fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80025fe:	2304      	movs	r3, #4
 8002600:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002604:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002608:	4619      	mov	r1, r3
 800260a:	480e      	ldr	r0, [pc, #56]	@ (8002644 <HAL_I2C_MspInit+0x1cc>)
 800260c:	f000 fe06 	bl	800321c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002610:	4b08      	ldr	r3, [pc, #32]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 8002612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002614:	4a07      	ldr	r2, [pc, #28]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 8002616:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800261a:	6593      	str	r3, [r2, #88]	@ 0x58
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <HAL_I2C_MspInit+0x1bc>)
 800261e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002620:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
}
 8002628:	bf00      	nop
 800262a:	37c0      	adds	r7, #192	@ 0xc0
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40005400 	.word	0x40005400
 8002634:	40021000 	.word	0x40021000
 8002638:	48000400 	.word	0x48000400
 800263c:	40005800 	.word	0x40005800
 8002640:	40005c00 	.word	0x40005c00
 8002644:	48000800 	.word	0x48000800

08002648 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b08a      	sub	sp, #40	@ 0x28
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002650:	f107 0314 	add.w	r3, r7, #20
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	605a      	str	r2, [r3, #4]
 800265a:	609a      	str	r2, [r3, #8]
 800265c:	60da      	str	r2, [r3, #12]
 800265e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a17      	ldr	r2, [pc, #92]	@ (80026c4 <HAL_SPI_MspInit+0x7c>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d128      	bne.n	80026bc <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800266a:	4b17      	ldr	r3, [pc, #92]	@ (80026c8 <HAL_SPI_MspInit+0x80>)
 800266c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800266e:	4a16      	ldr	r2, [pc, #88]	@ (80026c8 <HAL_SPI_MspInit+0x80>)
 8002670:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002674:	6613      	str	r3, [r2, #96]	@ 0x60
 8002676:	4b14      	ldr	r3, [pc, #80]	@ (80026c8 <HAL_SPI_MspInit+0x80>)
 8002678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800267a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002682:	4b11      	ldr	r3, [pc, #68]	@ (80026c8 <HAL_SPI_MspInit+0x80>)
 8002684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002686:	4a10      	ldr	r2, [pc, #64]	@ (80026c8 <HAL_SPI_MspInit+0x80>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800268e:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <HAL_SPI_MspInit+0x80>)
 8002690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800269a:	23e0      	movs	r3, #224	@ 0xe0
 800269c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269e:	2302      	movs	r3, #2
 80026a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a6:	2303      	movs	r3, #3
 80026a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80026aa:	2305      	movs	r3, #5
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ae:	f107 0314 	add.w	r3, r7, #20
 80026b2:	4619      	mov	r1, r3
 80026b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026b8:	f000 fdb0 	bl	800321c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80026bc:	bf00      	nop
 80026be:	3728      	adds	r7, #40	@ 0x28
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40013000 	.word	0x40013000
 80026c8:	40021000 	.word	0x40021000

080026cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b0ac      	sub	sp, #176	@ 0xb0
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
 80026e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026e4:	f107 0314 	add.w	r3, r7, #20
 80026e8:	2288      	movs	r2, #136	@ 0x88
 80026ea:	2100      	movs	r1, #0
 80026ec:	4618      	mov	r0, r3
 80026ee:	f003 ff7e 	bl	80065ee <memset>
  if(huart->Instance==USART2)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a21      	ldr	r2, [pc, #132]	@ (800277c <HAL_UART_MspInit+0xb0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d13b      	bne.n	8002774 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80026fc:	2302      	movs	r3, #2
 80026fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002700:	2300      	movs	r3, #0
 8002702:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	4618      	mov	r0, r3
 800270a:	f001 fedf 	bl	80044cc <HAL_RCCEx_PeriphCLKConfig>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002714:	f7ff fa5c 	bl	8001bd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002718:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <HAL_UART_MspInit+0xb4>)
 800271a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271c:	4a18      	ldr	r2, [pc, #96]	@ (8002780 <HAL_UART_MspInit+0xb4>)
 800271e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002722:	6593      	str	r3, [r2, #88]	@ 0x58
 8002724:	4b16      	ldr	r3, [pc, #88]	@ (8002780 <HAL_UART_MspInit+0xb4>)
 8002726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002730:	4b13      	ldr	r3, [pc, #76]	@ (8002780 <HAL_UART_MspInit+0xb4>)
 8002732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002734:	4a12      	ldr	r2, [pc, #72]	@ (8002780 <HAL_UART_MspInit+0xb4>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800273c:	4b10      	ldr	r3, [pc, #64]	@ (8002780 <HAL_UART_MspInit+0xb4>)
 800273e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002748:	230c      	movs	r3, #12
 800274a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274e:	2302      	movs	r3, #2
 8002750:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002754:	2300      	movs	r3, #0
 8002756:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800275a:	2303      	movs	r3, #3
 800275c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002760:	2307      	movs	r3, #7
 8002762:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002766:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800276a:	4619      	mov	r1, r3
 800276c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002770:	f000 fd54 	bl	800321c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002774:	bf00      	nop
 8002776:	37b0      	adds	r7, #176	@ 0xb0
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40004400 	.word	0x40004400
 8002780:	40021000 	.word	0x40021000

08002784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002788:	bf00      	nop
 800278a:	e7fd      	b.n	8002788 <NMI_Handler+0x4>

0800278c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002790:	bf00      	nop
 8002792:	e7fd      	b.n	8002790 <HardFault_Handler+0x4>

08002794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002798:	bf00      	nop
 800279a:	e7fd      	b.n	8002798 <MemManage_Handler+0x4>

0800279c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027a0:	bf00      	nop
 80027a2:	e7fd      	b.n	80027a0 <BusFault_Handler+0x4>

080027a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027a8:	bf00      	nop
 80027aa:	e7fd      	b.n	80027a8 <UsageFault_Handler+0x4>

080027ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027ba:	b480      	push	{r7}
 80027bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027cc:	bf00      	nop
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027da:	f000 f961 	bl	8002aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0
  return 1;
 80027e6:	2301      	movs	r3, #1
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <_kill>:

int _kill(int pid, int sig)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027fc:	f003 ff46 	bl	800668c <__errno>
 8002800:	4603      	mov	r3, r0
 8002802:	2216      	movs	r2, #22
 8002804:	601a      	str	r2, [r3, #0]
  return -1;
 8002806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <_exit>:

void _exit (int status)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b082      	sub	sp, #8
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800281a:	f04f 31ff 	mov.w	r1, #4294967295
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff ffe7 	bl	80027f2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002824:	bf00      	nop
 8002826:	e7fd      	b.n	8002824 <_exit+0x12>

08002828 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	e00a      	b.n	8002850 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800283a:	f3af 8000 	nop.w
 800283e:	4601      	mov	r1, r0
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	1c5a      	adds	r2, r3, #1
 8002844:	60ba      	str	r2, [r7, #8]
 8002846:	b2ca      	uxtb	r2, r1
 8002848:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	3301      	adds	r3, #1
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	429a      	cmp	r2, r3
 8002856:	dbf0      	blt.n	800283a <_read+0x12>
  }

  return len;
 8002858:	687b      	ldr	r3, [r7, #4]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b086      	sub	sp, #24
 8002866:	af00      	add	r7, sp, #0
 8002868:	60f8      	str	r0, [r7, #12]
 800286a:	60b9      	str	r1, [r7, #8]
 800286c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e009      	b.n	8002888 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	1c5a      	adds	r2, r3, #1
 8002878:	60ba      	str	r2, [r7, #8]
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	3301      	adds	r3, #1
 8002886:	617b      	str	r3, [r7, #20]
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	429a      	cmp	r2, r3
 800288e:	dbf1      	blt.n	8002874 <_write+0x12>
  }
  return len;
 8002890:	687b      	ldr	r3, [r7, #4]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3718      	adds	r7, #24
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <_close>:

int _close(int file)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
 80028ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028c2:	605a      	str	r2, [r3, #4]
  return 0;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <_isatty>:

int _isatty(int file)
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028da:	2301      	movs	r3, #1
}
 80028dc:	4618      	mov	r0, r3
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3714      	adds	r7, #20
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800290c:	4a14      	ldr	r2, [pc, #80]	@ (8002960 <_sbrk+0x5c>)
 800290e:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <_sbrk+0x60>)
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002918:	4b13      	ldr	r3, [pc, #76]	@ (8002968 <_sbrk+0x64>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d102      	bne.n	8002926 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002920:	4b11      	ldr	r3, [pc, #68]	@ (8002968 <_sbrk+0x64>)
 8002922:	4a12      	ldr	r2, [pc, #72]	@ (800296c <_sbrk+0x68>)
 8002924:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002926:	4b10      	ldr	r3, [pc, #64]	@ (8002968 <_sbrk+0x64>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4413      	add	r3, r2
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	429a      	cmp	r2, r3
 8002932:	d207      	bcs.n	8002944 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002934:	f003 feaa 	bl	800668c <__errno>
 8002938:	4603      	mov	r3, r0
 800293a:	220c      	movs	r2, #12
 800293c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800293e:	f04f 33ff 	mov.w	r3, #4294967295
 8002942:	e009      	b.n	8002958 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002944:	4b08      	ldr	r3, [pc, #32]	@ (8002968 <_sbrk+0x64>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800294a:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <_sbrk+0x64>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	4a05      	ldr	r2, [pc, #20]	@ (8002968 <_sbrk+0x64>)
 8002954:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002956:	68fb      	ldr	r3, [r7, #12]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20018000 	.word	0x20018000
 8002964:	00000400 	.word	0x00000400
 8002968:	20000648 	.word	0x20000648
 800296c:	200007a0 	.word	0x200007a0

08002970 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002974:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <SystemInit+0x20>)
 8002976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800297a:	4a05      	ldr	r2, [pc, #20]	@ (8002990 <SystemInit+0x20>)
 800297c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002980:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002994:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002998:	f7ff ffea 	bl	8002970 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800299c:	480c      	ldr	r0, [pc, #48]	@ (80029d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800299e:	490d      	ldr	r1, [pc, #52]	@ (80029d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80029a0:	4a0d      	ldr	r2, [pc, #52]	@ (80029d8 <LoopForever+0xe>)
  movs r3, #0
 80029a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029a4:	e002      	b.n	80029ac <LoopCopyDataInit>

080029a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029aa:	3304      	adds	r3, #4

080029ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029b0:	d3f9      	bcc.n	80029a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029b2:	4a0a      	ldr	r2, [pc, #40]	@ (80029dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80029b4:	4c0a      	ldr	r4, [pc, #40]	@ (80029e0 <LoopForever+0x16>)
  movs r3, #0
 80029b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029b8:	e001      	b.n	80029be <LoopFillZerobss>

080029ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029bc:	3204      	adds	r2, #4

080029be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029c0:	d3fb      	bcc.n	80029ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029c2:	f003 fe69 	bl	8006698 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029c6:	f7fd fea5 	bl	8000714 <main>

080029ca <LoopForever>:

LoopForever:
    b LoopForever
 80029ca:	e7fe      	b.n	80029ca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80029cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80029d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029d4:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80029d8:	0800af70 	.word	0x0800af70
  ldr r2, =_sbss
 80029dc:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80029e0:	2000079c 	.word	0x2000079c

080029e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029e4:	e7fe      	b.n	80029e4 <ADC1_2_IRQHandler>
	...

080029e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002a24 <HAL_Init+0x3c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a0b      	ldr	r2, [pc, #44]	@ (8002a24 <HAL_Init+0x3c>)
 80029f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029fc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029fe:	2003      	movs	r0, #3
 8002a00:	f000 f944 	bl	8002c8c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a04:	2000      	movs	r0, #0
 8002a06:	f000 f80f 	bl	8002a28 <HAL_InitTick>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d002      	beq.n	8002a16 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	71fb      	strb	r3, [r7, #7]
 8002a14:	e001      	b.n	8002a1a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a16:	f7ff fd0b 	bl	8002430 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40022000 	.word	0x40022000

08002a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002a34:	4b17      	ldr	r3, [pc, #92]	@ (8002a94 <HAL_InitTick+0x6c>)
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d023      	beq.n	8002a84 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002a3c:	4b16      	ldr	r3, [pc, #88]	@ (8002a98 <HAL_InitTick+0x70>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4b14      	ldr	r3, [pc, #80]	@ (8002a94 <HAL_InitTick+0x6c>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	4619      	mov	r1, r3
 8002a46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 f941 	bl	8002cda <HAL_SYSTICK_Config>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10f      	bne.n	8002a7e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b0f      	cmp	r3, #15
 8002a62:	d809      	bhi.n	8002a78 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a64:	2200      	movs	r2, #0
 8002a66:	6879      	ldr	r1, [r7, #4]
 8002a68:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6c:	f000 f919 	bl	8002ca2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a70:	4a0a      	ldr	r2, [pc, #40]	@ (8002a9c <HAL_InitTick+0x74>)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	e007      	b.n	8002a88 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
 8002a7c:	e004      	b.n	8002a88 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	73fb      	strb	r3, [r7, #15]
 8002a82:	e001      	b.n	8002a88 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20000008 	.word	0x20000008
 8002a98:	20000000 	.word	0x20000000
 8002a9c:	20000004 	.word	0x20000004

08002aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002aa4:	4b06      	ldr	r3, [pc, #24]	@ (8002ac0 <HAL_IncTick+0x20>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <HAL_IncTick+0x24>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4413      	add	r3, r2
 8002ab0:	4a04      	ldr	r2, [pc, #16]	@ (8002ac4 <HAL_IncTick+0x24>)
 8002ab2:	6013      	str	r3, [r2, #0]
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	20000008 	.word	0x20000008
 8002ac4:	2000064c 	.word	0x2000064c

08002ac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return uwTick;
 8002acc:	4b03      	ldr	r3, [pc, #12]	@ (8002adc <HAL_GetTick+0x14>)
 8002ace:	681b      	ldr	r3, [r3, #0]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	2000064c 	.word	0x2000064c

08002ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ae8:	f7ff ffee 	bl	8002ac8 <HAL_GetTick>
 8002aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af8:	d005      	beq.n	8002b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002afa:	4b0a      	ldr	r3, [pc, #40]	@ (8002b24 <HAL_Delay+0x44>)
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	461a      	mov	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	4413      	add	r3, r2
 8002b04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b06:	bf00      	nop
 8002b08:	f7ff ffde 	bl	8002ac8 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d8f7      	bhi.n	8002b08 <HAL_Delay+0x28>
  {
  }
}
 8002b18:	bf00      	nop
 8002b1a:	bf00      	nop
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000008 	.word	0x20000008

08002b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b38:	4b0c      	ldr	r3, [pc, #48]	@ (8002b6c <__NVIC_SetPriorityGrouping+0x44>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b44:	4013      	ands	r3, r2
 8002b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b5a:	4a04      	ldr	r2, [pc, #16]	@ (8002b6c <__NVIC_SetPriorityGrouping+0x44>)
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	60d3      	str	r3, [r2, #12]
}
 8002b60:	bf00      	nop
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b74:	4b04      	ldr	r3, [pc, #16]	@ (8002b88 <__NVIC_GetPriorityGrouping+0x18>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	0a1b      	lsrs	r3, r3, #8
 8002b7a:	f003 0307 	and.w	r3, r3, #7
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	e000ed00 	.word	0xe000ed00

08002b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	6039      	str	r1, [r7, #0]
 8002b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	db0a      	blt.n	8002bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	490c      	ldr	r1, [pc, #48]	@ (8002bd8 <__NVIC_SetPriority+0x4c>)
 8002ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002baa:	0112      	lsls	r2, r2, #4
 8002bac:	b2d2      	uxtb	r2, r2
 8002bae:	440b      	add	r3, r1
 8002bb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bb4:	e00a      	b.n	8002bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	b2da      	uxtb	r2, r3
 8002bba:	4908      	ldr	r1, [pc, #32]	@ (8002bdc <__NVIC_SetPriority+0x50>)
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	3b04      	subs	r3, #4
 8002bc4:	0112      	lsls	r2, r2, #4
 8002bc6:	b2d2      	uxtb	r2, r2
 8002bc8:	440b      	add	r3, r1
 8002bca:	761a      	strb	r2, [r3, #24]
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	e000e100 	.word	0xe000e100
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b089      	sub	sp, #36	@ 0x24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	f1c3 0307 	rsb	r3, r3, #7
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	bf28      	it	cs
 8002bfe:	2304      	movcs	r3, #4
 8002c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	3304      	adds	r3, #4
 8002c06:	2b06      	cmp	r3, #6
 8002c08:	d902      	bls.n	8002c10 <NVIC_EncodePriority+0x30>
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	3b03      	subs	r3, #3
 8002c0e:	e000      	b.n	8002c12 <NVIC_EncodePriority+0x32>
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c14:	f04f 32ff 	mov.w	r2, #4294967295
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	43da      	mvns	r2, r3
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	401a      	ands	r2, r3
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c28:	f04f 31ff 	mov.w	r1, #4294967295
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c32:	43d9      	mvns	r1, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c38:	4313      	orrs	r3, r2
         );
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3724      	adds	r7, #36	@ 0x24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
	...

08002c48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c58:	d301      	bcc.n	8002c5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e00f      	b.n	8002c7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c88 <SysTick_Config+0x40>)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	3b01      	subs	r3, #1
 8002c64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c66:	210f      	movs	r1, #15
 8002c68:	f04f 30ff 	mov.w	r0, #4294967295
 8002c6c:	f7ff ff8e 	bl	8002b8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c70:	4b05      	ldr	r3, [pc, #20]	@ (8002c88 <SysTick_Config+0x40>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c76:	4b04      	ldr	r3, [pc, #16]	@ (8002c88 <SysTick_Config+0x40>)
 8002c78:	2207      	movs	r2, #7
 8002c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	e000e010 	.word	0xe000e010

08002c8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f7ff ff47 	bl	8002b28 <__NVIC_SetPriorityGrouping>
}
 8002c9a:	bf00      	nop
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b086      	sub	sp, #24
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	4603      	mov	r3, r0
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	607a      	str	r2, [r7, #4]
 8002cae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002cb4:	f7ff ff5c 	bl	8002b70 <__NVIC_GetPriorityGrouping>
 8002cb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	6978      	ldr	r0, [r7, #20]
 8002cc0:	f7ff ff8e 	bl	8002be0 <NVIC_EncodePriority>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cca:	4611      	mov	r1, r2
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff ff5d 	bl	8002b8c <__NVIC_SetPriority>
}
 8002cd2:	bf00      	nop
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff ffb0 	bl	8002c48 <SysTick_Config>
 8002ce8:	4603      	mov	r3, r0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
	...

08002cf4 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8002d02:	2300      	movs	r3, #0
 8002d04:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002d06:	4b2f      	ldr	r3, [pc, #188]	@ (8002dc4 <HAL_FLASH_Program+0xd0>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d101      	bne.n	8002d12 <HAL_FLASH_Program+0x1e>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e053      	b.n	8002dba <HAL_FLASH_Program+0xc6>
 8002d12:	4b2c      	ldr	r3, [pc, #176]	@ (8002dc4 <HAL_FLASH_Program+0xd0>)
 8002d14:	2201      	movs	r2, #1
 8002d16:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d18:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d1c:	f000 f888 	bl	8002e30 <FLASH_WaitForLastOperation>
 8002d20:	4603      	mov	r3, r0
 8002d22:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002d24:	7dfb      	ldrb	r3, [r7, #23]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d143      	bne.n	8002db2 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002d2a:	4b26      	ldr	r3, [pc, #152]	@ (8002dc4 <HAL_FLASH_Program+0xd0>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002d30:	4b25      	ldr	r3, [pc, #148]	@ (8002dc8 <HAL_FLASH_Program+0xd4>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d009      	beq.n	8002d50 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002d3c:	4b22      	ldr	r3, [pc, #136]	@ (8002dc8 <HAL_FLASH_Program+0xd4>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a21      	ldr	r2, [pc, #132]	@ (8002dc8 <HAL_FLASH_Program+0xd4>)
 8002d42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d46:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002d48:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc4 <HAL_FLASH_Program+0xd0>)
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	771a      	strb	r2, [r3, #28]
 8002d4e:	e002      	b.n	8002d56 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002d50:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc4 <HAL_FLASH_Program+0xd0>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d107      	bne.n	8002d6c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8002d5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d60:	68b8      	ldr	r0, [r7, #8]
 8002d62:	f000 f8bb 	bl	8002edc <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8002d66:	2301      	movs	r3, #1
 8002d68:	613b      	str	r3, [r7, #16]
 8002d6a:	e010      	b.n	8002d8e <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d002      	beq.n	8002d78 <HAL_FLASH_Program+0x84>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d10a      	bne.n	8002d8e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	68b8      	ldr	r0, [r7, #8]
 8002d7e:	f000 f8d3 	bl	8002f28 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d102      	bne.n	8002d8e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8002d88:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002d8c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d8e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d92:	f000 f84d 	bl	8002e30 <FLASH_WaitForLastOperation>
 8002d96:	4603      	mov	r3, r0
 8002d98:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d006      	beq.n	8002dae <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8002da0:	4b09      	ldr	r3, [pc, #36]	@ (8002dc8 <HAL_FLASH_Program+0xd4>)
 8002da2:	695a      	ldr	r2, [r3, #20]
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	43db      	mvns	r3, r3
 8002da8:	4907      	ldr	r1, [pc, #28]	@ (8002dc8 <HAL_FLASH_Program+0xd4>)
 8002daa:	4013      	ands	r3, r2
 8002dac:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002dae:	f000 f9eb 	bl	8003188 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002db2:	4b04      	ldr	r3, [pc, #16]	@ (8002dc4 <HAL_FLASH_Program+0xd0>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	701a      	strb	r2, [r3, #0]

  return status;
 8002db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	2000000c 	.word	0x2000000c
 8002dc8:	40022000 	.word	0x40022000

08002dcc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8002e04 <HAL_FLASH_Unlock+0x38>)
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	da0b      	bge.n	8002df6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002dde:	4b09      	ldr	r3, [pc, #36]	@ (8002e04 <HAL_FLASH_Unlock+0x38>)
 8002de0:	4a09      	ldr	r2, [pc, #36]	@ (8002e08 <HAL_FLASH_Unlock+0x3c>)
 8002de2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002de4:	4b07      	ldr	r3, [pc, #28]	@ (8002e04 <HAL_FLASH_Unlock+0x38>)
 8002de6:	4a09      	ldr	r2, [pc, #36]	@ (8002e0c <HAL_FLASH_Unlock+0x40>)
 8002de8:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002dea:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <HAL_FLASH_Unlock+0x38>)
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	da01      	bge.n	8002df6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002df6:	79fb      	ldrb	r3, [r7, #7]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr
 8002e04:	40022000 	.word	0x40022000
 8002e08:	45670123 	.word	0x45670123
 8002e0c:	cdef89ab 	.word	0xcdef89ab

08002e10 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002e14:	4b05      	ldr	r3, [pc, #20]	@ (8002e2c <HAL_FLASH_Lock+0x1c>)
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	4a04      	ldr	r2, [pc, #16]	@ (8002e2c <HAL_FLASH_Lock+0x1c>)
 8002e1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002e1e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	40022000 	.word	0x40022000

08002e30 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8002e38:	f7ff fe46 	bl	8002ac8 <HAL_GetTick>
 8002e3c:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002e3e:	e00d      	b.n	8002e5c <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e46:	d009      	beq.n	8002e5c <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8002e48:	f7ff fe3e 	bl	8002ac8 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d801      	bhi.n	8002e5c <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e036      	b.n	8002eca <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ed4 <FLASH_WaitForLastOperation+0xa4>)
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1eb      	bne.n	8002e40 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8002e68:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed4 <FLASH_WaitForLastOperation+0xa4>)
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8002e70:	4013      	ands	r3, r2
 8002e72:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d01d      	beq.n	8002eb6 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8002e7a:	4b17      	ldr	r3, [pc, #92]	@ (8002ed8 <FLASH_WaitForLastOperation+0xa8>)
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	4a15      	ldr	r2, [pc, #84]	@ (8002ed8 <FLASH_WaitForLastOperation+0xa8>)
 8002e84:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e8c:	d307      	bcc.n	8002e9e <FLASH_WaitForLastOperation+0x6e>
 8002e8e:	4b11      	ldr	r3, [pc, #68]	@ (8002ed4 <FLASH_WaitForLastOperation+0xa4>)
 8002e90:	699a      	ldr	r2, [r3, #24]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8002e98:	490e      	ldr	r1, [pc, #56]	@ (8002ed4 <FLASH_WaitForLastOperation+0xa4>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	618b      	str	r3, [r1, #24]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d004      	beq.n	8002eb2 <FLASH_WaitForLastOperation+0x82>
 8002ea8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed4 <FLASH_WaitForLastOperation+0xa4>)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002eb0:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e009      	b.n	8002eca <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002eb6:	4b07      	ldr	r3, [pc, #28]	@ (8002ed4 <FLASH_WaitForLastOperation+0xa4>)
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002ec2:	4b04      	ldr	r3, [pc, #16]	@ (8002ed4 <FLASH_WaitForLastOperation+0xa4>)
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40022000 	.word	0x40022000
 8002ed8:	2000000c 	.word	0x2000000c

08002edc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8002f24 <FLASH_Program_DoubleWord+0x48>)
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	4a0d      	ldr	r2, [pc, #52]	@ (8002f24 <FLASH_Program_DoubleWord+0x48>)
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002efa:	f3bf 8f6f 	isb	sy
}
 8002efe:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8002f00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	f04f 0300 	mov.w	r3, #0
 8002f0c:	000a      	movs	r2, r1
 8002f0e:	2300      	movs	r3, #0
 8002f10:	68f9      	ldr	r1, [r7, #12]
 8002f12:	3104      	adds	r1, #4
 8002f14:	4613      	mov	r3, r2
 8002f16:	600b      	str	r3, [r1, #0]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	40022000 	.word	0x40022000

08002f28 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b089      	sub	sp, #36	@ 0x24
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8002f32:	2340      	movs	r3, #64	@ 0x40
 8002f34:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8002f3e:	4b14      	ldr	r3, [pc, #80]	@ (8002f90 <FLASH_Program_Fast+0x68>)
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	4a13      	ldr	r2, [pc, #76]	@ (8002f90 <FLASH_Program_Fast+0x68>)
 8002f44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f48:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f50:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8002f52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f54:	b672      	cpsid	i
}
 8002f56:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	3304      	adds	r3, #4
 8002f64:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	3304      	adds	r3, #4
 8002f6a:	617b      	str	r3, [r7, #20]
    row_index--;
 8002f6c:	7ffb      	ldrb	r3, [r7, #31]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8002f72:	7ffb      	ldrb	r3, [r7, #31]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1ef      	bne.n	8002f58 <FLASH_Program_Fast+0x30>
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f383 8810 	msr	PRIMASK, r3
}
 8002f82:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8002f84:	bf00      	nop
 8002f86:	3724      	adds	r7, #36	@ 0x24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	40022000 	.word	0x40022000

08002f94 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002f9e:	4b49      	ldr	r3, [pc, #292]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d101      	bne.n	8002faa <HAL_FLASHEx_Erase+0x16>
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e087      	b.n	80030ba <HAL_FLASHEx_Erase+0x126>
 8002faa:	4b46      	ldr	r3, [pc, #280]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 8002fac:	2201      	movs	r2, #1
 8002fae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002fb0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002fb4:	f7ff ff3c 	bl	8002e30 <FLASH_WaitForLastOperation>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d177      	bne.n	80030b2 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002fc2:	4b40      	ldr	r3, [pc, #256]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002fc8:	4b3f      	ldr	r3, [pc, #252]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d013      	beq.n	8002ffc <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002fd4:	4b3c      	ldr	r3, [pc, #240]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d009      	beq.n	8002ff4 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002fe0:	4b39      	ldr	r3, [pc, #228]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a38      	ldr	r2, [pc, #224]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8002fe6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002fea:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002fec:	4b35      	ldr	r3, [pc, #212]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 8002fee:	2203      	movs	r2, #3
 8002ff0:	771a      	strb	r2, [r3, #28]
 8002ff2:	e016      	b.n	8003022 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002ff4:	4b33      	ldr	r3, [pc, #204]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	771a      	strb	r2, [r3, #28]
 8002ffa:	e012      	b.n	8003022 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002ffc:	4b32      	ldr	r3, [pc, #200]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003004:	2b00      	cmp	r3, #0
 8003006:	d009      	beq.n	800301c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003008:	4b2f      	ldr	r3, [pc, #188]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a2e      	ldr	r2, [pc, #184]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 800300e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003012:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003014:	4b2b      	ldr	r3, [pc, #172]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 8003016:	2202      	movs	r2, #2
 8003018:	771a      	strb	r2, [r3, #28]
 800301a:	e002      	b.n	8003022 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800301c:	4b29      	ldr	r3, [pc, #164]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 800301e:	2200      	movs	r2, #0
 8003020:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d113      	bne.n	8003052 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 f84c 	bl	80030cc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003034:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003038:	f7ff fefa 	bl	8002e30 <FLASH_WaitForLastOperation>
 800303c:	4603      	mov	r3, r0
 800303e:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8003040:	4b21      	ldr	r3, [pc, #132]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	4a20      	ldr	r2, [pc, #128]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8003046:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800304a:	f023 0304 	bic.w	r3, r3, #4
 800304e:	6153      	str	r3, [r2, #20]
 8003050:	e02d      	b.n	80030ae <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	f04f 32ff 	mov.w	r2, #4294967295
 8003058:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	60bb      	str	r3, [r7, #8]
 8003060:	e01d      	b.n	800309e <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	4619      	mov	r1, r3
 8003068:	68b8      	ldr	r0, [r7, #8]
 800306a:	f000 f857 	bl	800311c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800306e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003072:	f7ff fedd 	bl	8002e30 <FLASH_WaitForLastOperation>
 8003076:	4603      	mov	r3, r0
 8003078:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800307a:	4b13      	ldr	r3, [pc, #76]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	4a12      	ldr	r2, [pc, #72]	@ (80030c8 <HAL_FLASHEx_Erase+0x134>)
 8003080:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003084:	f023 0302 	bic.w	r3, r3, #2
 8003088:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800308a:	7bfb      	ldrb	r3, [r7, #15]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	601a      	str	r2, [r3, #0]
          break;
 8003096:	e00a      	b.n	80030ae <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	3301      	adds	r3, #1
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	4413      	add	r3, r2
 80030a8:	68ba      	ldr	r2, [r7, #8]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d3d9      	bcc.n	8003062 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80030ae:	f000 f86b 	bl	8003188 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030b2:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <HAL_FLASHEx_Erase+0x130>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	701a      	strb	r2, [r3, #0]

  return status;
 80030b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	2000000c 	.word	0x2000000c
 80030c8:	40022000 	.word	0x40022000

080030cc <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d005      	beq.n	80030ea <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80030de:	4b0e      	ldr	r3, [pc, #56]	@ (8003118 <FLASH_MassErase+0x4c>)
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	4a0d      	ldr	r2, [pc, #52]	@ (8003118 <FLASH_MassErase+0x4c>)
 80030e4:	f043 0304 	orr.w	r3, r3, #4
 80030e8:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d005      	beq.n	8003100 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80030f4:	4b08      	ldr	r3, [pc, #32]	@ (8003118 <FLASH_MassErase+0x4c>)
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	4a07      	ldr	r2, [pc, #28]	@ (8003118 <FLASH_MassErase+0x4c>)
 80030fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030fe:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003100:	4b05      	ldr	r3, [pc, #20]	@ (8003118 <FLASH_MassErase+0x4c>)
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	4a04      	ldr	r2, [pc, #16]	@ (8003118 <FLASH_MassErase+0x4c>)
 8003106:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800310a:	6153      	str	r3, [r2, #20]
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	40022000 	.word	0x40022000

0800311c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	2b00      	cmp	r3, #0
 800312e:	d006      	beq.n	800313e <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <FLASH_PageErase+0x68>)
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	4a13      	ldr	r2, [pc, #76]	@ (8003184 <FLASH_PageErase+0x68>)
 8003136:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800313a:	6153      	str	r3, [r2, #20]
 800313c:	e005      	b.n	800314a <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800313e:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <FLASH_PageErase+0x68>)
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	4a10      	ldr	r2, [pc, #64]	@ (8003184 <FLASH_PageErase+0x68>)
 8003144:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003148:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800314a:	4b0e      	ldr	r3, [pc, #56]	@ (8003184 <FLASH_PageErase+0x68>)
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	00db      	lsls	r3, r3, #3
 8003156:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 800315a:	490a      	ldr	r1, [pc, #40]	@ (8003184 <FLASH_PageErase+0x68>)
 800315c:	4313      	orrs	r3, r2
 800315e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003160:	4b08      	ldr	r3, [pc, #32]	@ (8003184 <FLASH_PageErase+0x68>)
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	4a07      	ldr	r2, [pc, #28]	@ (8003184 <FLASH_PageErase+0x68>)
 8003166:	f043 0302 	orr.w	r3, r3, #2
 800316a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800316c:	4b05      	ldr	r3, [pc, #20]	@ (8003184 <FLASH_PageErase+0x68>)
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	4a04      	ldr	r2, [pc, #16]	@ (8003184 <FLASH_PageErase+0x68>)
 8003172:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003176:	6153      	str	r3, [r2, #20]
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	40022000 	.word	0x40022000

08003188 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800318e:	4b21      	ldr	r3, [pc, #132]	@ (8003214 <FLASH_FlushCaches+0x8c>)
 8003190:	7f1b      	ldrb	r3, [r3, #28]
 8003192:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003194:	79fb      	ldrb	r3, [r7, #7]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d002      	beq.n	80031a0 <FLASH_FlushCaches+0x18>
 800319a:	79fb      	ldrb	r3, [r7, #7]
 800319c:	2b03      	cmp	r3, #3
 800319e:	d117      	bne.n	80031d0 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80031a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a1c      	ldr	r2, [pc, #112]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031a6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031aa:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80031ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a19      	ldr	r2, [pc, #100]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031b2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	4b17      	ldr	r3, [pc, #92]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a16      	ldr	r2, [pc, #88]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80031c2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031c4:	4b14      	ldr	r3, [pc, #80]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a13      	ldr	r2, [pc, #76]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031ce:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80031d0:	79fb      	ldrb	r3, [r7, #7]
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d002      	beq.n	80031dc <FLASH_FlushCaches+0x54>
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	2b03      	cmp	r3, #3
 80031da:	d111      	bne.n	8003200 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80031dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80031e6:	6013      	str	r3, [r2, #0]
 80031e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031f2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80031f4:	4b08      	ldr	r3, [pc, #32]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a07      	ldr	r2, [pc, #28]	@ (8003218 <FLASH_FlushCaches+0x90>)
 80031fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031fe:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003200:	4b04      	ldr	r3, [pc, #16]	@ (8003214 <FLASH_FlushCaches+0x8c>)
 8003202:	2200      	movs	r2, #0
 8003204:	771a      	strb	r2, [r3, #28]
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	2000000c 	.word	0x2000000c
 8003218:	40022000 	.word	0x40022000

0800321c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800321c:	b480      	push	{r7}
 800321e:	b087      	sub	sp, #28
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800322a:	e17f      	b.n	800352c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	2101      	movs	r1, #1
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	fa01 f303 	lsl.w	r3, r1, r3
 8003238:	4013      	ands	r3, r2
 800323a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2b00      	cmp	r3, #0
 8003240:	f000 8171 	beq.w	8003526 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	2b01      	cmp	r3, #1
 800324e:	d005      	beq.n	800325c <HAL_GPIO_Init+0x40>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f003 0303 	and.w	r3, r3, #3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d130      	bne.n	80032be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	2203      	movs	r2, #3
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	43db      	mvns	r3, r3
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4013      	ands	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4313      	orrs	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003292:	2201      	movs	r2, #1
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4013      	ands	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	091b      	lsrs	r3, r3, #4
 80032a8:	f003 0201 	and.w	r2, r3, #1
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f003 0303 	and.w	r3, r3, #3
 80032c6:	2b03      	cmp	r3, #3
 80032c8:	d118      	bne.n	80032fc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80032d0:	2201      	movs	r2, #1
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4013      	ands	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	08db      	lsrs	r3, r3, #3
 80032e6:	f003 0201 	and.w	r2, r3, #1
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	2b03      	cmp	r3, #3
 8003306:	d017      	beq.n	8003338 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	2203      	movs	r2, #3
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	4013      	ands	r3, r2
 800331e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	4313      	orrs	r3, r2
 8003330:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d123      	bne.n	800338c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	08da      	lsrs	r2, r3, #3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3208      	adds	r2, #8
 800334c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003350:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	220f      	movs	r2, #15
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	4013      	ands	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4313      	orrs	r3, r2
 800337c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	08da      	lsrs	r2, r3, #3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	3208      	adds	r2, #8
 8003386:	6939      	ldr	r1, [r7, #16]
 8003388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	2203      	movs	r2, #3
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4013      	ands	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f003 0203 	and.w	r2, r3, #3
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 80ac 	beq.w	8003526 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ce:	4b5f      	ldr	r3, [pc, #380]	@ (800354c <HAL_GPIO_Init+0x330>)
 80033d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d2:	4a5e      	ldr	r2, [pc, #376]	@ (800354c <HAL_GPIO_Init+0x330>)
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80033da:	4b5c      	ldr	r3, [pc, #368]	@ (800354c <HAL_GPIO_Init+0x330>)
 80033dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	60bb      	str	r3, [r7, #8]
 80033e4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80033e6:	4a5a      	ldr	r2, [pc, #360]	@ (8003550 <HAL_GPIO_Init+0x334>)
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	089b      	lsrs	r3, r3, #2
 80033ec:	3302      	adds	r3, #2
 80033ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	220f      	movs	r2, #15
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	4013      	ands	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003410:	d025      	beq.n	800345e <HAL_GPIO_Init+0x242>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a4f      	ldr	r2, [pc, #316]	@ (8003554 <HAL_GPIO_Init+0x338>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01f      	beq.n	800345a <HAL_GPIO_Init+0x23e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a4e      	ldr	r2, [pc, #312]	@ (8003558 <HAL_GPIO_Init+0x33c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d019      	beq.n	8003456 <HAL_GPIO_Init+0x23a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a4d      	ldr	r2, [pc, #308]	@ (800355c <HAL_GPIO_Init+0x340>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d013      	beq.n	8003452 <HAL_GPIO_Init+0x236>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a4c      	ldr	r2, [pc, #304]	@ (8003560 <HAL_GPIO_Init+0x344>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00d      	beq.n	800344e <HAL_GPIO_Init+0x232>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a4b      	ldr	r2, [pc, #300]	@ (8003564 <HAL_GPIO_Init+0x348>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d007      	beq.n	800344a <HAL_GPIO_Init+0x22e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a4a      	ldr	r2, [pc, #296]	@ (8003568 <HAL_GPIO_Init+0x34c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d101      	bne.n	8003446 <HAL_GPIO_Init+0x22a>
 8003442:	2306      	movs	r3, #6
 8003444:	e00c      	b.n	8003460 <HAL_GPIO_Init+0x244>
 8003446:	2307      	movs	r3, #7
 8003448:	e00a      	b.n	8003460 <HAL_GPIO_Init+0x244>
 800344a:	2305      	movs	r3, #5
 800344c:	e008      	b.n	8003460 <HAL_GPIO_Init+0x244>
 800344e:	2304      	movs	r3, #4
 8003450:	e006      	b.n	8003460 <HAL_GPIO_Init+0x244>
 8003452:	2303      	movs	r3, #3
 8003454:	e004      	b.n	8003460 <HAL_GPIO_Init+0x244>
 8003456:	2302      	movs	r3, #2
 8003458:	e002      	b.n	8003460 <HAL_GPIO_Init+0x244>
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <HAL_GPIO_Init+0x244>
 800345e:	2300      	movs	r3, #0
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	f002 0203 	and.w	r2, r2, #3
 8003466:	0092      	lsls	r2, r2, #2
 8003468:	4093      	lsls	r3, r2
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4313      	orrs	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003470:	4937      	ldr	r1, [pc, #220]	@ (8003550 <HAL_GPIO_Init+0x334>)
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	089b      	lsrs	r3, r3, #2
 8003476:	3302      	adds	r3, #2
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800347e:	4b3b      	ldr	r3, [pc, #236]	@ (800356c <HAL_GPIO_Init+0x350>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	43db      	mvns	r3, r3
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	4013      	ands	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	4313      	orrs	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80034a2:	4a32      	ldr	r2, [pc, #200]	@ (800356c <HAL_GPIO_Init+0x350>)
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80034a8:	4b30      	ldr	r3, [pc, #192]	@ (800356c <HAL_GPIO_Init+0x350>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4013      	ands	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80034cc:	4a27      	ldr	r2, [pc, #156]	@ (800356c <HAL_GPIO_Init+0x350>)
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80034d2:	4b26      	ldr	r3, [pc, #152]	@ (800356c <HAL_GPIO_Init+0x350>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	43db      	mvns	r3, r3
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	4013      	ands	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80034f6:	4a1d      	ldr	r2, [pc, #116]	@ (800356c <HAL_GPIO_Init+0x350>)
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80034fc:	4b1b      	ldr	r3, [pc, #108]	@ (800356c <HAL_GPIO_Init+0x350>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	43db      	mvns	r3, r3
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	4013      	ands	r3, r2
 800350a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	4313      	orrs	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003520:	4a12      	ldr	r2, [pc, #72]	@ (800356c <HAL_GPIO_Init+0x350>)
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	3301      	adds	r3, #1
 800352a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	fa22 f303 	lsr.w	r3, r2, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	f47f ae78 	bne.w	800322c <HAL_GPIO_Init+0x10>
  }
}
 800353c:	bf00      	nop
 800353e:	bf00      	nop
 8003540:	371c      	adds	r7, #28
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	40021000 	.word	0x40021000
 8003550:	40010000 	.word	0x40010000
 8003554:	48000400 	.word	0x48000400
 8003558:	48000800 	.word	0x48000800
 800355c:	48000c00 	.word	0x48000c00
 8003560:	48001000 	.word	0x48001000
 8003564:	48001400 	.word	0x48001400
 8003568:	48001800 	.word	0x48001800
 800356c:	40010400 	.word	0x40010400

08003570 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	460b      	mov	r3, r1
 800357a:	807b      	strh	r3, [r7, #2]
 800357c:	4613      	mov	r3, r2
 800357e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003580:	787b      	ldrb	r3, [r7, #1]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003586:	887a      	ldrh	r2, [r7, #2]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800358c:	e002      	b.n	8003594 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800358e:	887a      	ldrh	r2, [r7, #2]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e08d      	b.n	80036ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d106      	bne.n	80035cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fe ff56 	bl	8002478 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2224      	movs	r2, #36	@ 0x24
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0201 	bic.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003600:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d107      	bne.n	800361a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	e006      	b.n	8003628 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003626:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b02      	cmp	r3, #2
 800362e:	d108      	bne.n	8003642 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800363e:	605a      	str	r2, [r3, #4]
 8003640:	e007      	b.n	8003652 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003650:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6812      	ldr	r2, [r2, #0]
 800365c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003660:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003664:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003674:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69d9      	ldr	r1, [r3, #28]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a1a      	ldr	r2, [r3, #32]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d138      	bne.n	800375e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036f6:	2302      	movs	r3, #2
 80036f8:	e032      	b.n	8003760 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2224      	movs	r2, #36	@ 0x24
 8003706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0201 	bic.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003728:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6819      	ldr	r1, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f042 0201 	orr.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	e000      	b.n	8003760 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800375e:	2302      	movs	r3, #2
  }
}
 8003760:	4618      	mov	r0, r3
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b20      	cmp	r3, #32
 8003780:	d139      	bne.n	80037f6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003788:	2b01      	cmp	r3, #1
 800378a:	d101      	bne.n	8003790 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800378c:	2302      	movs	r3, #2
 800378e:	e033      	b.n	80037f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2224      	movs	r2, #36	@ 0x24
 800379c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0201 	bic.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80037be:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	021b      	lsls	r3, r3, #8
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0201 	orr.w	r2, r2, #1
 80037e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037f2:	2300      	movs	r3, #0
 80037f4:	e000      	b.n	80037f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037f6:	2302      	movs	r3, #2
  }
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3714      	adds	r7, #20
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003808:	4b04      	ldr	r3, [pc, #16]	@ (800381c <HAL_PWREx_GetVoltageRange+0x18>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003810:	4618      	mov	r0, r3
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40007000 	.word	0x40007000

08003820 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800382e:	d130      	bne.n	8003892 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003830:	4b23      	ldr	r3, [pc, #140]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003838:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800383c:	d038      	beq.n	80038b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800383e:	4b20      	ldr	r3, [pc, #128]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003846:	4a1e      	ldr	r2, [pc, #120]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003848:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800384c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800384e:	4b1d      	ldr	r3, [pc, #116]	@ (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2232      	movs	r2, #50	@ 0x32
 8003854:	fb02 f303 	mul.w	r3, r2, r3
 8003858:	4a1b      	ldr	r2, [pc, #108]	@ (80038c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	0c9b      	lsrs	r3, r3, #18
 8003860:	3301      	adds	r3, #1
 8003862:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003864:	e002      	b.n	800386c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	3b01      	subs	r3, #1
 800386a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800386c:	4b14      	ldr	r3, [pc, #80]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003874:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003878:	d102      	bne.n	8003880 <HAL_PWREx_ControlVoltageScaling+0x60>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1f2      	bne.n	8003866 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003880:	4b0f      	ldr	r3, [pc, #60]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003888:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800388c:	d110      	bne.n	80038b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e00f      	b.n	80038b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003892:	4b0b      	ldr	r3, [pc, #44]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800389a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800389e:	d007      	beq.n	80038b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80038a0:	4b07      	ldr	r3, [pc, #28]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038a8:	4a05      	ldr	r2, [pc, #20]	@ (80038c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80038ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	40007000 	.word	0x40007000
 80038c4:	20000000 	.word	0x20000000
 80038c8:	431bde83 	.word	0x431bde83

080038cc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b088      	sub	sp, #32
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e3ca      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038de:	4b97      	ldr	r3, [pc, #604]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 030c 	and.w	r3, r3, #12
 80038e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038e8:	4b94      	ldr	r3, [pc, #592]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0310 	and.w	r3, r3, #16
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f000 80e4 	beq.w	8003ac8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d007      	beq.n	8003916 <HAL_RCC_OscConfig+0x4a>
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	2b0c      	cmp	r3, #12
 800390a:	f040 808b 	bne.w	8003a24 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2b01      	cmp	r3, #1
 8003912:	f040 8087 	bne.w	8003a24 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003916:	4b89      	ldr	r3, [pc, #548]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d005      	beq.n	800392e <HAL_RCC_OscConfig+0x62>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e3a2      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1a      	ldr	r2, [r3, #32]
 8003932:	4b82      	ldr	r3, [pc, #520]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	2b00      	cmp	r3, #0
 800393c:	d004      	beq.n	8003948 <HAL_RCC_OscConfig+0x7c>
 800393e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003946:	e005      	b.n	8003954 <HAL_RCC_OscConfig+0x88>
 8003948:	4b7c      	ldr	r3, [pc, #496]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 800394a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800394e:	091b      	lsrs	r3, r3, #4
 8003950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003954:	4293      	cmp	r3, r2
 8003956:	d223      	bcs.n	80039a0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fd55 	bl	800440c <RCC_SetFlashLatencyFromMSIRange>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e383      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800396c:	4b73      	ldr	r3, [pc, #460]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a72      	ldr	r2, [pc, #456]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003972:	f043 0308 	orr.w	r3, r3, #8
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	4b70      	ldr	r3, [pc, #448]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	496d      	ldr	r1, [pc, #436]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003986:	4313      	orrs	r3, r2
 8003988:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800398a:	4b6c      	ldr	r3, [pc, #432]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	021b      	lsls	r3, r3, #8
 8003998:	4968      	ldr	r1, [pc, #416]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 800399a:	4313      	orrs	r3, r2
 800399c:	604b      	str	r3, [r1, #4]
 800399e:	e025      	b.n	80039ec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039a0:	4b66      	ldr	r3, [pc, #408]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a65      	ldr	r2, [pc, #404]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80039a6:	f043 0308 	orr.w	r3, r3, #8
 80039aa:	6013      	str	r3, [r2, #0]
 80039ac:	4b63      	ldr	r3, [pc, #396]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	4960      	ldr	r1, [pc, #384]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039be:	4b5f      	ldr	r3, [pc, #380]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	021b      	lsls	r3, r3, #8
 80039cc:	495b      	ldr	r1, [pc, #364]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d109      	bne.n	80039ec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 fd15 	bl	800440c <RCC_SetFlashLatencyFromMSIRange>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e343      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039ec:	f000 fc4a 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 80039f0:	4602      	mov	r2, r0
 80039f2:	4b52      	ldr	r3, [pc, #328]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	091b      	lsrs	r3, r3, #4
 80039f8:	f003 030f 	and.w	r3, r3, #15
 80039fc:	4950      	ldr	r1, [pc, #320]	@ (8003b40 <HAL_RCC_OscConfig+0x274>)
 80039fe:	5ccb      	ldrb	r3, [r1, r3]
 8003a00:	f003 031f 	and.w	r3, r3, #31
 8003a04:	fa22 f303 	lsr.w	r3, r2, r3
 8003a08:	4a4e      	ldr	r2, [pc, #312]	@ (8003b44 <HAL_RCC_OscConfig+0x278>)
 8003a0a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a0c:	4b4e      	ldr	r3, [pc, #312]	@ (8003b48 <HAL_RCC_OscConfig+0x27c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff f809 	bl	8002a28 <HAL_InitTick>
 8003a16:	4603      	mov	r3, r0
 8003a18:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a1a:	7bfb      	ldrb	r3, [r7, #15]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d052      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	e327      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d032      	beq.n	8003a92 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a2c:	4b43      	ldr	r3, [pc, #268]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a42      	ldr	r2, [pc, #264]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a32:	f043 0301 	orr.w	r3, r3, #1
 8003a36:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a38:	f7ff f846 	bl	8002ac8 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a40:	f7ff f842 	bl	8002ac8 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e310      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a52:	4b3a      	ldr	r3, [pc, #232]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0f0      	beq.n	8003a40 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a5e:	4b37      	ldr	r3, [pc, #220]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a36      	ldr	r2, [pc, #216]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a64:	f043 0308 	orr.w	r3, r3, #8
 8003a68:	6013      	str	r3, [r2, #0]
 8003a6a:	4b34      	ldr	r3, [pc, #208]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	4931      	ldr	r1, [pc, #196]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a7c:	4b2f      	ldr	r3, [pc, #188]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	021b      	lsls	r3, r3, #8
 8003a8a:	492c      	ldr	r1, [pc, #176]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	604b      	str	r3, [r1, #4]
 8003a90:	e01a      	b.n	8003ac8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a92:	4b2a      	ldr	r3, [pc, #168]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a29      	ldr	r2, [pc, #164]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003a98:	f023 0301 	bic.w	r3, r3, #1
 8003a9c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a9e:	f7ff f813 	bl	8002ac8 <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003aa6:	f7ff f80f 	bl	8002ac8 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d901      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e2dd      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ab8:	4b20      	ldr	r3, [pc, #128]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1f0      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x1da>
 8003ac4:	e000      	b.n	8003ac8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ac6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0301 	and.w	r3, r3, #1
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d074      	beq.n	8003bbe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d005      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x21a>
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	2b0c      	cmp	r3, #12
 8003ade:	d10e      	bne.n	8003afe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	d10b      	bne.n	8003afe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae6:	4b15      	ldr	r3, [pc, #84]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d064      	beq.n	8003bbc <HAL_RCC_OscConfig+0x2f0>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d160      	bne.n	8003bbc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e2ba      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b06:	d106      	bne.n	8003b16 <HAL_RCC_OscConfig+0x24a>
 8003b08:	4b0c      	ldr	r3, [pc, #48]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a0b      	ldr	r2, [pc, #44]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003b0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b12:	6013      	str	r3, [r2, #0]
 8003b14:	e026      	b.n	8003b64 <HAL_RCC_OscConfig+0x298>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b1e:	d115      	bne.n	8003b4c <HAL_RCC_OscConfig+0x280>
 8003b20:	4b06      	ldr	r3, [pc, #24]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a05      	ldr	r2, [pc, #20]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003b26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	4b03      	ldr	r3, [pc, #12]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a02      	ldr	r2, [pc, #8]	@ (8003b3c <HAL_RCC_OscConfig+0x270>)
 8003b32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b36:	6013      	str	r3, [r2, #0]
 8003b38:	e014      	b.n	8003b64 <HAL_RCC_OscConfig+0x298>
 8003b3a:	bf00      	nop
 8003b3c:	40021000 	.word	0x40021000
 8003b40:	0800ae38 	.word	0x0800ae38
 8003b44:	20000000 	.word	0x20000000
 8003b48:	20000004 	.word	0x20000004
 8003b4c:	4ba0      	ldr	r3, [pc, #640]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a9f      	ldr	r2, [pc, #636]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003b52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	4b9d      	ldr	r3, [pc, #628]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a9c      	ldr	r2, [pc, #624]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003b5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d013      	beq.n	8003b94 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6c:	f7fe ffac 	bl	8002ac8 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b74:	f7fe ffa8 	bl	8002ac8 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b64      	cmp	r3, #100	@ 0x64
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e276      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b86:	4b92      	ldr	r3, [pc, #584]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0x2a8>
 8003b92:	e014      	b.n	8003bbe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b94:	f7fe ff98 	bl	8002ac8 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b9c:	f7fe ff94 	bl	8002ac8 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b64      	cmp	r3, #100	@ 0x64
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e262      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bae:	4b88      	ldr	r3, [pc, #544]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1f0      	bne.n	8003b9c <HAL_RCC_OscConfig+0x2d0>
 8003bba:	e000      	b.n	8003bbe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d060      	beq.n	8003c8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d005      	beq.n	8003bdc <HAL_RCC_OscConfig+0x310>
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b0c      	cmp	r3, #12
 8003bd4:	d119      	bne.n	8003c0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d116      	bne.n	8003c0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bdc:	4b7c      	ldr	r3, [pc, #496]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d005      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x328>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d101      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e23f      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf4:	4b76      	ldr	r3, [pc, #472]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	061b      	lsls	r3, r3, #24
 8003c02:	4973      	ldr	r1, [pc, #460]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c08:	e040      	b.n	8003c8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d023      	beq.n	8003c5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c12:	4b6f      	ldr	r3, [pc, #444]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a6e      	ldr	r2, [pc, #440]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1e:	f7fe ff53 	bl	8002ac8 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c24:	e008      	b.n	8003c38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c26:	f7fe ff4f 	bl	8002ac8 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e21d      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c38:	4b65      	ldr	r3, [pc, #404]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0f0      	beq.n	8003c26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c44:	4b62      	ldr	r3, [pc, #392]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	061b      	lsls	r3, r3, #24
 8003c52:	495f      	ldr	r1, [pc, #380]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	604b      	str	r3, [r1, #4]
 8003c58:	e018      	b.n	8003c8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a5c      	ldr	r2, [pc, #368]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c66:	f7fe ff2f 	bl	8002ac8 <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c6e:	f7fe ff2b 	bl	8002ac8 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e1f9      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c80:	4b53      	ldr	r3, [pc, #332]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1f0      	bne.n	8003c6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0308 	and.w	r3, r3, #8
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d03c      	beq.n	8003d12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d01c      	beq.n	8003cda <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ca6:	4a4a      	ldr	r2, [pc, #296]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb0:	f7fe ff0a 	bl	8002ac8 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cb8:	f7fe ff06 	bl	8002ac8 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e1d4      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cca:	4b41      	ldr	r3, [pc, #260]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0ef      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x3ec>
 8003cd8:	e01b      	b.n	8003d12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cda:	4b3d      	ldr	r3, [pc, #244]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce0:	4a3b      	ldr	r2, [pc, #236]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cea:	f7fe feed 	bl	8002ac8 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf2:	f7fe fee9 	bl	8002ac8 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e1b7      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d04:	4b32      	ldr	r3, [pc, #200]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1ef      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f000 80a6 	beq.w	8003e6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d20:	2300      	movs	r3, #0
 8003d22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d24:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d10d      	bne.n	8003d4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d30:	4b27      	ldr	r3, [pc, #156]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d34:	4a26      	ldr	r2, [pc, #152]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003d36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d3c:	4b24      	ldr	r3, [pc, #144]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d44:	60bb      	str	r3, [r7, #8]
 8003d46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d4c:	4b21      	ldr	r3, [pc, #132]	@ (8003dd4 <HAL_RCC_OscConfig+0x508>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d118      	bne.n	8003d8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d58:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd4 <HAL_RCC_OscConfig+0x508>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003dd4 <HAL_RCC_OscConfig+0x508>)
 8003d5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d64:	f7fe feb0 	bl	8002ac8 <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6c:	f7fe feac 	bl	8002ac8 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e17a      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d7e:	4b15      	ldr	r3, [pc, #84]	@ (8003dd4 <HAL_RCC_OscConfig+0x508>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d108      	bne.n	8003da4 <HAL_RCC_OscConfig+0x4d8>
 8003d92:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d98:	4a0d      	ldr	r2, [pc, #52]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003d9a:	f043 0301 	orr.w	r3, r3, #1
 8003d9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003da2:	e029      	b.n	8003df8 <HAL_RCC_OscConfig+0x52c>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	2b05      	cmp	r3, #5
 8003daa:	d115      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x50c>
 8003dac:	4b08      	ldr	r3, [pc, #32]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db2:	4a07      	ldr	r2, [pc, #28]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003db4:	f043 0304 	orr.w	r3, r3, #4
 8003db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dbc:	4b04      	ldr	r3, [pc, #16]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc2:	4a03      	ldr	r2, [pc, #12]	@ (8003dd0 <HAL_RCC_OscConfig+0x504>)
 8003dc4:	f043 0301 	orr.w	r3, r3, #1
 8003dc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dcc:	e014      	b.n	8003df8 <HAL_RCC_OscConfig+0x52c>
 8003dce:	bf00      	nop
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	40007000 	.word	0x40007000
 8003dd8:	4b9c      	ldr	r3, [pc, #624]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dde:	4a9b      	ldr	r2, [pc, #620]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003de0:	f023 0301 	bic.w	r3, r3, #1
 8003de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003de8:	4b98      	ldr	r3, [pc, #608]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dee:	4a97      	ldr	r2, [pc, #604]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003df0:	f023 0304 	bic.w	r3, r3, #4
 8003df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d016      	beq.n	8003e2e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e00:	f7fe fe62 	bl	8002ac8 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e06:	e00a      	b.n	8003e1e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e08:	f7fe fe5e 	bl	8002ac8 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e12a      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e1e:	4b8b      	ldr	r3, [pc, #556]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0ed      	beq.n	8003e08 <HAL_RCC_OscConfig+0x53c>
 8003e2c:	e015      	b.n	8003e5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2e:	f7fe fe4b 	bl	8002ac8 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e34:	e00a      	b.n	8003e4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e36:	f7fe fe47 	bl	8002ac8 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e113      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e4c:	4b7f      	ldr	r3, [pc, #508]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1ed      	bne.n	8003e36 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e5a:	7ffb      	ldrb	r3, [r7, #31]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d105      	bne.n	8003e6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e60:	4b7a      	ldr	r3, [pc, #488]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e64:	4a79      	ldr	r2, [pc, #484]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e6a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f000 80fe 	beq.w	8004072 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	f040 80d0 	bne.w	8004020 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e80:	4b72      	ldr	r3, [pc, #456]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f003 0203 	and.w	r2, r3, #3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d130      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d127      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d11f      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ec0:	2a07      	cmp	r2, #7
 8003ec2:	bf14      	ite	ne
 8003ec4:	2201      	movne	r2, #1
 8003ec6:	2200      	moveq	r2, #0
 8003ec8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d113      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed8:	085b      	lsrs	r3, r3, #1
 8003eda:	3b01      	subs	r3, #1
 8003edc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d109      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eec:	085b      	lsrs	r3, r3, #1
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d06e      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	2b0c      	cmp	r3, #12
 8003efa:	d069      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003efc:	4b53      	ldr	r3, [pc, #332]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d105      	bne.n	8003f14 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f08:	4b50      	ldr	r3, [pc, #320]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0ad      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003f18:	4b4c      	ldr	r3, [pc, #304]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a4b      	ldr	r2, [pc, #300]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f22:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f24:	f7fe fdd0 	bl	8002ac8 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2c:	f7fe fdcc 	bl	8002ac8 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e09a      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f3e:	4b43      	ldr	r3, [pc, #268]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f4a:	4b40      	ldr	r3, [pc, #256]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	4b40      	ldr	r3, [pc, #256]	@ (8004050 <HAL_RCC_OscConfig+0x784>)
 8003f50:	4013      	ands	r3, r2
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003f5a:	3a01      	subs	r2, #1
 8003f5c:	0112      	lsls	r2, r2, #4
 8003f5e:	4311      	orrs	r1, r2
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f64:	0212      	lsls	r2, r2, #8
 8003f66:	4311      	orrs	r1, r2
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f6c:	0852      	lsrs	r2, r2, #1
 8003f6e:	3a01      	subs	r2, #1
 8003f70:	0552      	lsls	r2, r2, #21
 8003f72:	4311      	orrs	r1, r2
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003f78:	0852      	lsrs	r2, r2, #1
 8003f7a:	3a01      	subs	r2, #1
 8003f7c:	0652      	lsls	r2, r2, #25
 8003f7e:	4311      	orrs	r1, r2
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f84:	0912      	lsrs	r2, r2, #4
 8003f86:	0452      	lsls	r2, r2, #17
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	4930      	ldr	r1, [pc, #192]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f90:	4b2e      	ldr	r3, [pc, #184]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a2d      	ldr	r2, [pc, #180]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	4a2a      	ldr	r2, [pc, #168]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003fa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fa6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003fa8:	f7fe fd8e 	bl	8002ac8 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb0:	f7fe fd8a 	bl	8002ac8 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e058      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fc2:	4b22      	ldr	r3, [pc, #136]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0f0      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fce:	e050      	b.n	8004072 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e04f      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d148      	bne.n	8004072 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a19      	ldr	r2, [pc, #100]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003fe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fec:	4b17      	ldr	r3, [pc, #92]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	4a16      	ldr	r2, [pc, #88]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8003ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ff6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ff8:	f7fe fd66 	bl	8002ac8 <HAL_GetTick>
 8003ffc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004000:	f7fe fd62 	bl	8002ac8 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e030      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004012:	4b0e      	ldr	r3, [pc, #56]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d0f0      	beq.n	8004000 <HAL_RCC_OscConfig+0x734>
 800401e:	e028      	b.n	8004072 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004020:	69bb      	ldr	r3, [r7, #24]
 8004022:	2b0c      	cmp	r3, #12
 8004024:	d023      	beq.n	800406e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004026:	4b09      	ldr	r3, [pc, #36]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a08      	ldr	r2, [pc, #32]	@ (800404c <HAL_RCC_OscConfig+0x780>)
 800402c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004030:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004032:	f7fe fd49 	bl	8002ac8 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004038:	e00c      	b.n	8004054 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800403a:	f7fe fd45 	bl	8002ac8 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d905      	bls.n	8004054 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e013      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
 800404c:	40021000 	.word	0x40021000
 8004050:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004054:	4b09      	ldr	r3, [pc, #36]	@ (800407c <HAL_RCC_OscConfig+0x7b0>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1ec      	bne.n	800403a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004060:	4b06      	ldr	r3, [pc, #24]	@ (800407c <HAL_RCC_OscConfig+0x7b0>)
 8004062:	68da      	ldr	r2, [r3, #12]
 8004064:	4905      	ldr	r1, [pc, #20]	@ (800407c <HAL_RCC_OscConfig+0x7b0>)
 8004066:	4b06      	ldr	r3, [pc, #24]	@ (8004080 <HAL_RCC_OscConfig+0x7b4>)
 8004068:	4013      	ands	r3, r2
 800406a:	60cb      	str	r3, [r1, #12]
 800406c:	e001      	b.n	8004072 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e000      	b.n	8004074 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3720      	adds	r7, #32
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40021000 	.word	0x40021000
 8004080:	feeefffc 	.word	0xfeeefffc

08004084 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0e7      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004098:	4b75      	ldr	r3, [pc, #468]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0307 	and.w	r3, r3, #7
 80040a0:	683a      	ldr	r2, [r7, #0]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d910      	bls.n	80040c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040a6:	4b72      	ldr	r3, [pc, #456]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 0207 	bic.w	r2, r3, #7
 80040ae:	4970      	ldr	r1, [pc, #448]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040b6:	4b6e      	ldr	r3, [pc, #440]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0307 	and.w	r3, r3, #7
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d001      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e0cf      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d010      	beq.n	80040f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689a      	ldr	r2, [r3, #8]
 80040d8:	4b66      	ldr	r3, [pc, #408]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d908      	bls.n	80040f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e4:	4b63      	ldr	r3, [pc, #396]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	4960      	ldr	r1, [pc, #384]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d04c      	beq.n	800419c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b03      	cmp	r3, #3
 8004108:	d107      	bne.n	800411a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800410a:	4b5a      	ldr	r3, [pc, #360]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d121      	bne.n	800415a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e0a6      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d107      	bne.n	8004132 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004122:	4b54      	ldr	r3, [pc, #336]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d115      	bne.n	800415a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e09a      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d107      	bne.n	800414a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800413a:	4b4e      	ldr	r3, [pc, #312]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d109      	bne.n	800415a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e08e      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800414a:	4b4a      	ldr	r3, [pc, #296]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e086      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800415a:	4b46      	ldr	r3, [pc, #280]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f023 0203 	bic.w	r2, r3, #3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	4943      	ldr	r1, [pc, #268]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 8004168:	4313      	orrs	r3, r2
 800416a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800416c:	f7fe fcac 	bl	8002ac8 <HAL_GetTick>
 8004170:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004172:	e00a      	b.n	800418a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004174:	f7fe fca8 	bl	8002ac8 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004182:	4293      	cmp	r3, r2
 8004184:	d901      	bls.n	800418a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e06e      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418a:	4b3a      	ldr	r3, [pc, #232]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 020c 	and.w	r2, r3, #12
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	429a      	cmp	r2, r3
 800419a:	d1eb      	bne.n	8004174 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d010      	beq.n	80041ca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689a      	ldr	r2, [r3, #8]
 80041ac:	4b31      	ldr	r3, [pc, #196]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d208      	bcs.n	80041ca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	492b      	ldr	r1, [pc, #172]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041ca:	4b29      	ldr	r3, [pc, #164]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d210      	bcs.n	80041fa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d8:	4b25      	ldr	r3, [pc, #148]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f023 0207 	bic.w	r2, r3, #7
 80041e0:	4923      	ldr	r1, [pc, #140]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e8:	4b21      	ldr	r3, [pc, #132]	@ (8004270 <HAL_RCC_ClockConfig+0x1ec>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0307 	and.w	r3, r3, #7
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d001      	beq.n	80041fa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e036      	b.n	8004268 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0304 	and.w	r3, r3, #4
 8004202:	2b00      	cmp	r3, #0
 8004204:	d008      	beq.n	8004218 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004206:	4b1b      	ldr	r3, [pc, #108]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	4918      	ldr	r1, [pc, #96]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 8004214:	4313      	orrs	r3, r2
 8004216:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0308 	and.w	r3, r3, #8
 8004220:	2b00      	cmp	r3, #0
 8004222:	d009      	beq.n	8004238 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004224:	4b13      	ldr	r3, [pc, #76]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	00db      	lsls	r3, r3, #3
 8004232:	4910      	ldr	r1, [pc, #64]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 8004234:	4313      	orrs	r3, r2
 8004236:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004238:	f000 f824 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 800423c:	4602      	mov	r2, r0
 800423e:	4b0d      	ldr	r3, [pc, #52]	@ (8004274 <HAL_RCC_ClockConfig+0x1f0>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	091b      	lsrs	r3, r3, #4
 8004244:	f003 030f 	and.w	r3, r3, #15
 8004248:	490b      	ldr	r1, [pc, #44]	@ (8004278 <HAL_RCC_ClockConfig+0x1f4>)
 800424a:	5ccb      	ldrb	r3, [r1, r3]
 800424c:	f003 031f 	and.w	r3, r3, #31
 8004250:	fa22 f303 	lsr.w	r3, r2, r3
 8004254:	4a09      	ldr	r2, [pc, #36]	@ (800427c <HAL_RCC_ClockConfig+0x1f8>)
 8004256:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004258:	4b09      	ldr	r3, [pc, #36]	@ (8004280 <HAL_RCC_ClockConfig+0x1fc>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4618      	mov	r0, r3
 800425e:	f7fe fbe3 	bl	8002a28 <HAL_InitTick>
 8004262:	4603      	mov	r3, r0
 8004264:	72fb      	strb	r3, [r7, #11]

  return status;
 8004266:	7afb      	ldrb	r3, [r7, #11]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40022000 	.word	0x40022000
 8004274:	40021000 	.word	0x40021000
 8004278:	0800ae38 	.word	0x0800ae38
 800427c:	20000000 	.word	0x20000000
 8004280:	20000004 	.word	0x20000004

08004284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004284:	b480      	push	{r7}
 8004286:	b089      	sub	sp, #36	@ 0x24
 8004288:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	2300      	movs	r3, #0
 8004290:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004292:	4b3e      	ldr	r3, [pc, #248]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 030c 	and.w	r3, r3, #12
 800429a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800429c:	4b3b      	ldr	r3, [pc, #236]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f003 0303 	and.w	r3, r3, #3
 80042a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d005      	beq.n	80042b8 <HAL_RCC_GetSysClockFreq+0x34>
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	2b0c      	cmp	r3, #12
 80042b0:	d121      	bne.n	80042f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d11e      	bne.n	80042f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80042b8:	4b34      	ldr	r3, [pc, #208]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0308 	and.w	r3, r3, #8
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d107      	bne.n	80042d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80042c4:	4b31      	ldr	r3, [pc, #196]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 80042c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042ca:	0a1b      	lsrs	r3, r3, #8
 80042cc:	f003 030f 	and.w	r3, r3, #15
 80042d0:	61fb      	str	r3, [r7, #28]
 80042d2:	e005      	b.n	80042e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80042d4:	4b2d      	ldr	r3, [pc, #180]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	091b      	lsrs	r3, r3, #4
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80042e0:	4a2b      	ldr	r2, [pc, #172]	@ (8004390 <HAL_RCC_GetSysClockFreq+0x10c>)
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10d      	bne.n	800430c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042f4:	e00a      	b.n	800430c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	2b04      	cmp	r3, #4
 80042fa:	d102      	bne.n	8004302 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042fc:	4b25      	ldr	r3, [pc, #148]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x110>)
 80042fe:	61bb      	str	r3, [r7, #24]
 8004300:	e004      	b.n	800430c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	2b08      	cmp	r3, #8
 8004306:	d101      	bne.n	800430c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004308:	4b23      	ldr	r3, [pc, #140]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x114>)
 800430a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	2b0c      	cmp	r3, #12
 8004310:	d134      	bne.n	800437c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004312:	4b1e      	ldr	r3, [pc, #120]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d003      	beq.n	800432a <HAL_RCC_GetSysClockFreq+0xa6>
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	2b03      	cmp	r3, #3
 8004326:	d003      	beq.n	8004330 <HAL_RCC_GetSysClockFreq+0xac>
 8004328:	e005      	b.n	8004336 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800432a:	4b1a      	ldr	r3, [pc, #104]	@ (8004394 <HAL_RCC_GetSysClockFreq+0x110>)
 800432c:	617b      	str	r3, [r7, #20]
      break;
 800432e:	e005      	b.n	800433c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004330:	4b19      	ldr	r3, [pc, #100]	@ (8004398 <HAL_RCC_GetSysClockFreq+0x114>)
 8004332:	617b      	str	r3, [r7, #20]
      break;
 8004334:	e002      	b.n	800433c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	617b      	str	r3, [r7, #20]
      break;
 800433a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800433c:	4b13      	ldr	r3, [pc, #76]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	091b      	lsrs	r3, r3, #4
 8004342:	f003 0307 	and.w	r3, r3, #7
 8004346:	3301      	adds	r3, #1
 8004348:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800434a:	4b10      	ldr	r3, [pc, #64]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	0a1b      	lsrs	r3, r3, #8
 8004350:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	fb03 f202 	mul.w	r2, r3, r2
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004360:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004362:	4b0a      	ldr	r3, [pc, #40]	@ (800438c <HAL_RCC_GetSysClockFreq+0x108>)
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	0e5b      	lsrs	r3, r3, #25
 8004368:	f003 0303 	and.w	r3, r3, #3
 800436c:	3301      	adds	r3, #1
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	fbb2 f3f3 	udiv	r3, r2, r3
 800437a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800437c:	69bb      	ldr	r3, [r7, #24]
}
 800437e:	4618      	mov	r0, r3
 8004380:	3724      	adds	r7, #36	@ 0x24
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40021000 	.word	0x40021000
 8004390:	0800ae50 	.word	0x0800ae50
 8004394:	00f42400 	.word	0x00f42400
 8004398:	007a1200 	.word	0x007a1200

0800439c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043a0:	4b03      	ldr	r3, [pc, #12]	@ (80043b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043a2:	681b      	ldr	r3, [r3, #0]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	20000000 	.word	0x20000000

080043b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043b8:	f7ff fff0 	bl	800439c <HAL_RCC_GetHCLKFreq>
 80043bc:	4602      	mov	r2, r0
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	4904      	ldr	r1, [pc, #16]	@ (80043dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80043ca:	5ccb      	ldrb	r3, [r1, r3]
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	40021000 	.word	0x40021000
 80043dc:	0800ae48 	.word	0x0800ae48

080043e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80043e4:	f7ff ffda 	bl	800439c <HAL_RCC_GetHCLKFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b06      	ldr	r3, [pc, #24]	@ (8004404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	0adb      	lsrs	r3, r3, #11
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	4904      	ldr	r1, [pc, #16]	@ (8004408 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40021000 	.word	0x40021000
 8004408:	0800ae48 	.word	0x0800ae48

0800440c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004414:	2300      	movs	r3, #0
 8004416:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004418:	4b2a      	ldr	r3, [pc, #168]	@ (80044c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800441a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d003      	beq.n	800442c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004424:	f7ff f9ee 	bl	8003804 <HAL_PWREx_GetVoltageRange>
 8004428:	6178      	str	r0, [r7, #20]
 800442a:	e014      	b.n	8004456 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800442c:	4b25      	ldr	r3, [pc, #148]	@ (80044c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800442e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004430:	4a24      	ldr	r2, [pc, #144]	@ (80044c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004436:	6593      	str	r3, [r2, #88]	@ 0x58
 8004438:	4b22      	ldr	r3, [pc, #136]	@ (80044c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800443a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004440:	60fb      	str	r3, [r7, #12]
 8004442:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004444:	f7ff f9de 	bl	8003804 <HAL_PWREx_GetVoltageRange>
 8004448:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800444a:	4b1e      	ldr	r3, [pc, #120]	@ (80044c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800444c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800444e:	4a1d      	ldr	r2, [pc, #116]	@ (80044c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004450:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004454:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800445c:	d10b      	bne.n	8004476 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b80      	cmp	r3, #128	@ 0x80
 8004462:	d919      	bls.n	8004498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2ba0      	cmp	r3, #160	@ 0xa0
 8004468:	d902      	bls.n	8004470 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800446a:	2302      	movs	r3, #2
 800446c:	613b      	str	r3, [r7, #16]
 800446e:	e013      	b.n	8004498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004470:	2301      	movs	r3, #1
 8004472:	613b      	str	r3, [r7, #16]
 8004474:	e010      	b.n	8004498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2b80      	cmp	r3, #128	@ 0x80
 800447a:	d902      	bls.n	8004482 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800447c:	2303      	movs	r3, #3
 800447e:	613b      	str	r3, [r7, #16]
 8004480:	e00a      	b.n	8004498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2b80      	cmp	r3, #128	@ 0x80
 8004486:	d102      	bne.n	800448e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004488:	2302      	movs	r3, #2
 800448a:	613b      	str	r3, [r7, #16]
 800448c:	e004      	b.n	8004498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b70      	cmp	r3, #112	@ 0x70
 8004492:	d101      	bne.n	8004498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004494:	2301      	movs	r3, #1
 8004496:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004498:	4b0b      	ldr	r3, [pc, #44]	@ (80044c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f023 0207 	bic.w	r2, r3, #7
 80044a0:	4909      	ldr	r1, [pc, #36]	@ (80044c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80044a8:	4b07      	ldr	r3, [pc, #28]	@ (80044c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0307 	and.w	r3, r3, #7
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d001      	beq.n	80044ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e000      	b.n	80044bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40021000 	.word	0x40021000
 80044c8:	40022000 	.word	0x40022000

080044cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044d4:	2300      	movs	r3, #0
 80044d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044d8:	2300      	movs	r3, #0
 80044da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d041      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80044f0:	d02a      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80044f2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80044f6:	d824      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80044f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044fc:	d008      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80044fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004502:	d81e      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00a      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004508:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800450c:	d010      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800450e:	e018      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004510:	4b86      	ldr	r3, [pc, #536]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	4a85      	ldr	r2, [pc, #532]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800451a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800451c:	e015      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	3304      	adds	r3, #4
 8004522:	2100      	movs	r1, #0
 8004524:	4618      	mov	r0, r3
 8004526:	f000 fabb 	bl	8004aa0 <RCCEx_PLLSAI1_Config>
 800452a:	4603      	mov	r3, r0
 800452c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800452e:	e00c      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3320      	adds	r3, #32
 8004534:	2100      	movs	r1, #0
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fba6 	bl	8004c88 <RCCEx_PLLSAI2_Config>
 800453c:	4603      	mov	r3, r0
 800453e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004540:	e003      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	74fb      	strb	r3, [r7, #19]
      break;
 8004546:	e000      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004548:	bf00      	nop
    }

    if(ret == HAL_OK)
 800454a:	7cfb      	ldrb	r3, [r7, #19]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10b      	bne.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004550:	4b76      	ldr	r3, [pc, #472]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004556:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800455e:	4973      	ldr	r1, [pc, #460]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004566:	e001      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004568:	7cfb      	ldrb	r3, [r7, #19]
 800456a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d041      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800457c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004580:	d02a      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004582:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004586:	d824      	bhi.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004588:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800458c:	d008      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800458e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004592:	d81e      	bhi.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004598:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800459c:	d010      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800459e:	e018      	b.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045a0:	4b62      	ldr	r3, [pc, #392]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4a61      	ldr	r2, [pc, #388]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045aa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80045ac:	e015      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	3304      	adds	r3, #4
 80045b2:	2100      	movs	r1, #0
 80045b4:	4618      	mov	r0, r3
 80045b6:	f000 fa73 	bl	8004aa0 <RCCEx_PLLSAI1_Config>
 80045ba:	4603      	mov	r3, r0
 80045bc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80045be:	e00c      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3320      	adds	r3, #32
 80045c4:	2100      	movs	r1, #0
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 fb5e 	bl	8004c88 <RCCEx_PLLSAI2_Config>
 80045cc:	4603      	mov	r3, r0
 80045ce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80045d0:	e003      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	74fb      	strb	r3, [r7, #19]
      break;
 80045d6:	e000      	b.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80045d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045da:	7cfb      	ldrb	r3, [r7, #19]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10b      	bne.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80045e0:	4b52      	ldr	r3, [pc, #328]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045ee:	494f      	ldr	r1, [pc, #316]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80045f6:	e001      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045f8:	7cfb      	ldrb	r3, [r7, #19]
 80045fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 80a0 	beq.w	800474a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800460a:	2300      	movs	r3, #0
 800460c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800460e:	4b47      	ldr	r3, [pc, #284]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800461a:	2301      	movs	r3, #1
 800461c:	e000      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800461e:	2300      	movs	r3, #0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00d      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004624:	4b41      	ldr	r3, [pc, #260]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004628:	4a40      	ldr	r2, [pc, #256]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800462a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800462e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004630:	4b3e      	ldr	r3, [pc, #248]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004634:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004638:	60bb      	str	r3, [r7, #8]
 800463a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800463c:	2301      	movs	r3, #1
 800463e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004640:	4b3b      	ldr	r3, [pc, #236]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a3a      	ldr	r2, [pc, #232]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800464a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800464c:	f7fe fa3c 	bl	8002ac8 <HAL_GetTick>
 8004650:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004652:	e009      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004654:	f7fe fa38 	bl	8002ac8 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d902      	bls.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	74fb      	strb	r3, [r7, #19]
        break;
 8004666:	e005      	b.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004668:	4b31      	ldr	r3, [pc, #196]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0ef      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004674:	7cfb      	ldrb	r3, [r7, #19]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d15c      	bne.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800467a:	4b2c      	ldr	r3, [pc, #176]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800467c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004680:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004684:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d01f      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	429a      	cmp	r2, r3
 8004696:	d019      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004698:	4b24      	ldr	r3, [pc, #144]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800469a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046a4:	4b21      	ldr	r3, [pc, #132]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046aa:	4a20      	ldr	r2, [pc, #128]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046b4:	4b1d      	ldr	r3, [pc, #116]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ba:	4a1c      	ldr	r2, [pc, #112]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80046c4:	4a19      	ldr	r2, [pc, #100]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d016      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d6:	f7fe f9f7 	bl	8002ac8 <HAL_GetTick>
 80046da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046dc:	e00b      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046de:	f7fe f9f3 	bl	8002ac8 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d902      	bls.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	74fb      	strb	r3, [r7, #19]
            break;
 80046f4:	e006      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046f6:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fc:	f003 0302 	and.w	r3, r3, #2
 8004700:	2b00      	cmp	r3, #0
 8004702:	d0ec      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004704:	7cfb      	ldrb	r3, [r7, #19]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10c      	bne.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800470a:	4b08      	ldr	r3, [pc, #32]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800470c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004710:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800471a:	4904      	ldr	r1, [pc, #16]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800471c:	4313      	orrs	r3, r2
 800471e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004722:	e009      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004724:	7cfb      	ldrb	r3, [r7, #19]
 8004726:	74bb      	strb	r3, [r7, #18]
 8004728:	e006      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800472a:	bf00      	nop
 800472c:	40021000 	.word	0x40021000
 8004730:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004734:	7cfb      	ldrb	r3, [r7, #19]
 8004736:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004738:	7c7b      	ldrb	r3, [r7, #17]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d105      	bne.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800473e:	4b9e      	ldr	r3, [pc, #632]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004742:	4a9d      	ldr	r2, [pc, #628]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004744:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004748:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0301 	and.w	r3, r3, #1
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00a      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004756:	4b98      	ldr	r3, [pc, #608]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800475c:	f023 0203 	bic.w	r2, r3, #3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004764:	4994      	ldr	r1, [pc, #592]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004766:	4313      	orrs	r3, r2
 8004768:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00a      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004778:	4b8f      	ldr	r3, [pc, #572]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800477a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800477e:	f023 020c 	bic.w	r2, r3, #12
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004786:	498c      	ldr	r1, [pc, #560]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004788:	4313      	orrs	r3, r2
 800478a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0304 	and.w	r3, r3, #4
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00a      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800479a:	4b87      	ldr	r3, [pc, #540]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800479c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a8:	4983      	ldr	r1, [pc, #524]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0308 	and.w	r3, r3, #8
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00a      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047bc:	4b7e      	ldr	r3, [pc, #504]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ca:	497b      	ldr	r1, [pc, #492]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0310 	and.w	r3, r3, #16
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80047de:	4b76      	ldr	r3, [pc, #472]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ec:	4972      	ldr	r1, [pc, #456]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0320 	and.w	r3, r3, #32
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004800:	4b6d      	ldr	r3, [pc, #436]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004806:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480e:	496a      	ldr	r1, [pc, #424]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004810:	4313      	orrs	r3, r2
 8004812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004822:	4b65      	ldr	r3, [pc, #404]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004828:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004830:	4961      	ldr	r1, [pc, #388]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004844:	4b5c      	ldr	r3, [pc, #368]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004852:	4959      	ldr	r1, [pc, #356]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004866:	4b54      	ldr	r3, [pc, #336]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800486c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004874:	4950      	ldr	r1, [pc, #320]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004888:	4b4b      	ldr	r3, [pc, #300]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800488a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004896:	4948      	ldr	r1, [pc, #288]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048aa:	4b43      	ldr	r3, [pc, #268]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b8:	493f      	ldr	r1, [pc, #252]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d028      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048cc:	4b3a      	ldr	r3, [pc, #232]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048da:	4937      	ldr	r1, [pc, #220]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048ea:	d106      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048ec:	4b32      	ldr	r3, [pc, #200]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	4a31      	ldr	r2, [pc, #196]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048f6:	60d3      	str	r3, [r2, #12]
 80048f8:	e011      	b.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004902:	d10c      	bne.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	3304      	adds	r3, #4
 8004908:	2101      	movs	r1, #1
 800490a:	4618      	mov	r0, r3
 800490c:	f000 f8c8 	bl	8004aa0 <RCCEx_PLLSAI1_Config>
 8004910:	4603      	mov	r3, r0
 8004912:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004914:	7cfb      	ldrb	r3, [r7, #19]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800491a:	7cfb      	ldrb	r3, [r7, #19]
 800491c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d028      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800492a:	4b23      	ldr	r3, [pc, #140]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004930:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004938:	491f      	ldr	r1, [pc, #124]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004944:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004948:	d106      	bne.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800494a:	4b1b      	ldr	r3, [pc, #108]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	4a1a      	ldr	r2, [pc, #104]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004950:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004954:	60d3      	str	r3, [r2, #12]
 8004956:	e011      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800495c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004960:	d10c      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3304      	adds	r3, #4
 8004966:	2101      	movs	r1, #1
 8004968:	4618      	mov	r0, r3
 800496a:	f000 f899 	bl	8004aa0 <RCCEx_PLLSAI1_Config>
 800496e:	4603      	mov	r3, r0
 8004970:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004972:	7cfb      	ldrb	r3, [r7, #19]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004978:	7cfb      	ldrb	r3, [r7, #19]
 800497a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d02b      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004988:	4b0b      	ldr	r3, [pc, #44]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800498e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004996:	4908      	ldr	r1, [pc, #32]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049a6:	d109      	bne.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a8:	4b03      	ldr	r3, [pc, #12]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	4a02      	ldr	r2, [pc, #8]	@ (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049b2:	60d3      	str	r3, [r2, #12]
 80049b4:	e014      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80049b6:	bf00      	nop
 80049b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049c4:	d10c      	bne.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	3304      	adds	r3, #4
 80049ca:	2101      	movs	r1, #1
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 f867 	bl	8004aa0 <RCCEx_PLLSAI1_Config>
 80049d2:	4603      	mov	r3, r0
 80049d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049d6:	7cfb      	ldrb	r3, [r7, #19]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80049dc:	7cfb      	ldrb	r3, [r7, #19]
 80049de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d02f      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049ec:	4b2b      	ldr	r3, [pc, #172]	@ (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049fa:	4928      	ldr	r1, [pc, #160]	@ (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a0a:	d10d      	bne.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	2102      	movs	r1, #2
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 f844 	bl	8004aa0 <RCCEx_PLLSAI1_Config>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a1c:	7cfb      	ldrb	r3, [r7, #19]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d014      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a22:	7cfb      	ldrb	r3, [r7, #19]
 8004a24:	74bb      	strb	r3, [r7, #18]
 8004a26:	e011      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a30:	d10c      	bne.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3320      	adds	r3, #32
 8004a36:	2102      	movs	r1, #2
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 f925 	bl	8004c88 <RCCEx_PLLSAI2_Config>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a42:	7cfb      	ldrb	r3, [r7, #19]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004a48:	7cfb      	ldrb	r3, [r7, #19]
 8004a4a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00a      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004a58:	4b10      	ldr	r3, [pc, #64]	@ (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a66:	490d      	ldr	r1, [pc, #52]	@ (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00b      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a7a:	4b08      	ldr	r3, [pc, #32]	@ (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a80:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a8a:	4904      	ldr	r1, [pc, #16]	@ (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a92:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3718      	adds	r7, #24
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40021000 	.word	0x40021000

08004aa0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004aae:	4b75      	ldr	r3, [pc, #468]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f003 0303 	and.w	r3, r3, #3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d018      	beq.n	8004aec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004aba:	4b72      	ldr	r3, [pc, #456]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	f003 0203 	and.w	r2, r3, #3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d10d      	bne.n	8004ae6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
       ||
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d009      	beq.n	8004ae6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004ad2:	4b6c      	ldr	r3, [pc, #432]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	091b      	lsrs	r3, r3, #4
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	1c5a      	adds	r2, r3, #1
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
       ||
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d047      	beq.n	8004b76 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	73fb      	strb	r3, [r7, #15]
 8004aea:	e044      	b.n	8004b76 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	d018      	beq.n	8004b26 <RCCEx_PLLSAI1_Config+0x86>
 8004af4:	2b03      	cmp	r3, #3
 8004af6:	d825      	bhi.n	8004b44 <RCCEx_PLLSAI1_Config+0xa4>
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d002      	beq.n	8004b02 <RCCEx_PLLSAI1_Config+0x62>
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d009      	beq.n	8004b14 <RCCEx_PLLSAI1_Config+0x74>
 8004b00:	e020      	b.n	8004b44 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b02:	4b60      	ldr	r3, [pc, #384]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d11d      	bne.n	8004b4a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b12:	e01a      	b.n	8004b4a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b14:	4b5b      	ldr	r3, [pc, #364]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d116      	bne.n	8004b4e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b24:	e013      	b.n	8004b4e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b26:	4b57      	ldr	r3, [pc, #348]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10f      	bne.n	8004b52 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b32:	4b54      	ldr	r3, [pc, #336]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d109      	bne.n	8004b52 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b42:	e006      	b.n	8004b52 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	73fb      	strb	r3, [r7, #15]
      break;
 8004b48:	e004      	b.n	8004b54 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b4a:	bf00      	nop
 8004b4c:	e002      	b.n	8004b54 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b4e:	bf00      	nop
 8004b50:	e000      	b.n	8004b54 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b52:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10d      	bne.n	8004b76 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b5a:	4b4a      	ldr	r3, [pc, #296]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6819      	ldr	r1, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	430b      	orrs	r3, r1
 8004b70:	4944      	ldr	r1, [pc, #272]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d17d      	bne.n	8004c78 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b7c:	4b41      	ldr	r3, [pc, #260]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a40      	ldr	r2, [pc, #256]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b88:	f7fd ff9e 	bl	8002ac8 <HAL_GetTick>
 8004b8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b8e:	e009      	b.n	8004ba4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b90:	f7fd ff9a 	bl	8002ac8 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d902      	bls.n	8004ba4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	73fb      	strb	r3, [r7, #15]
        break;
 8004ba2:	e005      	b.n	8004bb0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ba4:	4b37      	ldr	r3, [pc, #220]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1ef      	bne.n	8004b90 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004bb0:	7bfb      	ldrb	r3, [r7, #15]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d160      	bne.n	8004c78 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d111      	bne.n	8004be0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bbc:	4b31      	ldr	r3, [pc, #196]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004bc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6892      	ldr	r2, [r2, #8]
 8004bcc:	0211      	lsls	r1, r2, #8
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	68d2      	ldr	r2, [r2, #12]
 8004bd2:	0912      	lsrs	r2, r2, #4
 8004bd4:	0452      	lsls	r2, r2, #17
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	492a      	ldr	r1, [pc, #168]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	610b      	str	r3, [r1, #16]
 8004bde:	e027      	b.n	8004c30 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d112      	bne.n	8004c0c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004be6:	4b27      	ldr	r3, [pc, #156]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004bee:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6892      	ldr	r2, [r2, #8]
 8004bf6:	0211      	lsls	r1, r2, #8
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	6912      	ldr	r2, [r2, #16]
 8004bfc:	0852      	lsrs	r2, r2, #1
 8004bfe:	3a01      	subs	r2, #1
 8004c00:	0552      	lsls	r2, r2, #21
 8004c02:	430a      	orrs	r2, r1
 8004c04:	491f      	ldr	r1, [pc, #124]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	610b      	str	r3, [r1, #16]
 8004c0a:	e011      	b.n	8004c30 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004c14:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6892      	ldr	r2, [r2, #8]
 8004c1c:	0211      	lsls	r1, r2, #8
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6952      	ldr	r2, [r2, #20]
 8004c22:	0852      	lsrs	r2, r2, #1
 8004c24:	3a01      	subs	r2, #1
 8004c26:	0652      	lsls	r2, r2, #25
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	4916      	ldr	r1, [pc, #88]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c30:	4b14      	ldr	r3, [pc, #80]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a13      	ldr	r2, [pc, #76]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c3a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c3c:	f7fd ff44 	bl	8002ac8 <HAL_GetTick>
 8004c40:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c42:	e009      	b.n	8004c58 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c44:	f7fd ff40 	bl	8002ac8 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d902      	bls.n	8004c58 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	73fb      	strb	r3, [r7, #15]
          break;
 8004c56:	e005      	b.n	8004c64 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c58:	4b0a      	ldr	r3, [pc, #40]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d0ef      	beq.n	8004c44 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d106      	bne.n	8004c78 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c6a:	4b06      	ldr	r3, [pc, #24]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	4904      	ldr	r1, [pc, #16]	@ (8004c84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3710      	adds	r7, #16
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	40021000 	.word	0x40021000

08004c88 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c92:	2300      	movs	r3, #0
 8004c94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c96:	4b6a      	ldr	r3, [pc, #424]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d018      	beq.n	8004cd4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004ca2:	4b67      	ldr	r3, [pc, #412]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	f003 0203 	and.w	r2, r3, #3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d10d      	bne.n	8004cce <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
       ||
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d009      	beq.n	8004cce <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004cba:	4b61      	ldr	r3, [pc, #388]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	091b      	lsrs	r3, r3, #4
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	1c5a      	adds	r2, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
       ||
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d047      	beq.n	8004d5e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	73fb      	strb	r3, [r7, #15]
 8004cd2:	e044      	b.n	8004d5e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2b03      	cmp	r3, #3
 8004cda:	d018      	beq.n	8004d0e <RCCEx_PLLSAI2_Config+0x86>
 8004cdc:	2b03      	cmp	r3, #3
 8004cde:	d825      	bhi.n	8004d2c <RCCEx_PLLSAI2_Config+0xa4>
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d002      	beq.n	8004cea <RCCEx_PLLSAI2_Config+0x62>
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d009      	beq.n	8004cfc <RCCEx_PLLSAI2_Config+0x74>
 8004ce8:	e020      	b.n	8004d2c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004cea:	4b55      	ldr	r3, [pc, #340]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d11d      	bne.n	8004d32 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cfa:	e01a      	b.n	8004d32 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cfc:	4b50      	ldr	r3, [pc, #320]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d116      	bne.n	8004d36 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d0c:	e013      	b.n	8004d36 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d0e:	4b4c      	ldr	r3, [pc, #304]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10f      	bne.n	8004d3a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d1a:	4b49      	ldr	r3, [pc, #292]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d109      	bne.n	8004d3a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d2a:	e006      	b.n	8004d3a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d30:	e004      	b.n	8004d3c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d32:	bf00      	nop
 8004d34:	e002      	b.n	8004d3c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d36:	bf00      	nop
 8004d38:	e000      	b.n	8004d3c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004d3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10d      	bne.n	8004d5e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d42:	4b3f      	ldr	r3, [pc, #252]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6819      	ldr	r1, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	430b      	orrs	r3, r1
 8004d58:	4939      	ldr	r1, [pc, #228]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d167      	bne.n	8004e34 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d64:	4b36      	ldr	r3, [pc, #216]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a35      	ldr	r2, [pc, #212]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d70:	f7fd feaa 	bl	8002ac8 <HAL_GetTick>
 8004d74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d76:	e009      	b.n	8004d8c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d78:	f7fd fea6 	bl	8002ac8 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d902      	bls.n	8004d8c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	73fb      	strb	r3, [r7, #15]
        break;
 8004d8a:	e005      	b.n	8004d98 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d8c:	4b2c      	ldr	r3, [pc, #176]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1ef      	bne.n	8004d78 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d14a      	bne.n	8004e34 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d111      	bne.n	8004dc8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004da4:	4b26      	ldr	r3, [pc, #152]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004dac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6892      	ldr	r2, [r2, #8]
 8004db4:	0211      	lsls	r1, r2, #8
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	68d2      	ldr	r2, [r2, #12]
 8004dba:	0912      	lsrs	r2, r2, #4
 8004dbc:	0452      	lsls	r2, r2, #17
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	491f      	ldr	r1, [pc, #124]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	614b      	str	r3, [r1, #20]
 8004dc6:	e011      	b.n	8004dec <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004dd0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6892      	ldr	r2, [r2, #8]
 8004dd8:	0211      	lsls	r1, r2, #8
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	6912      	ldr	r2, [r2, #16]
 8004dde:	0852      	lsrs	r2, r2, #1
 8004de0:	3a01      	subs	r2, #1
 8004de2:	0652      	lsls	r2, r2, #25
 8004de4:	430a      	orrs	r2, r1
 8004de6:	4916      	ldr	r1, [pc, #88]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004dec:	4b14      	ldr	r3, [pc, #80]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a13      	ldr	r2, [pc, #76]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004df2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004df6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df8:	f7fd fe66 	bl	8002ac8 <HAL_GetTick>
 8004dfc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dfe:	e009      	b.n	8004e14 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e00:	f7fd fe62 	bl	8002ac8 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d902      	bls.n	8004e14 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	73fb      	strb	r3, [r7, #15]
          break;
 8004e12:	e005      	b.n	8004e20 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004e14:	4b0a      	ldr	r3, [pc, #40]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0ef      	beq.n	8004e00 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d106      	bne.n	8004e34 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e26:	4b06      	ldr	r3, [pc, #24]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e28:	695a      	ldr	r2, [r3, #20]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	4904      	ldr	r1, [pc, #16]	@ (8004e40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	40021000 	.word	0x40021000

08004e44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e095      	b.n	8004f82 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d108      	bne.n	8004e70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e66:	d009      	beq.n	8004e7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	61da      	str	r2, [r3, #28]
 8004e6e:	e005      	b.n	8004e7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d106      	bne.n	8004e9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7fd fbd6 	bl	8002648 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004eb2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ebc:	d902      	bls.n	8004ec4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	e002      	b.n	8004eca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ec4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ec8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004ed2:	d007      	beq.n	8004ee4 <HAL_SPI_Init+0xa0>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004edc:	d002      	beq.n	8004ee4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	431a      	orrs	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f26:	ea42 0103 	orr.w	r1, r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	0c1b      	lsrs	r3, r3, #16
 8004f40:	f003 0204 	and.w	r2, r3, #4
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f48:	f003 0310 	and.w	r3, r3, #16
 8004f4c:	431a      	orrs	r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	431a      	orrs	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f60:	ea42 0103 	orr.w	r1, r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b088      	sub	sp, #32
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	603b      	str	r3, [r7, #0]
 8004f96:	4613      	mov	r3, r2
 8004f98:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f9a:	f7fd fd95 	bl	8002ac8 <HAL_GetTick>
 8004f9e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004fa0:	88fb      	ldrh	r3, [r7, #6]
 8004fa2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d001      	beq.n	8004fb4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	e15c      	b.n	800526e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <HAL_SPI_Transmit+0x36>
 8004fba:	88fb      	ldrh	r3, [r7, #6]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d101      	bne.n	8004fc4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e154      	b.n	800526e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d101      	bne.n	8004fd2 <HAL_SPI_Transmit+0x48>
 8004fce:	2302      	movs	r3, #2
 8004fd0:	e14d      	b.n	800526e <HAL_SPI_Transmit+0x2e4>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2203      	movs	r2, #3
 8004fde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	88fa      	ldrh	r2, [r7, #6]
 8004ff2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	88fa      	ldrh	r2, [r7, #6]
 8004ff8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005024:	d10f      	bne.n	8005046 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005034:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005044:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005050:	2b40      	cmp	r3, #64	@ 0x40
 8005052:	d007      	beq.n	8005064 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005062:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800506c:	d952      	bls.n	8005114 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <HAL_SPI_Transmit+0xf2>
 8005076:	8b7b      	ldrh	r3, [r7, #26]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d145      	bne.n	8005108 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005080:	881a      	ldrh	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508c:	1c9a      	adds	r2, r3, #2
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005096:	b29b      	uxth	r3, r3
 8005098:	3b01      	subs	r3, #1
 800509a:	b29a      	uxth	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050a0:	e032      	b.n	8005108 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d112      	bne.n	80050d6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b4:	881a      	ldrh	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c0:	1c9a      	adds	r2, r3, #2
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	3b01      	subs	r3, #1
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80050d4:	e018      	b.n	8005108 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050d6:	f7fd fcf7 	bl	8002ac8 <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d803      	bhi.n	80050ee <HAL_SPI_Transmit+0x164>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ec:	d102      	bne.n	80050f4 <HAL_SPI_Transmit+0x16a>
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d109      	bne.n	8005108 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e0b2      	b.n	800526e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800510c:	b29b      	uxth	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1c7      	bne.n	80050a2 <HAL_SPI_Transmit+0x118>
 8005112:	e083      	b.n	800521c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d002      	beq.n	8005122 <HAL_SPI_Transmit+0x198>
 800511c:	8b7b      	ldrh	r3, [r7, #26]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d177      	bne.n	8005212 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005126:	b29b      	uxth	r3, r3
 8005128:	2b01      	cmp	r3, #1
 800512a:	d912      	bls.n	8005152 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005130:	881a      	ldrh	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800513c:	1c9a      	adds	r2, r3, #2
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005146:	b29b      	uxth	r3, r3
 8005148:	3b02      	subs	r3, #2
 800514a:	b29a      	uxth	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005150:	e05f      	b.n	8005212 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	330c      	adds	r3, #12
 800515c:	7812      	ldrb	r2, [r2, #0]
 800515e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005164:	1c5a      	adds	r2, r3, #1
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800516e:	b29b      	uxth	r3, r3
 8005170:	3b01      	subs	r3, #1
 8005172:	b29a      	uxth	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005178:	e04b      	b.n	8005212 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b02      	cmp	r3, #2
 8005186:	d12b      	bne.n	80051e0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800518c:	b29b      	uxth	r3, r3
 800518e:	2b01      	cmp	r3, #1
 8005190:	d912      	bls.n	80051b8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005196:	881a      	ldrh	r2, [r3, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a2:	1c9a      	adds	r2, r3, #2
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	3b02      	subs	r3, #2
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051b6:	e02c      	b.n	8005212 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	330c      	adds	r3, #12
 80051c2:	7812      	ldrb	r2, [r2, #0]
 80051c4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ca:	1c5a      	adds	r2, r3, #1
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	3b01      	subs	r3, #1
 80051d8:	b29a      	uxth	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051de:	e018      	b.n	8005212 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051e0:	f7fd fc72 	bl	8002ac8 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	683a      	ldr	r2, [r7, #0]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d803      	bhi.n	80051f8 <HAL_SPI_Transmit+0x26e>
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f6:	d102      	bne.n	80051fe <HAL_SPI_Transmit+0x274>
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d109      	bne.n	8005212 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e02d      	b.n	800526e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005216:	b29b      	uxth	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d1ae      	bne.n	800517a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800521c:	69fa      	ldr	r2, [r7, #28]
 800521e:	6839      	ldr	r1, [r7, #0]
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 f947 	bl	80054b4 <SPI_EndRxTxTransaction>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d002      	beq.n	8005232 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d10a      	bne.n	8005250 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800523a:	2300      	movs	r3, #0
 800523c:	617b      	str	r3, [r7, #20]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	617b      	str	r3, [r7, #20]
 800524e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005264:	2b00      	cmp	r3, #0
 8005266:	d001      	beq.n	800526c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e000      	b.n	800526e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800526c:	2300      	movs	r3, #0
  }
}
 800526e:	4618      	mov	r0, r3
 8005270:	3720      	adds	r7, #32
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
	...

08005278 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b088      	sub	sp, #32
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	603b      	str	r3, [r7, #0]
 8005284:	4613      	mov	r3, r2
 8005286:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005288:	f7fd fc1e 	bl	8002ac8 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005290:	1a9b      	subs	r3, r3, r2
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	4413      	add	r3, r2
 8005296:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005298:	f7fd fc16 	bl	8002ac8 <HAL_GetTick>
 800529c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800529e:	4b39      	ldr	r3, [pc, #228]	@ (8005384 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	015b      	lsls	r3, r3, #5
 80052a4:	0d1b      	lsrs	r3, r3, #20
 80052a6:	69fa      	ldr	r2, [r7, #28]
 80052a8:	fb02 f303 	mul.w	r3, r2, r3
 80052ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052ae:	e054      	b.n	800535a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b6:	d050      	beq.n	800535a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052b8:	f7fd fc06 	bl	8002ac8 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d902      	bls.n	80052ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d13d      	bne.n	800534a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052e6:	d111      	bne.n	800530c <SPI_WaitFlagStateUntilTimeout+0x94>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f0:	d004      	beq.n	80052fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052fa:	d107      	bne.n	800530c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800530a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005310:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005314:	d10f      	bne.n	8005336 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005334:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e017      	b.n	800537a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005350:	2300      	movs	r3, #0
 8005352:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	3b01      	subs	r3, #1
 8005358:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	689a      	ldr	r2, [r3, #8]
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	4013      	ands	r3, r2
 8005364:	68ba      	ldr	r2, [r7, #8]
 8005366:	429a      	cmp	r2, r3
 8005368:	bf0c      	ite	eq
 800536a:	2301      	moveq	r3, #1
 800536c:	2300      	movne	r3, #0
 800536e:	b2db      	uxtb	r3, r3
 8005370:	461a      	mov	r2, r3
 8005372:	79fb      	ldrb	r3, [r7, #7]
 8005374:	429a      	cmp	r2, r3
 8005376:	d19b      	bne.n	80052b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3720      	adds	r7, #32
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	20000000 	.word	0x20000000

08005388 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08a      	sub	sp, #40	@ 0x28
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005396:	2300      	movs	r3, #0
 8005398:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800539a:	f7fd fb95 	bl	8002ac8 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	1a9b      	subs	r3, r3, r2
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	4413      	add	r3, r2
 80053a8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80053aa:	f7fd fb8d 	bl	8002ac8 <HAL_GetTick>
 80053ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	330c      	adds	r3, #12
 80053b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80053b8:	4b3d      	ldr	r3, [pc, #244]	@ (80054b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	4613      	mov	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4413      	add	r3, r2
 80053c2:	00da      	lsls	r2, r3, #3
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	0d1b      	lsrs	r3, r3, #20
 80053c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053ca:	fb02 f303 	mul.w	r3, r2, r3
 80053ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80053d0:	e060      	b.n	8005494 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80053d8:	d107      	bne.n	80053ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d104      	bne.n	80053ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80053e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f0:	d050      	beq.n	8005494 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80053f2:	f7fd fb69 	bl	8002ac8 <HAL_GetTick>
 80053f6:	4602      	mov	r2, r0
 80053f8:	6a3b      	ldr	r3, [r7, #32]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053fe:	429a      	cmp	r2, r3
 8005400:	d902      	bls.n	8005408 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005404:	2b00      	cmp	r3, #0
 8005406:	d13d      	bne.n	8005484 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005416:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005420:	d111      	bne.n	8005446 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800542a:	d004      	beq.n	8005436 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005434:	d107      	bne.n	8005446 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005444:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800544e:	d10f      	bne.n	8005470 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800546e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e010      	b.n	80054a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005484:	69bb      	ldr	r3, [r7, #24]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800548a:	2300      	movs	r3, #0
 800548c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	3b01      	subs	r3, #1
 8005492:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689a      	ldr	r2, [r3, #8]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	4013      	ands	r3, r2
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d196      	bne.n	80053d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3728      	adds	r7, #40	@ 0x28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	20000000 	.word	0x20000000

080054b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f7ff ff5b 	bl	8005388 <SPI_WaitFifoStateUntilTimeout>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d007      	beq.n	80054e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054dc:	f043 0220 	orr.w	r2, r3, #32
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e027      	b.n	8005538 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2200      	movs	r2, #0
 80054f0:	2180      	movs	r1, #128	@ 0x80
 80054f2:	68f8      	ldr	r0, [r7, #12]
 80054f4:	f7ff fec0 	bl	8005278 <SPI_WaitFlagStateUntilTimeout>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d007      	beq.n	800550e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005502:	f043 0220 	orr.w	r2, r3, #32
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e014      	b.n	8005538 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	9300      	str	r3, [sp, #0]
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	2200      	movs	r2, #0
 8005516:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f7ff ff34 	bl	8005388 <SPI_WaitFifoStateUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d007      	beq.n	8005536 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800552a:	f043 0220 	orr.w	r2, r3, #32
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e000      	b.n	8005538 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d101      	bne.n	8005552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e040      	b.n	80055d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005556:	2b00      	cmp	r3, #0
 8005558:	d106      	bne.n	8005568 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fd f8b2 	bl	80026cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2224      	movs	r2, #36	@ 0x24
 800556c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0201 	bic.w	r2, r2, #1
 800557c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005582:	2b00      	cmp	r3, #0
 8005584:	d002      	beq.n	800558c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 fc32 	bl	8005df0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 f977 	bl	8005880 <UART_SetConfig>
 8005592:	4603      	mov	r3, r0
 8005594:	2b01      	cmp	r3, #1
 8005596:	d101      	bne.n	800559c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e01b      	b.n	80055d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0201 	orr.w	r2, r2, #1
 80055ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 fcb1 	bl	8005f34 <UART_CheckIdleState>
 80055d2:	4603      	mov	r3, r0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08a      	sub	sp, #40	@ 0x28
 80055e0:	af02      	add	r7, sp, #8
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	603b      	str	r3, [r7, #0]
 80055e8:	4613      	mov	r3, r2
 80055ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	d177      	bne.n	80056e4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d002      	beq.n	8005600 <HAL_UART_Transmit+0x24>
 80055fa:	88fb      	ldrh	r3, [r7, #6]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e070      	b.n	80056e6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2221      	movs	r2, #33	@ 0x21
 8005610:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005612:	f7fd fa59 	bl	8002ac8 <HAL_GetTick>
 8005616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	88fa      	ldrh	r2, [r7, #6]
 800561c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	88fa      	ldrh	r2, [r7, #6]
 8005624:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005630:	d108      	bne.n	8005644 <HAL_UART_Transmit+0x68>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d104      	bne.n	8005644 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800563a:	2300      	movs	r3, #0
 800563c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	61bb      	str	r3, [r7, #24]
 8005642:	e003      	b.n	800564c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005648:	2300      	movs	r3, #0
 800564a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800564c:	e02f      	b.n	80056ae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2200      	movs	r2, #0
 8005656:	2180      	movs	r1, #128	@ 0x80
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 fd13 	bl	8006084 <UART_WaitOnFlagUntilTimeout>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d004      	beq.n	800566e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2220      	movs	r2, #32
 8005668:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e03b      	b.n	80056e6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10b      	bne.n	800568c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	881a      	ldrh	r2, [r3, #0]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005680:	b292      	uxth	r2, r2
 8005682:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	3302      	adds	r3, #2
 8005688:	61bb      	str	r3, [r7, #24]
 800568a:	e007      	b.n	800569c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	781a      	ldrb	r2, [r3, #0]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	3301      	adds	r3, #1
 800569a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	3b01      	subs	r3, #1
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1c9      	bne.n	800564e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	2200      	movs	r2, #0
 80056c2:	2140      	movs	r1, #64	@ 0x40
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 fcdd 	bl	8006084 <UART_WaitOnFlagUntilTimeout>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d004      	beq.n	80056da <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2220      	movs	r2, #32
 80056d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e005      	b.n	80056e6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80056e0:	2300      	movs	r3, #0
 80056e2:	e000      	b.n	80056e6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80056e4:	2302      	movs	r3, #2
  }
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3720      	adds	r7, #32
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b08a      	sub	sp, #40	@ 0x28
 80056f2:	af02      	add	r7, sp, #8
 80056f4:	60f8      	str	r0, [r7, #12]
 80056f6:	60b9      	str	r1, [r7, #8]
 80056f8:	603b      	str	r3, [r7, #0]
 80056fa:	4613      	mov	r3, r2
 80056fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005704:	2b20      	cmp	r3, #32
 8005706:	f040 80b6 	bne.w	8005876 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <HAL_UART_Receive+0x28>
 8005710:	88fb      	ldrh	r3, [r7, #6]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e0ae      	b.n	8005878 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2222      	movs	r2, #34	@ 0x22
 8005726:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005730:	f7fd f9ca 	bl	8002ac8 <HAL_GetTick>
 8005734:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	88fa      	ldrh	r2, [r7, #6]
 800573a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	88fa      	ldrh	r2, [r7, #6]
 8005742:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800574e:	d10e      	bne.n	800576e <HAL_UART_Receive+0x80>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d105      	bne.n	8005764 <HAL_UART_Receive+0x76>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800575e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005762:	e02d      	b.n	80057c0 <HAL_UART_Receive+0xd2>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	22ff      	movs	r2, #255	@ 0xff
 8005768:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800576c:	e028      	b.n	80057c0 <HAL_UART_Receive+0xd2>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10d      	bne.n	8005792 <HAL_UART_Receive+0xa4>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d104      	bne.n	8005788 <HAL_UART_Receive+0x9a>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	22ff      	movs	r2, #255	@ 0xff
 8005782:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005786:	e01b      	b.n	80057c0 <HAL_UART_Receive+0xd2>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	227f      	movs	r2, #127	@ 0x7f
 800578c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005790:	e016      	b.n	80057c0 <HAL_UART_Receive+0xd2>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800579a:	d10d      	bne.n	80057b8 <HAL_UART_Receive+0xca>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d104      	bne.n	80057ae <HAL_UART_Receive+0xc0>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	227f      	movs	r2, #127	@ 0x7f
 80057a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057ac:	e008      	b.n	80057c0 <HAL_UART_Receive+0xd2>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	223f      	movs	r2, #63	@ 0x3f
 80057b2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057b6:	e003      	b.n	80057c0 <HAL_UART_Receive+0xd2>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80057c6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057d0:	d108      	bne.n	80057e4 <HAL_UART_Receive+0xf6>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d104      	bne.n	80057e4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80057da:	2300      	movs	r3, #0
 80057dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	61bb      	str	r3, [r7, #24]
 80057e2:	e003      	b.n	80057ec <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057e8:	2300      	movs	r3, #0
 80057ea:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80057ec:	e037      	b.n	800585e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	9300      	str	r3, [sp, #0]
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2200      	movs	r2, #0
 80057f6:	2120      	movs	r1, #32
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 fc43 	bl	8006084 <UART_WaitOnFlagUntilTimeout>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d005      	beq.n	8005810 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2220      	movs	r2, #32
 8005808:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e033      	b.n	8005878 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10c      	bne.n	8005830 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800581c:	b29a      	uxth	r2, r3
 800581e:	8a7b      	ldrh	r3, [r7, #18]
 8005820:	4013      	ands	r3, r2
 8005822:	b29a      	uxth	r2, r3
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	3302      	adds	r3, #2
 800582c:	61bb      	str	r3, [r7, #24]
 800582e:	e00d      	b.n	800584c <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005836:	b29b      	uxth	r3, r3
 8005838:	b2da      	uxtb	r2, r3
 800583a:	8a7b      	ldrh	r3, [r7, #18]
 800583c:	b2db      	uxtb	r3, r3
 800583e:	4013      	ands	r3, r2
 8005840:	b2da      	uxtb	r2, r3
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	3301      	adds	r3, #1
 800584a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005852:	b29b      	uxth	r3, r3
 8005854:	3b01      	subs	r3, #1
 8005856:	b29a      	uxth	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005864:	b29b      	uxth	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1c1      	bne.n	80057ee <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2220      	movs	r2, #32
 800586e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005872:	2300      	movs	r3, #0
 8005874:	e000      	b.n	8005878 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005876:	2302      	movs	r3, #2
  }
}
 8005878:	4618      	mov	r0, r3
 800587a:	3720      	adds	r7, #32
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005884:	b08a      	sub	sp, #40	@ 0x28
 8005886:	af00      	add	r7, sp, #0
 8005888:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800588a:	2300      	movs	r3, #0
 800588c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	431a      	orrs	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	431a      	orrs	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	69db      	ldr	r3, [r3, #28]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	4ba4      	ldr	r3, [pc, #656]	@ (8005b40 <UART_SetConfig+0x2c0>)
 80058b0:	4013      	ands	r3, r2
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	6812      	ldr	r2, [r2, #0]
 80058b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058b8:	430b      	orrs	r3, r1
 80058ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	68da      	ldr	r2, [r3, #12]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a99      	ldr	r2, [pc, #612]	@ (8005b44 <UART_SetConfig+0x2c4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d004      	beq.n	80058ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e8:	4313      	orrs	r3, r2
 80058ea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058fc:	430a      	orrs	r2, r1
 80058fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a90      	ldr	r2, [pc, #576]	@ (8005b48 <UART_SetConfig+0x2c8>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d126      	bne.n	8005958 <UART_SetConfig+0xd8>
 800590a:	4b90      	ldr	r3, [pc, #576]	@ (8005b4c <UART_SetConfig+0x2cc>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005910:	f003 0303 	and.w	r3, r3, #3
 8005914:	2b03      	cmp	r3, #3
 8005916:	d81b      	bhi.n	8005950 <UART_SetConfig+0xd0>
 8005918:	a201      	add	r2, pc, #4	@ (adr r2, 8005920 <UART_SetConfig+0xa0>)
 800591a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800591e:	bf00      	nop
 8005920:	08005931 	.word	0x08005931
 8005924:	08005941 	.word	0x08005941
 8005928:	08005939 	.word	0x08005939
 800592c:	08005949 	.word	0x08005949
 8005930:	2301      	movs	r3, #1
 8005932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005936:	e116      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005938:	2302      	movs	r3, #2
 800593a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800593e:	e112      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005940:	2304      	movs	r3, #4
 8005942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005946:	e10e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005948:	2308      	movs	r3, #8
 800594a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800594e:	e10a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005950:	2310      	movs	r3, #16
 8005952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005956:	e106      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a7c      	ldr	r2, [pc, #496]	@ (8005b50 <UART_SetConfig+0x2d0>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d138      	bne.n	80059d4 <UART_SetConfig+0x154>
 8005962:	4b7a      	ldr	r3, [pc, #488]	@ (8005b4c <UART_SetConfig+0x2cc>)
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005968:	f003 030c 	and.w	r3, r3, #12
 800596c:	2b0c      	cmp	r3, #12
 800596e:	d82d      	bhi.n	80059cc <UART_SetConfig+0x14c>
 8005970:	a201      	add	r2, pc, #4	@ (adr r2, 8005978 <UART_SetConfig+0xf8>)
 8005972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005976:	bf00      	nop
 8005978:	080059ad 	.word	0x080059ad
 800597c:	080059cd 	.word	0x080059cd
 8005980:	080059cd 	.word	0x080059cd
 8005984:	080059cd 	.word	0x080059cd
 8005988:	080059bd 	.word	0x080059bd
 800598c:	080059cd 	.word	0x080059cd
 8005990:	080059cd 	.word	0x080059cd
 8005994:	080059cd 	.word	0x080059cd
 8005998:	080059b5 	.word	0x080059b5
 800599c:	080059cd 	.word	0x080059cd
 80059a0:	080059cd 	.word	0x080059cd
 80059a4:	080059cd 	.word	0x080059cd
 80059a8:	080059c5 	.word	0x080059c5
 80059ac:	2300      	movs	r3, #0
 80059ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b2:	e0d8      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059b4:	2302      	movs	r3, #2
 80059b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ba:	e0d4      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059bc:	2304      	movs	r3, #4
 80059be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059c2:	e0d0      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059c4:	2308      	movs	r3, #8
 80059c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ca:	e0cc      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059cc:	2310      	movs	r3, #16
 80059ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059d2:	e0c8      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a5e      	ldr	r2, [pc, #376]	@ (8005b54 <UART_SetConfig+0x2d4>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d125      	bne.n	8005a2a <UART_SetConfig+0x1aa>
 80059de:	4b5b      	ldr	r3, [pc, #364]	@ (8005b4c <UART_SetConfig+0x2cc>)
 80059e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80059e8:	2b30      	cmp	r3, #48	@ 0x30
 80059ea:	d016      	beq.n	8005a1a <UART_SetConfig+0x19a>
 80059ec:	2b30      	cmp	r3, #48	@ 0x30
 80059ee:	d818      	bhi.n	8005a22 <UART_SetConfig+0x1a2>
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d00a      	beq.n	8005a0a <UART_SetConfig+0x18a>
 80059f4:	2b20      	cmp	r3, #32
 80059f6:	d814      	bhi.n	8005a22 <UART_SetConfig+0x1a2>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <UART_SetConfig+0x182>
 80059fc:	2b10      	cmp	r3, #16
 80059fe:	d008      	beq.n	8005a12 <UART_SetConfig+0x192>
 8005a00:	e00f      	b.n	8005a22 <UART_SetConfig+0x1a2>
 8005a02:	2300      	movs	r3, #0
 8005a04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a08:	e0ad      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a10:	e0a9      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a12:	2304      	movs	r3, #4
 8005a14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a18:	e0a5      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a1a:	2308      	movs	r3, #8
 8005a1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a20:	e0a1      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a22:	2310      	movs	r3, #16
 8005a24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a28:	e09d      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a4a      	ldr	r2, [pc, #296]	@ (8005b58 <UART_SetConfig+0x2d8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d125      	bne.n	8005a80 <UART_SetConfig+0x200>
 8005a34:	4b45      	ldr	r3, [pc, #276]	@ (8005b4c <UART_SetConfig+0x2cc>)
 8005a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005a3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a40:	d016      	beq.n	8005a70 <UART_SetConfig+0x1f0>
 8005a42:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a44:	d818      	bhi.n	8005a78 <UART_SetConfig+0x1f8>
 8005a46:	2b80      	cmp	r3, #128	@ 0x80
 8005a48:	d00a      	beq.n	8005a60 <UART_SetConfig+0x1e0>
 8005a4a:	2b80      	cmp	r3, #128	@ 0x80
 8005a4c:	d814      	bhi.n	8005a78 <UART_SetConfig+0x1f8>
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <UART_SetConfig+0x1d8>
 8005a52:	2b40      	cmp	r3, #64	@ 0x40
 8005a54:	d008      	beq.n	8005a68 <UART_SetConfig+0x1e8>
 8005a56:	e00f      	b.n	8005a78 <UART_SetConfig+0x1f8>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a5e:	e082      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a60:	2302      	movs	r3, #2
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a66:	e07e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a68:	2304      	movs	r3, #4
 8005a6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a6e:	e07a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a70:	2308      	movs	r3, #8
 8005a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a76:	e076      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a78:	2310      	movs	r3, #16
 8005a7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a7e:	e072      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a35      	ldr	r2, [pc, #212]	@ (8005b5c <UART_SetConfig+0x2dc>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d12a      	bne.n	8005ae0 <UART_SetConfig+0x260>
 8005a8a:	4b30      	ldr	r3, [pc, #192]	@ (8005b4c <UART_SetConfig+0x2cc>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a98:	d01a      	beq.n	8005ad0 <UART_SetConfig+0x250>
 8005a9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a9e:	d81b      	bhi.n	8005ad8 <UART_SetConfig+0x258>
 8005aa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aa4:	d00c      	beq.n	8005ac0 <UART_SetConfig+0x240>
 8005aa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aaa:	d815      	bhi.n	8005ad8 <UART_SetConfig+0x258>
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <UART_SetConfig+0x238>
 8005ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ab4:	d008      	beq.n	8005ac8 <UART_SetConfig+0x248>
 8005ab6:	e00f      	b.n	8005ad8 <UART_SetConfig+0x258>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005abe:	e052      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ac6:	e04e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ac8:	2304      	movs	r3, #4
 8005aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ace:	e04a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ad0:	2308      	movs	r3, #8
 8005ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ad6:	e046      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ad8:	2310      	movs	r3, #16
 8005ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ade:	e042      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a17      	ldr	r2, [pc, #92]	@ (8005b44 <UART_SetConfig+0x2c4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d13a      	bne.n	8005b60 <UART_SetConfig+0x2e0>
 8005aea:	4b18      	ldr	r3, [pc, #96]	@ (8005b4c <UART_SetConfig+0x2cc>)
 8005aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005af4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005af8:	d01a      	beq.n	8005b30 <UART_SetConfig+0x2b0>
 8005afa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005afe:	d81b      	bhi.n	8005b38 <UART_SetConfig+0x2b8>
 8005b00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b04:	d00c      	beq.n	8005b20 <UART_SetConfig+0x2a0>
 8005b06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b0a:	d815      	bhi.n	8005b38 <UART_SetConfig+0x2b8>
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <UART_SetConfig+0x298>
 8005b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b14:	d008      	beq.n	8005b28 <UART_SetConfig+0x2a8>
 8005b16:	e00f      	b.n	8005b38 <UART_SetConfig+0x2b8>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b1e:	e022      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b20:	2302      	movs	r3, #2
 8005b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b26:	e01e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b28:	2304      	movs	r3, #4
 8005b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b2e:	e01a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b30:	2308      	movs	r3, #8
 8005b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b36:	e016      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b38:	2310      	movs	r3, #16
 8005b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b3e:	e012      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b40:	efff69f3 	.word	0xefff69f3
 8005b44:	40008000 	.word	0x40008000
 8005b48:	40013800 	.word	0x40013800
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	40004400 	.word	0x40004400
 8005b54:	40004800 	.word	0x40004800
 8005b58:	40004c00 	.word	0x40004c00
 8005b5c:	40005000 	.word	0x40005000
 8005b60:	2310      	movs	r3, #16
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a9f      	ldr	r2, [pc, #636]	@ (8005de8 <UART_SetConfig+0x568>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d17a      	bne.n	8005c66 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d824      	bhi.n	8005bc2 <UART_SetConfig+0x342>
 8005b78:	a201      	add	r2, pc, #4	@ (adr r2, 8005b80 <UART_SetConfig+0x300>)
 8005b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7e:	bf00      	nop
 8005b80:	08005ba5 	.word	0x08005ba5
 8005b84:	08005bc3 	.word	0x08005bc3
 8005b88:	08005bad 	.word	0x08005bad
 8005b8c:	08005bc3 	.word	0x08005bc3
 8005b90:	08005bb3 	.word	0x08005bb3
 8005b94:	08005bc3 	.word	0x08005bc3
 8005b98:	08005bc3 	.word	0x08005bc3
 8005b9c:	08005bc3 	.word	0x08005bc3
 8005ba0:	08005bbb 	.word	0x08005bbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ba4:	f7fe fc06 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8005ba8:	61f8      	str	r0, [r7, #28]
        break;
 8005baa:	e010      	b.n	8005bce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bac:	4b8f      	ldr	r3, [pc, #572]	@ (8005dec <UART_SetConfig+0x56c>)
 8005bae:	61fb      	str	r3, [r7, #28]
        break;
 8005bb0:	e00d      	b.n	8005bce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bb2:	f7fe fb67 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 8005bb6:	61f8      	str	r0, [r7, #28]
        break;
 8005bb8:	e009      	b.n	8005bce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bbe:	61fb      	str	r3, [r7, #28]
        break;
 8005bc0:	e005      	b.n	8005bce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005bcc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 80fb 	beq.w	8005dcc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	4413      	add	r3, r2
 8005be0:	69fa      	ldr	r2, [r7, #28]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d305      	bcc.n	8005bf2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005bec:	69fa      	ldr	r2, [r7, #28]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d903      	bls.n	8005bfa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005bf8:	e0e8      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	461c      	mov	r4, r3
 8005c00:	4615      	mov	r5, r2
 8005c02:	f04f 0200 	mov.w	r2, #0
 8005c06:	f04f 0300 	mov.w	r3, #0
 8005c0a:	022b      	lsls	r3, r5, #8
 8005c0c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005c10:	0222      	lsls	r2, r4, #8
 8005c12:	68f9      	ldr	r1, [r7, #12]
 8005c14:	6849      	ldr	r1, [r1, #4]
 8005c16:	0849      	lsrs	r1, r1, #1
 8005c18:	2000      	movs	r0, #0
 8005c1a:	4688      	mov	r8, r1
 8005c1c:	4681      	mov	r9, r0
 8005c1e:	eb12 0a08 	adds.w	sl, r2, r8
 8005c22:	eb43 0b09 	adc.w	fp, r3, r9
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	603b      	str	r3, [r7, #0]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c34:	4650      	mov	r0, sl
 8005c36:	4659      	mov	r1, fp
 8005c38:	f7fa fb22 	bl	8000280 <__aeabi_uldivmod>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	460b      	mov	r3, r1
 8005c40:	4613      	mov	r3, r2
 8005c42:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c4a:	d308      	bcc.n	8005c5e <UART_SetConfig+0x3de>
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c52:	d204      	bcs.n	8005c5e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	60da      	str	r2, [r3, #12]
 8005c5c:	e0b6      	b.n	8005dcc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c64:	e0b2      	b.n	8005dcc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c6e:	d15e      	bne.n	8005d2e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005c70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005c74:	2b08      	cmp	r3, #8
 8005c76:	d828      	bhi.n	8005cca <UART_SetConfig+0x44a>
 8005c78:	a201      	add	r2, pc, #4	@ (adr r2, 8005c80 <UART_SetConfig+0x400>)
 8005c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7e:	bf00      	nop
 8005c80:	08005ca5 	.word	0x08005ca5
 8005c84:	08005cad 	.word	0x08005cad
 8005c88:	08005cb5 	.word	0x08005cb5
 8005c8c:	08005ccb 	.word	0x08005ccb
 8005c90:	08005cbb 	.word	0x08005cbb
 8005c94:	08005ccb 	.word	0x08005ccb
 8005c98:	08005ccb 	.word	0x08005ccb
 8005c9c:	08005ccb 	.word	0x08005ccb
 8005ca0:	08005cc3 	.word	0x08005cc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ca4:	f7fe fb86 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8005ca8:	61f8      	str	r0, [r7, #28]
        break;
 8005caa:	e014      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cac:	f7fe fb98 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8005cb0:	61f8      	str	r0, [r7, #28]
        break;
 8005cb2:	e010      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cb4:	4b4d      	ldr	r3, [pc, #308]	@ (8005dec <UART_SetConfig+0x56c>)
 8005cb6:	61fb      	str	r3, [r7, #28]
        break;
 8005cb8:	e00d      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cba:	f7fe fae3 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 8005cbe:	61f8      	str	r0, [r7, #28]
        break;
 8005cc0:	e009      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cc6:	61fb      	str	r3, [r7, #28]
        break;
 8005cc8:	e005      	b.n	8005cd6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005cd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d077      	beq.n	8005dcc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	005a      	lsls	r2, r3, #1
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	085b      	lsrs	r3, r3, #1
 8005ce6:	441a      	add	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	2b0f      	cmp	r3, #15
 8005cf6:	d916      	bls.n	8005d26 <UART_SetConfig+0x4a6>
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cfe:	d212      	bcs.n	8005d26 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	f023 030f 	bic.w	r3, r3, #15
 8005d08:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	085b      	lsrs	r3, r3, #1
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	8afb      	ldrh	r3, [r7, #22]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	8afa      	ldrh	r2, [r7, #22]
 8005d22:	60da      	str	r2, [r3, #12]
 8005d24:	e052      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d2c:	e04e      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d827      	bhi.n	8005d86 <UART_SetConfig+0x506>
 8005d36:	a201      	add	r2, pc, #4	@ (adr r2, 8005d3c <UART_SetConfig+0x4bc>)
 8005d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3c:	08005d61 	.word	0x08005d61
 8005d40:	08005d69 	.word	0x08005d69
 8005d44:	08005d71 	.word	0x08005d71
 8005d48:	08005d87 	.word	0x08005d87
 8005d4c:	08005d77 	.word	0x08005d77
 8005d50:	08005d87 	.word	0x08005d87
 8005d54:	08005d87 	.word	0x08005d87
 8005d58:	08005d87 	.word	0x08005d87
 8005d5c:	08005d7f 	.word	0x08005d7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d60:	f7fe fb28 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8005d64:	61f8      	str	r0, [r7, #28]
        break;
 8005d66:	e014      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d68:	f7fe fb3a 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8005d6c:	61f8      	str	r0, [r7, #28]
        break;
 8005d6e:	e010      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d70:	4b1e      	ldr	r3, [pc, #120]	@ (8005dec <UART_SetConfig+0x56c>)
 8005d72:	61fb      	str	r3, [r7, #28]
        break;
 8005d74:	e00d      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d76:	f7fe fa85 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 8005d7a:	61f8      	str	r0, [r7, #28]
        break;
 8005d7c:	e009      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d82:	61fb      	str	r3, [r7, #28]
        break;
 8005d84:	e005      	b.n	8005d92 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005d86:	2300      	movs	r3, #0
 8005d88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d90:	bf00      	nop
    }

    if (pclk != 0U)
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d019      	beq.n	8005dcc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	085a      	lsrs	r2, r3, #1
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	441a      	add	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005daa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	2b0f      	cmp	r3, #15
 8005db0:	d909      	bls.n	8005dc6 <UART_SetConfig+0x546>
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005db8:	d205      	bcs.n	8005dc6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60da      	str	r2, [r3, #12]
 8005dc4:	e002      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005dd8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3728      	adds	r7, #40	@ 0x28
 8005de0:	46bd      	mov	sp, r7
 8005de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005de6:	bf00      	nop
 8005de8:	40008000 	.word	0x40008000
 8005dec:	00f42400 	.word	0x00f42400

08005df0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfc:	f003 0308 	and.w	r3, r3, #8
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00a      	beq.n	8005e1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	430a      	orrs	r2, r1
 8005e18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00a      	beq.n	8005e3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00a      	beq.n	8005e5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e62:	f003 0304 	and.w	r3, r3, #4
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00a      	beq.n	8005e80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d00a      	beq.n	8005ea2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	430a      	orrs	r2, r1
 8005ea0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00a      	beq.n	8005ec4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d01a      	beq.n	8005f06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eee:	d10a      	bne.n	8005f06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00a      	beq.n	8005f28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	605a      	str	r2, [r3, #4]
  }
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b098      	sub	sp, #96	@ 0x60
 8005f38:	af02      	add	r7, sp, #8
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f44:	f7fc fdc0 	bl	8002ac8 <HAL_GetTick>
 8005f48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0308 	and.w	r3, r3, #8
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d12e      	bne.n	8005fb6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f60:	2200      	movs	r2, #0
 8005f62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f88c 	bl	8006084 <UART_WaitOnFlagUntilTimeout>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d021      	beq.n	8005fb6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f7a:	e853 3f00 	ldrex	r3, [r3]
 8005f7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f86:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f90:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f92:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f98:	e841 2300 	strex	r3, r2, [r1]
 8005f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1e6      	bne.n	8005f72 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e062      	b.n	800607c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0304 	and.w	r3, r3, #4
 8005fc0:	2b04      	cmp	r3, #4
 8005fc2:	d149      	bne.n	8006058 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fc4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f856 	bl	8006084 <UART_WaitOnFlagUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d03c      	beq.n	8006058 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe6:	e853 3f00 	ldrex	r3, [r3]
 8005fea:	623b      	str	r3, [r7, #32]
   return(result);
 8005fec:	6a3b      	ldr	r3, [r7, #32]
 8005fee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ffc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ffe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006000:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006004:	e841 2300 	strex	r3, r2, [r1]
 8006008:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800600a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1e6      	bne.n	8005fde <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3308      	adds	r3, #8
 8006016:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	e853 3f00 	ldrex	r3, [r3]
 800601e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0301 	bic.w	r3, r3, #1
 8006026:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3308      	adds	r3, #8
 800602e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006030:	61fa      	str	r2, [r7, #28]
 8006032:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006034:	69b9      	ldr	r1, [r7, #24]
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	e841 2300 	strex	r3, r2, [r1]
 800603c:	617b      	str	r3, [r7, #20]
   return(result);
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d1e5      	bne.n	8006010 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2220      	movs	r2, #32
 8006048:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e011      	b.n	800607c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2220      	movs	r2, #32
 800605c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2220      	movs	r2, #32
 8006062:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3758      	adds	r7, #88	@ 0x58
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	603b      	str	r3, [r7, #0]
 8006090:	4613      	mov	r3, r2
 8006092:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006094:	e04f      	b.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609c:	d04b      	beq.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609e:	f7fc fd13 	bl	8002ac8 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	69ba      	ldr	r2, [r7, #24]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d302      	bcc.n	80060b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d101      	bne.n	80060b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e04e      	b.n	8006156 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 0304 	and.w	r3, r3, #4
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d037      	beq.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb2>
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	2b80      	cmp	r3, #128	@ 0x80
 80060ca:	d034      	beq.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb2>
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	2b40      	cmp	r3, #64	@ 0x40
 80060d0:	d031      	beq.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69db      	ldr	r3, [r3, #28]
 80060d8:	f003 0308 	and.w	r3, r3, #8
 80060dc:	2b08      	cmp	r3, #8
 80060de:	d110      	bne.n	8006102 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2208      	movs	r2, #8
 80060e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f000 f838 	bl	800615e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2208      	movs	r2, #8
 80060f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e029      	b.n	8006156 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800610c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006110:	d111      	bne.n	8006136 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800611a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 f81e 	bl	800615e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2220      	movs	r2, #32
 8006126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e00f      	b.n	8006156 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	69da      	ldr	r2, [r3, #28]
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	4013      	ands	r3, r2
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	429a      	cmp	r2, r3
 8006144:	bf0c      	ite	eq
 8006146:	2301      	moveq	r3, #1
 8006148:	2300      	movne	r3, #0
 800614a:	b2db      	uxtb	r3, r3
 800614c:	461a      	mov	r2, r3
 800614e:	79fb      	ldrb	r3, [r7, #7]
 8006150:	429a      	cmp	r2, r3
 8006152:	d0a0      	beq.n	8006096 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}

0800615e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800615e:	b480      	push	{r7}
 8006160:	b095      	sub	sp, #84	@ 0x54
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800616e:	e853 3f00 	ldrex	r3, [r3]
 8006172:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006176:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800617a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	461a      	mov	r2, r3
 8006182:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006184:	643b      	str	r3, [r7, #64]	@ 0x40
 8006186:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006188:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800618a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800618c:	e841 2300 	strex	r3, r2, [r1]
 8006190:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1e6      	bne.n	8006166 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3308      	adds	r3, #8
 800619e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a0:	6a3b      	ldr	r3, [r7, #32]
 80061a2:	e853 3f00 	ldrex	r3, [r3]
 80061a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	f023 0301 	bic.w	r3, r3, #1
 80061ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	3308      	adds	r3, #8
 80061b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061c0:	e841 2300 	strex	r3, r2, [r1]
 80061c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1e5      	bne.n	8006198 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d118      	bne.n	8006206 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	e853 3f00 	ldrex	r3, [r3]
 80061e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f023 0310 	bic.w	r3, r3, #16
 80061e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	461a      	mov	r2, r3
 80061f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061f2:	61bb      	str	r3, [r7, #24]
 80061f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f6:	6979      	ldr	r1, [r7, #20]
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	e841 2300 	strex	r3, r2, [r1]
 80061fe:	613b      	str	r3, [r7, #16]
   return(result);
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1e6      	bne.n	80061d4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2220      	movs	r2, #32
 800620a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800621a:	bf00      	nop
 800621c:	3754      	adds	r7, #84	@ 0x54
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
	...

08006228 <srand>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4b10      	ldr	r3, [pc, #64]	@ (800626c <srand+0x44>)
 800622c:	681d      	ldr	r5, [r3, #0]
 800622e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006230:	4604      	mov	r4, r0
 8006232:	b9b3      	cbnz	r3, 8006262 <srand+0x3a>
 8006234:	2018      	movs	r0, #24
 8006236:	f000 facd 	bl	80067d4 <malloc>
 800623a:	4602      	mov	r2, r0
 800623c:	6328      	str	r0, [r5, #48]	@ 0x30
 800623e:	b920      	cbnz	r0, 800624a <srand+0x22>
 8006240:	4b0b      	ldr	r3, [pc, #44]	@ (8006270 <srand+0x48>)
 8006242:	480c      	ldr	r0, [pc, #48]	@ (8006274 <srand+0x4c>)
 8006244:	2146      	movs	r1, #70	@ 0x46
 8006246:	f000 fa5d 	bl	8006704 <__assert_func>
 800624a:	490b      	ldr	r1, [pc, #44]	@ (8006278 <srand+0x50>)
 800624c:	4b0b      	ldr	r3, [pc, #44]	@ (800627c <srand+0x54>)
 800624e:	e9c0 1300 	strd	r1, r3, [r0]
 8006252:	4b0b      	ldr	r3, [pc, #44]	@ (8006280 <srand+0x58>)
 8006254:	6083      	str	r3, [r0, #8]
 8006256:	230b      	movs	r3, #11
 8006258:	8183      	strh	r3, [r0, #12]
 800625a:	2100      	movs	r1, #0
 800625c:	2001      	movs	r0, #1
 800625e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006262:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006264:	2200      	movs	r2, #0
 8006266:	611c      	str	r4, [r3, #16]
 8006268:	615a      	str	r2, [r3, #20]
 800626a:	bd38      	pop	{r3, r4, r5, pc}
 800626c:	20000038 	.word	0x20000038
 8006270:	0800ae80 	.word	0x0800ae80
 8006274:	0800ae97 	.word	0x0800ae97
 8006278:	abcd330e 	.word	0xabcd330e
 800627c:	e66d1234 	.word	0xe66d1234
 8006280:	0005deec 	.word	0x0005deec

08006284 <rand>:
 8006284:	4b16      	ldr	r3, [pc, #88]	@ (80062e0 <rand+0x5c>)
 8006286:	b510      	push	{r4, lr}
 8006288:	681c      	ldr	r4, [r3, #0]
 800628a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800628c:	b9b3      	cbnz	r3, 80062bc <rand+0x38>
 800628e:	2018      	movs	r0, #24
 8006290:	f000 faa0 	bl	80067d4 <malloc>
 8006294:	4602      	mov	r2, r0
 8006296:	6320      	str	r0, [r4, #48]	@ 0x30
 8006298:	b920      	cbnz	r0, 80062a4 <rand+0x20>
 800629a:	4b12      	ldr	r3, [pc, #72]	@ (80062e4 <rand+0x60>)
 800629c:	4812      	ldr	r0, [pc, #72]	@ (80062e8 <rand+0x64>)
 800629e:	2152      	movs	r1, #82	@ 0x52
 80062a0:	f000 fa30 	bl	8006704 <__assert_func>
 80062a4:	4911      	ldr	r1, [pc, #68]	@ (80062ec <rand+0x68>)
 80062a6:	4b12      	ldr	r3, [pc, #72]	@ (80062f0 <rand+0x6c>)
 80062a8:	e9c0 1300 	strd	r1, r3, [r0]
 80062ac:	4b11      	ldr	r3, [pc, #68]	@ (80062f4 <rand+0x70>)
 80062ae:	6083      	str	r3, [r0, #8]
 80062b0:	230b      	movs	r3, #11
 80062b2:	8183      	strh	r3, [r0, #12]
 80062b4:	2100      	movs	r1, #0
 80062b6:	2001      	movs	r0, #1
 80062b8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80062bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80062be:	480e      	ldr	r0, [pc, #56]	@ (80062f8 <rand+0x74>)
 80062c0:	690b      	ldr	r3, [r1, #16]
 80062c2:	694c      	ldr	r4, [r1, #20]
 80062c4:	4a0d      	ldr	r2, [pc, #52]	@ (80062fc <rand+0x78>)
 80062c6:	4358      	muls	r0, r3
 80062c8:	fb02 0004 	mla	r0, r2, r4, r0
 80062cc:	fba3 3202 	umull	r3, r2, r3, r2
 80062d0:	3301      	adds	r3, #1
 80062d2:	eb40 0002 	adc.w	r0, r0, r2
 80062d6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80062da:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80062de:	bd10      	pop	{r4, pc}
 80062e0:	20000038 	.word	0x20000038
 80062e4:	0800ae80 	.word	0x0800ae80
 80062e8:	0800ae97 	.word	0x0800ae97
 80062ec:	abcd330e 	.word	0xabcd330e
 80062f0:	e66d1234 	.word	0xe66d1234
 80062f4:	0005deec 	.word	0x0005deec
 80062f8:	5851f42d 	.word	0x5851f42d
 80062fc:	4c957f2d 	.word	0x4c957f2d

08006300 <std>:
 8006300:	2300      	movs	r3, #0
 8006302:	b510      	push	{r4, lr}
 8006304:	4604      	mov	r4, r0
 8006306:	e9c0 3300 	strd	r3, r3, [r0]
 800630a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800630e:	6083      	str	r3, [r0, #8]
 8006310:	8181      	strh	r1, [r0, #12]
 8006312:	6643      	str	r3, [r0, #100]	@ 0x64
 8006314:	81c2      	strh	r2, [r0, #14]
 8006316:	6183      	str	r3, [r0, #24]
 8006318:	4619      	mov	r1, r3
 800631a:	2208      	movs	r2, #8
 800631c:	305c      	adds	r0, #92	@ 0x5c
 800631e:	f000 f966 	bl	80065ee <memset>
 8006322:	4b0d      	ldr	r3, [pc, #52]	@ (8006358 <std+0x58>)
 8006324:	6263      	str	r3, [r4, #36]	@ 0x24
 8006326:	4b0d      	ldr	r3, [pc, #52]	@ (800635c <std+0x5c>)
 8006328:	62a3      	str	r3, [r4, #40]	@ 0x28
 800632a:	4b0d      	ldr	r3, [pc, #52]	@ (8006360 <std+0x60>)
 800632c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800632e:	4b0d      	ldr	r3, [pc, #52]	@ (8006364 <std+0x64>)
 8006330:	6323      	str	r3, [r4, #48]	@ 0x30
 8006332:	4b0d      	ldr	r3, [pc, #52]	@ (8006368 <std+0x68>)
 8006334:	6224      	str	r4, [r4, #32]
 8006336:	429c      	cmp	r4, r3
 8006338:	d006      	beq.n	8006348 <std+0x48>
 800633a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800633e:	4294      	cmp	r4, r2
 8006340:	d002      	beq.n	8006348 <std+0x48>
 8006342:	33d0      	adds	r3, #208	@ 0xd0
 8006344:	429c      	cmp	r4, r3
 8006346:	d105      	bne.n	8006354 <std+0x54>
 8006348:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800634c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006350:	f000 b9c6 	b.w	80066e0 <__retarget_lock_init_recursive>
 8006354:	bd10      	pop	{r4, pc}
 8006356:	bf00      	nop
 8006358:	08006535 	.word	0x08006535
 800635c:	08006557 	.word	0x08006557
 8006360:	0800658f 	.word	0x0800658f
 8006364:	080065b3 	.word	0x080065b3
 8006368:	20000650 	.word	0x20000650

0800636c <stdio_exit_handler>:
 800636c:	4a02      	ldr	r2, [pc, #8]	@ (8006378 <stdio_exit_handler+0xc>)
 800636e:	4903      	ldr	r1, [pc, #12]	@ (800637c <stdio_exit_handler+0x10>)
 8006370:	4803      	ldr	r0, [pc, #12]	@ (8006380 <stdio_exit_handler+0x14>)
 8006372:	f000 b869 	b.w	8006448 <_fwalk_sglue>
 8006376:	bf00      	nop
 8006378:	2000002c 	.word	0x2000002c
 800637c:	08007011 	.word	0x08007011
 8006380:	2000003c 	.word	0x2000003c

08006384 <cleanup_stdio>:
 8006384:	6841      	ldr	r1, [r0, #4]
 8006386:	4b0c      	ldr	r3, [pc, #48]	@ (80063b8 <cleanup_stdio+0x34>)
 8006388:	4299      	cmp	r1, r3
 800638a:	b510      	push	{r4, lr}
 800638c:	4604      	mov	r4, r0
 800638e:	d001      	beq.n	8006394 <cleanup_stdio+0x10>
 8006390:	f000 fe3e 	bl	8007010 <_fflush_r>
 8006394:	68a1      	ldr	r1, [r4, #8]
 8006396:	4b09      	ldr	r3, [pc, #36]	@ (80063bc <cleanup_stdio+0x38>)
 8006398:	4299      	cmp	r1, r3
 800639a:	d002      	beq.n	80063a2 <cleanup_stdio+0x1e>
 800639c:	4620      	mov	r0, r4
 800639e:	f000 fe37 	bl	8007010 <_fflush_r>
 80063a2:	68e1      	ldr	r1, [r4, #12]
 80063a4:	4b06      	ldr	r3, [pc, #24]	@ (80063c0 <cleanup_stdio+0x3c>)
 80063a6:	4299      	cmp	r1, r3
 80063a8:	d004      	beq.n	80063b4 <cleanup_stdio+0x30>
 80063aa:	4620      	mov	r0, r4
 80063ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063b0:	f000 be2e 	b.w	8007010 <_fflush_r>
 80063b4:	bd10      	pop	{r4, pc}
 80063b6:	bf00      	nop
 80063b8:	20000650 	.word	0x20000650
 80063bc:	200006b8 	.word	0x200006b8
 80063c0:	20000720 	.word	0x20000720

080063c4 <global_stdio_init.part.0>:
 80063c4:	b510      	push	{r4, lr}
 80063c6:	4b0b      	ldr	r3, [pc, #44]	@ (80063f4 <global_stdio_init.part.0+0x30>)
 80063c8:	4c0b      	ldr	r4, [pc, #44]	@ (80063f8 <global_stdio_init.part.0+0x34>)
 80063ca:	4a0c      	ldr	r2, [pc, #48]	@ (80063fc <global_stdio_init.part.0+0x38>)
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	4620      	mov	r0, r4
 80063d0:	2200      	movs	r2, #0
 80063d2:	2104      	movs	r1, #4
 80063d4:	f7ff ff94 	bl	8006300 <std>
 80063d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80063dc:	2201      	movs	r2, #1
 80063de:	2109      	movs	r1, #9
 80063e0:	f7ff ff8e 	bl	8006300 <std>
 80063e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80063e8:	2202      	movs	r2, #2
 80063ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063ee:	2112      	movs	r1, #18
 80063f0:	f7ff bf86 	b.w	8006300 <std>
 80063f4:	20000788 	.word	0x20000788
 80063f8:	20000650 	.word	0x20000650
 80063fc:	0800636d 	.word	0x0800636d

08006400 <__sfp_lock_acquire>:
 8006400:	4801      	ldr	r0, [pc, #4]	@ (8006408 <__sfp_lock_acquire+0x8>)
 8006402:	f000 b96e 	b.w	80066e2 <__retarget_lock_acquire_recursive>
 8006406:	bf00      	nop
 8006408:	20000791 	.word	0x20000791

0800640c <__sfp_lock_release>:
 800640c:	4801      	ldr	r0, [pc, #4]	@ (8006414 <__sfp_lock_release+0x8>)
 800640e:	f000 b969 	b.w	80066e4 <__retarget_lock_release_recursive>
 8006412:	bf00      	nop
 8006414:	20000791 	.word	0x20000791

08006418 <__sinit>:
 8006418:	b510      	push	{r4, lr}
 800641a:	4604      	mov	r4, r0
 800641c:	f7ff fff0 	bl	8006400 <__sfp_lock_acquire>
 8006420:	6a23      	ldr	r3, [r4, #32]
 8006422:	b11b      	cbz	r3, 800642c <__sinit+0x14>
 8006424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006428:	f7ff bff0 	b.w	800640c <__sfp_lock_release>
 800642c:	4b04      	ldr	r3, [pc, #16]	@ (8006440 <__sinit+0x28>)
 800642e:	6223      	str	r3, [r4, #32]
 8006430:	4b04      	ldr	r3, [pc, #16]	@ (8006444 <__sinit+0x2c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1f5      	bne.n	8006424 <__sinit+0xc>
 8006438:	f7ff ffc4 	bl	80063c4 <global_stdio_init.part.0>
 800643c:	e7f2      	b.n	8006424 <__sinit+0xc>
 800643e:	bf00      	nop
 8006440:	08006385 	.word	0x08006385
 8006444:	20000788 	.word	0x20000788

08006448 <_fwalk_sglue>:
 8006448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800644c:	4607      	mov	r7, r0
 800644e:	4688      	mov	r8, r1
 8006450:	4614      	mov	r4, r2
 8006452:	2600      	movs	r6, #0
 8006454:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006458:	f1b9 0901 	subs.w	r9, r9, #1
 800645c:	d505      	bpl.n	800646a <_fwalk_sglue+0x22>
 800645e:	6824      	ldr	r4, [r4, #0]
 8006460:	2c00      	cmp	r4, #0
 8006462:	d1f7      	bne.n	8006454 <_fwalk_sglue+0xc>
 8006464:	4630      	mov	r0, r6
 8006466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800646a:	89ab      	ldrh	r3, [r5, #12]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d907      	bls.n	8006480 <_fwalk_sglue+0x38>
 8006470:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006474:	3301      	adds	r3, #1
 8006476:	d003      	beq.n	8006480 <_fwalk_sglue+0x38>
 8006478:	4629      	mov	r1, r5
 800647a:	4638      	mov	r0, r7
 800647c:	47c0      	blx	r8
 800647e:	4306      	orrs	r6, r0
 8006480:	3568      	adds	r5, #104	@ 0x68
 8006482:	e7e9      	b.n	8006458 <_fwalk_sglue+0x10>

08006484 <sniprintf>:
 8006484:	b40c      	push	{r2, r3}
 8006486:	b530      	push	{r4, r5, lr}
 8006488:	4b18      	ldr	r3, [pc, #96]	@ (80064ec <sniprintf+0x68>)
 800648a:	1e0c      	subs	r4, r1, #0
 800648c:	681d      	ldr	r5, [r3, #0]
 800648e:	b09d      	sub	sp, #116	@ 0x74
 8006490:	da08      	bge.n	80064a4 <sniprintf+0x20>
 8006492:	238b      	movs	r3, #139	@ 0x8b
 8006494:	602b      	str	r3, [r5, #0]
 8006496:	f04f 30ff 	mov.w	r0, #4294967295
 800649a:	b01d      	add	sp, #116	@ 0x74
 800649c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064a0:	b002      	add	sp, #8
 80064a2:	4770      	bx	lr
 80064a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80064a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80064ac:	f04f 0300 	mov.w	r3, #0
 80064b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80064b2:	bf14      	ite	ne
 80064b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80064b8:	4623      	moveq	r3, r4
 80064ba:	9304      	str	r3, [sp, #16]
 80064bc:	9307      	str	r3, [sp, #28]
 80064be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80064c2:	9002      	str	r0, [sp, #8]
 80064c4:	9006      	str	r0, [sp, #24]
 80064c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80064ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80064cc:	ab21      	add	r3, sp, #132	@ 0x84
 80064ce:	a902      	add	r1, sp, #8
 80064d0:	4628      	mov	r0, r5
 80064d2:	9301      	str	r3, [sp, #4]
 80064d4:	f000 fa90 	bl	80069f8 <_svfiprintf_r>
 80064d8:	1c43      	adds	r3, r0, #1
 80064da:	bfbc      	itt	lt
 80064dc:	238b      	movlt	r3, #139	@ 0x8b
 80064de:	602b      	strlt	r3, [r5, #0]
 80064e0:	2c00      	cmp	r4, #0
 80064e2:	d0da      	beq.n	800649a <sniprintf+0x16>
 80064e4:	9b02      	ldr	r3, [sp, #8]
 80064e6:	2200      	movs	r2, #0
 80064e8:	701a      	strb	r2, [r3, #0]
 80064ea:	e7d6      	b.n	800649a <sniprintf+0x16>
 80064ec:	20000038 	.word	0x20000038

080064f0 <siprintf>:
 80064f0:	b40e      	push	{r1, r2, r3}
 80064f2:	b510      	push	{r4, lr}
 80064f4:	b09d      	sub	sp, #116	@ 0x74
 80064f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80064f8:	9002      	str	r0, [sp, #8]
 80064fa:	9006      	str	r0, [sp, #24]
 80064fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006500:	480a      	ldr	r0, [pc, #40]	@ (800652c <siprintf+0x3c>)
 8006502:	9107      	str	r1, [sp, #28]
 8006504:	9104      	str	r1, [sp, #16]
 8006506:	490a      	ldr	r1, [pc, #40]	@ (8006530 <siprintf+0x40>)
 8006508:	f853 2b04 	ldr.w	r2, [r3], #4
 800650c:	9105      	str	r1, [sp, #20]
 800650e:	2400      	movs	r4, #0
 8006510:	a902      	add	r1, sp, #8
 8006512:	6800      	ldr	r0, [r0, #0]
 8006514:	9301      	str	r3, [sp, #4]
 8006516:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006518:	f000 fa6e 	bl	80069f8 <_svfiprintf_r>
 800651c:	9b02      	ldr	r3, [sp, #8]
 800651e:	701c      	strb	r4, [r3, #0]
 8006520:	b01d      	add	sp, #116	@ 0x74
 8006522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006526:	b003      	add	sp, #12
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	20000038 	.word	0x20000038
 8006530:	ffff0208 	.word	0xffff0208

08006534 <__sread>:
 8006534:	b510      	push	{r4, lr}
 8006536:	460c      	mov	r4, r1
 8006538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800653c:	f000 f882 	bl	8006644 <_read_r>
 8006540:	2800      	cmp	r0, #0
 8006542:	bfab      	itete	ge
 8006544:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006546:	89a3      	ldrhlt	r3, [r4, #12]
 8006548:	181b      	addge	r3, r3, r0
 800654a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800654e:	bfac      	ite	ge
 8006550:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006552:	81a3      	strhlt	r3, [r4, #12]
 8006554:	bd10      	pop	{r4, pc}

08006556 <__swrite>:
 8006556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800655a:	461f      	mov	r7, r3
 800655c:	898b      	ldrh	r3, [r1, #12]
 800655e:	05db      	lsls	r3, r3, #23
 8006560:	4605      	mov	r5, r0
 8006562:	460c      	mov	r4, r1
 8006564:	4616      	mov	r6, r2
 8006566:	d505      	bpl.n	8006574 <__swrite+0x1e>
 8006568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800656c:	2302      	movs	r3, #2
 800656e:	2200      	movs	r2, #0
 8006570:	f000 f856 	bl	8006620 <_lseek_r>
 8006574:	89a3      	ldrh	r3, [r4, #12]
 8006576:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800657a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800657e:	81a3      	strh	r3, [r4, #12]
 8006580:	4632      	mov	r2, r6
 8006582:	463b      	mov	r3, r7
 8006584:	4628      	mov	r0, r5
 8006586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800658a:	f000 b86d 	b.w	8006668 <_write_r>

0800658e <__sseek>:
 800658e:	b510      	push	{r4, lr}
 8006590:	460c      	mov	r4, r1
 8006592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006596:	f000 f843 	bl	8006620 <_lseek_r>
 800659a:	1c43      	adds	r3, r0, #1
 800659c:	89a3      	ldrh	r3, [r4, #12]
 800659e:	bf15      	itete	ne
 80065a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065aa:	81a3      	strheq	r3, [r4, #12]
 80065ac:	bf18      	it	ne
 80065ae:	81a3      	strhne	r3, [r4, #12]
 80065b0:	bd10      	pop	{r4, pc}

080065b2 <__sclose>:
 80065b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b6:	f000 b823 	b.w	8006600 <_close_r>

080065ba <memmove>:
 80065ba:	4288      	cmp	r0, r1
 80065bc:	b510      	push	{r4, lr}
 80065be:	eb01 0402 	add.w	r4, r1, r2
 80065c2:	d902      	bls.n	80065ca <memmove+0x10>
 80065c4:	4284      	cmp	r4, r0
 80065c6:	4623      	mov	r3, r4
 80065c8:	d807      	bhi.n	80065da <memmove+0x20>
 80065ca:	1e43      	subs	r3, r0, #1
 80065cc:	42a1      	cmp	r1, r4
 80065ce:	d008      	beq.n	80065e2 <memmove+0x28>
 80065d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065d8:	e7f8      	b.n	80065cc <memmove+0x12>
 80065da:	4402      	add	r2, r0
 80065dc:	4601      	mov	r1, r0
 80065de:	428a      	cmp	r2, r1
 80065e0:	d100      	bne.n	80065e4 <memmove+0x2a>
 80065e2:	bd10      	pop	{r4, pc}
 80065e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80065ec:	e7f7      	b.n	80065de <memmove+0x24>

080065ee <memset>:
 80065ee:	4402      	add	r2, r0
 80065f0:	4603      	mov	r3, r0
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d100      	bne.n	80065f8 <memset+0xa>
 80065f6:	4770      	bx	lr
 80065f8:	f803 1b01 	strb.w	r1, [r3], #1
 80065fc:	e7f9      	b.n	80065f2 <memset+0x4>
	...

08006600 <_close_r>:
 8006600:	b538      	push	{r3, r4, r5, lr}
 8006602:	4d06      	ldr	r5, [pc, #24]	@ (800661c <_close_r+0x1c>)
 8006604:	2300      	movs	r3, #0
 8006606:	4604      	mov	r4, r0
 8006608:	4608      	mov	r0, r1
 800660a:	602b      	str	r3, [r5, #0]
 800660c:	f7fc f945 	bl	800289a <_close>
 8006610:	1c43      	adds	r3, r0, #1
 8006612:	d102      	bne.n	800661a <_close_r+0x1a>
 8006614:	682b      	ldr	r3, [r5, #0]
 8006616:	b103      	cbz	r3, 800661a <_close_r+0x1a>
 8006618:	6023      	str	r3, [r4, #0]
 800661a:	bd38      	pop	{r3, r4, r5, pc}
 800661c:	2000078c 	.word	0x2000078c

08006620 <_lseek_r>:
 8006620:	b538      	push	{r3, r4, r5, lr}
 8006622:	4d07      	ldr	r5, [pc, #28]	@ (8006640 <_lseek_r+0x20>)
 8006624:	4604      	mov	r4, r0
 8006626:	4608      	mov	r0, r1
 8006628:	4611      	mov	r1, r2
 800662a:	2200      	movs	r2, #0
 800662c:	602a      	str	r2, [r5, #0]
 800662e:	461a      	mov	r2, r3
 8006630:	f7fc f95a 	bl	80028e8 <_lseek>
 8006634:	1c43      	adds	r3, r0, #1
 8006636:	d102      	bne.n	800663e <_lseek_r+0x1e>
 8006638:	682b      	ldr	r3, [r5, #0]
 800663a:	b103      	cbz	r3, 800663e <_lseek_r+0x1e>
 800663c:	6023      	str	r3, [r4, #0]
 800663e:	bd38      	pop	{r3, r4, r5, pc}
 8006640:	2000078c 	.word	0x2000078c

08006644 <_read_r>:
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4d07      	ldr	r5, [pc, #28]	@ (8006664 <_read_r+0x20>)
 8006648:	4604      	mov	r4, r0
 800664a:	4608      	mov	r0, r1
 800664c:	4611      	mov	r1, r2
 800664e:	2200      	movs	r2, #0
 8006650:	602a      	str	r2, [r5, #0]
 8006652:	461a      	mov	r2, r3
 8006654:	f7fc f8e8 	bl	8002828 <_read>
 8006658:	1c43      	adds	r3, r0, #1
 800665a:	d102      	bne.n	8006662 <_read_r+0x1e>
 800665c:	682b      	ldr	r3, [r5, #0]
 800665e:	b103      	cbz	r3, 8006662 <_read_r+0x1e>
 8006660:	6023      	str	r3, [r4, #0]
 8006662:	bd38      	pop	{r3, r4, r5, pc}
 8006664:	2000078c 	.word	0x2000078c

08006668 <_write_r>:
 8006668:	b538      	push	{r3, r4, r5, lr}
 800666a:	4d07      	ldr	r5, [pc, #28]	@ (8006688 <_write_r+0x20>)
 800666c:	4604      	mov	r4, r0
 800666e:	4608      	mov	r0, r1
 8006670:	4611      	mov	r1, r2
 8006672:	2200      	movs	r2, #0
 8006674:	602a      	str	r2, [r5, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	f7fc f8f3 	bl	8002862 <_write>
 800667c:	1c43      	adds	r3, r0, #1
 800667e:	d102      	bne.n	8006686 <_write_r+0x1e>
 8006680:	682b      	ldr	r3, [r5, #0]
 8006682:	b103      	cbz	r3, 8006686 <_write_r+0x1e>
 8006684:	6023      	str	r3, [r4, #0]
 8006686:	bd38      	pop	{r3, r4, r5, pc}
 8006688:	2000078c 	.word	0x2000078c

0800668c <__errno>:
 800668c:	4b01      	ldr	r3, [pc, #4]	@ (8006694 <__errno+0x8>)
 800668e:	6818      	ldr	r0, [r3, #0]
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20000038 	.word	0x20000038

08006698 <__libc_init_array>:
 8006698:	b570      	push	{r4, r5, r6, lr}
 800669a:	4d0d      	ldr	r5, [pc, #52]	@ (80066d0 <__libc_init_array+0x38>)
 800669c:	4c0d      	ldr	r4, [pc, #52]	@ (80066d4 <__libc_init_array+0x3c>)
 800669e:	1b64      	subs	r4, r4, r5
 80066a0:	10a4      	asrs	r4, r4, #2
 80066a2:	2600      	movs	r6, #0
 80066a4:	42a6      	cmp	r6, r4
 80066a6:	d109      	bne.n	80066bc <__libc_init_array+0x24>
 80066a8:	4d0b      	ldr	r5, [pc, #44]	@ (80066d8 <__libc_init_array+0x40>)
 80066aa:	4c0c      	ldr	r4, [pc, #48]	@ (80066dc <__libc_init_array+0x44>)
 80066ac:	f000 ffd4 	bl	8007658 <_init>
 80066b0:	1b64      	subs	r4, r4, r5
 80066b2:	10a4      	asrs	r4, r4, #2
 80066b4:	2600      	movs	r6, #0
 80066b6:	42a6      	cmp	r6, r4
 80066b8:	d105      	bne.n	80066c6 <__libc_init_array+0x2e>
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80066c0:	4798      	blx	r3
 80066c2:	3601      	adds	r6, #1
 80066c4:	e7ee      	b.n	80066a4 <__libc_init_array+0xc>
 80066c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ca:	4798      	blx	r3
 80066cc:	3601      	adds	r6, #1
 80066ce:	e7f2      	b.n	80066b6 <__libc_init_array+0x1e>
 80066d0:	0800af68 	.word	0x0800af68
 80066d4:	0800af68 	.word	0x0800af68
 80066d8:	0800af68 	.word	0x0800af68
 80066dc:	0800af6c 	.word	0x0800af6c

080066e0 <__retarget_lock_init_recursive>:
 80066e0:	4770      	bx	lr

080066e2 <__retarget_lock_acquire_recursive>:
 80066e2:	4770      	bx	lr

080066e4 <__retarget_lock_release_recursive>:
 80066e4:	4770      	bx	lr

080066e6 <memcpy>:
 80066e6:	440a      	add	r2, r1
 80066e8:	4291      	cmp	r1, r2
 80066ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80066ee:	d100      	bne.n	80066f2 <memcpy+0xc>
 80066f0:	4770      	bx	lr
 80066f2:	b510      	push	{r4, lr}
 80066f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066fc:	4291      	cmp	r1, r2
 80066fe:	d1f9      	bne.n	80066f4 <memcpy+0xe>
 8006700:	bd10      	pop	{r4, pc}
	...

08006704 <__assert_func>:
 8006704:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006706:	4614      	mov	r4, r2
 8006708:	461a      	mov	r2, r3
 800670a:	4b09      	ldr	r3, [pc, #36]	@ (8006730 <__assert_func+0x2c>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4605      	mov	r5, r0
 8006710:	68d8      	ldr	r0, [r3, #12]
 8006712:	b14c      	cbz	r4, 8006728 <__assert_func+0x24>
 8006714:	4b07      	ldr	r3, [pc, #28]	@ (8006734 <__assert_func+0x30>)
 8006716:	9100      	str	r1, [sp, #0]
 8006718:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800671c:	4906      	ldr	r1, [pc, #24]	@ (8006738 <__assert_func+0x34>)
 800671e:	462b      	mov	r3, r5
 8006720:	f000 fc9e 	bl	8007060 <fiprintf>
 8006724:	f000 fcbe 	bl	80070a4 <abort>
 8006728:	4b04      	ldr	r3, [pc, #16]	@ (800673c <__assert_func+0x38>)
 800672a:	461c      	mov	r4, r3
 800672c:	e7f3      	b.n	8006716 <__assert_func+0x12>
 800672e:	bf00      	nop
 8006730:	20000038 	.word	0x20000038
 8006734:	0800aeef 	.word	0x0800aeef
 8006738:	0800aefc 	.word	0x0800aefc
 800673c:	0800af2a 	.word	0x0800af2a

08006740 <_free_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4605      	mov	r5, r0
 8006744:	2900      	cmp	r1, #0
 8006746:	d041      	beq.n	80067cc <_free_r+0x8c>
 8006748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800674c:	1f0c      	subs	r4, r1, #4
 800674e:	2b00      	cmp	r3, #0
 8006750:	bfb8      	it	lt
 8006752:	18e4      	addlt	r4, r4, r3
 8006754:	f000 f8e8 	bl	8006928 <__malloc_lock>
 8006758:	4a1d      	ldr	r2, [pc, #116]	@ (80067d0 <_free_r+0x90>)
 800675a:	6813      	ldr	r3, [r2, #0]
 800675c:	b933      	cbnz	r3, 800676c <_free_r+0x2c>
 800675e:	6063      	str	r3, [r4, #4]
 8006760:	6014      	str	r4, [r2, #0]
 8006762:	4628      	mov	r0, r5
 8006764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006768:	f000 b8e4 	b.w	8006934 <__malloc_unlock>
 800676c:	42a3      	cmp	r3, r4
 800676e:	d908      	bls.n	8006782 <_free_r+0x42>
 8006770:	6820      	ldr	r0, [r4, #0]
 8006772:	1821      	adds	r1, r4, r0
 8006774:	428b      	cmp	r3, r1
 8006776:	bf01      	itttt	eq
 8006778:	6819      	ldreq	r1, [r3, #0]
 800677a:	685b      	ldreq	r3, [r3, #4]
 800677c:	1809      	addeq	r1, r1, r0
 800677e:	6021      	streq	r1, [r4, #0]
 8006780:	e7ed      	b.n	800675e <_free_r+0x1e>
 8006782:	461a      	mov	r2, r3
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	b10b      	cbz	r3, 800678c <_free_r+0x4c>
 8006788:	42a3      	cmp	r3, r4
 800678a:	d9fa      	bls.n	8006782 <_free_r+0x42>
 800678c:	6811      	ldr	r1, [r2, #0]
 800678e:	1850      	adds	r0, r2, r1
 8006790:	42a0      	cmp	r0, r4
 8006792:	d10b      	bne.n	80067ac <_free_r+0x6c>
 8006794:	6820      	ldr	r0, [r4, #0]
 8006796:	4401      	add	r1, r0
 8006798:	1850      	adds	r0, r2, r1
 800679a:	4283      	cmp	r3, r0
 800679c:	6011      	str	r1, [r2, #0]
 800679e:	d1e0      	bne.n	8006762 <_free_r+0x22>
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	6053      	str	r3, [r2, #4]
 80067a6:	4408      	add	r0, r1
 80067a8:	6010      	str	r0, [r2, #0]
 80067aa:	e7da      	b.n	8006762 <_free_r+0x22>
 80067ac:	d902      	bls.n	80067b4 <_free_r+0x74>
 80067ae:	230c      	movs	r3, #12
 80067b0:	602b      	str	r3, [r5, #0]
 80067b2:	e7d6      	b.n	8006762 <_free_r+0x22>
 80067b4:	6820      	ldr	r0, [r4, #0]
 80067b6:	1821      	adds	r1, r4, r0
 80067b8:	428b      	cmp	r3, r1
 80067ba:	bf04      	itt	eq
 80067bc:	6819      	ldreq	r1, [r3, #0]
 80067be:	685b      	ldreq	r3, [r3, #4]
 80067c0:	6063      	str	r3, [r4, #4]
 80067c2:	bf04      	itt	eq
 80067c4:	1809      	addeq	r1, r1, r0
 80067c6:	6021      	streq	r1, [r4, #0]
 80067c8:	6054      	str	r4, [r2, #4]
 80067ca:	e7ca      	b.n	8006762 <_free_r+0x22>
 80067cc:	bd38      	pop	{r3, r4, r5, pc}
 80067ce:	bf00      	nop
 80067d0:	20000798 	.word	0x20000798

080067d4 <malloc>:
 80067d4:	4b02      	ldr	r3, [pc, #8]	@ (80067e0 <malloc+0xc>)
 80067d6:	4601      	mov	r1, r0
 80067d8:	6818      	ldr	r0, [r3, #0]
 80067da:	f000 b825 	b.w	8006828 <_malloc_r>
 80067de:	bf00      	nop
 80067e0:	20000038 	.word	0x20000038

080067e4 <sbrk_aligned>:
 80067e4:	b570      	push	{r4, r5, r6, lr}
 80067e6:	4e0f      	ldr	r6, [pc, #60]	@ (8006824 <sbrk_aligned+0x40>)
 80067e8:	460c      	mov	r4, r1
 80067ea:	6831      	ldr	r1, [r6, #0]
 80067ec:	4605      	mov	r5, r0
 80067ee:	b911      	cbnz	r1, 80067f6 <sbrk_aligned+0x12>
 80067f0:	f000 fc48 	bl	8007084 <_sbrk_r>
 80067f4:	6030      	str	r0, [r6, #0]
 80067f6:	4621      	mov	r1, r4
 80067f8:	4628      	mov	r0, r5
 80067fa:	f000 fc43 	bl	8007084 <_sbrk_r>
 80067fe:	1c43      	adds	r3, r0, #1
 8006800:	d103      	bne.n	800680a <sbrk_aligned+0x26>
 8006802:	f04f 34ff 	mov.w	r4, #4294967295
 8006806:	4620      	mov	r0, r4
 8006808:	bd70      	pop	{r4, r5, r6, pc}
 800680a:	1cc4      	adds	r4, r0, #3
 800680c:	f024 0403 	bic.w	r4, r4, #3
 8006810:	42a0      	cmp	r0, r4
 8006812:	d0f8      	beq.n	8006806 <sbrk_aligned+0x22>
 8006814:	1a21      	subs	r1, r4, r0
 8006816:	4628      	mov	r0, r5
 8006818:	f000 fc34 	bl	8007084 <_sbrk_r>
 800681c:	3001      	adds	r0, #1
 800681e:	d1f2      	bne.n	8006806 <sbrk_aligned+0x22>
 8006820:	e7ef      	b.n	8006802 <sbrk_aligned+0x1e>
 8006822:	bf00      	nop
 8006824:	20000794 	.word	0x20000794

08006828 <_malloc_r>:
 8006828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800682c:	1ccd      	adds	r5, r1, #3
 800682e:	f025 0503 	bic.w	r5, r5, #3
 8006832:	3508      	adds	r5, #8
 8006834:	2d0c      	cmp	r5, #12
 8006836:	bf38      	it	cc
 8006838:	250c      	movcc	r5, #12
 800683a:	2d00      	cmp	r5, #0
 800683c:	4606      	mov	r6, r0
 800683e:	db01      	blt.n	8006844 <_malloc_r+0x1c>
 8006840:	42a9      	cmp	r1, r5
 8006842:	d904      	bls.n	800684e <_malloc_r+0x26>
 8006844:	230c      	movs	r3, #12
 8006846:	6033      	str	r3, [r6, #0]
 8006848:	2000      	movs	r0, #0
 800684a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800684e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006924 <_malloc_r+0xfc>
 8006852:	f000 f869 	bl	8006928 <__malloc_lock>
 8006856:	f8d8 3000 	ldr.w	r3, [r8]
 800685a:	461c      	mov	r4, r3
 800685c:	bb44      	cbnz	r4, 80068b0 <_malloc_r+0x88>
 800685e:	4629      	mov	r1, r5
 8006860:	4630      	mov	r0, r6
 8006862:	f7ff ffbf 	bl	80067e4 <sbrk_aligned>
 8006866:	1c43      	adds	r3, r0, #1
 8006868:	4604      	mov	r4, r0
 800686a:	d158      	bne.n	800691e <_malloc_r+0xf6>
 800686c:	f8d8 4000 	ldr.w	r4, [r8]
 8006870:	4627      	mov	r7, r4
 8006872:	2f00      	cmp	r7, #0
 8006874:	d143      	bne.n	80068fe <_malloc_r+0xd6>
 8006876:	2c00      	cmp	r4, #0
 8006878:	d04b      	beq.n	8006912 <_malloc_r+0xea>
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	4639      	mov	r1, r7
 800687e:	4630      	mov	r0, r6
 8006880:	eb04 0903 	add.w	r9, r4, r3
 8006884:	f000 fbfe 	bl	8007084 <_sbrk_r>
 8006888:	4581      	cmp	r9, r0
 800688a:	d142      	bne.n	8006912 <_malloc_r+0xea>
 800688c:	6821      	ldr	r1, [r4, #0]
 800688e:	1a6d      	subs	r5, r5, r1
 8006890:	4629      	mov	r1, r5
 8006892:	4630      	mov	r0, r6
 8006894:	f7ff ffa6 	bl	80067e4 <sbrk_aligned>
 8006898:	3001      	adds	r0, #1
 800689a:	d03a      	beq.n	8006912 <_malloc_r+0xea>
 800689c:	6823      	ldr	r3, [r4, #0]
 800689e:	442b      	add	r3, r5
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	f8d8 3000 	ldr.w	r3, [r8]
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	bb62      	cbnz	r2, 8006904 <_malloc_r+0xdc>
 80068aa:	f8c8 7000 	str.w	r7, [r8]
 80068ae:	e00f      	b.n	80068d0 <_malloc_r+0xa8>
 80068b0:	6822      	ldr	r2, [r4, #0]
 80068b2:	1b52      	subs	r2, r2, r5
 80068b4:	d420      	bmi.n	80068f8 <_malloc_r+0xd0>
 80068b6:	2a0b      	cmp	r2, #11
 80068b8:	d917      	bls.n	80068ea <_malloc_r+0xc2>
 80068ba:	1961      	adds	r1, r4, r5
 80068bc:	42a3      	cmp	r3, r4
 80068be:	6025      	str	r5, [r4, #0]
 80068c0:	bf18      	it	ne
 80068c2:	6059      	strne	r1, [r3, #4]
 80068c4:	6863      	ldr	r3, [r4, #4]
 80068c6:	bf08      	it	eq
 80068c8:	f8c8 1000 	streq.w	r1, [r8]
 80068cc:	5162      	str	r2, [r4, r5]
 80068ce:	604b      	str	r3, [r1, #4]
 80068d0:	4630      	mov	r0, r6
 80068d2:	f000 f82f 	bl	8006934 <__malloc_unlock>
 80068d6:	f104 000b 	add.w	r0, r4, #11
 80068da:	1d23      	adds	r3, r4, #4
 80068dc:	f020 0007 	bic.w	r0, r0, #7
 80068e0:	1ac2      	subs	r2, r0, r3
 80068e2:	bf1c      	itt	ne
 80068e4:	1a1b      	subne	r3, r3, r0
 80068e6:	50a3      	strne	r3, [r4, r2]
 80068e8:	e7af      	b.n	800684a <_malloc_r+0x22>
 80068ea:	6862      	ldr	r2, [r4, #4]
 80068ec:	42a3      	cmp	r3, r4
 80068ee:	bf0c      	ite	eq
 80068f0:	f8c8 2000 	streq.w	r2, [r8]
 80068f4:	605a      	strne	r2, [r3, #4]
 80068f6:	e7eb      	b.n	80068d0 <_malloc_r+0xa8>
 80068f8:	4623      	mov	r3, r4
 80068fa:	6864      	ldr	r4, [r4, #4]
 80068fc:	e7ae      	b.n	800685c <_malloc_r+0x34>
 80068fe:	463c      	mov	r4, r7
 8006900:	687f      	ldr	r7, [r7, #4]
 8006902:	e7b6      	b.n	8006872 <_malloc_r+0x4a>
 8006904:	461a      	mov	r2, r3
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	42a3      	cmp	r3, r4
 800690a:	d1fb      	bne.n	8006904 <_malloc_r+0xdc>
 800690c:	2300      	movs	r3, #0
 800690e:	6053      	str	r3, [r2, #4]
 8006910:	e7de      	b.n	80068d0 <_malloc_r+0xa8>
 8006912:	230c      	movs	r3, #12
 8006914:	6033      	str	r3, [r6, #0]
 8006916:	4630      	mov	r0, r6
 8006918:	f000 f80c 	bl	8006934 <__malloc_unlock>
 800691c:	e794      	b.n	8006848 <_malloc_r+0x20>
 800691e:	6005      	str	r5, [r0, #0]
 8006920:	e7d6      	b.n	80068d0 <_malloc_r+0xa8>
 8006922:	bf00      	nop
 8006924:	20000798 	.word	0x20000798

08006928 <__malloc_lock>:
 8006928:	4801      	ldr	r0, [pc, #4]	@ (8006930 <__malloc_lock+0x8>)
 800692a:	f7ff beda 	b.w	80066e2 <__retarget_lock_acquire_recursive>
 800692e:	bf00      	nop
 8006930:	20000790 	.word	0x20000790

08006934 <__malloc_unlock>:
 8006934:	4801      	ldr	r0, [pc, #4]	@ (800693c <__malloc_unlock+0x8>)
 8006936:	f7ff bed5 	b.w	80066e4 <__retarget_lock_release_recursive>
 800693a:	bf00      	nop
 800693c:	20000790 	.word	0x20000790

08006940 <__ssputs_r>:
 8006940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006944:	688e      	ldr	r6, [r1, #8]
 8006946:	461f      	mov	r7, r3
 8006948:	42be      	cmp	r6, r7
 800694a:	680b      	ldr	r3, [r1, #0]
 800694c:	4682      	mov	sl, r0
 800694e:	460c      	mov	r4, r1
 8006950:	4690      	mov	r8, r2
 8006952:	d82d      	bhi.n	80069b0 <__ssputs_r+0x70>
 8006954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006958:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800695c:	d026      	beq.n	80069ac <__ssputs_r+0x6c>
 800695e:	6965      	ldr	r5, [r4, #20]
 8006960:	6909      	ldr	r1, [r1, #16]
 8006962:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006966:	eba3 0901 	sub.w	r9, r3, r1
 800696a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800696e:	1c7b      	adds	r3, r7, #1
 8006970:	444b      	add	r3, r9
 8006972:	106d      	asrs	r5, r5, #1
 8006974:	429d      	cmp	r5, r3
 8006976:	bf38      	it	cc
 8006978:	461d      	movcc	r5, r3
 800697a:	0553      	lsls	r3, r2, #21
 800697c:	d527      	bpl.n	80069ce <__ssputs_r+0x8e>
 800697e:	4629      	mov	r1, r5
 8006980:	f7ff ff52 	bl	8006828 <_malloc_r>
 8006984:	4606      	mov	r6, r0
 8006986:	b360      	cbz	r0, 80069e2 <__ssputs_r+0xa2>
 8006988:	6921      	ldr	r1, [r4, #16]
 800698a:	464a      	mov	r2, r9
 800698c:	f7ff feab 	bl	80066e6 <memcpy>
 8006990:	89a3      	ldrh	r3, [r4, #12]
 8006992:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	6126      	str	r6, [r4, #16]
 800699e:	6165      	str	r5, [r4, #20]
 80069a0:	444e      	add	r6, r9
 80069a2:	eba5 0509 	sub.w	r5, r5, r9
 80069a6:	6026      	str	r6, [r4, #0]
 80069a8:	60a5      	str	r5, [r4, #8]
 80069aa:	463e      	mov	r6, r7
 80069ac:	42be      	cmp	r6, r7
 80069ae:	d900      	bls.n	80069b2 <__ssputs_r+0x72>
 80069b0:	463e      	mov	r6, r7
 80069b2:	6820      	ldr	r0, [r4, #0]
 80069b4:	4632      	mov	r2, r6
 80069b6:	4641      	mov	r1, r8
 80069b8:	f7ff fdff 	bl	80065ba <memmove>
 80069bc:	68a3      	ldr	r3, [r4, #8]
 80069be:	1b9b      	subs	r3, r3, r6
 80069c0:	60a3      	str	r3, [r4, #8]
 80069c2:	6823      	ldr	r3, [r4, #0]
 80069c4:	4433      	add	r3, r6
 80069c6:	6023      	str	r3, [r4, #0]
 80069c8:	2000      	movs	r0, #0
 80069ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ce:	462a      	mov	r2, r5
 80069d0:	f000 fb6f 	bl	80070b2 <_realloc_r>
 80069d4:	4606      	mov	r6, r0
 80069d6:	2800      	cmp	r0, #0
 80069d8:	d1e0      	bne.n	800699c <__ssputs_r+0x5c>
 80069da:	6921      	ldr	r1, [r4, #16]
 80069dc:	4650      	mov	r0, sl
 80069de:	f7ff feaf 	bl	8006740 <_free_r>
 80069e2:	230c      	movs	r3, #12
 80069e4:	f8ca 3000 	str.w	r3, [sl]
 80069e8:	89a3      	ldrh	r3, [r4, #12]
 80069ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069ee:	81a3      	strh	r3, [r4, #12]
 80069f0:	f04f 30ff 	mov.w	r0, #4294967295
 80069f4:	e7e9      	b.n	80069ca <__ssputs_r+0x8a>
	...

080069f8 <_svfiprintf_r>:
 80069f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069fc:	4698      	mov	r8, r3
 80069fe:	898b      	ldrh	r3, [r1, #12]
 8006a00:	061b      	lsls	r3, r3, #24
 8006a02:	b09d      	sub	sp, #116	@ 0x74
 8006a04:	4607      	mov	r7, r0
 8006a06:	460d      	mov	r5, r1
 8006a08:	4614      	mov	r4, r2
 8006a0a:	d510      	bpl.n	8006a2e <_svfiprintf_r+0x36>
 8006a0c:	690b      	ldr	r3, [r1, #16]
 8006a0e:	b973      	cbnz	r3, 8006a2e <_svfiprintf_r+0x36>
 8006a10:	2140      	movs	r1, #64	@ 0x40
 8006a12:	f7ff ff09 	bl	8006828 <_malloc_r>
 8006a16:	6028      	str	r0, [r5, #0]
 8006a18:	6128      	str	r0, [r5, #16]
 8006a1a:	b930      	cbnz	r0, 8006a2a <_svfiprintf_r+0x32>
 8006a1c:	230c      	movs	r3, #12
 8006a1e:	603b      	str	r3, [r7, #0]
 8006a20:	f04f 30ff 	mov.w	r0, #4294967295
 8006a24:	b01d      	add	sp, #116	@ 0x74
 8006a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2a:	2340      	movs	r3, #64	@ 0x40
 8006a2c:	616b      	str	r3, [r5, #20]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a32:	2320      	movs	r3, #32
 8006a34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a38:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a3c:	2330      	movs	r3, #48	@ 0x30
 8006a3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006bdc <_svfiprintf_r+0x1e4>
 8006a42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a46:	f04f 0901 	mov.w	r9, #1
 8006a4a:	4623      	mov	r3, r4
 8006a4c:	469a      	mov	sl, r3
 8006a4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a52:	b10a      	cbz	r2, 8006a58 <_svfiprintf_r+0x60>
 8006a54:	2a25      	cmp	r2, #37	@ 0x25
 8006a56:	d1f9      	bne.n	8006a4c <_svfiprintf_r+0x54>
 8006a58:	ebba 0b04 	subs.w	fp, sl, r4
 8006a5c:	d00b      	beq.n	8006a76 <_svfiprintf_r+0x7e>
 8006a5e:	465b      	mov	r3, fp
 8006a60:	4622      	mov	r2, r4
 8006a62:	4629      	mov	r1, r5
 8006a64:	4638      	mov	r0, r7
 8006a66:	f7ff ff6b 	bl	8006940 <__ssputs_r>
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	f000 80a7 	beq.w	8006bbe <_svfiprintf_r+0x1c6>
 8006a70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a72:	445a      	add	r2, fp
 8006a74:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a76:	f89a 3000 	ldrb.w	r3, [sl]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 809f 	beq.w	8006bbe <_svfiprintf_r+0x1c6>
 8006a80:	2300      	movs	r3, #0
 8006a82:	f04f 32ff 	mov.w	r2, #4294967295
 8006a86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a8a:	f10a 0a01 	add.w	sl, sl, #1
 8006a8e:	9304      	str	r3, [sp, #16]
 8006a90:	9307      	str	r3, [sp, #28]
 8006a92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a96:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a98:	4654      	mov	r4, sl
 8006a9a:	2205      	movs	r2, #5
 8006a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa0:	484e      	ldr	r0, [pc, #312]	@ (8006bdc <_svfiprintf_r+0x1e4>)
 8006aa2:	f7f9 fb9d 	bl	80001e0 <memchr>
 8006aa6:	9a04      	ldr	r2, [sp, #16]
 8006aa8:	b9d8      	cbnz	r0, 8006ae2 <_svfiprintf_r+0xea>
 8006aaa:	06d0      	lsls	r0, r2, #27
 8006aac:	bf44      	itt	mi
 8006aae:	2320      	movmi	r3, #32
 8006ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ab4:	0711      	lsls	r1, r2, #28
 8006ab6:	bf44      	itt	mi
 8006ab8:	232b      	movmi	r3, #43	@ 0x2b
 8006aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006abe:	f89a 3000 	ldrb.w	r3, [sl]
 8006ac2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ac4:	d015      	beq.n	8006af2 <_svfiprintf_r+0xfa>
 8006ac6:	9a07      	ldr	r2, [sp, #28]
 8006ac8:	4654      	mov	r4, sl
 8006aca:	2000      	movs	r0, #0
 8006acc:	f04f 0c0a 	mov.w	ip, #10
 8006ad0:	4621      	mov	r1, r4
 8006ad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ad6:	3b30      	subs	r3, #48	@ 0x30
 8006ad8:	2b09      	cmp	r3, #9
 8006ada:	d94b      	bls.n	8006b74 <_svfiprintf_r+0x17c>
 8006adc:	b1b0      	cbz	r0, 8006b0c <_svfiprintf_r+0x114>
 8006ade:	9207      	str	r2, [sp, #28]
 8006ae0:	e014      	b.n	8006b0c <_svfiprintf_r+0x114>
 8006ae2:	eba0 0308 	sub.w	r3, r0, r8
 8006ae6:	fa09 f303 	lsl.w	r3, r9, r3
 8006aea:	4313      	orrs	r3, r2
 8006aec:	9304      	str	r3, [sp, #16]
 8006aee:	46a2      	mov	sl, r4
 8006af0:	e7d2      	b.n	8006a98 <_svfiprintf_r+0xa0>
 8006af2:	9b03      	ldr	r3, [sp, #12]
 8006af4:	1d19      	adds	r1, r3, #4
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	9103      	str	r1, [sp, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	bfbb      	ittet	lt
 8006afe:	425b      	neglt	r3, r3
 8006b00:	f042 0202 	orrlt.w	r2, r2, #2
 8006b04:	9307      	strge	r3, [sp, #28]
 8006b06:	9307      	strlt	r3, [sp, #28]
 8006b08:	bfb8      	it	lt
 8006b0a:	9204      	strlt	r2, [sp, #16]
 8006b0c:	7823      	ldrb	r3, [r4, #0]
 8006b0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b10:	d10a      	bne.n	8006b28 <_svfiprintf_r+0x130>
 8006b12:	7863      	ldrb	r3, [r4, #1]
 8006b14:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b16:	d132      	bne.n	8006b7e <_svfiprintf_r+0x186>
 8006b18:	9b03      	ldr	r3, [sp, #12]
 8006b1a:	1d1a      	adds	r2, r3, #4
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	9203      	str	r2, [sp, #12]
 8006b20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b24:	3402      	adds	r4, #2
 8006b26:	9305      	str	r3, [sp, #20]
 8006b28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006bec <_svfiprintf_r+0x1f4>
 8006b2c:	7821      	ldrb	r1, [r4, #0]
 8006b2e:	2203      	movs	r2, #3
 8006b30:	4650      	mov	r0, sl
 8006b32:	f7f9 fb55 	bl	80001e0 <memchr>
 8006b36:	b138      	cbz	r0, 8006b48 <_svfiprintf_r+0x150>
 8006b38:	9b04      	ldr	r3, [sp, #16]
 8006b3a:	eba0 000a 	sub.w	r0, r0, sl
 8006b3e:	2240      	movs	r2, #64	@ 0x40
 8006b40:	4082      	lsls	r2, r0
 8006b42:	4313      	orrs	r3, r2
 8006b44:	3401      	adds	r4, #1
 8006b46:	9304      	str	r3, [sp, #16]
 8006b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b4c:	4824      	ldr	r0, [pc, #144]	@ (8006be0 <_svfiprintf_r+0x1e8>)
 8006b4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b52:	2206      	movs	r2, #6
 8006b54:	f7f9 fb44 	bl	80001e0 <memchr>
 8006b58:	2800      	cmp	r0, #0
 8006b5a:	d036      	beq.n	8006bca <_svfiprintf_r+0x1d2>
 8006b5c:	4b21      	ldr	r3, [pc, #132]	@ (8006be4 <_svfiprintf_r+0x1ec>)
 8006b5e:	bb1b      	cbnz	r3, 8006ba8 <_svfiprintf_r+0x1b0>
 8006b60:	9b03      	ldr	r3, [sp, #12]
 8006b62:	3307      	adds	r3, #7
 8006b64:	f023 0307 	bic.w	r3, r3, #7
 8006b68:	3308      	adds	r3, #8
 8006b6a:	9303      	str	r3, [sp, #12]
 8006b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6e:	4433      	add	r3, r6
 8006b70:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b72:	e76a      	b.n	8006a4a <_svfiprintf_r+0x52>
 8006b74:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b78:	460c      	mov	r4, r1
 8006b7a:	2001      	movs	r0, #1
 8006b7c:	e7a8      	b.n	8006ad0 <_svfiprintf_r+0xd8>
 8006b7e:	2300      	movs	r3, #0
 8006b80:	3401      	adds	r4, #1
 8006b82:	9305      	str	r3, [sp, #20]
 8006b84:	4619      	mov	r1, r3
 8006b86:	f04f 0c0a 	mov.w	ip, #10
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b90:	3a30      	subs	r2, #48	@ 0x30
 8006b92:	2a09      	cmp	r2, #9
 8006b94:	d903      	bls.n	8006b9e <_svfiprintf_r+0x1a6>
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d0c6      	beq.n	8006b28 <_svfiprintf_r+0x130>
 8006b9a:	9105      	str	r1, [sp, #20]
 8006b9c:	e7c4      	b.n	8006b28 <_svfiprintf_r+0x130>
 8006b9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e7f0      	b.n	8006b8a <_svfiprintf_r+0x192>
 8006ba8:	ab03      	add	r3, sp, #12
 8006baa:	9300      	str	r3, [sp, #0]
 8006bac:	462a      	mov	r2, r5
 8006bae:	4b0e      	ldr	r3, [pc, #56]	@ (8006be8 <_svfiprintf_r+0x1f0>)
 8006bb0:	a904      	add	r1, sp, #16
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f3af 8000 	nop.w
 8006bb8:	1c42      	adds	r2, r0, #1
 8006bba:	4606      	mov	r6, r0
 8006bbc:	d1d6      	bne.n	8006b6c <_svfiprintf_r+0x174>
 8006bbe:	89ab      	ldrh	r3, [r5, #12]
 8006bc0:	065b      	lsls	r3, r3, #25
 8006bc2:	f53f af2d 	bmi.w	8006a20 <_svfiprintf_r+0x28>
 8006bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bc8:	e72c      	b.n	8006a24 <_svfiprintf_r+0x2c>
 8006bca:	ab03      	add	r3, sp, #12
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	462a      	mov	r2, r5
 8006bd0:	4b05      	ldr	r3, [pc, #20]	@ (8006be8 <_svfiprintf_r+0x1f0>)
 8006bd2:	a904      	add	r1, sp, #16
 8006bd4:	4638      	mov	r0, r7
 8006bd6:	f000 f879 	bl	8006ccc <_printf_i>
 8006bda:	e7ed      	b.n	8006bb8 <_svfiprintf_r+0x1c0>
 8006bdc:	0800af2b 	.word	0x0800af2b
 8006be0:	0800af35 	.word	0x0800af35
 8006be4:	00000000 	.word	0x00000000
 8006be8:	08006941 	.word	0x08006941
 8006bec:	0800af31 	.word	0x0800af31

08006bf0 <_printf_common>:
 8006bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf4:	4616      	mov	r6, r2
 8006bf6:	4698      	mov	r8, r3
 8006bf8:	688a      	ldr	r2, [r1, #8]
 8006bfa:	690b      	ldr	r3, [r1, #16]
 8006bfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c00:	4293      	cmp	r3, r2
 8006c02:	bfb8      	it	lt
 8006c04:	4613      	movlt	r3, r2
 8006c06:	6033      	str	r3, [r6, #0]
 8006c08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c0c:	4607      	mov	r7, r0
 8006c0e:	460c      	mov	r4, r1
 8006c10:	b10a      	cbz	r2, 8006c16 <_printf_common+0x26>
 8006c12:	3301      	adds	r3, #1
 8006c14:	6033      	str	r3, [r6, #0]
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	0699      	lsls	r1, r3, #26
 8006c1a:	bf42      	ittt	mi
 8006c1c:	6833      	ldrmi	r3, [r6, #0]
 8006c1e:	3302      	addmi	r3, #2
 8006c20:	6033      	strmi	r3, [r6, #0]
 8006c22:	6825      	ldr	r5, [r4, #0]
 8006c24:	f015 0506 	ands.w	r5, r5, #6
 8006c28:	d106      	bne.n	8006c38 <_printf_common+0x48>
 8006c2a:	f104 0a19 	add.w	sl, r4, #25
 8006c2e:	68e3      	ldr	r3, [r4, #12]
 8006c30:	6832      	ldr	r2, [r6, #0]
 8006c32:	1a9b      	subs	r3, r3, r2
 8006c34:	42ab      	cmp	r3, r5
 8006c36:	dc26      	bgt.n	8006c86 <_printf_common+0x96>
 8006c38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c3c:	6822      	ldr	r2, [r4, #0]
 8006c3e:	3b00      	subs	r3, #0
 8006c40:	bf18      	it	ne
 8006c42:	2301      	movne	r3, #1
 8006c44:	0692      	lsls	r2, r2, #26
 8006c46:	d42b      	bmi.n	8006ca0 <_printf_common+0xb0>
 8006c48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c4c:	4641      	mov	r1, r8
 8006c4e:	4638      	mov	r0, r7
 8006c50:	47c8      	blx	r9
 8006c52:	3001      	adds	r0, #1
 8006c54:	d01e      	beq.n	8006c94 <_printf_common+0xa4>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	6922      	ldr	r2, [r4, #16]
 8006c5a:	f003 0306 	and.w	r3, r3, #6
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	bf02      	ittt	eq
 8006c62:	68e5      	ldreq	r5, [r4, #12]
 8006c64:	6833      	ldreq	r3, [r6, #0]
 8006c66:	1aed      	subeq	r5, r5, r3
 8006c68:	68a3      	ldr	r3, [r4, #8]
 8006c6a:	bf0c      	ite	eq
 8006c6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c70:	2500      	movne	r5, #0
 8006c72:	4293      	cmp	r3, r2
 8006c74:	bfc4      	itt	gt
 8006c76:	1a9b      	subgt	r3, r3, r2
 8006c78:	18ed      	addgt	r5, r5, r3
 8006c7a:	2600      	movs	r6, #0
 8006c7c:	341a      	adds	r4, #26
 8006c7e:	42b5      	cmp	r5, r6
 8006c80:	d11a      	bne.n	8006cb8 <_printf_common+0xc8>
 8006c82:	2000      	movs	r0, #0
 8006c84:	e008      	b.n	8006c98 <_printf_common+0xa8>
 8006c86:	2301      	movs	r3, #1
 8006c88:	4652      	mov	r2, sl
 8006c8a:	4641      	mov	r1, r8
 8006c8c:	4638      	mov	r0, r7
 8006c8e:	47c8      	blx	r9
 8006c90:	3001      	adds	r0, #1
 8006c92:	d103      	bne.n	8006c9c <_printf_common+0xac>
 8006c94:	f04f 30ff 	mov.w	r0, #4294967295
 8006c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c9c:	3501      	adds	r5, #1
 8006c9e:	e7c6      	b.n	8006c2e <_printf_common+0x3e>
 8006ca0:	18e1      	adds	r1, r4, r3
 8006ca2:	1c5a      	adds	r2, r3, #1
 8006ca4:	2030      	movs	r0, #48	@ 0x30
 8006ca6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006caa:	4422      	add	r2, r4
 8006cac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cb4:	3302      	adds	r3, #2
 8006cb6:	e7c7      	b.n	8006c48 <_printf_common+0x58>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	4622      	mov	r2, r4
 8006cbc:	4641      	mov	r1, r8
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	47c8      	blx	r9
 8006cc2:	3001      	adds	r0, #1
 8006cc4:	d0e6      	beq.n	8006c94 <_printf_common+0xa4>
 8006cc6:	3601      	adds	r6, #1
 8006cc8:	e7d9      	b.n	8006c7e <_printf_common+0x8e>
	...

08006ccc <_printf_i>:
 8006ccc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd0:	7e0f      	ldrb	r7, [r1, #24]
 8006cd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cd4:	2f78      	cmp	r7, #120	@ 0x78
 8006cd6:	4691      	mov	r9, r2
 8006cd8:	4680      	mov	r8, r0
 8006cda:	460c      	mov	r4, r1
 8006cdc:	469a      	mov	sl, r3
 8006cde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ce2:	d807      	bhi.n	8006cf4 <_printf_i+0x28>
 8006ce4:	2f62      	cmp	r7, #98	@ 0x62
 8006ce6:	d80a      	bhi.n	8006cfe <_printf_i+0x32>
 8006ce8:	2f00      	cmp	r7, #0
 8006cea:	f000 80d1 	beq.w	8006e90 <_printf_i+0x1c4>
 8006cee:	2f58      	cmp	r7, #88	@ 0x58
 8006cf0:	f000 80b8 	beq.w	8006e64 <_printf_i+0x198>
 8006cf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cf8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006cfc:	e03a      	b.n	8006d74 <_printf_i+0xa8>
 8006cfe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d02:	2b15      	cmp	r3, #21
 8006d04:	d8f6      	bhi.n	8006cf4 <_printf_i+0x28>
 8006d06:	a101      	add	r1, pc, #4	@ (adr r1, 8006d0c <_printf_i+0x40>)
 8006d08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d0c:	08006d65 	.word	0x08006d65
 8006d10:	08006d79 	.word	0x08006d79
 8006d14:	08006cf5 	.word	0x08006cf5
 8006d18:	08006cf5 	.word	0x08006cf5
 8006d1c:	08006cf5 	.word	0x08006cf5
 8006d20:	08006cf5 	.word	0x08006cf5
 8006d24:	08006d79 	.word	0x08006d79
 8006d28:	08006cf5 	.word	0x08006cf5
 8006d2c:	08006cf5 	.word	0x08006cf5
 8006d30:	08006cf5 	.word	0x08006cf5
 8006d34:	08006cf5 	.word	0x08006cf5
 8006d38:	08006e77 	.word	0x08006e77
 8006d3c:	08006da3 	.word	0x08006da3
 8006d40:	08006e31 	.word	0x08006e31
 8006d44:	08006cf5 	.word	0x08006cf5
 8006d48:	08006cf5 	.word	0x08006cf5
 8006d4c:	08006e99 	.word	0x08006e99
 8006d50:	08006cf5 	.word	0x08006cf5
 8006d54:	08006da3 	.word	0x08006da3
 8006d58:	08006cf5 	.word	0x08006cf5
 8006d5c:	08006cf5 	.word	0x08006cf5
 8006d60:	08006e39 	.word	0x08006e39
 8006d64:	6833      	ldr	r3, [r6, #0]
 8006d66:	1d1a      	adds	r2, r3, #4
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	6032      	str	r2, [r6, #0]
 8006d6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d74:	2301      	movs	r3, #1
 8006d76:	e09c      	b.n	8006eb2 <_printf_i+0x1e6>
 8006d78:	6833      	ldr	r3, [r6, #0]
 8006d7a:	6820      	ldr	r0, [r4, #0]
 8006d7c:	1d19      	adds	r1, r3, #4
 8006d7e:	6031      	str	r1, [r6, #0]
 8006d80:	0606      	lsls	r6, r0, #24
 8006d82:	d501      	bpl.n	8006d88 <_printf_i+0xbc>
 8006d84:	681d      	ldr	r5, [r3, #0]
 8006d86:	e003      	b.n	8006d90 <_printf_i+0xc4>
 8006d88:	0645      	lsls	r5, r0, #25
 8006d8a:	d5fb      	bpl.n	8006d84 <_printf_i+0xb8>
 8006d8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d90:	2d00      	cmp	r5, #0
 8006d92:	da03      	bge.n	8006d9c <_printf_i+0xd0>
 8006d94:	232d      	movs	r3, #45	@ 0x2d
 8006d96:	426d      	negs	r5, r5
 8006d98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d9c:	4858      	ldr	r0, [pc, #352]	@ (8006f00 <_printf_i+0x234>)
 8006d9e:	230a      	movs	r3, #10
 8006da0:	e011      	b.n	8006dc6 <_printf_i+0xfa>
 8006da2:	6821      	ldr	r1, [r4, #0]
 8006da4:	6833      	ldr	r3, [r6, #0]
 8006da6:	0608      	lsls	r0, r1, #24
 8006da8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dac:	d402      	bmi.n	8006db4 <_printf_i+0xe8>
 8006dae:	0649      	lsls	r1, r1, #25
 8006db0:	bf48      	it	mi
 8006db2:	b2ad      	uxthmi	r5, r5
 8006db4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006db6:	4852      	ldr	r0, [pc, #328]	@ (8006f00 <_printf_i+0x234>)
 8006db8:	6033      	str	r3, [r6, #0]
 8006dba:	bf14      	ite	ne
 8006dbc:	230a      	movne	r3, #10
 8006dbe:	2308      	moveq	r3, #8
 8006dc0:	2100      	movs	r1, #0
 8006dc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dc6:	6866      	ldr	r6, [r4, #4]
 8006dc8:	60a6      	str	r6, [r4, #8]
 8006dca:	2e00      	cmp	r6, #0
 8006dcc:	db05      	blt.n	8006dda <_printf_i+0x10e>
 8006dce:	6821      	ldr	r1, [r4, #0]
 8006dd0:	432e      	orrs	r6, r5
 8006dd2:	f021 0104 	bic.w	r1, r1, #4
 8006dd6:	6021      	str	r1, [r4, #0]
 8006dd8:	d04b      	beq.n	8006e72 <_printf_i+0x1a6>
 8006dda:	4616      	mov	r6, r2
 8006ddc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006de0:	fb03 5711 	mls	r7, r3, r1, r5
 8006de4:	5dc7      	ldrb	r7, [r0, r7]
 8006de6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dea:	462f      	mov	r7, r5
 8006dec:	42bb      	cmp	r3, r7
 8006dee:	460d      	mov	r5, r1
 8006df0:	d9f4      	bls.n	8006ddc <_printf_i+0x110>
 8006df2:	2b08      	cmp	r3, #8
 8006df4:	d10b      	bne.n	8006e0e <_printf_i+0x142>
 8006df6:	6823      	ldr	r3, [r4, #0]
 8006df8:	07df      	lsls	r7, r3, #31
 8006dfa:	d508      	bpl.n	8006e0e <_printf_i+0x142>
 8006dfc:	6923      	ldr	r3, [r4, #16]
 8006dfe:	6861      	ldr	r1, [r4, #4]
 8006e00:	4299      	cmp	r1, r3
 8006e02:	bfde      	ittt	le
 8006e04:	2330      	movle	r3, #48	@ 0x30
 8006e06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e0e:	1b92      	subs	r2, r2, r6
 8006e10:	6122      	str	r2, [r4, #16]
 8006e12:	f8cd a000 	str.w	sl, [sp]
 8006e16:	464b      	mov	r3, r9
 8006e18:	aa03      	add	r2, sp, #12
 8006e1a:	4621      	mov	r1, r4
 8006e1c:	4640      	mov	r0, r8
 8006e1e:	f7ff fee7 	bl	8006bf0 <_printf_common>
 8006e22:	3001      	adds	r0, #1
 8006e24:	d14a      	bne.n	8006ebc <_printf_i+0x1f0>
 8006e26:	f04f 30ff 	mov.w	r0, #4294967295
 8006e2a:	b004      	add	sp, #16
 8006e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	f043 0320 	orr.w	r3, r3, #32
 8006e36:	6023      	str	r3, [r4, #0]
 8006e38:	4832      	ldr	r0, [pc, #200]	@ (8006f04 <_printf_i+0x238>)
 8006e3a:	2778      	movs	r7, #120	@ 0x78
 8006e3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e40:	6823      	ldr	r3, [r4, #0]
 8006e42:	6831      	ldr	r1, [r6, #0]
 8006e44:	061f      	lsls	r7, r3, #24
 8006e46:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e4a:	d402      	bmi.n	8006e52 <_printf_i+0x186>
 8006e4c:	065f      	lsls	r7, r3, #25
 8006e4e:	bf48      	it	mi
 8006e50:	b2ad      	uxthmi	r5, r5
 8006e52:	6031      	str	r1, [r6, #0]
 8006e54:	07d9      	lsls	r1, r3, #31
 8006e56:	bf44      	itt	mi
 8006e58:	f043 0320 	orrmi.w	r3, r3, #32
 8006e5c:	6023      	strmi	r3, [r4, #0]
 8006e5e:	b11d      	cbz	r5, 8006e68 <_printf_i+0x19c>
 8006e60:	2310      	movs	r3, #16
 8006e62:	e7ad      	b.n	8006dc0 <_printf_i+0xf4>
 8006e64:	4826      	ldr	r0, [pc, #152]	@ (8006f00 <_printf_i+0x234>)
 8006e66:	e7e9      	b.n	8006e3c <_printf_i+0x170>
 8006e68:	6823      	ldr	r3, [r4, #0]
 8006e6a:	f023 0320 	bic.w	r3, r3, #32
 8006e6e:	6023      	str	r3, [r4, #0]
 8006e70:	e7f6      	b.n	8006e60 <_printf_i+0x194>
 8006e72:	4616      	mov	r6, r2
 8006e74:	e7bd      	b.n	8006df2 <_printf_i+0x126>
 8006e76:	6833      	ldr	r3, [r6, #0]
 8006e78:	6825      	ldr	r5, [r4, #0]
 8006e7a:	6961      	ldr	r1, [r4, #20]
 8006e7c:	1d18      	adds	r0, r3, #4
 8006e7e:	6030      	str	r0, [r6, #0]
 8006e80:	062e      	lsls	r6, r5, #24
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	d501      	bpl.n	8006e8a <_printf_i+0x1be>
 8006e86:	6019      	str	r1, [r3, #0]
 8006e88:	e002      	b.n	8006e90 <_printf_i+0x1c4>
 8006e8a:	0668      	lsls	r0, r5, #25
 8006e8c:	d5fb      	bpl.n	8006e86 <_printf_i+0x1ba>
 8006e8e:	8019      	strh	r1, [r3, #0]
 8006e90:	2300      	movs	r3, #0
 8006e92:	6123      	str	r3, [r4, #16]
 8006e94:	4616      	mov	r6, r2
 8006e96:	e7bc      	b.n	8006e12 <_printf_i+0x146>
 8006e98:	6833      	ldr	r3, [r6, #0]
 8006e9a:	1d1a      	adds	r2, r3, #4
 8006e9c:	6032      	str	r2, [r6, #0]
 8006e9e:	681e      	ldr	r6, [r3, #0]
 8006ea0:	6862      	ldr	r2, [r4, #4]
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	f7f9 f99b 	bl	80001e0 <memchr>
 8006eaa:	b108      	cbz	r0, 8006eb0 <_printf_i+0x1e4>
 8006eac:	1b80      	subs	r0, r0, r6
 8006eae:	6060      	str	r0, [r4, #4]
 8006eb0:	6863      	ldr	r3, [r4, #4]
 8006eb2:	6123      	str	r3, [r4, #16]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006eba:	e7aa      	b.n	8006e12 <_printf_i+0x146>
 8006ebc:	6923      	ldr	r3, [r4, #16]
 8006ebe:	4632      	mov	r2, r6
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	4640      	mov	r0, r8
 8006ec4:	47d0      	blx	sl
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	d0ad      	beq.n	8006e26 <_printf_i+0x15a>
 8006eca:	6823      	ldr	r3, [r4, #0]
 8006ecc:	079b      	lsls	r3, r3, #30
 8006ece:	d413      	bmi.n	8006ef8 <_printf_i+0x22c>
 8006ed0:	68e0      	ldr	r0, [r4, #12]
 8006ed2:	9b03      	ldr	r3, [sp, #12]
 8006ed4:	4298      	cmp	r0, r3
 8006ed6:	bfb8      	it	lt
 8006ed8:	4618      	movlt	r0, r3
 8006eda:	e7a6      	b.n	8006e2a <_printf_i+0x15e>
 8006edc:	2301      	movs	r3, #1
 8006ede:	4632      	mov	r2, r6
 8006ee0:	4649      	mov	r1, r9
 8006ee2:	4640      	mov	r0, r8
 8006ee4:	47d0      	blx	sl
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	d09d      	beq.n	8006e26 <_printf_i+0x15a>
 8006eea:	3501      	adds	r5, #1
 8006eec:	68e3      	ldr	r3, [r4, #12]
 8006eee:	9903      	ldr	r1, [sp, #12]
 8006ef0:	1a5b      	subs	r3, r3, r1
 8006ef2:	42ab      	cmp	r3, r5
 8006ef4:	dcf2      	bgt.n	8006edc <_printf_i+0x210>
 8006ef6:	e7eb      	b.n	8006ed0 <_printf_i+0x204>
 8006ef8:	2500      	movs	r5, #0
 8006efa:	f104 0619 	add.w	r6, r4, #25
 8006efe:	e7f5      	b.n	8006eec <_printf_i+0x220>
 8006f00:	0800af3c 	.word	0x0800af3c
 8006f04:	0800af4d 	.word	0x0800af4d

08006f08 <__sflush_r>:
 8006f08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f10:	0716      	lsls	r6, r2, #28
 8006f12:	4605      	mov	r5, r0
 8006f14:	460c      	mov	r4, r1
 8006f16:	d454      	bmi.n	8006fc2 <__sflush_r+0xba>
 8006f18:	684b      	ldr	r3, [r1, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	dc02      	bgt.n	8006f24 <__sflush_r+0x1c>
 8006f1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	dd48      	ble.n	8006fb6 <__sflush_r+0xae>
 8006f24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f26:	2e00      	cmp	r6, #0
 8006f28:	d045      	beq.n	8006fb6 <__sflush_r+0xae>
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f30:	682f      	ldr	r7, [r5, #0]
 8006f32:	6a21      	ldr	r1, [r4, #32]
 8006f34:	602b      	str	r3, [r5, #0]
 8006f36:	d030      	beq.n	8006f9a <__sflush_r+0x92>
 8006f38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f3a:	89a3      	ldrh	r3, [r4, #12]
 8006f3c:	0759      	lsls	r1, r3, #29
 8006f3e:	d505      	bpl.n	8006f4c <__sflush_r+0x44>
 8006f40:	6863      	ldr	r3, [r4, #4]
 8006f42:	1ad2      	subs	r2, r2, r3
 8006f44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f46:	b10b      	cbz	r3, 8006f4c <__sflush_r+0x44>
 8006f48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f4a:	1ad2      	subs	r2, r2, r3
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f50:	6a21      	ldr	r1, [r4, #32]
 8006f52:	4628      	mov	r0, r5
 8006f54:	47b0      	blx	r6
 8006f56:	1c43      	adds	r3, r0, #1
 8006f58:	89a3      	ldrh	r3, [r4, #12]
 8006f5a:	d106      	bne.n	8006f6a <__sflush_r+0x62>
 8006f5c:	6829      	ldr	r1, [r5, #0]
 8006f5e:	291d      	cmp	r1, #29
 8006f60:	d82b      	bhi.n	8006fba <__sflush_r+0xb2>
 8006f62:	4a2a      	ldr	r2, [pc, #168]	@ (800700c <__sflush_r+0x104>)
 8006f64:	40ca      	lsrs	r2, r1
 8006f66:	07d6      	lsls	r6, r2, #31
 8006f68:	d527      	bpl.n	8006fba <__sflush_r+0xb2>
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	6062      	str	r2, [r4, #4]
 8006f6e:	04d9      	lsls	r1, r3, #19
 8006f70:	6922      	ldr	r2, [r4, #16]
 8006f72:	6022      	str	r2, [r4, #0]
 8006f74:	d504      	bpl.n	8006f80 <__sflush_r+0x78>
 8006f76:	1c42      	adds	r2, r0, #1
 8006f78:	d101      	bne.n	8006f7e <__sflush_r+0x76>
 8006f7a:	682b      	ldr	r3, [r5, #0]
 8006f7c:	b903      	cbnz	r3, 8006f80 <__sflush_r+0x78>
 8006f7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f82:	602f      	str	r7, [r5, #0]
 8006f84:	b1b9      	cbz	r1, 8006fb6 <__sflush_r+0xae>
 8006f86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f8a:	4299      	cmp	r1, r3
 8006f8c:	d002      	beq.n	8006f94 <__sflush_r+0x8c>
 8006f8e:	4628      	mov	r0, r5
 8006f90:	f7ff fbd6 	bl	8006740 <_free_r>
 8006f94:	2300      	movs	r3, #0
 8006f96:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f98:	e00d      	b.n	8006fb6 <__sflush_r+0xae>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	47b0      	blx	r6
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	1c50      	adds	r0, r2, #1
 8006fa4:	d1c9      	bne.n	8006f3a <__sflush_r+0x32>
 8006fa6:	682b      	ldr	r3, [r5, #0]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d0c6      	beq.n	8006f3a <__sflush_r+0x32>
 8006fac:	2b1d      	cmp	r3, #29
 8006fae:	d001      	beq.n	8006fb4 <__sflush_r+0xac>
 8006fb0:	2b16      	cmp	r3, #22
 8006fb2:	d11e      	bne.n	8006ff2 <__sflush_r+0xea>
 8006fb4:	602f      	str	r7, [r5, #0]
 8006fb6:	2000      	movs	r0, #0
 8006fb8:	e022      	b.n	8007000 <__sflush_r+0xf8>
 8006fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fbe:	b21b      	sxth	r3, r3
 8006fc0:	e01b      	b.n	8006ffa <__sflush_r+0xf2>
 8006fc2:	690f      	ldr	r7, [r1, #16]
 8006fc4:	2f00      	cmp	r7, #0
 8006fc6:	d0f6      	beq.n	8006fb6 <__sflush_r+0xae>
 8006fc8:	0793      	lsls	r3, r2, #30
 8006fca:	680e      	ldr	r6, [r1, #0]
 8006fcc:	bf08      	it	eq
 8006fce:	694b      	ldreq	r3, [r1, #20]
 8006fd0:	600f      	str	r7, [r1, #0]
 8006fd2:	bf18      	it	ne
 8006fd4:	2300      	movne	r3, #0
 8006fd6:	eba6 0807 	sub.w	r8, r6, r7
 8006fda:	608b      	str	r3, [r1, #8]
 8006fdc:	f1b8 0f00 	cmp.w	r8, #0
 8006fe0:	dde9      	ble.n	8006fb6 <__sflush_r+0xae>
 8006fe2:	6a21      	ldr	r1, [r4, #32]
 8006fe4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006fe6:	4643      	mov	r3, r8
 8006fe8:	463a      	mov	r2, r7
 8006fea:	4628      	mov	r0, r5
 8006fec:	47b0      	blx	r6
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	dc08      	bgt.n	8007004 <__sflush_r+0xfc>
 8006ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ffa:	81a3      	strh	r3, [r4, #12]
 8006ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8007000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007004:	4407      	add	r7, r0
 8007006:	eba8 0800 	sub.w	r8, r8, r0
 800700a:	e7e7      	b.n	8006fdc <__sflush_r+0xd4>
 800700c:	20400001 	.word	0x20400001

08007010 <_fflush_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	690b      	ldr	r3, [r1, #16]
 8007014:	4605      	mov	r5, r0
 8007016:	460c      	mov	r4, r1
 8007018:	b913      	cbnz	r3, 8007020 <_fflush_r+0x10>
 800701a:	2500      	movs	r5, #0
 800701c:	4628      	mov	r0, r5
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	b118      	cbz	r0, 800702a <_fflush_r+0x1a>
 8007022:	6a03      	ldr	r3, [r0, #32]
 8007024:	b90b      	cbnz	r3, 800702a <_fflush_r+0x1a>
 8007026:	f7ff f9f7 	bl	8006418 <__sinit>
 800702a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d0f3      	beq.n	800701a <_fflush_r+0xa>
 8007032:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007034:	07d0      	lsls	r0, r2, #31
 8007036:	d404      	bmi.n	8007042 <_fflush_r+0x32>
 8007038:	0599      	lsls	r1, r3, #22
 800703a:	d402      	bmi.n	8007042 <_fflush_r+0x32>
 800703c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800703e:	f7ff fb50 	bl	80066e2 <__retarget_lock_acquire_recursive>
 8007042:	4628      	mov	r0, r5
 8007044:	4621      	mov	r1, r4
 8007046:	f7ff ff5f 	bl	8006f08 <__sflush_r>
 800704a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800704c:	07da      	lsls	r2, r3, #31
 800704e:	4605      	mov	r5, r0
 8007050:	d4e4      	bmi.n	800701c <_fflush_r+0xc>
 8007052:	89a3      	ldrh	r3, [r4, #12]
 8007054:	059b      	lsls	r3, r3, #22
 8007056:	d4e1      	bmi.n	800701c <_fflush_r+0xc>
 8007058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800705a:	f7ff fb43 	bl	80066e4 <__retarget_lock_release_recursive>
 800705e:	e7dd      	b.n	800701c <_fflush_r+0xc>

08007060 <fiprintf>:
 8007060:	b40e      	push	{r1, r2, r3}
 8007062:	b503      	push	{r0, r1, lr}
 8007064:	4601      	mov	r1, r0
 8007066:	ab03      	add	r3, sp, #12
 8007068:	4805      	ldr	r0, [pc, #20]	@ (8007080 <fiprintf+0x20>)
 800706a:	f853 2b04 	ldr.w	r2, [r3], #4
 800706e:	6800      	ldr	r0, [r0, #0]
 8007070:	9301      	str	r3, [sp, #4]
 8007072:	f000 f875 	bl	8007160 <_vfiprintf_r>
 8007076:	b002      	add	sp, #8
 8007078:	f85d eb04 	ldr.w	lr, [sp], #4
 800707c:	b003      	add	sp, #12
 800707e:	4770      	bx	lr
 8007080:	20000038 	.word	0x20000038

08007084 <_sbrk_r>:
 8007084:	b538      	push	{r3, r4, r5, lr}
 8007086:	4d06      	ldr	r5, [pc, #24]	@ (80070a0 <_sbrk_r+0x1c>)
 8007088:	2300      	movs	r3, #0
 800708a:	4604      	mov	r4, r0
 800708c:	4608      	mov	r0, r1
 800708e:	602b      	str	r3, [r5, #0]
 8007090:	f7fb fc38 	bl	8002904 <_sbrk>
 8007094:	1c43      	adds	r3, r0, #1
 8007096:	d102      	bne.n	800709e <_sbrk_r+0x1a>
 8007098:	682b      	ldr	r3, [r5, #0]
 800709a:	b103      	cbz	r3, 800709e <_sbrk_r+0x1a>
 800709c:	6023      	str	r3, [r4, #0]
 800709e:	bd38      	pop	{r3, r4, r5, pc}
 80070a0:	2000078c 	.word	0x2000078c

080070a4 <abort>:
 80070a4:	b508      	push	{r3, lr}
 80070a6:	2006      	movs	r0, #6
 80070a8:	f000 fa2e 	bl	8007508 <raise>
 80070ac:	2001      	movs	r0, #1
 80070ae:	f7fb fbb0 	bl	8002812 <_exit>

080070b2 <_realloc_r>:
 80070b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070b6:	4607      	mov	r7, r0
 80070b8:	4614      	mov	r4, r2
 80070ba:	460d      	mov	r5, r1
 80070bc:	b921      	cbnz	r1, 80070c8 <_realloc_r+0x16>
 80070be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070c2:	4611      	mov	r1, r2
 80070c4:	f7ff bbb0 	b.w	8006828 <_malloc_r>
 80070c8:	b92a      	cbnz	r2, 80070d6 <_realloc_r+0x24>
 80070ca:	f7ff fb39 	bl	8006740 <_free_r>
 80070ce:	4625      	mov	r5, r4
 80070d0:	4628      	mov	r0, r5
 80070d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070d6:	f000 fa33 	bl	8007540 <_malloc_usable_size_r>
 80070da:	4284      	cmp	r4, r0
 80070dc:	4606      	mov	r6, r0
 80070de:	d802      	bhi.n	80070e6 <_realloc_r+0x34>
 80070e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80070e4:	d8f4      	bhi.n	80070d0 <_realloc_r+0x1e>
 80070e6:	4621      	mov	r1, r4
 80070e8:	4638      	mov	r0, r7
 80070ea:	f7ff fb9d 	bl	8006828 <_malloc_r>
 80070ee:	4680      	mov	r8, r0
 80070f0:	b908      	cbnz	r0, 80070f6 <_realloc_r+0x44>
 80070f2:	4645      	mov	r5, r8
 80070f4:	e7ec      	b.n	80070d0 <_realloc_r+0x1e>
 80070f6:	42b4      	cmp	r4, r6
 80070f8:	4622      	mov	r2, r4
 80070fa:	4629      	mov	r1, r5
 80070fc:	bf28      	it	cs
 80070fe:	4632      	movcs	r2, r6
 8007100:	f7ff faf1 	bl	80066e6 <memcpy>
 8007104:	4629      	mov	r1, r5
 8007106:	4638      	mov	r0, r7
 8007108:	f7ff fb1a 	bl	8006740 <_free_r>
 800710c:	e7f1      	b.n	80070f2 <_realloc_r+0x40>

0800710e <__sfputc_r>:
 800710e:	6893      	ldr	r3, [r2, #8]
 8007110:	3b01      	subs	r3, #1
 8007112:	2b00      	cmp	r3, #0
 8007114:	b410      	push	{r4}
 8007116:	6093      	str	r3, [r2, #8]
 8007118:	da08      	bge.n	800712c <__sfputc_r+0x1e>
 800711a:	6994      	ldr	r4, [r2, #24]
 800711c:	42a3      	cmp	r3, r4
 800711e:	db01      	blt.n	8007124 <__sfputc_r+0x16>
 8007120:	290a      	cmp	r1, #10
 8007122:	d103      	bne.n	800712c <__sfputc_r+0x1e>
 8007124:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007128:	f000 b932 	b.w	8007390 <__swbuf_r>
 800712c:	6813      	ldr	r3, [r2, #0]
 800712e:	1c58      	adds	r0, r3, #1
 8007130:	6010      	str	r0, [r2, #0]
 8007132:	7019      	strb	r1, [r3, #0]
 8007134:	4608      	mov	r0, r1
 8007136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800713a:	4770      	bx	lr

0800713c <__sfputs_r>:
 800713c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713e:	4606      	mov	r6, r0
 8007140:	460f      	mov	r7, r1
 8007142:	4614      	mov	r4, r2
 8007144:	18d5      	adds	r5, r2, r3
 8007146:	42ac      	cmp	r4, r5
 8007148:	d101      	bne.n	800714e <__sfputs_r+0x12>
 800714a:	2000      	movs	r0, #0
 800714c:	e007      	b.n	800715e <__sfputs_r+0x22>
 800714e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007152:	463a      	mov	r2, r7
 8007154:	4630      	mov	r0, r6
 8007156:	f7ff ffda 	bl	800710e <__sfputc_r>
 800715a:	1c43      	adds	r3, r0, #1
 800715c:	d1f3      	bne.n	8007146 <__sfputs_r+0xa>
 800715e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007160 <_vfiprintf_r>:
 8007160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007164:	460d      	mov	r5, r1
 8007166:	b09d      	sub	sp, #116	@ 0x74
 8007168:	4614      	mov	r4, r2
 800716a:	4698      	mov	r8, r3
 800716c:	4606      	mov	r6, r0
 800716e:	b118      	cbz	r0, 8007178 <_vfiprintf_r+0x18>
 8007170:	6a03      	ldr	r3, [r0, #32]
 8007172:	b90b      	cbnz	r3, 8007178 <_vfiprintf_r+0x18>
 8007174:	f7ff f950 	bl	8006418 <__sinit>
 8007178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800717a:	07d9      	lsls	r1, r3, #31
 800717c:	d405      	bmi.n	800718a <_vfiprintf_r+0x2a>
 800717e:	89ab      	ldrh	r3, [r5, #12]
 8007180:	059a      	lsls	r2, r3, #22
 8007182:	d402      	bmi.n	800718a <_vfiprintf_r+0x2a>
 8007184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007186:	f7ff faac 	bl	80066e2 <__retarget_lock_acquire_recursive>
 800718a:	89ab      	ldrh	r3, [r5, #12]
 800718c:	071b      	lsls	r3, r3, #28
 800718e:	d501      	bpl.n	8007194 <_vfiprintf_r+0x34>
 8007190:	692b      	ldr	r3, [r5, #16]
 8007192:	b99b      	cbnz	r3, 80071bc <_vfiprintf_r+0x5c>
 8007194:	4629      	mov	r1, r5
 8007196:	4630      	mov	r0, r6
 8007198:	f000 f938 	bl	800740c <__swsetup_r>
 800719c:	b170      	cbz	r0, 80071bc <_vfiprintf_r+0x5c>
 800719e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071a0:	07dc      	lsls	r4, r3, #31
 80071a2:	d504      	bpl.n	80071ae <_vfiprintf_r+0x4e>
 80071a4:	f04f 30ff 	mov.w	r0, #4294967295
 80071a8:	b01d      	add	sp, #116	@ 0x74
 80071aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ae:	89ab      	ldrh	r3, [r5, #12]
 80071b0:	0598      	lsls	r0, r3, #22
 80071b2:	d4f7      	bmi.n	80071a4 <_vfiprintf_r+0x44>
 80071b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071b6:	f7ff fa95 	bl	80066e4 <__retarget_lock_release_recursive>
 80071ba:	e7f3      	b.n	80071a4 <_vfiprintf_r+0x44>
 80071bc:	2300      	movs	r3, #0
 80071be:	9309      	str	r3, [sp, #36]	@ 0x24
 80071c0:	2320      	movs	r3, #32
 80071c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80071ca:	2330      	movs	r3, #48	@ 0x30
 80071cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800737c <_vfiprintf_r+0x21c>
 80071d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071d4:	f04f 0901 	mov.w	r9, #1
 80071d8:	4623      	mov	r3, r4
 80071da:	469a      	mov	sl, r3
 80071dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071e0:	b10a      	cbz	r2, 80071e6 <_vfiprintf_r+0x86>
 80071e2:	2a25      	cmp	r2, #37	@ 0x25
 80071e4:	d1f9      	bne.n	80071da <_vfiprintf_r+0x7a>
 80071e6:	ebba 0b04 	subs.w	fp, sl, r4
 80071ea:	d00b      	beq.n	8007204 <_vfiprintf_r+0xa4>
 80071ec:	465b      	mov	r3, fp
 80071ee:	4622      	mov	r2, r4
 80071f0:	4629      	mov	r1, r5
 80071f2:	4630      	mov	r0, r6
 80071f4:	f7ff ffa2 	bl	800713c <__sfputs_r>
 80071f8:	3001      	adds	r0, #1
 80071fa:	f000 80a7 	beq.w	800734c <_vfiprintf_r+0x1ec>
 80071fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007200:	445a      	add	r2, fp
 8007202:	9209      	str	r2, [sp, #36]	@ 0x24
 8007204:	f89a 3000 	ldrb.w	r3, [sl]
 8007208:	2b00      	cmp	r3, #0
 800720a:	f000 809f 	beq.w	800734c <_vfiprintf_r+0x1ec>
 800720e:	2300      	movs	r3, #0
 8007210:	f04f 32ff 	mov.w	r2, #4294967295
 8007214:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007218:	f10a 0a01 	add.w	sl, sl, #1
 800721c:	9304      	str	r3, [sp, #16]
 800721e:	9307      	str	r3, [sp, #28]
 8007220:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007224:	931a      	str	r3, [sp, #104]	@ 0x68
 8007226:	4654      	mov	r4, sl
 8007228:	2205      	movs	r2, #5
 800722a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800722e:	4853      	ldr	r0, [pc, #332]	@ (800737c <_vfiprintf_r+0x21c>)
 8007230:	f7f8 ffd6 	bl	80001e0 <memchr>
 8007234:	9a04      	ldr	r2, [sp, #16]
 8007236:	b9d8      	cbnz	r0, 8007270 <_vfiprintf_r+0x110>
 8007238:	06d1      	lsls	r1, r2, #27
 800723a:	bf44      	itt	mi
 800723c:	2320      	movmi	r3, #32
 800723e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007242:	0713      	lsls	r3, r2, #28
 8007244:	bf44      	itt	mi
 8007246:	232b      	movmi	r3, #43	@ 0x2b
 8007248:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800724c:	f89a 3000 	ldrb.w	r3, [sl]
 8007250:	2b2a      	cmp	r3, #42	@ 0x2a
 8007252:	d015      	beq.n	8007280 <_vfiprintf_r+0x120>
 8007254:	9a07      	ldr	r2, [sp, #28]
 8007256:	4654      	mov	r4, sl
 8007258:	2000      	movs	r0, #0
 800725a:	f04f 0c0a 	mov.w	ip, #10
 800725e:	4621      	mov	r1, r4
 8007260:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007264:	3b30      	subs	r3, #48	@ 0x30
 8007266:	2b09      	cmp	r3, #9
 8007268:	d94b      	bls.n	8007302 <_vfiprintf_r+0x1a2>
 800726a:	b1b0      	cbz	r0, 800729a <_vfiprintf_r+0x13a>
 800726c:	9207      	str	r2, [sp, #28]
 800726e:	e014      	b.n	800729a <_vfiprintf_r+0x13a>
 8007270:	eba0 0308 	sub.w	r3, r0, r8
 8007274:	fa09 f303 	lsl.w	r3, r9, r3
 8007278:	4313      	orrs	r3, r2
 800727a:	9304      	str	r3, [sp, #16]
 800727c:	46a2      	mov	sl, r4
 800727e:	e7d2      	b.n	8007226 <_vfiprintf_r+0xc6>
 8007280:	9b03      	ldr	r3, [sp, #12]
 8007282:	1d19      	adds	r1, r3, #4
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	9103      	str	r1, [sp, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	bfbb      	ittet	lt
 800728c:	425b      	neglt	r3, r3
 800728e:	f042 0202 	orrlt.w	r2, r2, #2
 8007292:	9307      	strge	r3, [sp, #28]
 8007294:	9307      	strlt	r3, [sp, #28]
 8007296:	bfb8      	it	lt
 8007298:	9204      	strlt	r2, [sp, #16]
 800729a:	7823      	ldrb	r3, [r4, #0]
 800729c:	2b2e      	cmp	r3, #46	@ 0x2e
 800729e:	d10a      	bne.n	80072b6 <_vfiprintf_r+0x156>
 80072a0:	7863      	ldrb	r3, [r4, #1]
 80072a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80072a4:	d132      	bne.n	800730c <_vfiprintf_r+0x1ac>
 80072a6:	9b03      	ldr	r3, [sp, #12]
 80072a8:	1d1a      	adds	r2, r3, #4
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	9203      	str	r2, [sp, #12]
 80072ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072b2:	3402      	adds	r4, #2
 80072b4:	9305      	str	r3, [sp, #20]
 80072b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800738c <_vfiprintf_r+0x22c>
 80072ba:	7821      	ldrb	r1, [r4, #0]
 80072bc:	2203      	movs	r2, #3
 80072be:	4650      	mov	r0, sl
 80072c0:	f7f8 ff8e 	bl	80001e0 <memchr>
 80072c4:	b138      	cbz	r0, 80072d6 <_vfiprintf_r+0x176>
 80072c6:	9b04      	ldr	r3, [sp, #16]
 80072c8:	eba0 000a 	sub.w	r0, r0, sl
 80072cc:	2240      	movs	r2, #64	@ 0x40
 80072ce:	4082      	lsls	r2, r0
 80072d0:	4313      	orrs	r3, r2
 80072d2:	3401      	adds	r4, #1
 80072d4:	9304      	str	r3, [sp, #16]
 80072d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072da:	4829      	ldr	r0, [pc, #164]	@ (8007380 <_vfiprintf_r+0x220>)
 80072dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072e0:	2206      	movs	r2, #6
 80072e2:	f7f8 ff7d 	bl	80001e0 <memchr>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	d03f      	beq.n	800736a <_vfiprintf_r+0x20a>
 80072ea:	4b26      	ldr	r3, [pc, #152]	@ (8007384 <_vfiprintf_r+0x224>)
 80072ec:	bb1b      	cbnz	r3, 8007336 <_vfiprintf_r+0x1d6>
 80072ee:	9b03      	ldr	r3, [sp, #12]
 80072f0:	3307      	adds	r3, #7
 80072f2:	f023 0307 	bic.w	r3, r3, #7
 80072f6:	3308      	adds	r3, #8
 80072f8:	9303      	str	r3, [sp, #12]
 80072fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072fc:	443b      	add	r3, r7
 80072fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8007300:	e76a      	b.n	80071d8 <_vfiprintf_r+0x78>
 8007302:	fb0c 3202 	mla	r2, ip, r2, r3
 8007306:	460c      	mov	r4, r1
 8007308:	2001      	movs	r0, #1
 800730a:	e7a8      	b.n	800725e <_vfiprintf_r+0xfe>
 800730c:	2300      	movs	r3, #0
 800730e:	3401      	adds	r4, #1
 8007310:	9305      	str	r3, [sp, #20]
 8007312:	4619      	mov	r1, r3
 8007314:	f04f 0c0a 	mov.w	ip, #10
 8007318:	4620      	mov	r0, r4
 800731a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800731e:	3a30      	subs	r2, #48	@ 0x30
 8007320:	2a09      	cmp	r2, #9
 8007322:	d903      	bls.n	800732c <_vfiprintf_r+0x1cc>
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0c6      	beq.n	80072b6 <_vfiprintf_r+0x156>
 8007328:	9105      	str	r1, [sp, #20]
 800732a:	e7c4      	b.n	80072b6 <_vfiprintf_r+0x156>
 800732c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007330:	4604      	mov	r4, r0
 8007332:	2301      	movs	r3, #1
 8007334:	e7f0      	b.n	8007318 <_vfiprintf_r+0x1b8>
 8007336:	ab03      	add	r3, sp, #12
 8007338:	9300      	str	r3, [sp, #0]
 800733a:	462a      	mov	r2, r5
 800733c:	4b12      	ldr	r3, [pc, #72]	@ (8007388 <_vfiprintf_r+0x228>)
 800733e:	a904      	add	r1, sp, #16
 8007340:	4630      	mov	r0, r6
 8007342:	f3af 8000 	nop.w
 8007346:	4607      	mov	r7, r0
 8007348:	1c78      	adds	r0, r7, #1
 800734a:	d1d6      	bne.n	80072fa <_vfiprintf_r+0x19a>
 800734c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800734e:	07d9      	lsls	r1, r3, #31
 8007350:	d405      	bmi.n	800735e <_vfiprintf_r+0x1fe>
 8007352:	89ab      	ldrh	r3, [r5, #12]
 8007354:	059a      	lsls	r2, r3, #22
 8007356:	d402      	bmi.n	800735e <_vfiprintf_r+0x1fe>
 8007358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800735a:	f7ff f9c3 	bl	80066e4 <__retarget_lock_release_recursive>
 800735e:	89ab      	ldrh	r3, [r5, #12]
 8007360:	065b      	lsls	r3, r3, #25
 8007362:	f53f af1f 	bmi.w	80071a4 <_vfiprintf_r+0x44>
 8007366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007368:	e71e      	b.n	80071a8 <_vfiprintf_r+0x48>
 800736a:	ab03      	add	r3, sp, #12
 800736c:	9300      	str	r3, [sp, #0]
 800736e:	462a      	mov	r2, r5
 8007370:	4b05      	ldr	r3, [pc, #20]	@ (8007388 <_vfiprintf_r+0x228>)
 8007372:	a904      	add	r1, sp, #16
 8007374:	4630      	mov	r0, r6
 8007376:	f7ff fca9 	bl	8006ccc <_printf_i>
 800737a:	e7e4      	b.n	8007346 <_vfiprintf_r+0x1e6>
 800737c:	0800af2b 	.word	0x0800af2b
 8007380:	0800af35 	.word	0x0800af35
 8007384:	00000000 	.word	0x00000000
 8007388:	0800713d 	.word	0x0800713d
 800738c:	0800af31 	.word	0x0800af31

08007390 <__swbuf_r>:
 8007390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007392:	460e      	mov	r6, r1
 8007394:	4614      	mov	r4, r2
 8007396:	4605      	mov	r5, r0
 8007398:	b118      	cbz	r0, 80073a2 <__swbuf_r+0x12>
 800739a:	6a03      	ldr	r3, [r0, #32]
 800739c:	b90b      	cbnz	r3, 80073a2 <__swbuf_r+0x12>
 800739e:	f7ff f83b 	bl	8006418 <__sinit>
 80073a2:	69a3      	ldr	r3, [r4, #24]
 80073a4:	60a3      	str	r3, [r4, #8]
 80073a6:	89a3      	ldrh	r3, [r4, #12]
 80073a8:	071a      	lsls	r2, r3, #28
 80073aa:	d501      	bpl.n	80073b0 <__swbuf_r+0x20>
 80073ac:	6923      	ldr	r3, [r4, #16]
 80073ae:	b943      	cbnz	r3, 80073c2 <__swbuf_r+0x32>
 80073b0:	4621      	mov	r1, r4
 80073b2:	4628      	mov	r0, r5
 80073b4:	f000 f82a 	bl	800740c <__swsetup_r>
 80073b8:	b118      	cbz	r0, 80073c2 <__swbuf_r+0x32>
 80073ba:	f04f 37ff 	mov.w	r7, #4294967295
 80073be:	4638      	mov	r0, r7
 80073c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073c2:	6823      	ldr	r3, [r4, #0]
 80073c4:	6922      	ldr	r2, [r4, #16]
 80073c6:	1a98      	subs	r0, r3, r2
 80073c8:	6963      	ldr	r3, [r4, #20]
 80073ca:	b2f6      	uxtb	r6, r6
 80073cc:	4283      	cmp	r3, r0
 80073ce:	4637      	mov	r7, r6
 80073d0:	dc05      	bgt.n	80073de <__swbuf_r+0x4e>
 80073d2:	4621      	mov	r1, r4
 80073d4:	4628      	mov	r0, r5
 80073d6:	f7ff fe1b 	bl	8007010 <_fflush_r>
 80073da:	2800      	cmp	r0, #0
 80073dc:	d1ed      	bne.n	80073ba <__swbuf_r+0x2a>
 80073de:	68a3      	ldr	r3, [r4, #8]
 80073e0:	3b01      	subs	r3, #1
 80073e2:	60a3      	str	r3, [r4, #8]
 80073e4:	6823      	ldr	r3, [r4, #0]
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	6022      	str	r2, [r4, #0]
 80073ea:	701e      	strb	r6, [r3, #0]
 80073ec:	6962      	ldr	r2, [r4, #20]
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d004      	beq.n	80073fe <__swbuf_r+0x6e>
 80073f4:	89a3      	ldrh	r3, [r4, #12]
 80073f6:	07db      	lsls	r3, r3, #31
 80073f8:	d5e1      	bpl.n	80073be <__swbuf_r+0x2e>
 80073fa:	2e0a      	cmp	r6, #10
 80073fc:	d1df      	bne.n	80073be <__swbuf_r+0x2e>
 80073fe:	4621      	mov	r1, r4
 8007400:	4628      	mov	r0, r5
 8007402:	f7ff fe05 	bl	8007010 <_fflush_r>
 8007406:	2800      	cmp	r0, #0
 8007408:	d0d9      	beq.n	80073be <__swbuf_r+0x2e>
 800740a:	e7d6      	b.n	80073ba <__swbuf_r+0x2a>

0800740c <__swsetup_r>:
 800740c:	b538      	push	{r3, r4, r5, lr}
 800740e:	4b29      	ldr	r3, [pc, #164]	@ (80074b4 <__swsetup_r+0xa8>)
 8007410:	4605      	mov	r5, r0
 8007412:	6818      	ldr	r0, [r3, #0]
 8007414:	460c      	mov	r4, r1
 8007416:	b118      	cbz	r0, 8007420 <__swsetup_r+0x14>
 8007418:	6a03      	ldr	r3, [r0, #32]
 800741a:	b90b      	cbnz	r3, 8007420 <__swsetup_r+0x14>
 800741c:	f7fe fffc 	bl	8006418 <__sinit>
 8007420:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007424:	0719      	lsls	r1, r3, #28
 8007426:	d422      	bmi.n	800746e <__swsetup_r+0x62>
 8007428:	06da      	lsls	r2, r3, #27
 800742a:	d407      	bmi.n	800743c <__swsetup_r+0x30>
 800742c:	2209      	movs	r2, #9
 800742e:	602a      	str	r2, [r5, #0]
 8007430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007434:	81a3      	strh	r3, [r4, #12]
 8007436:	f04f 30ff 	mov.w	r0, #4294967295
 800743a:	e033      	b.n	80074a4 <__swsetup_r+0x98>
 800743c:	0758      	lsls	r0, r3, #29
 800743e:	d512      	bpl.n	8007466 <__swsetup_r+0x5a>
 8007440:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007442:	b141      	cbz	r1, 8007456 <__swsetup_r+0x4a>
 8007444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007448:	4299      	cmp	r1, r3
 800744a:	d002      	beq.n	8007452 <__swsetup_r+0x46>
 800744c:	4628      	mov	r0, r5
 800744e:	f7ff f977 	bl	8006740 <_free_r>
 8007452:	2300      	movs	r3, #0
 8007454:	6363      	str	r3, [r4, #52]	@ 0x34
 8007456:	89a3      	ldrh	r3, [r4, #12]
 8007458:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800745c:	81a3      	strh	r3, [r4, #12]
 800745e:	2300      	movs	r3, #0
 8007460:	6063      	str	r3, [r4, #4]
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	89a3      	ldrh	r3, [r4, #12]
 8007468:	f043 0308 	orr.w	r3, r3, #8
 800746c:	81a3      	strh	r3, [r4, #12]
 800746e:	6923      	ldr	r3, [r4, #16]
 8007470:	b94b      	cbnz	r3, 8007486 <__swsetup_r+0x7a>
 8007472:	89a3      	ldrh	r3, [r4, #12]
 8007474:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007478:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800747c:	d003      	beq.n	8007486 <__swsetup_r+0x7a>
 800747e:	4621      	mov	r1, r4
 8007480:	4628      	mov	r0, r5
 8007482:	f000 f88b 	bl	800759c <__smakebuf_r>
 8007486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800748a:	f013 0201 	ands.w	r2, r3, #1
 800748e:	d00a      	beq.n	80074a6 <__swsetup_r+0x9a>
 8007490:	2200      	movs	r2, #0
 8007492:	60a2      	str	r2, [r4, #8]
 8007494:	6962      	ldr	r2, [r4, #20]
 8007496:	4252      	negs	r2, r2
 8007498:	61a2      	str	r2, [r4, #24]
 800749a:	6922      	ldr	r2, [r4, #16]
 800749c:	b942      	cbnz	r2, 80074b0 <__swsetup_r+0xa4>
 800749e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80074a2:	d1c5      	bne.n	8007430 <__swsetup_r+0x24>
 80074a4:	bd38      	pop	{r3, r4, r5, pc}
 80074a6:	0799      	lsls	r1, r3, #30
 80074a8:	bf58      	it	pl
 80074aa:	6962      	ldrpl	r2, [r4, #20]
 80074ac:	60a2      	str	r2, [r4, #8]
 80074ae:	e7f4      	b.n	800749a <__swsetup_r+0x8e>
 80074b0:	2000      	movs	r0, #0
 80074b2:	e7f7      	b.n	80074a4 <__swsetup_r+0x98>
 80074b4:	20000038 	.word	0x20000038

080074b8 <_raise_r>:
 80074b8:	291f      	cmp	r1, #31
 80074ba:	b538      	push	{r3, r4, r5, lr}
 80074bc:	4605      	mov	r5, r0
 80074be:	460c      	mov	r4, r1
 80074c0:	d904      	bls.n	80074cc <_raise_r+0x14>
 80074c2:	2316      	movs	r3, #22
 80074c4:	6003      	str	r3, [r0, #0]
 80074c6:	f04f 30ff 	mov.w	r0, #4294967295
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80074ce:	b112      	cbz	r2, 80074d6 <_raise_r+0x1e>
 80074d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80074d4:	b94b      	cbnz	r3, 80074ea <_raise_r+0x32>
 80074d6:	4628      	mov	r0, r5
 80074d8:	f000 f830 	bl	800753c <_getpid_r>
 80074dc:	4622      	mov	r2, r4
 80074de:	4601      	mov	r1, r0
 80074e0:	4628      	mov	r0, r5
 80074e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074e6:	f000 b817 	b.w	8007518 <_kill_r>
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d00a      	beq.n	8007504 <_raise_r+0x4c>
 80074ee:	1c59      	adds	r1, r3, #1
 80074f0:	d103      	bne.n	80074fa <_raise_r+0x42>
 80074f2:	2316      	movs	r3, #22
 80074f4:	6003      	str	r3, [r0, #0]
 80074f6:	2001      	movs	r0, #1
 80074f8:	e7e7      	b.n	80074ca <_raise_r+0x12>
 80074fa:	2100      	movs	r1, #0
 80074fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007500:	4620      	mov	r0, r4
 8007502:	4798      	blx	r3
 8007504:	2000      	movs	r0, #0
 8007506:	e7e0      	b.n	80074ca <_raise_r+0x12>

08007508 <raise>:
 8007508:	4b02      	ldr	r3, [pc, #8]	@ (8007514 <raise+0xc>)
 800750a:	4601      	mov	r1, r0
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	f7ff bfd3 	b.w	80074b8 <_raise_r>
 8007512:	bf00      	nop
 8007514:	20000038 	.word	0x20000038

08007518 <_kill_r>:
 8007518:	b538      	push	{r3, r4, r5, lr}
 800751a:	4d07      	ldr	r5, [pc, #28]	@ (8007538 <_kill_r+0x20>)
 800751c:	2300      	movs	r3, #0
 800751e:	4604      	mov	r4, r0
 8007520:	4608      	mov	r0, r1
 8007522:	4611      	mov	r1, r2
 8007524:	602b      	str	r3, [r5, #0]
 8007526:	f7fb f964 	bl	80027f2 <_kill>
 800752a:	1c43      	adds	r3, r0, #1
 800752c:	d102      	bne.n	8007534 <_kill_r+0x1c>
 800752e:	682b      	ldr	r3, [r5, #0]
 8007530:	b103      	cbz	r3, 8007534 <_kill_r+0x1c>
 8007532:	6023      	str	r3, [r4, #0]
 8007534:	bd38      	pop	{r3, r4, r5, pc}
 8007536:	bf00      	nop
 8007538:	2000078c 	.word	0x2000078c

0800753c <_getpid_r>:
 800753c:	f7fb b951 	b.w	80027e2 <_getpid>

08007540 <_malloc_usable_size_r>:
 8007540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007544:	1f18      	subs	r0, r3, #4
 8007546:	2b00      	cmp	r3, #0
 8007548:	bfbc      	itt	lt
 800754a:	580b      	ldrlt	r3, [r1, r0]
 800754c:	18c0      	addlt	r0, r0, r3
 800754e:	4770      	bx	lr

08007550 <__swhatbuf_r>:
 8007550:	b570      	push	{r4, r5, r6, lr}
 8007552:	460c      	mov	r4, r1
 8007554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007558:	2900      	cmp	r1, #0
 800755a:	b096      	sub	sp, #88	@ 0x58
 800755c:	4615      	mov	r5, r2
 800755e:	461e      	mov	r6, r3
 8007560:	da0d      	bge.n	800757e <__swhatbuf_r+0x2e>
 8007562:	89a3      	ldrh	r3, [r4, #12]
 8007564:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007568:	f04f 0100 	mov.w	r1, #0
 800756c:	bf14      	ite	ne
 800756e:	2340      	movne	r3, #64	@ 0x40
 8007570:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007574:	2000      	movs	r0, #0
 8007576:	6031      	str	r1, [r6, #0]
 8007578:	602b      	str	r3, [r5, #0]
 800757a:	b016      	add	sp, #88	@ 0x58
 800757c:	bd70      	pop	{r4, r5, r6, pc}
 800757e:	466a      	mov	r2, sp
 8007580:	f000 f848 	bl	8007614 <_fstat_r>
 8007584:	2800      	cmp	r0, #0
 8007586:	dbec      	blt.n	8007562 <__swhatbuf_r+0x12>
 8007588:	9901      	ldr	r1, [sp, #4]
 800758a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800758e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007592:	4259      	negs	r1, r3
 8007594:	4159      	adcs	r1, r3
 8007596:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800759a:	e7eb      	b.n	8007574 <__swhatbuf_r+0x24>

0800759c <__smakebuf_r>:
 800759c:	898b      	ldrh	r3, [r1, #12]
 800759e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075a0:	079d      	lsls	r5, r3, #30
 80075a2:	4606      	mov	r6, r0
 80075a4:	460c      	mov	r4, r1
 80075a6:	d507      	bpl.n	80075b8 <__smakebuf_r+0x1c>
 80075a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80075ac:	6023      	str	r3, [r4, #0]
 80075ae:	6123      	str	r3, [r4, #16]
 80075b0:	2301      	movs	r3, #1
 80075b2:	6163      	str	r3, [r4, #20]
 80075b4:	b003      	add	sp, #12
 80075b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075b8:	ab01      	add	r3, sp, #4
 80075ba:	466a      	mov	r2, sp
 80075bc:	f7ff ffc8 	bl	8007550 <__swhatbuf_r>
 80075c0:	9f00      	ldr	r7, [sp, #0]
 80075c2:	4605      	mov	r5, r0
 80075c4:	4639      	mov	r1, r7
 80075c6:	4630      	mov	r0, r6
 80075c8:	f7ff f92e 	bl	8006828 <_malloc_r>
 80075cc:	b948      	cbnz	r0, 80075e2 <__smakebuf_r+0x46>
 80075ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075d2:	059a      	lsls	r2, r3, #22
 80075d4:	d4ee      	bmi.n	80075b4 <__smakebuf_r+0x18>
 80075d6:	f023 0303 	bic.w	r3, r3, #3
 80075da:	f043 0302 	orr.w	r3, r3, #2
 80075de:	81a3      	strh	r3, [r4, #12]
 80075e0:	e7e2      	b.n	80075a8 <__smakebuf_r+0xc>
 80075e2:	89a3      	ldrh	r3, [r4, #12]
 80075e4:	6020      	str	r0, [r4, #0]
 80075e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075ea:	81a3      	strh	r3, [r4, #12]
 80075ec:	9b01      	ldr	r3, [sp, #4]
 80075ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80075f2:	b15b      	cbz	r3, 800760c <__smakebuf_r+0x70>
 80075f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075f8:	4630      	mov	r0, r6
 80075fa:	f000 f81d 	bl	8007638 <_isatty_r>
 80075fe:	b128      	cbz	r0, 800760c <__smakebuf_r+0x70>
 8007600:	89a3      	ldrh	r3, [r4, #12]
 8007602:	f023 0303 	bic.w	r3, r3, #3
 8007606:	f043 0301 	orr.w	r3, r3, #1
 800760a:	81a3      	strh	r3, [r4, #12]
 800760c:	89a3      	ldrh	r3, [r4, #12]
 800760e:	431d      	orrs	r5, r3
 8007610:	81a5      	strh	r5, [r4, #12]
 8007612:	e7cf      	b.n	80075b4 <__smakebuf_r+0x18>

08007614 <_fstat_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	4d07      	ldr	r5, [pc, #28]	@ (8007634 <_fstat_r+0x20>)
 8007618:	2300      	movs	r3, #0
 800761a:	4604      	mov	r4, r0
 800761c:	4608      	mov	r0, r1
 800761e:	4611      	mov	r1, r2
 8007620:	602b      	str	r3, [r5, #0]
 8007622:	f7fb f946 	bl	80028b2 <_fstat>
 8007626:	1c43      	adds	r3, r0, #1
 8007628:	d102      	bne.n	8007630 <_fstat_r+0x1c>
 800762a:	682b      	ldr	r3, [r5, #0]
 800762c:	b103      	cbz	r3, 8007630 <_fstat_r+0x1c>
 800762e:	6023      	str	r3, [r4, #0]
 8007630:	bd38      	pop	{r3, r4, r5, pc}
 8007632:	bf00      	nop
 8007634:	2000078c 	.word	0x2000078c

08007638 <_isatty_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	4d06      	ldr	r5, [pc, #24]	@ (8007654 <_isatty_r+0x1c>)
 800763c:	2300      	movs	r3, #0
 800763e:	4604      	mov	r4, r0
 8007640:	4608      	mov	r0, r1
 8007642:	602b      	str	r3, [r5, #0]
 8007644:	f7fb f945 	bl	80028d2 <_isatty>
 8007648:	1c43      	adds	r3, r0, #1
 800764a:	d102      	bne.n	8007652 <_isatty_r+0x1a>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	b103      	cbz	r3, 8007652 <_isatty_r+0x1a>
 8007650:	6023      	str	r3, [r4, #0]
 8007652:	bd38      	pop	{r3, r4, r5, pc}
 8007654:	2000078c 	.word	0x2000078c

08007658 <_init>:
 8007658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765a:	bf00      	nop
 800765c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800765e:	bc08      	pop	{r3}
 8007660:	469e      	mov	lr, r3
 8007662:	4770      	bx	lr

08007664 <_fini>:
 8007664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007666:	bf00      	nop
 8007668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800766a:	bc08      	pop	{r3}
 800766c:	469e      	mov	lr, r3
 800766e:	4770      	bx	lr
