<?xml version="1.0" encoding="UTF-8"?>
<module id="UTOPIA2" HW_revision="1" XML_version="1" description="UNIVERSAL TEST AND OPERATIONS INTERFACE FOR ASYNCHRONOUS TRANSFER MODE">
	<register id="UCR" acronym="UCR" offset="0x00000000" width="32" description="UTOPIA Control Register">
		<bitfield id="BEND" width="1" begin="31" end="31" resetval="0" description="Endian Mode for data transferred via UTOPIA interface." range="" rwaccess="rw">
			<bitenum id="" value="BEND=0" token="" description="Data is assembled to conform to Little-endian format"/>
			<bitenum id="" value="BEND=1" token="" description="Data is assembled to conform to Big-endian format"/>
		</bitfield>
		<bitfield id="Reserved" width="2" begin="30" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="SLID SLEND" width="5" begin="28" end="24" resetval="" description="Slave ID: Applicable in Slave and MPHY mode.Slave END:Applicable in Master and MPHY mode." range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="Reserved" width="2" begin="23" end="22" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="XUDC" width="4" begin="21" end="18" resetval="0x0" description="Transmit User Defined Cell" range="" rwaccess="rw">
			<bitenum id="" value="0" token="" description="Transmits standard ATM cell size of 53B"/>
<!-- bull			<bitenum id="" value="XUDC=0001bto1010b" token="" description="Transmits with extra header bytes ranging from 1 to 10 bytes."/> -->
			<bitenum id="" value="11" token="" description="Applicable for slave mode only. Transmits 11 extra header bytes"/>
<!-- bull			<bitenum id="" value="XUDC=1100bto1111b" token="" description="Reserved"/> -->
		</bitfield>
		<bitfield id="UXMSTR" width="1" begin="17" end="17" resetval="0" description="UTOPIA Transmit in master or slave mode selection" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="UXEN" width="1" begin="16" end="16" resetval="0" description="UTOPIA Transmitter Enable" range="" rwaccess="rw">
			<bitenum id="" value="0" token="" description="UTOPIA port Transmitter Disabled and in reset state."/>
			<bitenum id="" value="1" token="" description="UTOPIA port Transmitter Enabled."/>
		</bitfield>
		<bitfield id="ULB" width="1" begin="15" end="15" resetval="0" description="UTOPIA Loop Back Mode" range="" rwaccess="rw">
			<bitenum id="" value="0" token="" description="loop back mode disabled and normal UTOPIA operation"/>
			<bitenum id="" value="1" token="" description="loop back mode enabled.Master/Slave selection via U(R/X)MSTR"/>
		</bitfield>
		<bitfield id="MPHY" width="1" begin="14" end="14" resetval="1" description="UTOPIA Receive/Transmit Multi-PHY Mode. MPHY mode is by default." range="" rwaccess="rw">
			<bitenum id="" value="0" token="" description="Single PHY mode selected."/>
			<bitenum id="" value="1" token="" description="Multi-PHY mode selected."/>
		</bitfield>
		<bitfield id="U16M" width="1" begin="13" end="13" resetval="0" description="8-bit/16-bit Mode . 8-bit operation is default mode " range="" rwaccess="rw">
			<bitenum id="" value="0" token="" description="8-bit operation on both transmit and receive UTOPIA interface"/>
			<bitenum id="" value="1" token="" description="16-bit operation on both transmit and receive UTOPIA interface"/>
		</bitfield>
		<bitfield id="UPM" width="1" begin="12" end="12" resetval="0" description="UTOPIA polling mode .Valid only when UMSTR=1" range="" rwaccess="rw">
			<bitenum id="" value="0" token="" description="Round-robin polling is used."/>
			<bitenum id="" value="1" token="" description="Fixed address polling is used."/>
		</bitfield>
		<bitfield id="RUDC" width="4" begin="5" end="2" resetval="0x0" description="Receive User Defined Cell" range="0000b to 1010b" rwaccess="rw">
			<bitenum id="" value="0" token="" description="Receives standard ATM cell size of 53B"/>
<!-- bull			<bitenum id="" value="RUDC=0001bto1010b" token="" description="Receives with extra header bytes ranging from 1 to 10 bytes."/> -->
			<bitenum id="" value="11" token="" description="Applicable for slave mode only. Receives 11 extra header bytes"/>
<!-- bull			<bitenum id="" value="RUDC=1100bto1111b" token="" description="Reserved"/> -->
		</bitfield>
		<bitfield id="URMSTR" width="1" begin="1" end="1" resetval="0" description="UTOPIA receive in master or slave mode selection " range="0 to 1" rwaccess="rw">
			<bitenum id="" value="0" token="" description="Transmit and Receive interface are in slave mode :default state"/>
			<bitenum id="" value="1" token="" description="Transmit and Receive interface are in master mode"/>
		</bitfield>
		<bitfield id="UREN" width="1" begin="0" end="0" resetval="0" description="UTOPIA Receiver Enable " range="0 to 1" rwaccess="rw">
			<bitenum id="" value="0" token="" description="UTOPIA port receiver is disabled and in reset state"/>
			<bitenum id="" value="1" token="" description="UTOPIA port receiver is enabled"/>
		</bitfield>
	</register>
	<register id="CDR" acronym="CDR" offset="0x00000014" width="32" description="Clock Detect Register">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="XCCNT" width="8" begin="23" end="16" resetval="0" description="Transmit Interface Clock Count value.                                                                            " range="" rwaccess="rw">
			<bitenum id="XCCNT" value="0" token="XCCNT" description="Transmit Clock Detection Disabled."/>
		</bitfield>
		<bitfield id="RCCNT" width="8" begin="7" end="0" resetval="0" description="Receive Interface Clock Count value." range="" rwaccess="rw">
			<bitenum id="RCCNT" value="0" token="RCCNT" description="Receive Clock Detection disabled"/>
		</bitfield>
	</register>
	<register id="UIER" acronym="UIER" offset="0x0000000C" width="32" description="UTOPIA Interrupt Enable Register">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="RQIE7" width="1" begin="23" end="23" resetval="0" description="Receive Queue Interrupt 7 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIE6" width="1" begin="22" end="22" resetval="0" description="Receive Queue Interrupt 6 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIE5" width="1" begin="21" end="21" resetval="0" description="Receive Queue Interrupt 5 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIE4" width="1" begin="20" end="20" resetval="0" description="Receive Queue Interrupt 4 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIE3" width="1" begin="19" end="19" resetval="0" description="Receive Queue Interrupt 3 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIE2" width="1" begin="18" end="18" resetval="0" description="Receive Queue Interrupt 2 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIE1" width="1" begin="17" end="17" resetval="0" description="Receive Queue Interrupt 1 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIE0" width="1" begin="16" end="16" resetval="0" description="Receive Queue Interrupt 0 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE7" width="1" begin="7" end="7" resetval="0" description="Transmit Queue Interrupt 7 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE6" width="1" begin="6" end="6" resetval="0" description="Transmit Queue Interrupt 6 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE5" width="1" begin="5" end="5" resetval="0" description="Transmit Queue Interrupt 5 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE4" width="1" begin="4" end="4" resetval="0" description="Transmit Queue Interrupt 4 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE3" width="1" begin="3" end="3" resetval="0" description="Transmit Queue Interrupt 3 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE2" width="1" begin="2" end="2" resetval="0" description="Transmit Queue Interrupt 2 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE1" width="1" begin="1" end="1" resetval="0" description="Transmit Queue Interrupt 1 enable" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIE0 " width="1" begin="0" end="0" resetval="0" description="Transmit Queue Interrupt 0 enable" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="UIPR" acronym="UIPR" offset="0x00000010" width="32" description="UTOPIA Interrupt Pending Register">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="RQIP7" width="1" begin="23" end="23" resetval="0" description="Receive Queue  Interrupt Pending 7 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIP6" width="1" begin="22" end="22" resetval="0" description="Receive Queue  Interrupt Pending 6 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIP5" width="1" begin="21" end="21" resetval="0" description="Receive Queue  Interrupt Pending 5 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIP4" width="1" begin="20" end="20" resetval="0" description="Receive Queue  Interrupt Pending 4 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIP3" width="1" begin="19" end="19" resetval="0" description="Receive Queue  Interrupt Pending 3 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIP2" width="1" begin="18" end="18" resetval="0" description="Receive Queue  Interrupt Pending 2 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIP1" width="1" begin="17" end="17" resetval="0" description="Receive Queue  Interrupt Pending 1 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RQIP0" width="1" begin="16" end="16" resetval="0" description="Receive Queue  Interrupt Pending 0 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP7" width="1" begin="7" end="7" resetval="0" description="Transmit Queue  Interrupt Pending 7 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP6" width="1" begin="6" end="6" resetval="0" description="Transmit Queue  Interrupt Pending 6 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP5" width="1" begin="5" end="5" resetval="0" description="Transmit Queue  Interrupt Pending 5 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP4" width="1" begin="4" end="4" resetval="0" description="Transmit Queue  Interrupt Pending 4 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP3" width="1" begin="3" end="3" resetval="0" description="Transmit Queue  Interrupt Pending 3 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP2" width="1" begin="2" end="2" resetval="0" description="Transmit Queue  Interrupt Pending 2 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP1" width="1" begin="1" end="1" resetval="0" description="Transmit Queue  Interrupt Pending 1 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XQIP0" width="1" begin="0" end="0" resetval="0" description="Transmit Queue  Interrupt Pending 0 is captured in UIPR" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="EIER" acronym="EIER" offset="0x00000018" width="32" description="ERROR Interrupt Enable Register">
		<bitfield id="Reserved" width="13" begin="31" end="19" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="XCPE" width="1" begin="18" end="18" resetval="0" description="Transmit Clock Present Interrupt Enable" range="" rwaccess="rw">
			<bitenum id="XCPE" value="0" token="XCPE" description="Transmit Clock Present Interrupt Disabled"/>
			<bitenum id="XCPE" value="1" token="XCPE" description="Transmit Clock Present Interrupt Enabled"/>
		</bitfield>
		<bitfield id="XCFE" width="1" begin="17" end="17" resetval="0" description="Transmit Clock Failed Interrupt Enable" range="" rwaccess="rw">
			<bitenum id="XCFE" value="0" token="XCFE" description="Transmit Clock Failed Interrupt Disabled"/>
			<bitenum id="XCFE" value="1" token="XCFE" description="Transmit Clock Failed Interrupt Enabled"/>
		</bitfield>
		<bitfield id="XQSE" width="1" begin="16" end="16" resetval="0" description="Transmit Queue Stall Interrupt Enable" range="" rwaccess="rw">
			<bitenum id="XQSE" value="0" token="XQSE" description="Transmit Queue Stall Interrupt Disabled"/>
			<bitenum id="XQSE" value="1" token="XQSE" description="Transmit Queue Stall Interrupt Enabled"/>
		</bitfield>
		<bitfield id="RCPE" width="1" begin="2" end="2" resetval="0" description="Receive Clock Present Interrupt Enable" range="" rwaccess="rw">
			<bitenum id="RCPE" value="0" token="RCPE" description="Receive Clock Present Interrupt Disabled"/>
			<bitenum id="RCPE" value="1" token="RCPE" description="Receive Clock Present Interrupt Enabled"/>
		</bitfield>
		<bitfield id="RCFE" width="1" begin="1" end="1" resetval="0" description="Receive Clock Failed Interrupt Enable" range="" rwaccess="rw">
			<bitenum id="RCFE" value="0" token="RCFE" description="Receive Clock Failed Interrupt Disabled"/>
			<bitenum id="RCFE" value="1" token="RCFE" description="Receive Clock Failed Interrupt Enabled"/>
		</bitfield>
		<bitfield id="RQSE" width="1" begin="0" end="0" resetval="0" description="Receive Queue Stall Interrupt Enable" range="" rwaccess="rw">
			<bitenum id="RQSE" value="0" token="RQSE" description="Receive Queue Stall Interrupt Disabled"/>
			<bitenum id="RQSE" value="1" token="RQSE" description="Receive Queue Stall Interrupt Enabled"/>
		</bitfield>
	</register>
	<register id="EIPR" acronym="EIPR" offset="0x0000001C" width="32" description="Error Interrupt Pending Register">
		<bitfield id="Reserved" width="13" begin="31" end="19" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="XCPP" width="1" begin="18" end="18" resetval="0" description="Transmit Clock Present Interrupt Pending.XCPP is valid regardless if UXEN is set or not." range="" rwaccess="rw">
			<bitenum id="XCPP" value="0" token="XCPP" description="UXCLK not present."/>
			<bitenum id="XCPP" value="1" token="XCPP" description="UXCLK present. If the corresponding bit in the EIER is set,an interrupt UINT is sent to the CPU."/>
		</bitfield>
		<bitfield id="XCFP" width="1" begin="17" end="17" resetval="0" description="Transmit Clock Failed Interrupt Pending.Activated only when UXEN=1." range="" rwaccess="rw">
			<bitenum id="XCFP" value="0" token="XCFP" description="UXCLK present."/>
			<bitenum id="XCFP" value="1" token="XCFP" description="UXCLK failed. If the corresponding bit in the EIER is set,an interrupt UINT is sent to the CPU."/>
		</bitfield>
		<bitfield id="XQSP" width="1" begin="16" end="16" resetval="0" description="Transmit Queue Stall Interrupt Pending.Stalled untill the queue is drained and space is available." range="" rwaccess="rw">
			<bitenum id="XQSP" value="0" token="XQSP" description="No Transmit Queue Stall condition."/>
			<bitenum id="XQSP" value="1" token="XQSP" description="Transmit Queue Stalled.XQSP is cleared once the queue has space available and writes can continue."/>
		</bitfield>
		<bitfield id="RCPP" width="1" begin="2" end="2" resetval="0" description="Receive Clock Present Interrupt Pending.RCPP is valid regardless if UREN is set or not." range="" rwaccess="rw">
			<bitenum id="RCPP" value="0" token="RCPP" description="URCLK not Present"/>
			<bitenum id="RCPP" value="1" token="RCPP" description="URCLK present. If the corresponding bit in the EIER is set,an interrupt UINT is sent to the CPU."/>
		</bitfield>
		<bitfield id="RCFP" width="1" begin="1" end="1" resetval="0" description="Receive Clock Failed Interrupt Pending.Activated only when UTOPIA Receive Interface(UREN=1)" range="" rwaccess="rw">
			<bitenum id="RCFP" value="0" token="RCFP" description="URCLK present."/>
			<bitenum id="RCFP" value="1" token="RCFP" description="URCLK failed.If corresponding bit in EIER is set,an interrupt UINT is sent to the CPU. "/>
		</bitfield>
		<bitfield id="RQSP" width="1" begin="0" end="0" resetval="0" description="Receive Queue Stall Interrupt Pending" range="" rwaccess="rw">
			<bitenum id="RQSP" value="0" token="RQSP" description="No Receive Queue Stall Condition"/>
			<bitenum id="RQSP" value="1" token="RQSP" description="Receive Queue Stalled.RQSP is cleared as soon as Valid data is available and the read is performed."/>
		</bitfield>
	</register>
	<register id="PDR" acronym="PDR" offset="0x00000004" width="32" description="PHY Disable Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="PHY30" width="1" begin="30" end="30" resetval="0" description="When Set PHY30 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY29" width="1" begin="29" end="29" resetval="0" description="When Set PHY29 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY28" width="1" begin="28" end="28" resetval="0" description="When Set PHY28 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY27" width="1" begin="27" end="27" resetval="0" description="When Set PHY27 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY26" width="1" begin="26" end="26" resetval="0" description="When Set PHY26 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY25" width="1" begin="25" end="25" resetval="0" description="When Set PHY25 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY24" width="1" begin="24" end="24" resetval="0" description="When Set PHY24 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY23" width="1" begin="23" end="23" resetval="0" description="When Set PHY23 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY22" width="1" begin="22" end="22" resetval="0" description="When Set PHY22 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY21" width="1" begin="21" end="21" resetval="0" description="When Set PHY21 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY20" width="1" begin="20" end="20" resetval="0" description="When Set PHY20 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY19" width="1" begin="19" end="19" resetval="0" description="When Set PHY19 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY18" width="1" begin="18" end="18" resetval="0" description="When Set PHY18 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY17" width="1" begin="17" end="17" resetval="0" description="When Set PHY17 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY16" width="1" begin="16" end="16" resetval="0" description="When Set PHY16 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY15" width="1" begin="15" end="15" resetval="0" description="When Set PHY15 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY14" width="1" begin="14" end="14" resetval="0" description="When Set PHY14 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY13" width="1" begin="13" end="13" resetval="0" description="When Set PHY13 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY12" width="1" begin="12" end="12" resetval="0" description="When Set PHY12 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY11" width="1" begin="11" end="11" resetval="0" description="When Set PHY11 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY10" width="1" begin="10" end="10" resetval="0" description="When Set PHY10 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY9" width="1" begin="9" end="9" resetval="0" description="When Set PHY9 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY8" width="1" begin="8" end="8" resetval="0" description="When Set PHY8 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY7" width="1" begin="7" end="7" resetval="0" description="When Set PHY7 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY6" width="1" begin="6" end="6" resetval="0" description="When Set PHY6 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY5" width="1" begin="5" end="5" resetval="0" description="When Set PHY5 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY4" width="1" begin="4" end="4" resetval="0" description="When Set PHY4 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY3" width="1" begin="3" end="3" resetval="0" description="When Set PHY3 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY2" width="1" begin="2" end="2" resetval="0" description="When Set PHY2 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY1" width="1" begin="1" end="1" resetval="0" description="When Set PHY1 is disabled" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="PHY0" width="1" begin="0" end="0" resetval="0" description="When Set PHY0 is disabled" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RRSR" acronym="RRSR" offset="0x00000040" width="32" description="Receive Routing Select Register">
		<bitfield id="Reserved" width="10" begin="31" end="22" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="RBYT" width="6" begin="21" end="16" resetval="0" description="Indicates Least Significant Byte of the 16-bit field of interest." range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RBIT" width="3" begin="2" end="0" resetval="0" description="Indicates the least significant bit within the 16-bit field of interest that is used for routing decisions." range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="XCAPR" acronym="XCAPR" offset="0x00000008" width="32" description="Transmit Cell Available for PHY Register(XCAPR)">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="CAP30" width="1" begin="30" end="30" resetval="0" description="Transmit Cell Available for PHY 30" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP29" width="1" begin="29" end="29" resetval="0" description="Transmit Cell Available for PHY 29" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP28" width="1" begin="28" end="28" resetval="0" description="Transmit Cell Available for PHY 28" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP27" width="1" begin="27" end="27" resetval="0" description="Transmit Cell Available for PHY 27" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP26" width="1" begin="26" end="26" resetval="0" description="Transmit Cell Available for PHY 26" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP25" width="1" begin="25" end="25" resetval="0" description="Transmit Cell Available for PHY 25" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP24" width="1" begin="24" end="24" resetval="0" description="Transmit Cell Available for PHY 24" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP23" width="1" begin="23" end="23" resetval="0" description="Transmit Cell Available for PHY 23" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP22" width="1" begin="22" end="22" resetval="0" description="Transmit Cell Available for PHY 22" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP21" width="1" begin="21" end="21" resetval="0" description="Transmit Cell Available for PHY 21" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP20" width="1" begin="20" end="20" resetval="0" description="Transmit Cell Available for PHY 20" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP19" width="1" begin="19" end="19" resetval="0" description="Transmit Cell Available for PHY 19" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP18" width="1" begin="18" end="18" resetval="0" description="Transmit Cell Available for PHY 18" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP17" width="1" begin="17" end="17" resetval="0" description="Transmit Cell Available for PHY 17" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP16" width="1" begin="16" end="16" resetval="0" description="Transmit Cell Available for PHY 16" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP15" width="1" begin="15" end="15" resetval="0" description="Transmit Cell Available for PHY 15" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP14" width="1" begin="14" end="14" resetval="0" description="Transmit Cell Available for PHY 14" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP13" width="1" begin="13" end="13" resetval="0" description="Transmit Cell Available for PHY 13" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP12" width="1" begin="12" end="12" resetval="0" description="Transmit Cell Available for PHY 12" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP11" width="1" begin="11" end="11" resetval="0" description="Transmit Cell Available for PHY 11" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP10" width="1" begin="10" end="10" resetval="0" description="Transmit Cell Available for PHY 10" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP9" width="1" begin="9" end="9" resetval="0" description="Transmit Cell Available for PHY 9" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP8" width="1" begin="8" end="8" resetval="0" description="Transmit Cell Available for PHY 8" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP7" width="1" begin="7" end="7" resetval="0" description="Transmit Cell Available for PHY 7" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP6" width="1" begin="6" end="6" resetval="0" description="Transmit Cell Available for PHY 6" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP5" width="1" begin="5" end="5" resetval="0" description="Transmit Cell Available for PHY 5" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP4" width="1" begin="4" end="4" resetval="0" description="Transmit Cell Available for PHY 4" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP3" width="1" begin="3" end="3" resetval="0" description="Transmit Cell Available for PHY 3" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP2" width="1" begin="2" end="2" resetval="0" description="Transmit Cell Available for PHY 2" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP1" width="1" begin="1" end="1" resetval="0" description="Transmit Cell Available for PHY 1" range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="CAP0" width="1" begin="0" end="0" resetval="0" description="Transmit Cell Available for PHY 0" range="" rwaccess="r">
         
      </bitfield>
	</register>
	<register id="RMMR0" acronym="RMMR0" offset="0x00000020" width="32" description="Receive Mask-Match Register 0">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RMMR1" acronym="RMMR1" offset="0x00000024" width="32" description="Receive Mask-Match Register 1">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RMMR2" acronym="RMMR2" offset="0x00000028" width="32" description="Receive Mask-Match Register 2">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RMMR3" acronym="RMMR3" offset="0x0000002C" width="32" description="Receive Mask-Match register3">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RMMR4" acronym="RMMR4" offset="0x00000030" width="32" description="Receive Mask-Match Register4">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RMMR5" acronym="RMMR5" offset="0x00000034" width="32" description="Receive Mask-Match register5">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RMMR6" acronym="RMMR6" offset="0x00000038" width="32" description="Receive Mask-Match register6">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="RMMR7" acronym="RMMR7" offset="0x0000003C" width="32" description="Receive Mask-Match register7">
		<bitfield id="16-bit MATCH value" width="16" begin="31" end="16" resetval="0x0000" description="16-bit MATCH value" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="16-bit MASK value" width="16" begin="15" end="0" resetval="0x0000" description="16-bit MASK value" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="UPIDR" acronym="UPIDR" offset="0x00000100" width="32" description="Register to identify the peripheral for revision number,class,and type.">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Type" width="8" begin="23" end="16" resetval="0x3" description="The Type of peripheral specifies the actual peripheral within a peripheral Class. For UTOPIA, the Class in the UIPDR[Class] defines UTOPIA Level 2 interface." range="" rwaccess="r">
         
      </bitfield>
		<bitfield id="UPIDClass" width="8" begin="15" end="8" resetval="0x3" description="The Class indicates if the peripheral is a Host interface, DMA controller, or a Network Interface, etc. UTOPIA belongs to the Class - Network Interface that always carries a value '3'." range="" rwaccess="r">
         
         
         
      </bitfield>
		<bitfield id="Rev" width="8" begin="7" end="0" resetval="0x1" description="Reserved" range="" rwaccess="r">
         
      </bitfield>
	</register>
	<register id="UPWREMU" acronym="UPWREMU" offset="0x00000104" width="32" description="UTOPIA Power Management and Emulation Register">
		<bitfield id="Reserved" width="30" begin="31" end="2" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="This Bit has no effect when FREE=1." range="" rwaccess="rw">
			<bitenum id="SOFT" value="0" token="SOFT" description="Undefined Operation"/>
			<bitenum id="SOFT" value="1" token="SOFT" description="In Slave mode all on-going operations should be complete.In master Mode Mode: Current data transfer on the pins should complete and pending read/write requests to/from CPU/DMA should complete before emulation halt."/>
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="1" description="This Bit in conjunction with SOFT bit determines Emulation operation" range=" " rwaccess="rw">
			<bitenum id="FREE" value="0" token="FREE" description="SOFT bit controls Emulation During Emulation Halt"/>
			<bitenum id="FREE" value="1" token="FREE" description="Emulation has no effect on UTOPIA port Operation.Peripheral operates Normally."/>
		</bitfield>
	</register>
	<register id="UGPEN" acronym="UGPEN" offset="0x0000010C" width="32" description="UTOPIA GPIO Enable Register">
		<bitfield id="Reserved" width="12" begin="31" end="20" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="IOEN19" width="1" begin="19" end="19" resetval="0" description="UXSoc and UXAddr[4:0] are used as GPIO." range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="IOEN18" width="1" begin="18" end="18" resetval="0" description="UXEnb and UXClav are used as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="IOEN17" width="1" begin="17" end="17" resetval="0" description="UXDATA[15:0] are used for GPIO (8-bits for utopia-8 and 16-bits for utopia-16)" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="IOEN3" width="1" begin="3" end="3" resetval="0" description="Utopia pins URSOC and URAddr[4:0] are controlled as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="IOEN2" width="1" begin="2" end="2" resetval="0" description="UREnb and URClav pins are Controlled as GPIO " range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="IOEN1" width="1" begin="1" end="1" resetval="0" description="URData[15:0] are used for GPIO (8-bits for utopia-8 and 16-bits for utopia-16)" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="Reserved" width="1" begin="0" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="UGPINT" acronym="UGPINT" offset="0x00000108" width="32" description="GPIO Interrupts are Enabled">
		<bitfield id="UGPINT" width="16" begin="31" end="16" resetval="0" description="GPIO Interrupt Negation/Polarity" range="" rwaccess="rw">
			<bitenum id="UGPINT[x]" value="0" token="UGPINT[x]" description="GPIO interrupt not inverted. Polarity remains same as that at the pin(s)."/>
			<bitenum id="UGPINT[x]" value="1" token="UGPINT[x]" description="Relevant GPIO interrupt is inverted. It could be any of the pins."/>
		</bitfield>
		<bitfield id="XDAT0" width="1" begin="15" end="15" resetval="0" description="Transmit data 0" range="" rwaccess="rw">
			<bitenum id="XDAT0" value="0" token="XDAT0" description="GPIO interrupt disabled."/>
			<bitenum id="XDAT1" value="1" token="XDAT1" description="1, Low-to-high transition on the UXData[0] pin causes interrupt RQIP0 to CPU via UIPR and UIER. It can also generate DMA event XEVT0."/>
		</bitfield>
		<bitfield id="XCA" width="1" begin="14" end="14" resetval="0" description="Transmit Cell Available" range="" rwaccess="rw">
			<bitenum id="XCA" value="0" token="XCA" description="GPIO interrupt disabled."/>
			<bitenum id="XCA" value="1" token="XCA" description="Low-to-high transition on the UXClav pin causes interrupt XQIP1 to CPU via UIPR and UIER. It can also generate DMA event XEVT1"/>
		</bitfield>
		<bitfield id="XSOC" width="1" begin="13" end="13" resetval="0" description="Transmit Start of Cell" range="" rwaccess="rw">
			<bitenum id="XSOC" value="0" token="XSOC" description="GPIO interrupt disabled."/>
			<bitenum id="XSOC" value="1" token="XSOC" description=" Low-to-high transition on the UXSOC pin causes interrupt XQIP2 to CPU via UIPR and UIER. It can also generate DMA event XEVT2."/>
		</bitfield>
		<bitfield id="XADR4" width="1" begin="12" end="12" resetval="0" description="Transmit address4" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR3" width="1" begin="11" end="11" resetval="0" description="Transmit address3" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR2" width="1" begin="10" end="10" resetval="0" description="Transmit address2" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR1" width="1" begin="9" end="9" resetval="0" description="Transmit address1" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR0" width="1" begin="8" end="8" resetval="0" description="Transmit address0" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT0" width="1" begin="7" end="7" resetval="0" description="Receive data0" range="" rwaccess="rw">
			<bitenum id="RDAT0" value="0" token="RDAT0" description="GPIO interrupt disabled."/>
			<bitenum id="RDAT1" value="1" token="RDAT1" description="1, Low-to-high transition on the URData[0] pin causes interrupt RQIP0 to CPU via UIPR and UIER. It can also generate DMA event REVT0."/>
		</bitfield>
		<bitfield id="RCA" width="1" begin="6" end="6" resetval="0" description="Receive Cell Available" range="" rwaccess="rw">
			<bitenum id="RCA" value="0" token="RCA" description="GPIO interrupt Disabled."/>
			<bitenum id="RCA" value="1" token="RCA" description=" Low-to-high transition on the URClav pin causes interrupt RQIP1 to CPU via UIPR and UIER. It can also generate DMA event REVT1. "/>
		</bitfield>
		<bitfield id="RSOC" width="1" begin="5" end="5" resetval="0" description="Receive Start of Cell" range="" rwaccess="rw">
			<bitenum id="RSOC" value="0" token="RSOC" description="GPIO interrupt Disabled."/>
			<bitenum id="RSOC" value="1" token="RSOC" description="Low-to-high transition on the URSOC pin causes interrupt RQIP2 to CPU via UIPR and UIER. It can also generate DMA event REVT2."/>
		</bitfield>
		<bitfield id="RADR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="rw">
      </bitfield>
		<bitfield id="RADR3" width="1" begin="3" end="3" resetval="0" description="REVT[7:3]." range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR2" width="1" begin="2" end="2" resetval="0" description="corresponding interrupts RQIP[7:3] to CPU via UIPR and UIER. It can also generate DMA event" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR1" width="1" begin="1" end="1" resetval="0" description="RADR [4:0] = 1, Low-to-high transition on the Receive Address pins URAddr[4:0] cause" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR0" width="1" begin="0" end="0" resetval="0" description="RADR [4:0] = 0, GPIO interrupt disabled." range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="UGPDIR0" acronym="UGPDIR0" offset="0x00000110" width="32" description="Controls the Direction of IO pins">
		<bitfield id="RDAT15" width="1" begin="31" end="31" resetval="0" description="Receive data15 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT14" width="1" begin="30" end="30" resetval="0" description="Receive data14 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT13" width="1" begin="29" end="29" resetval="0" description="Receive data13 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT12" width="1" begin="28" end="28" resetval="0" description="Receive data12 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT11" width="1" begin="27" end="27" resetval="0" description="Receive data11 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT10" width="1" begin="26" end="26" resetval="0" description="Receive data10 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT9" width="1" begin="25" end="25" resetval="0" description="Receive data9 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT8" width="1" begin="24" end="24" resetval="0" description="Receive data8 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT7" width="1" begin="23" end="23" resetval="0" description="Receive data7 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT6" width="1" begin="22" end="22" resetval="0" description="Receive data6 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT5" width="1" begin="21" end="21" resetval="0" description="Receive data5 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT4" width="1" begin="20" end="20" resetval="0" description="Receive data4 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT3" width="1" begin="19" end="19" resetval="0" description="Receive data3 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT2" width="1" begin="18" end="18" resetval="0" description="Receive data2 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT1" width="1" begin="17" end="17" resetval="0" description="Receive data1as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT0" width="1" begin="16" end="16" resetval="0" description="Receive data0 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RCA" width="1" begin="7" end="7" resetval="0" description="Monitoring Receive Cell  as GPIO." range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RENB" width="1" begin="6" end="6" resetval="0" description="Monitoring Receive enable as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RSOC" width="1" begin="5" end="5" resetval="0" description="Monitoring Receive Start of Cell as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR4" width="1" begin="4" end="4" resetval="0" description="Monitoring Receive address4 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR3" width="1" begin="3" end="3" resetval="0" description="Monitoring Receive address3 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR2" width="1" begin="2" end="2" resetval="0" description="Monitoring Receive address2 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR1" width="1" begin="1" end="1" resetval="0" description="Monitoring Receive address1 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR0" width="1" begin="0" end="0" resetval="0" description="Monitoring of Receive address0 pin as GPIO" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="UGPDAT0" acronym="UGPDAT0" offset="0x00000114" width="32" description="Indicates logic levels at the corresponding pins">
		<bitfield id="RDAT15" width="1" begin="31" end="31" resetval="0" description="Data Available/to be written on Receive data15 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT14" width="1" begin="30" end="30" resetval="0" description="Data Available/to be written on Receive data14 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT13" width="1" begin="29" end="29" resetval="0" description="Data Available/to be written on Receive data13 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT12" width="1" begin="28" end="28" resetval="0" description="Data Available/to be written on Receive data12 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT11" width="1" begin="27" end="27" resetval="0" description="Data Available/to be written on Receive data11 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT10" width="1" begin="26" end="26" resetval="0" description="Data Available/to be written on Receive data10 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT9" width="1" begin="25" end="25" resetval="0" description="Data Available/to be written on Receive data9 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT8" width="1" begin="24" end="24" resetval="0" description="Data Available/to be written on Receive data8 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT7" width="1" begin="23" end="23" resetval="0" description="Data Available/to be written on Receive data7 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT6" width="1" begin="22" end="22" resetval="0" description="Data Available/to be written on Receive data6 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT5" width="1" begin="21" end="21" resetval="0" description="Data Available/to be written on Receive data5 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT4" width="1" begin="20" end="20" resetval="0" description="Data Available/to be written on Receive data4 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT3" width="1" begin="19" end="19" resetval="0" description="Data Available/to be written on Receive data3 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT2" width="1" begin="18" end="18" resetval="0" description="Data Available/to be written on Receive data2 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT1" width="1" begin="17" end="17" resetval="0" description="Data Available/to be written on Receivedata1 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RDAT0" width="1" begin="16" end="16" resetval="0" description="Data Available/to be written on Receive data0 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RCA" width="1" begin="7" end="7" resetval="0" description="Data Available/to be written on Receive Cell Available pin as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RENB" width="1" begin="6" end="6" resetval="0" description="Data Available/to be written on Receive enable pin as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RSOC" width="1" begin="5" end="5" resetval="0" description="Data Available/to be written on Receive Start of Cell pin as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR4" width="1" begin="4" end="4" resetval="0" description="Data Available/to be written on Receive address4 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR3" width="1" begin="3" end="3" resetval="0" description="Data Available/to be written on Receive address3 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR2" width="1" begin="2" end="2" resetval="0" description="Data Available/tobe written  on Receive address2 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR1" width="1" begin="1" end="1" resetval="0" description="Data Available/to be written on Receive address1 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="RADR0" width="1" begin="0" end="0" resetval="0" description="Data Available/to be written on Receive address0 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="UGPDIR1" acronym="UGPDIR1" offset="0x00000118" width="32" description="Controls the Direction of IO pins">
		<bitfield id="XDAT15" width="1" begin="31" end="31" resetval="0" description="Transmit data15 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT14" width="1" begin="30" end="30" resetval="0" description="Transmit data14 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT13" width="1" begin="29" end="29" resetval="0" description="Transmit data13 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT12" width="1" begin="28" end="28" resetval="0" description="Transmit data12 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT11" width="1" begin="27" end="27" resetval="0" description="Transmit data11 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT10" width="1" begin="26" end="26" resetval="0" description="Transmit data10 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT9" width="1" begin="25" end="25" resetval="0" description="Transmit data9 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT8" width="1" begin="24" end="24" resetval="0" description="Transmit data8 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT7" width="1" begin="23" end="23" resetval="0" description="Transmit data7 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT6" width="1" begin="22" end="22" resetval="0" description="Transmit data6 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT5" width="1" begin="21" end="21" resetval="0" description="Transmit data5 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT4" width="1" begin="20" end="20" resetval="0" description="Transmit data4 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT3" width="1" begin="19" end="19" resetval="0" description="Transmit data3 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT2" width="1" begin="18" end="18" resetval="0" description="Transmit data2 pin is monitored to be GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT1" width="1" begin="17" end="17" resetval="0" description="Transmit data1as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT0" width="1" begin="16" end="16" resetval="0" description="Transmit data0 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XCA" width="1" begin="7" end="7" resetval="0" description="Monitoring Transmit Cell  as GPIO." range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XENB" width="1" begin="6" end="6" resetval="0" description="Monitoring Transmit enable as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XSOC" width="1" begin="5" end="5" resetval="0" description="Monitoring Transmit Start of Cell as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR4" width="1" begin="4" end="4" resetval="0" description="Monitoring Transmit address4 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR3" width="1" begin="3" end="3" resetval="0" description="Monitoring Transmit address3 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR2" width="1" begin="2" end="2" resetval="0" description="Monitoring Transmit address2 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR1" width="1" begin="1" end="1" resetval="0" description="Monitoring Transmit address1 as GPIO" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR0" width="1" begin="0" end="0" resetval="0" description="Monitoring of Transmit address0 pin as GPIO" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="UGPDAT1" acronym="UGPDAT1" offset="0x0000011C" width="32" description="Indicates the levels of corresponding pins">
		<bitfield id="XDAT15" width="1" begin="31" end="31" resetval="0" description="Data Available/to be written on Transmit data15 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT14" width="1" begin="30" end="30" resetval="0" description="Data Available/to be written on Transmit data14 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT13" width="1" begin="29" end="29" resetval="0" description="Data Available/to be written on Transmit data13 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT12" width="1" begin="28" end="28" resetval="0" description="Data Available/to be written on Transmit data12 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT11" width="1" begin="27" end="27" resetval="0" description="Data Available/to be written on Transmit data11 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT10" width="1" begin="26" end="26" resetval="0" description="Data Available/to be written on Transmit data10 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT9" width="1" begin="25" end="25" resetval="0" description="Data Available/to be written on Transmit data9 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT8" width="1" begin="24" end="24" resetval="0" description="Data Available/to be written on Transmit data8 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT7" width="1" begin="23" end="23" resetval="0" description="Data Available/to be written on Transmit data7 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT6" width="1" begin="22" end="22" resetval="0" description="Data Available/to be written on Transmit data6 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT5" width="1" begin="21" end="21" resetval="0" description="Data Available/to be written on Transmit data5 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT4" width="1" begin="20" end="20" resetval="0" description="Data Available/to be written on Transmit data4 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT3" width="1" begin="19" end="19" resetval="0" description="Data Available/to be written on Transmit data3 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT2" width="1" begin="18" end="18" resetval="0" description="Data Available/to be written onTransmit data2 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT1" width="1" begin="17" end="17" resetval="0" description="Data Available/to be written on Transmit data1 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XDAT0" width="1" begin="16" end="16" resetval="0" description="Data Available/to be written on Transmit data0 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XCA" width="1" begin="7" end="7" resetval="0" description="Data Available/to be written onTransmit Cell Available pin as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XENB" width="1" begin="6" end="6" resetval="0" description="Data Available/to be written on Transmit enable pin as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XSOC" width="1" begin="5" end="5" resetval="0" description="Data Available/to be written on Transmit Start of Cell pin as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR4" width="1" begin="4" end="4" resetval="0" description="Data Available/to be written onTransmit address4 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR3" width="1" begin="3" end="3" resetval="0" description="Data Available/to be written on Transmit address3 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR2" width="1" begin="2" end="2" resetval="0" description="Data Available/tobe written  on Transmit address2 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR1" width="1" begin="1" end="1" resetval="0" description="Data Available/to be written on Transmit address1 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
		<bitfield id="XADR0" width="1" begin="0" end="0" resetval="0" description="Data Available/to be written on Transmit address0 as configured in control register" range="" rwaccess="rw">
         
      </bitfield>
	</register>
	<register id="UGPDAT2" acronym="UGPDAT2" offset="0x00000124" width="32" description="Indicates the levels of corresponding pins">
		<bitfield id="RESV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="r">
         
      </bitfield>
	</register>
	<register id="UGPDIR2" acronym="UGPDIR2" offset="0x00000120" width="32" description="Controls the Direction of IO pins">
		<bitfield id="RESV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="r">
         
      </bitfield>
	</register>
	<register id="UGPDAT3" acronym="UGPDAT3" offset="0x0000012C" width="32" description="Indicates the levels of corresponding pins">
		<bitfield id="RESV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="r">
         
      </bitfield>
	</register>
	<register id="UGPDIR3" acronym="UGPDIR3" offset="0x00000128" width="32" description="Controls the Direction of IO pins">
		<bitfield id="RESV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="r">
         
      </bitfield>
	</register>
</module>
