// Seed: 1455811901
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1 << -1;
  assign module_2.type_17 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6, id_7;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input wor id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    output wire id_8,
    output uwire id_9,
    output uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri0 id_13
);
  assign id_9 = -1 || id_11;
  wire id_15;
  assign id_5 = id_4;
  module_0 modCall_1 (id_15);
  assign id_0 = id_6;
  wire id_16;
endmodule
