

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8'
================================================================
* Date:           Fri Nov  8 22:16:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.800 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2505|     2505|  25.050 us|  25.050 us|  2505|  2505|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_7_VITIS_LOOP_57_8  |     2503|     2503|         5|          1|          1|  2500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     123|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      49|     204|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_6ns_6ns_12_4_1_U61  |mac_muladd_6ns_6ns_6ns_12_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_129_p2         |         +|   0|  0|  19|          12|           1|
    |add_ln56_fu_141_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln57_fu_179_p2           |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001    |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |       and|   0|  0|   2|           1|           1|
    |write_output_last_fu_208_p2  |       and|   0|  0|   2|           1|           1|
    |cmp103_fu_173_p2             |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln56_fu_123_p2          |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln57_fu_147_p2          |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln59_fu_203_p2          |      icmp|   0|  0|  13|           6|           5|
    |select_ln56_1_fu_161_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln56_fu_153_p3        |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 123|          60|          42|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |M_AXIS_TDATA_blk_n                      |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |i_fu_66                                 |   9|          2|    6|         12|
    |indvar_flatten13_fu_70                  |   9|          2|   12|         24|
    |j_fu_62                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   51|        102|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |cmp103_reg_267                           |   1|   0|    1|          0|
    |cmp103_reg_267_pp0_iter1_reg             |   1|   0|    1|          0|
    |i_fu_66                                  |   6|   0|    6|          0|
    |indvar_flatten13_fu_70                   |  12|   0|   12|          0|
    |j_fu_62                                  |   6|   0|    6|          0|
    |select_ln56_reg_256                      |   6|   0|    6|          0|
    |select_ln56_reg_256_pp0_iter1_reg        |   6|   0|    6|          0|
    |write_output_last_reg_277                |   1|   0|    1|          0|
    |write_output_last_reg_277_pp0_iter3_reg  |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  49|   0|   49|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8|  return value|
|M_AXIS_TREADY      |   in|    1|        axis|                                     M_AXIS_V_data_V|       pointer|
|M_AXIS_TDATA       |  out|   32|        axis|                                     M_AXIS_V_data_V|       pointer|
|output_r_address0  |  out|   12|   ap_memory|                                            output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                            output_r|         array|
|output_r_q0        |   in|    8|   ap_memory|                                            output_r|         array|
|M_AXIS_TVALID      |  out|    1|        axis|                                     M_AXIS_V_last_V|       pointer|
|M_AXIS_TLAST       |  out|    1|        axis|                                     M_AXIS_V_last_V|       pointer|
|M_AXIS_TKEEP       |  out|    4|        axis|                                     M_AXIS_V_keep_V|       pointer|
|M_AXIS_TSTRB       |  out|    4|        axis|                                     M_AXIS_V_strb_V|       pointer|
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+

