// Seed: 2341268381
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  always @(posedge id_3) begin
    id_4 = id_2;
  end
  module_0(
      id_2, id_1
  );
  assign id_6[1] = id_3;
endmodule
