FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
XFid_flushpipe==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFalu_dataout==dcpu_adr_o
TFalu_dataout==dcpu_dat_i
TFalu_dataout==dcpu_dat_o
TFalu_dataout==eear
TFalu_dataout==epcr
TFalu_dataout==id_pc
TFalu_dataout==operand_a
TFalu_dataout==operand_b
TFalu_dataout==spr_dat_cpu
TFalu_dataout==spr_dat_npc
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==du_addr
TFdcpu_adr_o==du_dat_cpu
TFdcpu_adr_o==du_dat_du
TFdcpu_adr_o==du_lsu_load_dat
TFdcpu_adr_o==du_lsu_store_dat
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==ex_insn
TFdcpu_adr_o==ex_pc
TFdcpu_adr_o==ex_simm
TFdcpu_adr_o==fpu_dataout
TFdcpu_adr_o==icpu_adr_i
TFdcpu_adr_o==icpu_adr_o
TFdcpu_adr_o==icpu_dat_i
TFdcpu_adr_o==id_insn
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==id_simm
TFdcpu_adr_o==if_insn
TFdcpu_adr_o==if_pc
TFdcpu_adr_o==lsu_dataout
TFdcpu_adr_o==mult_mac_result
TFdcpu_adr_o==muxed_a
TFdcpu_adr_o==muxed_b
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataa
TFdcpu_adr_o==rf_datab
TFdcpu_adr_o==spr_addr
TFdcpu_adr_o==spr_cs
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_immu
TFdcpu_adr_o==spr_dat_mac
TFdcpu_adr_o==spr_dat_npc
TFdcpu_adr_o==spr_dat_ppc
TFdcpu_adr_o==spr_dat_rf
TFdcpu_adr_o==spr_dat_tt
TFdcpu_adr_o==wb_forw
TFdcpu_adr_o==wb_insn
TFdcpu_adr_o==wb_pc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==du_addr
TFdcpu_dat_i==du_dat_cpu
TFdcpu_dat_i==du_dat_du
TFdcpu_dat_i==du_lsu_load_dat
TFdcpu_dat_i==du_lsu_store_dat
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==ex_insn
TFdcpu_dat_i==ex_pc
TFdcpu_dat_i==ex_simm
TFdcpu_dat_i==fpu_dataout
TFdcpu_dat_i==icpu_adr_i
TFdcpu_dat_i==icpu_adr_o
TFdcpu_dat_i==icpu_dat_i
TFdcpu_dat_i==id_insn
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==id_simm
TFdcpu_dat_i==if_insn
TFdcpu_dat_i==if_pc
TFdcpu_dat_i==lsu_dataout
TFdcpu_dat_i==mult_mac_result
TFdcpu_dat_i==muxed_a
TFdcpu_dat_i==muxed_b
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataa
TFdcpu_dat_i==rf_datab
TFdcpu_dat_i==spr_addr
TFdcpu_dat_i==spr_cs
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_immu
TFdcpu_dat_i==spr_dat_mac
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_i==spr_dat_ppc
TFdcpu_dat_i==spr_dat_rf
TFdcpu_dat_i==spr_dat_tt
TFdcpu_dat_i==wb_forw
TFdcpu_dat_i==wb_insn
TFdcpu_dat_i==wb_pc
TFdcpu_dat_o==du_addr
TFdcpu_dat_o==du_dat_cpu
TFdcpu_dat_o==du_dat_du
TFdcpu_dat_o==du_lsu_load_dat
TFdcpu_dat_o==du_lsu_store_dat
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==ex_insn
TFdcpu_dat_o==ex_pc
TFdcpu_dat_o==ex_simm
TFdcpu_dat_o==fpu_dataout
TFdcpu_dat_o==icpu_adr_i
TFdcpu_dat_o==icpu_adr_o
TFdcpu_dat_o==icpu_dat_i
TFdcpu_dat_o==id_insn
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==id_simm
TFdcpu_dat_o==if_insn
TFdcpu_dat_o==if_pc
TFdcpu_dat_o==lsu_dataout
TFdcpu_dat_o==mult_mac_result
TFdcpu_dat_o==muxed_a
TFdcpu_dat_o==muxed_b
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataa
TFdcpu_dat_o==rf_datab
TFdcpu_dat_o==spr_addr
TFdcpu_dat_o==spr_cs
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_immu
TFdcpu_dat_o==spr_dat_mac
TFdcpu_dat_o==spr_dat_npc
TFdcpu_dat_o==spr_dat_ppc
TFdcpu_dat_o==spr_dat_rf
TFdcpu_dat_o==spr_dat_tt
TFdcpu_dat_o==wb_forw
TFdcpu_dat_o==wb_insn
TFdcpu_dat_o==wb_pc
TFdu_addr==eear
TFdu_addr==epcr
TFdu_addr==id_pc
TFdu_addr==operand_a
TFdu_addr==operand_b
TFdu_addr==spr_dat_cpu
TFdu_addr==spr_dat_npc
TFdu_dat_cpu==eear
TFdu_dat_cpu==epcr
TFdu_dat_cpu==id_pc
TFdu_dat_cpu==operand_a
TFdu_dat_cpu==operand_b
TFdu_dat_cpu==spr_dat_cpu
TFdu_dat_cpu==spr_dat_npc
TFdu_dat_du==eear
TFdu_dat_du==epcr
TFdu_dat_du==id_pc
TFdu_dat_du==operand_a
TFdu_dat_du==operand_b
TFdu_dat_du==spr_dat_cpu
TFdu_dat_du==spr_dat_npc
TFdu_lsu_load_dat==eear
TFdu_lsu_load_dat==epcr
TFdu_lsu_load_dat==id_pc
TFdu_lsu_load_dat==operand_a
TFdu_lsu_load_dat==operand_b
TFdu_lsu_load_dat==spr_dat_cpu
TFdu_lsu_load_dat==spr_dat_npc
TFdu_lsu_store_dat==eear
TFdu_lsu_store_dat==epcr
TFdu_lsu_store_dat==id_pc
TFdu_lsu_store_dat==operand_a
TFdu_lsu_store_dat==operand_b
TFdu_lsu_store_dat==spr_dat_cpu
TFdu_lsu_store_dat==spr_dat_npc
TFeear==epcr
TFeear==ex_insn
TFeear==ex_pc
TFeear==ex_simm
TFeear==fpu_dataout
TFeear==icpu_adr_i
TFeear==icpu_adr_o
TFeear==icpu_dat_i
TFeear==id_insn
TFeear==id_pc
TFeear==id_simm
TFeear==if_insn
TFeear==if_pc
TFeear==lsu_dataout
TFeear==mult_mac_result
TFeear==muxed_a
TFeear==muxed_b
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataa
TFeear==rf_datab
TFeear==spr_addr
TFeear==spr_cs
TFeear==spr_dat_cpu
TFeear==spr_dat_immu
TFeear==spr_dat_mac
TFeear==spr_dat_npc
TFeear==spr_dat_ppc
TFeear==spr_dat_rf
TFeear==spr_dat_tt
TFeear==wb_forw
TFeear==wb_insn
TFeear==wb_pc
TFepcr==ex_insn
TFepcr==ex_pc
TFepcr==ex_simm
TFepcr==fpu_dataout
TFepcr==icpu_adr_i
TFepcr==icpu_adr_o
TFepcr==icpu_dat_i
TFepcr==id_insn
TFepcr==id_pc
TFepcr==id_simm
TFepcr==if_insn
TFepcr==if_pc
TFepcr==lsu_dataout
TFepcr==mult_mac_result
TFepcr==muxed_a
TFepcr==muxed_b
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataa
TFepcr==rf_datab
TFepcr==spr_addr
TFepcr==spr_cs
TFepcr==spr_dat_cpu
TFepcr==spr_dat_immu
TFepcr==spr_dat_mac
TFepcr==spr_dat_npc
TFepcr==spr_dat_ppc
TFepcr==spr_dat_rf
TFepcr==spr_dat_tt
TFepcr==wb_forw
TFepcr==wb_insn
TFepcr==wb_pc
TFex_insn==id_pc
TFex_insn==operand_a
TFex_insn==operand_b
TFex_insn==spr_dat_cpu
TFex_insn==spr_dat_npc
TFex_pc==id_pc
TFex_pc==operand_a
TFex_pc==operand_b
TFex_pc==spr_dat_cpu
TFex_pc==spr_dat_npc
TFex_simm==id_pc
TFex_simm==operand_a
TFex_simm==operand_b
TFex_simm==spr_dat_cpu
TFex_simm==spr_dat_npc
TFfpu_dataout==id_pc
TFfpu_dataout==operand_a
TFfpu_dataout==operand_b
TFfpu_dataout==spr_dat_cpu
TFfpu_dataout==spr_dat_npc
TFicpu_adr_i==id_pc
TFicpu_adr_i==operand_a
TFicpu_adr_i==operand_b
TFicpu_adr_i==spr_dat_cpu
TFicpu_adr_i==spr_dat_npc
TFicpu_adr_o==id_pc
TFicpu_adr_o==operand_a
TFicpu_adr_o==operand_b
TFicpu_adr_o==spr_dat_cpu
TFicpu_adr_o==spr_dat_npc
TFicpu_dat_i==id_pc
TFicpu_dat_i==operand_a
TFicpu_dat_i==operand_b
TFicpu_dat_i==spr_dat_cpu
TFicpu_dat_i==spr_dat_npc
TFid_insn==id_pc
TFid_insn==operand_a
TFid_insn==operand_b
TFid_insn==spr_dat_cpu
TFid_insn==spr_dat_npc
TFid_pc==id_simm
TFid_pc==if_insn
TFid_pc==if_pc
TFid_pc==lsu_dataout
TFid_pc==mult_mac_result
TFid_pc==muxed_a
TFid_pc==muxed_b
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataa
TFid_pc==rf_datab
TFid_pc==spr_addr
TFid_pc==spr_cs
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_immu
TFid_pc==spr_dat_mac
TFid_pc==spr_dat_npc
TFid_pc==spr_dat_ppc
TFid_pc==spr_dat_rf
TFid_pc==spr_dat_tt
TFid_pc==wb_forw
TFid_pc==wb_insn
TFid_pc==wb_pc
TFid_simm==operand_a
TFid_simm==operand_b
TFid_simm==spr_dat_cpu
TFid_simm==spr_dat_npc
TFif_insn==operand_a
TFif_insn==operand_b
TFif_insn==spr_dat_cpu
TFif_insn==spr_dat_npc
TFif_pc==operand_a
TFif_pc==operand_b
TFif_pc==spr_dat_cpu
TFif_pc==spr_dat_npc
TFlsu_dataout==operand_a
TFlsu_dataout==operand_b
TFlsu_dataout==spr_dat_cpu
TFlsu_dataout==spr_dat_npc
TFmult_mac_result==operand_a
TFmult_mac_result==operand_b
TFmult_mac_result==spr_dat_cpu
TFmult_mac_result==spr_dat_npc
TFmuxed_a==operand_a
TFmuxed_a==operand_b
TFmuxed_a==spr_dat_cpu
TFmuxed_a==spr_dat_npc
TFmuxed_b==operand_a
TFmuxed_b==operand_b
TFmuxed_b==spr_dat_cpu
TFmuxed_b==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataa
TFoperand_a==rf_datab
TFoperand_a==spr_addr
TFoperand_a==spr_cs
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_immu
TFoperand_a==spr_dat_mac
TFoperand_a==spr_dat_npc
TFoperand_a==spr_dat_ppc
TFoperand_a==spr_dat_rf
TFoperand_a==spr_dat_tt
TFoperand_a==wb_forw
TFoperand_a==wb_insn
TFoperand_a==wb_pc
TFoperand_b==rf_dataa
TFoperand_b==rf_datab
TFoperand_b==spr_addr
TFoperand_b==spr_cs
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_immu
TFoperand_b==spr_dat_mac
TFoperand_b==spr_dat_npc
TFoperand_b==spr_dat_ppc
TFoperand_b==spr_dat_rf
TFoperand_b==spr_dat_tt
TFoperand_b==wb_forw
TFoperand_b==wb_insn
TFoperand_b==wb_pc
TFrf_dataa==spr_dat_cpu
TFrf_dataa==spr_dat_npc
TFrf_datab==spr_dat_cpu
TFrf_datab==spr_dat_npc
TFspr_addr==spr_dat_cpu
TFspr_addr==spr_dat_npc
TFspr_cs==spr_dat_cpu
TFspr_cs==spr_dat_npc
TFspr_dat_cpu==spr_dat_immu
TFspr_dat_cpu==spr_dat_mac
TFspr_dat_cpu==spr_dat_npc
TFspr_dat_cpu==spr_dat_ppc
TFspr_dat_cpu==spr_dat_rf
TFspr_dat_cpu==spr_dat_tt
TFspr_dat_cpu==wb_forw
TFspr_dat_cpu==wb_insn
TFspr_dat_cpu==wb_pc
TFspr_dat_immu==spr_dat_npc
TFspr_dat_mac==spr_dat_npc
TFspr_dat_npc==spr_dat_ppc
TFspr_dat_npc==spr_dat_rf
TFspr_dat_npc==spr_dat_tt
TFspr_dat_npc==wb_forw
TFspr_dat_npc==wb_insn
TFspr_dat_npc==wb_pc
TFrf_dataw==spr_dat_cfgr
TFrf_dataw==spr_dat_du
TFrf_dataw==spr_dat_fpu
TFrf_dataw==spr_dat_pm
TFrf_dataw==sprs_dataout
TFalu_op==rf_addrw
TFcust5_op==rf_addrw
TFrf_addra==rf_addrw
TFrf_addrb==rf_addrw
TFesr==sr
TFesr==to_sr
TFsr==to_sr
--
