xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim alu.ngc alu_synthesis.v 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
xst -intstyle ise -ifn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.xst" -ofn "H:/BUAA_workshop/verilog/ALU-1120-27/alu.syr" 
