
Angle_PWM_Detection.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000178  00800100  00002f28  00002fbc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002f28  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  00800278  00800278  00003134  2**0
                  ALLOC
  3 .stab         000022b0  00000000  00000000  00003134  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000177d  00000000  00000000  000053e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00006b61  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001b6  00000000  00000000  00006cc1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f0d  00000000  00000000  00006e77  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010d2  00000000  00000000  00008d84  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001030  00000000  00000000  00009e56  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000ae88  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002e7  00000000  00000000  0000b008  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008f6  00000000  00000000  0000b2ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000bbe5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 82 09 	jmp	0x1304	; 0x1304 <__vector_1>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 5b 0a 	jmp	0x14b6	; 0x14b6 <__vector_9>
      28:	0c 94 94 0a 	jmp	0x1528	; 0x1528 <__vector_10>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 cd 0a 	jmp	0x159a	; 0x159a <__vector_12>
      34:	0c 94 06 0b 	jmp	0x160c	; 0x160c <__vector_13>
      38:	0c 94 78 0b 	jmp	0x16f0	; 0x16f0 <__vector_14>
      3c:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__vector_15>
      40:	0c 94 22 0a 	jmp	0x1444	; 0x1444 <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 3f 0b 	jmp	0x167e	; 0x167e <__vector_24>
      64:	0c 94 9a 08 	jmp	0x1134	; 0x1134 <__vector_25>
      68:	0c 94 b1 0b 	jmp	0x1762	; 0x1762 <__vector_26>
      6c:	0c 94 ea 0b 	jmp	0x17d4	; 0x17d4 <__vector_27>
      70:	0c 94 23 0c 	jmp	0x1846	; 0x1846 <__vector_28>
      74:	0c 94 5c 0c 	jmp	0x18b8	; 0x18b8 <__vector_29>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e8 e2       	ldi	r30, 0x28	; 40
      a0:	ff e2       	ldi	r31, 0x2F	; 47
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a8 37       	cpi	r26, 0x78	; 120
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a8 e7       	ldi	r26, 0x78	; 120
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a2 39       	cpi	r26, 0x92	; 146
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 3a 08 	call	0x1074	; 0x1074 <main>
      c6:	0c 94 92 17 	jmp	0x2f24	; 0x2f24 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <__fixunssfsi>:
      ce:	ef 92       	push	r14
      d0:	ff 92       	push	r15
      d2:	0f 93       	push	r16
      d4:	1f 93       	push	r17
      d6:	7b 01       	movw	r14, r22
      d8:	8c 01       	movw	r16, r24
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	40 e0       	ldi	r20, 0x00	; 0
      e0:	5f e4       	ldi	r21, 0x4F	; 79
      e2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__gesf2>
      e6:	88 23       	and	r24, r24
      e8:	8c f0       	brlt	.+34     	; 0x10c <__fixunssfsi+0x3e>
      ea:	c8 01       	movw	r24, r16
      ec:	b7 01       	movw	r22, r14
      ee:	20 e0       	ldi	r18, 0x00	; 0
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	40 e0       	ldi	r20, 0x00	; 0
      f4:	5f e4       	ldi	r21, 0x4F	; 79
      f6:	0e 94 df 01 	call	0x3be	; 0x3be <__subsf3>
      fa:	0e 94 13 04 	call	0x826	; 0x826 <__fixsfsi>
      fe:	9b 01       	movw	r18, r22
     100:	ac 01       	movw	r20, r24
     102:	20 50       	subi	r18, 0x00	; 0
     104:	30 40       	sbci	r19, 0x00	; 0
     106:	40 40       	sbci	r20, 0x00	; 0
     108:	50 48       	sbci	r21, 0x80	; 128
     10a:	06 c0       	rjmp	.+12     	; 0x118 <__fixunssfsi+0x4a>
     10c:	c8 01       	movw	r24, r16
     10e:	b7 01       	movw	r22, r14
     110:	0e 94 13 04 	call	0x826	; 0x826 <__fixsfsi>
     114:	9b 01       	movw	r18, r22
     116:	ac 01       	movw	r20, r24
     118:	b9 01       	movw	r22, r18
     11a:	ca 01       	movw	r24, r20
     11c:	1f 91       	pop	r17
     11e:	0f 91       	pop	r16
     120:	ff 90       	pop	r15
     122:	ef 90       	pop	r14
     124:	08 95       	ret

00000126 <_fpadd_parts>:
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	e9 e9       	ldi	r30, 0x99	; 153
     12c:	f0 e0       	ldi	r31, 0x00	; 0
     12e:	0c 94 84 14 	jmp	0x2908	; 0x2908 <__prologue_saves__>
     132:	dc 01       	movw	r26, r24
     134:	2b 01       	movw	r4, r22
     136:	fa 01       	movw	r30, r20
     138:	9c 91       	ld	r25, X
     13a:	92 30       	cpi	r25, 0x02	; 2
     13c:	08 f4       	brcc	.+2      	; 0x140 <_fpadd_parts+0x1a>
     13e:	39 c1       	rjmp	.+626    	; 0x3b2 <_fpadd_parts+0x28c>
     140:	eb 01       	movw	r28, r22
     142:	88 81       	ld	r24, Y
     144:	82 30       	cpi	r24, 0x02	; 2
     146:	08 f4       	brcc	.+2      	; 0x14a <_fpadd_parts+0x24>
     148:	33 c1       	rjmp	.+614    	; 0x3b0 <_fpadd_parts+0x28a>
     14a:	94 30       	cpi	r25, 0x04	; 4
     14c:	69 f4       	brne	.+26     	; 0x168 <_fpadd_parts+0x42>
     14e:	84 30       	cpi	r24, 0x04	; 4
     150:	09 f0       	breq	.+2      	; 0x154 <_fpadd_parts+0x2e>
     152:	2f c1       	rjmp	.+606    	; 0x3b2 <_fpadd_parts+0x28c>
     154:	11 96       	adiw	r26, 0x01	; 1
     156:	9c 91       	ld	r25, X
     158:	11 97       	sbiw	r26, 0x01	; 1
     15a:	89 81       	ldd	r24, Y+1	; 0x01
     15c:	98 17       	cp	r25, r24
     15e:	09 f4       	brne	.+2      	; 0x162 <_fpadd_parts+0x3c>
     160:	28 c1       	rjmp	.+592    	; 0x3b2 <_fpadd_parts+0x28c>
     162:	a8 e6       	ldi	r26, 0x68	; 104
     164:	b1 e0       	ldi	r27, 0x01	; 1
     166:	25 c1       	rjmp	.+586    	; 0x3b2 <_fpadd_parts+0x28c>
     168:	84 30       	cpi	r24, 0x04	; 4
     16a:	09 f4       	brne	.+2      	; 0x16e <_fpadd_parts+0x48>
     16c:	21 c1       	rjmp	.+578    	; 0x3b0 <_fpadd_parts+0x28a>
     16e:	82 30       	cpi	r24, 0x02	; 2
     170:	a9 f4       	brne	.+42     	; 0x19c <_fpadd_parts+0x76>
     172:	92 30       	cpi	r25, 0x02	; 2
     174:	09 f0       	breq	.+2      	; 0x178 <_fpadd_parts+0x52>
     176:	1d c1       	rjmp	.+570    	; 0x3b2 <_fpadd_parts+0x28c>
     178:	9a 01       	movw	r18, r20
     17a:	ad 01       	movw	r20, r26
     17c:	88 e0       	ldi	r24, 0x08	; 8
     17e:	ea 01       	movw	r28, r20
     180:	09 90       	ld	r0, Y+
     182:	ae 01       	movw	r20, r28
     184:	e9 01       	movw	r28, r18
     186:	09 92       	st	Y+, r0
     188:	9e 01       	movw	r18, r28
     18a:	81 50       	subi	r24, 0x01	; 1
     18c:	c1 f7       	brne	.-16     	; 0x17e <_fpadd_parts+0x58>
     18e:	e2 01       	movw	r28, r4
     190:	89 81       	ldd	r24, Y+1	; 0x01
     192:	11 96       	adiw	r26, 0x01	; 1
     194:	9c 91       	ld	r25, X
     196:	89 23       	and	r24, r25
     198:	81 83       	std	Z+1, r24	; 0x01
     19a:	08 c1       	rjmp	.+528    	; 0x3ac <_fpadd_parts+0x286>
     19c:	92 30       	cpi	r25, 0x02	; 2
     19e:	09 f4       	brne	.+2      	; 0x1a2 <_fpadd_parts+0x7c>
     1a0:	07 c1       	rjmp	.+526    	; 0x3b0 <_fpadd_parts+0x28a>
     1a2:	12 96       	adiw	r26, 0x02	; 2
     1a4:	2d 90       	ld	r2, X+
     1a6:	3c 90       	ld	r3, X
     1a8:	13 97       	sbiw	r26, 0x03	; 3
     1aa:	eb 01       	movw	r28, r22
     1ac:	8a 81       	ldd	r24, Y+2	; 0x02
     1ae:	9b 81       	ldd	r25, Y+3	; 0x03
     1b0:	14 96       	adiw	r26, 0x04	; 4
     1b2:	ad 90       	ld	r10, X+
     1b4:	bd 90       	ld	r11, X+
     1b6:	cd 90       	ld	r12, X+
     1b8:	dc 90       	ld	r13, X
     1ba:	17 97       	sbiw	r26, 0x07	; 7
     1bc:	ec 80       	ldd	r14, Y+4	; 0x04
     1be:	fd 80       	ldd	r15, Y+5	; 0x05
     1c0:	0e 81       	ldd	r16, Y+6	; 0x06
     1c2:	1f 81       	ldd	r17, Y+7	; 0x07
     1c4:	91 01       	movw	r18, r2
     1c6:	28 1b       	sub	r18, r24
     1c8:	39 0b       	sbc	r19, r25
     1ca:	b9 01       	movw	r22, r18
     1cc:	37 ff       	sbrs	r19, 7
     1ce:	04 c0       	rjmp	.+8      	; 0x1d8 <_fpadd_parts+0xb2>
     1d0:	66 27       	eor	r22, r22
     1d2:	77 27       	eor	r23, r23
     1d4:	62 1b       	sub	r22, r18
     1d6:	73 0b       	sbc	r23, r19
     1d8:	60 32       	cpi	r22, 0x20	; 32
     1da:	71 05       	cpc	r23, r1
     1dc:	0c f0       	brlt	.+2      	; 0x1e0 <_fpadd_parts+0xba>
     1de:	61 c0       	rjmp	.+194    	; 0x2a2 <_fpadd_parts+0x17c>
     1e0:	12 16       	cp	r1, r18
     1e2:	13 06       	cpc	r1, r19
     1e4:	6c f5       	brge	.+90     	; 0x240 <_fpadd_parts+0x11a>
     1e6:	37 01       	movw	r6, r14
     1e8:	48 01       	movw	r8, r16
     1ea:	06 2e       	mov	r0, r22
     1ec:	04 c0       	rjmp	.+8      	; 0x1f6 <_fpadd_parts+0xd0>
     1ee:	96 94       	lsr	r9
     1f0:	87 94       	ror	r8
     1f2:	77 94       	ror	r7
     1f4:	67 94       	ror	r6
     1f6:	0a 94       	dec	r0
     1f8:	d2 f7       	brpl	.-12     	; 0x1ee <_fpadd_parts+0xc8>
     1fa:	21 e0       	ldi	r18, 0x01	; 1
     1fc:	30 e0       	ldi	r19, 0x00	; 0
     1fe:	40 e0       	ldi	r20, 0x00	; 0
     200:	50 e0       	ldi	r21, 0x00	; 0
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0xe6>
     204:	22 0f       	add	r18, r18
     206:	33 1f       	adc	r19, r19
     208:	44 1f       	adc	r20, r20
     20a:	55 1f       	adc	r21, r21
     20c:	6a 95       	dec	r22
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0xde>
     210:	21 50       	subi	r18, 0x01	; 1
     212:	30 40       	sbci	r19, 0x00	; 0
     214:	40 40       	sbci	r20, 0x00	; 0
     216:	50 40       	sbci	r21, 0x00	; 0
     218:	2e 21       	and	r18, r14
     21a:	3f 21       	and	r19, r15
     21c:	40 23       	and	r20, r16
     21e:	51 23       	and	r21, r17
     220:	21 15       	cp	r18, r1
     222:	31 05       	cpc	r19, r1
     224:	41 05       	cpc	r20, r1
     226:	51 05       	cpc	r21, r1
     228:	21 f0       	breq	.+8      	; 0x232 <_fpadd_parts+0x10c>
     22a:	21 e0       	ldi	r18, 0x01	; 1
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	40 e0       	ldi	r20, 0x00	; 0
     230:	50 e0       	ldi	r21, 0x00	; 0
     232:	79 01       	movw	r14, r18
     234:	8a 01       	movw	r16, r20
     236:	e6 28       	or	r14, r6
     238:	f7 28       	or	r15, r7
     23a:	08 29       	or	r16, r8
     23c:	19 29       	or	r17, r9
     23e:	3c c0       	rjmp	.+120    	; 0x2b8 <_fpadd_parts+0x192>
     240:	23 2b       	or	r18, r19
     242:	d1 f1       	breq	.+116    	; 0x2b8 <_fpadd_parts+0x192>
     244:	26 0e       	add	r2, r22
     246:	37 1e       	adc	r3, r23
     248:	35 01       	movw	r6, r10
     24a:	46 01       	movw	r8, r12
     24c:	06 2e       	mov	r0, r22
     24e:	04 c0       	rjmp	.+8      	; 0x258 <_fpadd_parts+0x132>
     250:	96 94       	lsr	r9
     252:	87 94       	ror	r8
     254:	77 94       	ror	r7
     256:	67 94       	ror	r6
     258:	0a 94       	dec	r0
     25a:	d2 f7       	brpl	.-12     	; 0x250 <_fpadd_parts+0x12a>
     25c:	21 e0       	ldi	r18, 0x01	; 1
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	40 e0       	ldi	r20, 0x00	; 0
     262:	50 e0       	ldi	r21, 0x00	; 0
     264:	04 c0       	rjmp	.+8      	; 0x26e <_fpadd_parts+0x148>
     266:	22 0f       	add	r18, r18
     268:	33 1f       	adc	r19, r19
     26a:	44 1f       	adc	r20, r20
     26c:	55 1f       	adc	r21, r21
     26e:	6a 95       	dec	r22
     270:	d2 f7       	brpl	.-12     	; 0x266 <_fpadd_parts+0x140>
     272:	21 50       	subi	r18, 0x01	; 1
     274:	30 40       	sbci	r19, 0x00	; 0
     276:	40 40       	sbci	r20, 0x00	; 0
     278:	50 40       	sbci	r21, 0x00	; 0
     27a:	2a 21       	and	r18, r10
     27c:	3b 21       	and	r19, r11
     27e:	4c 21       	and	r20, r12
     280:	5d 21       	and	r21, r13
     282:	21 15       	cp	r18, r1
     284:	31 05       	cpc	r19, r1
     286:	41 05       	cpc	r20, r1
     288:	51 05       	cpc	r21, r1
     28a:	21 f0       	breq	.+8      	; 0x294 <_fpadd_parts+0x16e>
     28c:	21 e0       	ldi	r18, 0x01	; 1
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	40 e0       	ldi	r20, 0x00	; 0
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	59 01       	movw	r10, r18
     296:	6a 01       	movw	r12, r20
     298:	a6 28       	or	r10, r6
     29a:	b7 28       	or	r11, r7
     29c:	c8 28       	or	r12, r8
     29e:	d9 28       	or	r13, r9
     2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <_fpadd_parts+0x192>
     2a2:	82 15       	cp	r24, r2
     2a4:	93 05       	cpc	r25, r3
     2a6:	2c f0       	brlt	.+10     	; 0x2b2 <_fpadd_parts+0x18c>
     2a8:	1c 01       	movw	r2, r24
     2aa:	aa 24       	eor	r10, r10
     2ac:	bb 24       	eor	r11, r11
     2ae:	65 01       	movw	r12, r10
     2b0:	03 c0       	rjmp	.+6      	; 0x2b8 <_fpadd_parts+0x192>
     2b2:	ee 24       	eor	r14, r14
     2b4:	ff 24       	eor	r15, r15
     2b6:	87 01       	movw	r16, r14
     2b8:	11 96       	adiw	r26, 0x01	; 1
     2ba:	9c 91       	ld	r25, X
     2bc:	d2 01       	movw	r26, r4
     2be:	11 96       	adiw	r26, 0x01	; 1
     2c0:	8c 91       	ld	r24, X
     2c2:	98 17       	cp	r25, r24
     2c4:	09 f4       	brne	.+2      	; 0x2c8 <_fpadd_parts+0x1a2>
     2c6:	45 c0       	rjmp	.+138    	; 0x352 <_fpadd_parts+0x22c>
     2c8:	99 23       	and	r25, r25
     2ca:	39 f0       	breq	.+14     	; 0x2da <_fpadd_parts+0x1b4>
     2cc:	a8 01       	movw	r20, r16
     2ce:	97 01       	movw	r18, r14
     2d0:	2a 19       	sub	r18, r10
     2d2:	3b 09       	sbc	r19, r11
     2d4:	4c 09       	sbc	r20, r12
     2d6:	5d 09       	sbc	r21, r13
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <_fpadd_parts+0x1c0>
     2da:	a6 01       	movw	r20, r12
     2dc:	95 01       	movw	r18, r10
     2de:	2e 19       	sub	r18, r14
     2e0:	3f 09       	sbc	r19, r15
     2e2:	40 0b       	sbc	r20, r16
     2e4:	51 0b       	sbc	r21, r17
     2e6:	57 fd       	sbrc	r21, 7
     2e8:	08 c0       	rjmp	.+16     	; 0x2fa <_fpadd_parts+0x1d4>
     2ea:	11 82       	std	Z+1, r1	; 0x01
     2ec:	33 82       	std	Z+3, r3	; 0x03
     2ee:	22 82       	std	Z+2, r2	; 0x02
     2f0:	24 83       	std	Z+4, r18	; 0x04
     2f2:	35 83       	std	Z+5, r19	; 0x05
     2f4:	46 83       	std	Z+6, r20	; 0x06
     2f6:	57 83       	std	Z+7, r21	; 0x07
     2f8:	1d c0       	rjmp	.+58     	; 0x334 <_fpadd_parts+0x20e>
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	81 83       	std	Z+1, r24	; 0x01
     2fe:	33 82       	std	Z+3, r3	; 0x03
     300:	22 82       	std	Z+2, r2	; 0x02
     302:	88 27       	eor	r24, r24
     304:	99 27       	eor	r25, r25
     306:	dc 01       	movw	r26, r24
     308:	82 1b       	sub	r24, r18
     30a:	93 0b       	sbc	r25, r19
     30c:	a4 0b       	sbc	r26, r20
     30e:	b5 0b       	sbc	r27, r21
     310:	84 83       	std	Z+4, r24	; 0x04
     312:	95 83       	std	Z+5, r25	; 0x05
     314:	a6 83       	std	Z+6, r26	; 0x06
     316:	b7 83       	std	Z+7, r27	; 0x07
     318:	0d c0       	rjmp	.+26     	; 0x334 <_fpadd_parts+0x20e>
     31a:	22 0f       	add	r18, r18
     31c:	33 1f       	adc	r19, r19
     31e:	44 1f       	adc	r20, r20
     320:	55 1f       	adc	r21, r21
     322:	24 83       	std	Z+4, r18	; 0x04
     324:	35 83       	std	Z+5, r19	; 0x05
     326:	46 83       	std	Z+6, r20	; 0x06
     328:	57 83       	std	Z+7, r21	; 0x07
     32a:	82 81       	ldd	r24, Z+2	; 0x02
     32c:	93 81       	ldd	r25, Z+3	; 0x03
     32e:	01 97       	sbiw	r24, 0x01	; 1
     330:	93 83       	std	Z+3, r25	; 0x03
     332:	82 83       	std	Z+2, r24	; 0x02
     334:	24 81       	ldd	r18, Z+4	; 0x04
     336:	35 81       	ldd	r19, Z+5	; 0x05
     338:	46 81       	ldd	r20, Z+6	; 0x06
     33a:	57 81       	ldd	r21, Z+7	; 0x07
     33c:	da 01       	movw	r26, r20
     33e:	c9 01       	movw	r24, r18
     340:	01 97       	sbiw	r24, 0x01	; 1
     342:	a1 09       	sbc	r26, r1
     344:	b1 09       	sbc	r27, r1
     346:	8f 5f       	subi	r24, 0xFF	; 255
     348:	9f 4f       	sbci	r25, 0xFF	; 255
     34a:	af 4f       	sbci	r26, 0xFF	; 255
     34c:	bf 43       	sbci	r27, 0x3F	; 63
     34e:	28 f3       	brcs	.-54     	; 0x31a <_fpadd_parts+0x1f4>
     350:	0b c0       	rjmp	.+22     	; 0x368 <_fpadd_parts+0x242>
     352:	91 83       	std	Z+1, r25	; 0x01
     354:	33 82       	std	Z+3, r3	; 0x03
     356:	22 82       	std	Z+2, r2	; 0x02
     358:	ea 0c       	add	r14, r10
     35a:	fb 1c       	adc	r15, r11
     35c:	0c 1d       	adc	r16, r12
     35e:	1d 1d       	adc	r17, r13
     360:	e4 82       	std	Z+4, r14	; 0x04
     362:	f5 82       	std	Z+5, r15	; 0x05
     364:	06 83       	std	Z+6, r16	; 0x06
     366:	17 83       	std	Z+7, r17	; 0x07
     368:	83 e0       	ldi	r24, 0x03	; 3
     36a:	80 83       	st	Z, r24
     36c:	24 81       	ldd	r18, Z+4	; 0x04
     36e:	35 81       	ldd	r19, Z+5	; 0x05
     370:	46 81       	ldd	r20, Z+6	; 0x06
     372:	57 81       	ldd	r21, Z+7	; 0x07
     374:	57 ff       	sbrs	r21, 7
     376:	1a c0       	rjmp	.+52     	; 0x3ac <_fpadd_parts+0x286>
     378:	c9 01       	movw	r24, r18
     37a:	aa 27       	eor	r26, r26
     37c:	97 fd       	sbrc	r25, 7
     37e:	a0 95       	com	r26
     380:	ba 2f       	mov	r27, r26
     382:	81 70       	andi	r24, 0x01	; 1
     384:	90 70       	andi	r25, 0x00	; 0
     386:	a0 70       	andi	r26, 0x00	; 0
     388:	b0 70       	andi	r27, 0x00	; 0
     38a:	56 95       	lsr	r21
     38c:	47 95       	ror	r20
     38e:	37 95       	ror	r19
     390:	27 95       	ror	r18
     392:	82 2b       	or	r24, r18
     394:	93 2b       	or	r25, r19
     396:	a4 2b       	or	r26, r20
     398:	b5 2b       	or	r27, r21
     39a:	84 83       	std	Z+4, r24	; 0x04
     39c:	95 83       	std	Z+5, r25	; 0x05
     39e:	a6 83       	std	Z+6, r26	; 0x06
     3a0:	b7 83       	std	Z+7, r27	; 0x07
     3a2:	82 81       	ldd	r24, Z+2	; 0x02
     3a4:	93 81       	ldd	r25, Z+3	; 0x03
     3a6:	01 96       	adiw	r24, 0x01	; 1
     3a8:	93 83       	std	Z+3, r25	; 0x03
     3aa:	82 83       	std	Z+2, r24	; 0x02
     3ac:	df 01       	movw	r26, r30
     3ae:	01 c0       	rjmp	.+2      	; 0x3b2 <_fpadd_parts+0x28c>
     3b0:	d2 01       	movw	r26, r4
     3b2:	cd 01       	movw	r24, r26
     3b4:	cd b7       	in	r28, 0x3d	; 61
     3b6:	de b7       	in	r29, 0x3e	; 62
     3b8:	e2 e1       	ldi	r30, 0x12	; 18
     3ba:	0c 94 a0 14 	jmp	0x2940	; 0x2940 <__epilogue_restores__>

000003be <__subsf3>:
     3be:	a0 e2       	ldi	r26, 0x20	; 32
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	e5 ee       	ldi	r30, 0xE5	; 229
     3c4:	f1 e0       	ldi	r31, 0x01	; 1
     3c6:	0c 94 90 14 	jmp	0x2920	; 0x2920 <__prologue_saves__+0x18>
     3ca:	69 83       	std	Y+1, r22	; 0x01
     3cc:	7a 83       	std	Y+2, r23	; 0x02
     3ce:	8b 83       	std	Y+3, r24	; 0x03
     3d0:	9c 83       	std	Y+4, r25	; 0x04
     3d2:	2d 83       	std	Y+5, r18	; 0x05
     3d4:	3e 83       	std	Y+6, r19	; 0x06
     3d6:	4f 83       	std	Y+7, r20	; 0x07
     3d8:	58 87       	std	Y+8, r21	; 0x08
     3da:	e9 e0       	ldi	r30, 0x09	; 9
     3dc:	ee 2e       	mov	r14, r30
     3de:	f1 2c       	mov	r15, r1
     3e0:	ec 0e       	add	r14, r28
     3e2:	fd 1e       	adc	r15, r29
     3e4:	ce 01       	movw	r24, r28
     3e6:	01 96       	adiw	r24, 0x01	; 1
     3e8:	b7 01       	movw	r22, r14
     3ea:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     3ee:	8e 01       	movw	r16, r28
     3f0:	0f 5e       	subi	r16, 0xEF	; 239
     3f2:	1f 4f       	sbci	r17, 0xFF	; 255
     3f4:	ce 01       	movw	r24, r28
     3f6:	05 96       	adiw	r24, 0x05	; 5
     3f8:	b8 01       	movw	r22, r16
     3fa:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     3fe:	8a 89       	ldd	r24, Y+18	; 0x12
     400:	91 e0       	ldi	r25, 0x01	; 1
     402:	89 27       	eor	r24, r25
     404:	8a 8b       	std	Y+18, r24	; 0x12
     406:	c7 01       	movw	r24, r14
     408:	b8 01       	movw	r22, r16
     40a:	ae 01       	movw	r20, r28
     40c:	47 5e       	subi	r20, 0xE7	; 231
     40e:	5f 4f       	sbci	r21, 0xFF	; 255
     410:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     414:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     418:	a0 96       	adiw	r28, 0x20	; 32
     41a:	e6 e0       	ldi	r30, 0x06	; 6
     41c:	0c 94 ac 14 	jmp	0x2958	; 0x2958 <__epilogue_restores__+0x18>

00000420 <__addsf3>:
     420:	a0 e2       	ldi	r26, 0x20	; 32
     422:	b0 e0       	ldi	r27, 0x00	; 0
     424:	e6 e1       	ldi	r30, 0x16	; 22
     426:	f2 e0       	ldi	r31, 0x02	; 2
     428:	0c 94 90 14 	jmp	0x2920	; 0x2920 <__prologue_saves__+0x18>
     42c:	69 83       	std	Y+1, r22	; 0x01
     42e:	7a 83       	std	Y+2, r23	; 0x02
     430:	8b 83       	std	Y+3, r24	; 0x03
     432:	9c 83       	std	Y+4, r25	; 0x04
     434:	2d 83       	std	Y+5, r18	; 0x05
     436:	3e 83       	std	Y+6, r19	; 0x06
     438:	4f 83       	std	Y+7, r20	; 0x07
     43a:	58 87       	std	Y+8, r21	; 0x08
     43c:	f9 e0       	ldi	r31, 0x09	; 9
     43e:	ef 2e       	mov	r14, r31
     440:	f1 2c       	mov	r15, r1
     442:	ec 0e       	add	r14, r28
     444:	fd 1e       	adc	r15, r29
     446:	ce 01       	movw	r24, r28
     448:	01 96       	adiw	r24, 0x01	; 1
     44a:	b7 01       	movw	r22, r14
     44c:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     450:	8e 01       	movw	r16, r28
     452:	0f 5e       	subi	r16, 0xEF	; 239
     454:	1f 4f       	sbci	r17, 0xFF	; 255
     456:	ce 01       	movw	r24, r28
     458:	05 96       	adiw	r24, 0x05	; 5
     45a:	b8 01       	movw	r22, r16
     45c:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     460:	c7 01       	movw	r24, r14
     462:	b8 01       	movw	r22, r16
     464:	ae 01       	movw	r20, r28
     466:	47 5e       	subi	r20, 0xE7	; 231
     468:	5f 4f       	sbci	r21, 0xFF	; 255
     46a:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     46e:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     472:	a0 96       	adiw	r28, 0x20	; 32
     474:	e6 e0       	ldi	r30, 0x06	; 6
     476:	0c 94 ac 14 	jmp	0x2958	; 0x2958 <__epilogue_restores__+0x18>

0000047a <__mulsf3>:
     47a:	a0 e2       	ldi	r26, 0x20	; 32
     47c:	b0 e0       	ldi	r27, 0x00	; 0
     47e:	e3 e4       	ldi	r30, 0x43	; 67
     480:	f2 e0       	ldi	r31, 0x02	; 2
     482:	0c 94 84 14 	jmp	0x2908	; 0x2908 <__prologue_saves__>
     486:	69 83       	std	Y+1, r22	; 0x01
     488:	7a 83       	std	Y+2, r23	; 0x02
     48a:	8b 83       	std	Y+3, r24	; 0x03
     48c:	9c 83       	std	Y+4, r25	; 0x04
     48e:	2d 83       	std	Y+5, r18	; 0x05
     490:	3e 83       	std	Y+6, r19	; 0x06
     492:	4f 83       	std	Y+7, r20	; 0x07
     494:	58 87       	std	Y+8, r21	; 0x08
     496:	ce 01       	movw	r24, r28
     498:	01 96       	adiw	r24, 0x01	; 1
     49a:	be 01       	movw	r22, r28
     49c:	67 5f       	subi	r22, 0xF7	; 247
     49e:	7f 4f       	sbci	r23, 0xFF	; 255
     4a0:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     4a4:	ce 01       	movw	r24, r28
     4a6:	05 96       	adiw	r24, 0x05	; 5
     4a8:	be 01       	movw	r22, r28
     4aa:	6f 5e       	subi	r22, 0xEF	; 239
     4ac:	7f 4f       	sbci	r23, 0xFF	; 255
     4ae:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     4b2:	99 85       	ldd	r25, Y+9	; 0x09
     4b4:	92 30       	cpi	r25, 0x02	; 2
     4b6:	88 f0       	brcs	.+34     	; 0x4da <__mulsf3+0x60>
     4b8:	89 89       	ldd	r24, Y+17	; 0x11
     4ba:	82 30       	cpi	r24, 0x02	; 2
     4bc:	c8 f0       	brcs	.+50     	; 0x4f0 <__mulsf3+0x76>
     4be:	94 30       	cpi	r25, 0x04	; 4
     4c0:	19 f4       	brne	.+6      	; 0x4c8 <__mulsf3+0x4e>
     4c2:	82 30       	cpi	r24, 0x02	; 2
     4c4:	51 f4       	brne	.+20     	; 0x4da <__mulsf3+0x60>
     4c6:	04 c0       	rjmp	.+8      	; 0x4d0 <__mulsf3+0x56>
     4c8:	84 30       	cpi	r24, 0x04	; 4
     4ca:	29 f4       	brne	.+10     	; 0x4d6 <__mulsf3+0x5c>
     4cc:	92 30       	cpi	r25, 0x02	; 2
     4ce:	81 f4       	brne	.+32     	; 0x4f0 <__mulsf3+0x76>
     4d0:	88 e6       	ldi	r24, 0x68	; 104
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	c6 c0       	rjmp	.+396    	; 0x662 <__mulsf3+0x1e8>
     4d6:	92 30       	cpi	r25, 0x02	; 2
     4d8:	49 f4       	brne	.+18     	; 0x4ec <__mulsf3+0x72>
     4da:	20 e0       	ldi	r18, 0x00	; 0
     4dc:	9a 85       	ldd	r25, Y+10	; 0x0a
     4de:	8a 89       	ldd	r24, Y+18	; 0x12
     4e0:	98 13       	cpse	r25, r24
     4e2:	21 e0       	ldi	r18, 0x01	; 1
     4e4:	2a 87       	std	Y+10, r18	; 0x0a
     4e6:	ce 01       	movw	r24, r28
     4e8:	09 96       	adiw	r24, 0x09	; 9
     4ea:	bb c0       	rjmp	.+374    	; 0x662 <__mulsf3+0x1e8>
     4ec:	82 30       	cpi	r24, 0x02	; 2
     4ee:	49 f4       	brne	.+18     	; 0x502 <__mulsf3+0x88>
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	9a 85       	ldd	r25, Y+10	; 0x0a
     4f4:	8a 89       	ldd	r24, Y+18	; 0x12
     4f6:	98 13       	cpse	r25, r24
     4f8:	21 e0       	ldi	r18, 0x01	; 1
     4fa:	2a 8b       	std	Y+18, r18	; 0x12
     4fc:	ce 01       	movw	r24, r28
     4fe:	41 96       	adiw	r24, 0x11	; 17
     500:	b0 c0       	rjmp	.+352    	; 0x662 <__mulsf3+0x1e8>
     502:	2d 84       	ldd	r2, Y+13	; 0x0d
     504:	3e 84       	ldd	r3, Y+14	; 0x0e
     506:	4f 84       	ldd	r4, Y+15	; 0x0f
     508:	58 88       	ldd	r5, Y+16	; 0x10
     50a:	6d 88       	ldd	r6, Y+21	; 0x15
     50c:	7e 88       	ldd	r7, Y+22	; 0x16
     50e:	8f 88       	ldd	r8, Y+23	; 0x17
     510:	98 8c       	ldd	r9, Y+24	; 0x18
     512:	ee 24       	eor	r14, r14
     514:	ff 24       	eor	r15, r15
     516:	87 01       	movw	r16, r14
     518:	aa 24       	eor	r10, r10
     51a:	bb 24       	eor	r11, r11
     51c:	65 01       	movw	r12, r10
     51e:	40 e0       	ldi	r20, 0x00	; 0
     520:	50 e0       	ldi	r21, 0x00	; 0
     522:	60 e0       	ldi	r22, 0x00	; 0
     524:	70 e0       	ldi	r23, 0x00	; 0
     526:	e0 e0       	ldi	r30, 0x00	; 0
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	c1 01       	movw	r24, r2
     52c:	81 70       	andi	r24, 0x01	; 1
     52e:	90 70       	andi	r25, 0x00	; 0
     530:	89 2b       	or	r24, r25
     532:	e9 f0       	breq	.+58     	; 0x56e <__mulsf3+0xf4>
     534:	e6 0c       	add	r14, r6
     536:	f7 1c       	adc	r15, r7
     538:	08 1d       	adc	r16, r8
     53a:	19 1d       	adc	r17, r9
     53c:	9a 01       	movw	r18, r20
     53e:	ab 01       	movw	r20, r22
     540:	2a 0d       	add	r18, r10
     542:	3b 1d       	adc	r19, r11
     544:	4c 1d       	adc	r20, r12
     546:	5d 1d       	adc	r21, r13
     548:	80 e0       	ldi	r24, 0x00	; 0
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	a0 e0       	ldi	r26, 0x00	; 0
     54e:	b0 e0       	ldi	r27, 0x00	; 0
     550:	e6 14       	cp	r14, r6
     552:	f7 04       	cpc	r15, r7
     554:	08 05       	cpc	r16, r8
     556:	19 05       	cpc	r17, r9
     558:	20 f4       	brcc	.+8      	; 0x562 <__mulsf3+0xe8>
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	a0 e0       	ldi	r26, 0x00	; 0
     560:	b0 e0       	ldi	r27, 0x00	; 0
     562:	ba 01       	movw	r22, r20
     564:	a9 01       	movw	r20, r18
     566:	48 0f       	add	r20, r24
     568:	59 1f       	adc	r21, r25
     56a:	6a 1f       	adc	r22, r26
     56c:	7b 1f       	adc	r23, r27
     56e:	aa 0c       	add	r10, r10
     570:	bb 1c       	adc	r11, r11
     572:	cc 1c       	adc	r12, r12
     574:	dd 1c       	adc	r13, r13
     576:	97 fe       	sbrs	r9, 7
     578:	08 c0       	rjmp	.+16     	; 0x58a <__mulsf3+0x110>
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	a0 e0       	ldi	r26, 0x00	; 0
     580:	b0 e0       	ldi	r27, 0x00	; 0
     582:	a8 2a       	or	r10, r24
     584:	b9 2a       	or	r11, r25
     586:	ca 2a       	or	r12, r26
     588:	db 2a       	or	r13, r27
     58a:	31 96       	adiw	r30, 0x01	; 1
     58c:	e0 32       	cpi	r30, 0x20	; 32
     58e:	f1 05       	cpc	r31, r1
     590:	49 f0       	breq	.+18     	; 0x5a4 <__mulsf3+0x12a>
     592:	66 0c       	add	r6, r6
     594:	77 1c       	adc	r7, r7
     596:	88 1c       	adc	r8, r8
     598:	99 1c       	adc	r9, r9
     59a:	56 94       	lsr	r5
     59c:	47 94       	ror	r4
     59e:	37 94       	ror	r3
     5a0:	27 94       	ror	r2
     5a2:	c3 cf       	rjmp	.-122    	; 0x52a <__mulsf3+0xb0>
     5a4:	fa 85       	ldd	r31, Y+10	; 0x0a
     5a6:	ea 89       	ldd	r30, Y+18	; 0x12
     5a8:	2b 89       	ldd	r18, Y+19	; 0x13
     5aa:	3c 89       	ldd	r19, Y+20	; 0x14
     5ac:	8b 85       	ldd	r24, Y+11	; 0x0b
     5ae:	9c 85       	ldd	r25, Y+12	; 0x0c
     5b0:	28 0f       	add	r18, r24
     5b2:	39 1f       	adc	r19, r25
     5b4:	2e 5f       	subi	r18, 0xFE	; 254
     5b6:	3f 4f       	sbci	r19, 0xFF	; 255
     5b8:	17 c0       	rjmp	.+46     	; 0x5e8 <__mulsf3+0x16e>
     5ba:	ca 01       	movw	r24, r20
     5bc:	81 70       	andi	r24, 0x01	; 1
     5be:	90 70       	andi	r25, 0x00	; 0
     5c0:	89 2b       	or	r24, r25
     5c2:	61 f0       	breq	.+24     	; 0x5dc <__mulsf3+0x162>
     5c4:	16 95       	lsr	r17
     5c6:	07 95       	ror	r16
     5c8:	f7 94       	ror	r15
     5ca:	e7 94       	ror	r14
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	a0 e0       	ldi	r26, 0x00	; 0
     5d2:	b0 e8       	ldi	r27, 0x80	; 128
     5d4:	e8 2a       	or	r14, r24
     5d6:	f9 2a       	or	r15, r25
     5d8:	0a 2b       	or	r16, r26
     5da:	1b 2b       	or	r17, r27
     5dc:	76 95       	lsr	r23
     5de:	67 95       	ror	r22
     5e0:	57 95       	ror	r21
     5e2:	47 95       	ror	r20
     5e4:	2f 5f       	subi	r18, 0xFF	; 255
     5e6:	3f 4f       	sbci	r19, 0xFF	; 255
     5e8:	77 fd       	sbrc	r23, 7
     5ea:	e7 cf       	rjmp	.-50     	; 0x5ba <__mulsf3+0x140>
     5ec:	0c c0       	rjmp	.+24     	; 0x606 <__mulsf3+0x18c>
     5ee:	44 0f       	add	r20, r20
     5f0:	55 1f       	adc	r21, r21
     5f2:	66 1f       	adc	r22, r22
     5f4:	77 1f       	adc	r23, r23
     5f6:	17 fd       	sbrc	r17, 7
     5f8:	41 60       	ori	r20, 0x01	; 1
     5fa:	ee 0c       	add	r14, r14
     5fc:	ff 1c       	adc	r15, r15
     5fe:	00 1f       	adc	r16, r16
     600:	11 1f       	adc	r17, r17
     602:	21 50       	subi	r18, 0x01	; 1
     604:	30 40       	sbci	r19, 0x00	; 0
     606:	40 30       	cpi	r20, 0x00	; 0
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	59 07       	cpc	r21, r25
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	69 07       	cpc	r22, r25
     610:	90 e4       	ldi	r25, 0x40	; 64
     612:	79 07       	cpc	r23, r25
     614:	60 f3       	brcs	.-40     	; 0x5ee <__mulsf3+0x174>
     616:	2b 8f       	std	Y+27, r18	; 0x1b
     618:	3c 8f       	std	Y+28, r19	; 0x1c
     61a:	db 01       	movw	r26, r22
     61c:	ca 01       	movw	r24, r20
     61e:	8f 77       	andi	r24, 0x7F	; 127
     620:	90 70       	andi	r25, 0x00	; 0
     622:	a0 70       	andi	r26, 0x00	; 0
     624:	b0 70       	andi	r27, 0x00	; 0
     626:	80 34       	cpi	r24, 0x40	; 64
     628:	91 05       	cpc	r25, r1
     62a:	a1 05       	cpc	r26, r1
     62c:	b1 05       	cpc	r27, r1
     62e:	61 f4       	brne	.+24     	; 0x648 <__mulsf3+0x1ce>
     630:	47 fd       	sbrc	r20, 7
     632:	0a c0       	rjmp	.+20     	; 0x648 <__mulsf3+0x1ce>
     634:	e1 14       	cp	r14, r1
     636:	f1 04       	cpc	r15, r1
     638:	01 05       	cpc	r16, r1
     63a:	11 05       	cpc	r17, r1
     63c:	29 f0       	breq	.+10     	; 0x648 <__mulsf3+0x1ce>
     63e:	40 5c       	subi	r20, 0xC0	; 192
     640:	5f 4f       	sbci	r21, 0xFF	; 255
     642:	6f 4f       	sbci	r22, 0xFF	; 255
     644:	7f 4f       	sbci	r23, 0xFF	; 255
     646:	40 78       	andi	r20, 0x80	; 128
     648:	1a 8e       	std	Y+26, r1	; 0x1a
     64a:	fe 17       	cp	r31, r30
     64c:	11 f0       	breq	.+4      	; 0x652 <__mulsf3+0x1d8>
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	8a 8f       	std	Y+26, r24	; 0x1a
     652:	4d 8f       	std	Y+29, r20	; 0x1d
     654:	5e 8f       	std	Y+30, r21	; 0x1e
     656:	6f 8f       	std	Y+31, r22	; 0x1f
     658:	78 a3       	std	Y+32, r23	; 0x20
     65a:	83 e0       	ldi	r24, 0x03	; 3
     65c:	89 8f       	std	Y+25, r24	; 0x19
     65e:	ce 01       	movw	r24, r28
     660:	49 96       	adiw	r24, 0x19	; 25
     662:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     666:	a0 96       	adiw	r28, 0x20	; 32
     668:	e2 e1       	ldi	r30, 0x12	; 18
     66a:	0c 94 a0 14 	jmp	0x2940	; 0x2940 <__epilogue_restores__>

0000066e <__divsf3>:
     66e:	a8 e1       	ldi	r26, 0x18	; 24
     670:	b0 e0       	ldi	r27, 0x00	; 0
     672:	ed e3       	ldi	r30, 0x3D	; 61
     674:	f3 e0       	ldi	r31, 0x03	; 3
     676:	0c 94 8c 14 	jmp	0x2918	; 0x2918 <__prologue_saves__+0x10>
     67a:	69 83       	std	Y+1, r22	; 0x01
     67c:	7a 83       	std	Y+2, r23	; 0x02
     67e:	8b 83       	std	Y+3, r24	; 0x03
     680:	9c 83       	std	Y+4, r25	; 0x04
     682:	2d 83       	std	Y+5, r18	; 0x05
     684:	3e 83       	std	Y+6, r19	; 0x06
     686:	4f 83       	std	Y+7, r20	; 0x07
     688:	58 87       	std	Y+8, r21	; 0x08
     68a:	b9 e0       	ldi	r27, 0x09	; 9
     68c:	eb 2e       	mov	r14, r27
     68e:	f1 2c       	mov	r15, r1
     690:	ec 0e       	add	r14, r28
     692:	fd 1e       	adc	r15, r29
     694:	ce 01       	movw	r24, r28
     696:	01 96       	adiw	r24, 0x01	; 1
     698:	b7 01       	movw	r22, r14
     69a:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     69e:	8e 01       	movw	r16, r28
     6a0:	0f 5e       	subi	r16, 0xEF	; 239
     6a2:	1f 4f       	sbci	r17, 0xFF	; 255
     6a4:	ce 01       	movw	r24, r28
     6a6:	05 96       	adiw	r24, 0x05	; 5
     6a8:	b8 01       	movw	r22, r16
     6aa:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     6ae:	29 85       	ldd	r18, Y+9	; 0x09
     6b0:	22 30       	cpi	r18, 0x02	; 2
     6b2:	08 f4       	brcc	.+2      	; 0x6b6 <__divsf3+0x48>
     6b4:	7e c0       	rjmp	.+252    	; 0x7b2 <__divsf3+0x144>
     6b6:	39 89       	ldd	r19, Y+17	; 0x11
     6b8:	32 30       	cpi	r19, 0x02	; 2
     6ba:	10 f4       	brcc	.+4      	; 0x6c0 <__divsf3+0x52>
     6bc:	b8 01       	movw	r22, r16
     6be:	7c c0       	rjmp	.+248    	; 0x7b8 <__divsf3+0x14a>
     6c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     6c2:	9a 89       	ldd	r25, Y+18	; 0x12
     6c4:	89 27       	eor	r24, r25
     6c6:	8a 87       	std	Y+10, r24	; 0x0a
     6c8:	24 30       	cpi	r18, 0x04	; 4
     6ca:	11 f0       	breq	.+4      	; 0x6d0 <__divsf3+0x62>
     6cc:	22 30       	cpi	r18, 0x02	; 2
     6ce:	31 f4       	brne	.+12     	; 0x6dc <__divsf3+0x6e>
     6d0:	23 17       	cp	r18, r19
     6d2:	09 f0       	breq	.+2      	; 0x6d6 <__divsf3+0x68>
     6d4:	6e c0       	rjmp	.+220    	; 0x7b2 <__divsf3+0x144>
     6d6:	68 e6       	ldi	r22, 0x68	; 104
     6d8:	71 e0       	ldi	r23, 0x01	; 1
     6da:	6e c0       	rjmp	.+220    	; 0x7b8 <__divsf3+0x14a>
     6dc:	34 30       	cpi	r19, 0x04	; 4
     6de:	39 f4       	brne	.+14     	; 0x6ee <__divsf3+0x80>
     6e0:	1d 86       	std	Y+13, r1	; 0x0d
     6e2:	1e 86       	std	Y+14, r1	; 0x0e
     6e4:	1f 86       	std	Y+15, r1	; 0x0f
     6e6:	18 8a       	std	Y+16, r1	; 0x10
     6e8:	1c 86       	std	Y+12, r1	; 0x0c
     6ea:	1b 86       	std	Y+11, r1	; 0x0b
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <__divsf3+0x88>
     6ee:	32 30       	cpi	r19, 0x02	; 2
     6f0:	21 f4       	brne	.+8      	; 0x6fa <__divsf3+0x8c>
     6f2:	84 e0       	ldi	r24, 0x04	; 4
     6f4:	89 87       	std	Y+9, r24	; 0x09
     6f6:	b7 01       	movw	r22, r14
     6f8:	5f c0       	rjmp	.+190    	; 0x7b8 <__divsf3+0x14a>
     6fa:	2b 85       	ldd	r18, Y+11	; 0x0b
     6fc:	3c 85       	ldd	r19, Y+12	; 0x0c
     6fe:	8b 89       	ldd	r24, Y+19	; 0x13
     700:	9c 89       	ldd	r25, Y+20	; 0x14
     702:	28 1b       	sub	r18, r24
     704:	39 0b       	sbc	r19, r25
     706:	3c 87       	std	Y+12, r19	; 0x0c
     708:	2b 87       	std	Y+11, r18	; 0x0b
     70a:	ed 84       	ldd	r14, Y+13	; 0x0d
     70c:	fe 84       	ldd	r15, Y+14	; 0x0e
     70e:	0f 85       	ldd	r16, Y+15	; 0x0f
     710:	18 89       	ldd	r17, Y+16	; 0x10
     712:	ad 88       	ldd	r10, Y+21	; 0x15
     714:	be 88       	ldd	r11, Y+22	; 0x16
     716:	cf 88       	ldd	r12, Y+23	; 0x17
     718:	d8 8c       	ldd	r13, Y+24	; 0x18
     71a:	ea 14       	cp	r14, r10
     71c:	fb 04       	cpc	r15, r11
     71e:	0c 05       	cpc	r16, r12
     720:	1d 05       	cpc	r17, r13
     722:	40 f4       	brcc	.+16     	; 0x734 <__divsf3+0xc6>
     724:	ee 0c       	add	r14, r14
     726:	ff 1c       	adc	r15, r15
     728:	00 1f       	adc	r16, r16
     72a:	11 1f       	adc	r17, r17
     72c:	21 50       	subi	r18, 0x01	; 1
     72e:	30 40       	sbci	r19, 0x00	; 0
     730:	3c 87       	std	Y+12, r19	; 0x0c
     732:	2b 87       	std	Y+11, r18	; 0x0b
     734:	20 e0       	ldi	r18, 0x00	; 0
     736:	30 e0       	ldi	r19, 0x00	; 0
     738:	40 e0       	ldi	r20, 0x00	; 0
     73a:	50 e0       	ldi	r21, 0x00	; 0
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	a0 e0       	ldi	r26, 0x00	; 0
     742:	b0 e4       	ldi	r27, 0x40	; 64
     744:	60 e0       	ldi	r22, 0x00	; 0
     746:	70 e0       	ldi	r23, 0x00	; 0
     748:	ea 14       	cp	r14, r10
     74a:	fb 04       	cpc	r15, r11
     74c:	0c 05       	cpc	r16, r12
     74e:	1d 05       	cpc	r17, r13
     750:	40 f0       	brcs	.+16     	; 0x762 <__divsf3+0xf4>
     752:	28 2b       	or	r18, r24
     754:	39 2b       	or	r19, r25
     756:	4a 2b       	or	r20, r26
     758:	5b 2b       	or	r21, r27
     75a:	ea 18       	sub	r14, r10
     75c:	fb 08       	sbc	r15, r11
     75e:	0c 09       	sbc	r16, r12
     760:	1d 09       	sbc	r17, r13
     762:	b6 95       	lsr	r27
     764:	a7 95       	ror	r26
     766:	97 95       	ror	r25
     768:	87 95       	ror	r24
     76a:	ee 0c       	add	r14, r14
     76c:	ff 1c       	adc	r15, r15
     76e:	00 1f       	adc	r16, r16
     770:	11 1f       	adc	r17, r17
     772:	6f 5f       	subi	r22, 0xFF	; 255
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	6f 31       	cpi	r22, 0x1F	; 31
     778:	71 05       	cpc	r23, r1
     77a:	31 f7       	brne	.-52     	; 0x748 <__divsf3+0xda>
     77c:	da 01       	movw	r26, r20
     77e:	c9 01       	movw	r24, r18
     780:	8f 77       	andi	r24, 0x7F	; 127
     782:	90 70       	andi	r25, 0x00	; 0
     784:	a0 70       	andi	r26, 0x00	; 0
     786:	b0 70       	andi	r27, 0x00	; 0
     788:	80 34       	cpi	r24, 0x40	; 64
     78a:	91 05       	cpc	r25, r1
     78c:	a1 05       	cpc	r26, r1
     78e:	b1 05       	cpc	r27, r1
     790:	61 f4       	brne	.+24     	; 0x7aa <__divsf3+0x13c>
     792:	27 fd       	sbrc	r18, 7
     794:	0a c0       	rjmp	.+20     	; 0x7aa <__divsf3+0x13c>
     796:	e1 14       	cp	r14, r1
     798:	f1 04       	cpc	r15, r1
     79a:	01 05       	cpc	r16, r1
     79c:	11 05       	cpc	r17, r1
     79e:	29 f0       	breq	.+10     	; 0x7aa <__divsf3+0x13c>
     7a0:	20 5c       	subi	r18, 0xC0	; 192
     7a2:	3f 4f       	sbci	r19, 0xFF	; 255
     7a4:	4f 4f       	sbci	r20, 0xFF	; 255
     7a6:	5f 4f       	sbci	r21, 0xFF	; 255
     7a8:	20 78       	andi	r18, 0x80	; 128
     7aa:	2d 87       	std	Y+13, r18	; 0x0d
     7ac:	3e 87       	std	Y+14, r19	; 0x0e
     7ae:	4f 87       	std	Y+15, r20	; 0x0f
     7b0:	58 8b       	std	Y+16, r21	; 0x10
     7b2:	be 01       	movw	r22, r28
     7b4:	67 5f       	subi	r22, 0xF7	; 247
     7b6:	7f 4f       	sbci	r23, 0xFF	; 255
     7b8:	cb 01       	movw	r24, r22
     7ba:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     7be:	68 96       	adiw	r28, 0x18	; 24
     7c0:	ea e0       	ldi	r30, 0x0A	; 10
     7c2:	0c 94 a8 14 	jmp	0x2950	; 0x2950 <__epilogue_restores__+0x10>

000007c6 <__gesf2>:
     7c6:	a8 e1       	ldi	r26, 0x18	; 24
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e9 ee       	ldi	r30, 0xE9	; 233
     7cc:	f3 e0       	ldi	r31, 0x03	; 3
     7ce:	0c 94 90 14 	jmp	0x2920	; 0x2920 <__prologue_saves__+0x18>
     7d2:	69 83       	std	Y+1, r22	; 0x01
     7d4:	7a 83       	std	Y+2, r23	; 0x02
     7d6:	8b 83       	std	Y+3, r24	; 0x03
     7d8:	9c 83       	std	Y+4, r25	; 0x04
     7da:	2d 83       	std	Y+5, r18	; 0x05
     7dc:	3e 83       	std	Y+6, r19	; 0x06
     7de:	4f 83       	std	Y+7, r20	; 0x07
     7e0:	58 87       	std	Y+8, r21	; 0x08
     7e2:	89 e0       	ldi	r24, 0x09	; 9
     7e4:	e8 2e       	mov	r14, r24
     7e6:	f1 2c       	mov	r15, r1
     7e8:	ec 0e       	add	r14, r28
     7ea:	fd 1e       	adc	r15, r29
     7ec:	ce 01       	movw	r24, r28
     7ee:	01 96       	adiw	r24, 0x01	; 1
     7f0:	b7 01       	movw	r22, r14
     7f2:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     7f6:	8e 01       	movw	r16, r28
     7f8:	0f 5e       	subi	r16, 0xEF	; 239
     7fa:	1f 4f       	sbci	r17, 0xFF	; 255
     7fc:	ce 01       	movw	r24, r28
     7fe:	05 96       	adiw	r24, 0x05	; 5
     800:	b8 01       	movw	r22, r16
     802:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     806:	89 85       	ldd	r24, Y+9	; 0x09
     808:	82 30       	cpi	r24, 0x02	; 2
     80a:	40 f0       	brcs	.+16     	; 0x81c <__gesf2+0x56>
     80c:	89 89       	ldd	r24, Y+17	; 0x11
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	28 f0       	brcs	.+10     	; 0x81c <__gesf2+0x56>
     812:	c7 01       	movw	r24, r14
     814:	b8 01       	movw	r22, r16
     816:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <__fpcmp_parts_f>
     81a:	01 c0       	rjmp	.+2      	; 0x81e <__gesf2+0x58>
     81c:	8f ef       	ldi	r24, 0xFF	; 255
     81e:	68 96       	adiw	r28, 0x18	; 24
     820:	e6 e0       	ldi	r30, 0x06	; 6
     822:	0c 94 ac 14 	jmp	0x2958	; 0x2958 <__epilogue_restores__+0x18>

00000826 <__fixsfsi>:
     826:	ac e0       	ldi	r26, 0x0C	; 12
     828:	b0 e0       	ldi	r27, 0x00	; 0
     82a:	e9 e1       	ldi	r30, 0x19	; 25
     82c:	f4 e0       	ldi	r31, 0x04	; 4
     82e:	0c 94 94 14 	jmp	0x2928	; 0x2928 <__prologue_saves__+0x20>
     832:	69 83       	std	Y+1, r22	; 0x01
     834:	7a 83       	std	Y+2, r23	; 0x02
     836:	8b 83       	std	Y+3, r24	; 0x03
     838:	9c 83       	std	Y+4, r25	; 0x04
     83a:	ce 01       	movw	r24, r28
     83c:	01 96       	adiw	r24, 0x01	; 1
     83e:	be 01       	movw	r22, r28
     840:	6b 5f       	subi	r22, 0xFB	; 251
     842:	7f 4f       	sbci	r23, 0xFF	; 255
     844:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     848:	8d 81       	ldd	r24, Y+5	; 0x05
     84a:	82 30       	cpi	r24, 0x02	; 2
     84c:	61 f1       	breq	.+88     	; 0x8a6 <__fixsfsi+0x80>
     84e:	82 30       	cpi	r24, 0x02	; 2
     850:	50 f1       	brcs	.+84     	; 0x8a6 <__fixsfsi+0x80>
     852:	84 30       	cpi	r24, 0x04	; 4
     854:	21 f4       	brne	.+8      	; 0x85e <__fixsfsi+0x38>
     856:	8e 81       	ldd	r24, Y+6	; 0x06
     858:	88 23       	and	r24, r24
     85a:	51 f1       	breq	.+84     	; 0x8b0 <__fixsfsi+0x8a>
     85c:	2e c0       	rjmp	.+92     	; 0x8ba <__fixsfsi+0x94>
     85e:	2f 81       	ldd	r18, Y+7	; 0x07
     860:	38 85       	ldd	r19, Y+8	; 0x08
     862:	37 fd       	sbrc	r19, 7
     864:	20 c0       	rjmp	.+64     	; 0x8a6 <__fixsfsi+0x80>
     866:	6e 81       	ldd	r22, Y+6	; 0x06
     868:	2f 31       	cpi	r18, 0x1F	; 31
     86a:	31 05       	cpc	r19, r1
     86c:	1c f0       	brlt	.+6      	; 0x874 <__fixsfsi+0x4e>
     86e:	66 23       	and	r22, r22
     870:	f9 f0       	breq	.+62     	; 0x8b0 <__fixsfsi+0x8a>
     872:	23 c0       	rjmp	.+70     	; 0x8ba <__fixsfsi+0x94>
     874:	8e e1       	ldi	r24, 0x1E	; 30
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	82 1b       	sub	r24, r18
     87a:	93 0b       	sbc	r25, r19
     87c:	29 85       	ldd	r18, Y+9	; 0x09
     87e:	3a 85       	ldd	r19, Y+10	; 0x0a
     880:	4b 85       	ldd	r20, Y+11	; 0x0b
     882:	5c 85       	ldd	r21, Y+12	; 0x0c
     884:	04 c0       	rjmp	.+8      	; 0x88e <__fixsfsi+0x68>
     886:	56 95       	lsr	r21
     888:	47 95       	ror	r20
     88a:	37 95       	ror	r19
     88c:	27 95       	ror	r18
     88e:	8a 95       	dec	r24
     890:	d2 f7       	brpl	.-12     	; 0x886 <__fixsfsi+0x60>
     892:	66 23       	and	r22, r22
     894:	b1 f0       	breq	.+44     	; 0x8c2 <__fixsfsi+0x9c>
     896:	50 95       	com	r21
     898:	40 95       	com	r20
     89a:	30 95       	com	r19
     89c:	21 95       	neg	r18
     89e:	3f 4f       	sbci	r19, 0xFF	; 255
     8a0:	4f 4f       	sbci	r20, 0xFF	; 255
     8a2:	5f 4f       	sbci	r21, 0xFF	; 255
     8a4:	0e c0       	rjmp	.+28     	; 0x8c2 <__fixsfsi+0x9c>
     8a6:	20 e0       	ldi	r18, 0x00	; 0
     8a8:	30 e0       	ldi	r19, 0x00	; 0
     8aa:	40 e0       	ldi	r20, 0x00	; 0
     8ac:	50 e0       	ldi	r21, 0x00	; 0
     8ae:	09 c0       	rjmp	.+18     	; 0x8c2 <__fixsfsi+0x9c>
     8b0:	2f ef       	ldi	r18, 0xFF	; 255
     8b2:	3f ef       	ldi	r19, 0xFF	; 255
     8b4:	4f ef       	ldi	r20, 0xFF	; 255
     8b6:	5f e7       	ldi	r21, 0x7F	; 127
     8b8:	04 c0       	rjmp	.+8      	; 0x8c2 <__fixsfsi+0x9c>
     8ba:	20 e0       	ldi	r18, 0x00	; 0
     8bc:	30 e0       	ldi	r19, 0x00	; 0
     8be:	40 e0       	ldi	r20, 0x00	; 0
     8c0:	50 e8       	ldi	r21, 0x80	; 128
     8c2:	b9 01       	movw	r22, r18
     8c4:	ca 01       	movw	r24, r20
     8c6:	2c 96       	adiw	r28, 0x0c	; 12
     8c8:	e2 e0       	ldi	r30, 0x02	; 2
     8ca:	0c 94 b0 14 	jmp	0x2960	; 0x2960 <__epilogue_restores__+0x20>

000008ce <__floatunsisf>:
     8ce:	a8 e0       	ldi	r26, 0x08	; 8
     8d0:	b0 e0       	ldi	r27, 0x00	; 0
     8d2:	ed e6       	ldi	r30, 0x6D	; 109
     8d4:	f4 e0       	ldi	r31, 0x04	; 4
     8d6:	0c 94 8c 14 	jmp	0x2918	; 0x2918 <__prologue_saves__+0x10>
     8da:	7b 01       	movw	r14, r22
     8dc:	8c 01       	movw	r16, r24
     8de:	61 15       	cp	r22, r1
     8e0:	71 05       	cpc	r23, r1
     8e2:	81 05       	cpc	r24, r1
     8e4:	91 05       	cpc	r25, r1
     8e6:	19 f4       	brne	.+6      	; 0x8ee <__floatunsisf+0x20>
     8e8:	82 e0       	ldi	r24, 0x02	; 2
     8ea:	89 83       	std	Y+1, r24	; 0x01
     8ec:	60 c0       	rjmp	.+192    	; 0x9ae <__floatunsisf+0xe0>
     8ee:	83 e0       	ldi	r24, 0x03	; 3
     8f0:	89 83       	std	Y+1, r24	; 0x01
     8f2:	8e e1       	ldi	r24, 0x1E	; 30
     8f4:	c8 2e       	mov	r12, r24
     8f6:	d1 2c       	mov	r13, r1
     8f8:	dc 82       	std	Y+4, r13	; 0x04
     8fa:	cb 82       	std	Y+3, r12	; 0x03
     8fc:	ed 82       	std	Y+5, r14	; 0x05
     8fe:	fe 82       	std	Y+6, r15	; 0x06
     900:	0f 83       	std	Y+7, r16	; 0x07
     902:	18 87       	std	Y+8, r17	; 0x08
     904:	c8 01       	movw	r24, r16
     906:	b7 01       	movw	r22, r14
     908:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <__clzsi2>
     90c:	fc 01       	movw	r30, r24
     90e:	31 97       	sbiw	r30, 0x01	; 1
     910:	f7 ff       	sbrs	r31, 7
     912:	3b c0       	rjmp	.+118    	; 0x98a <__floatunsisf+0xbc>
     914:	22 27       	eor	r18, r18
     916:	33 27       	eor	r19, r19
     918:	2e 1b       	sub	r18, r30
     91a:	3f 0b       	sbc	r19, r31
     91c:	57 01       	movw	r10, r14
     91e:	68 01       	movw	r12, r16
     920:	02 2e       	mov	r0, r18
     922:	04 c0       	rjmp	.+8      	; 0x92c <__floatunsisf+0x5e>
     924:	d6 94       	lsr	r13
     926:	c7 94       	ror	r12
     928:	b7 94       	ror	r11
     92a:	a7 94       	ror	r10
     92c:	0a 94       	dec	r0
     92e:	d2 f7       	brpl	.-12     	; 0x924 <__floatunsisf+0x56>
     930:	40 e0       	ldi	r20, 0x00	; 0
     932:	50 e0       	ldi	r21, 0x00	; 0
     934:	60 e0       	ldi	r22, 0x00	; 0
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	a0 e0       	ldi	r26, 0x00	; 0
     93e:	b0 e0       	ldi	r27, 0x00	; 0
     940:	04 c0       	rjmp	.+8      	; 0x94a <__floatunsisf+0x7c>
     942:	88 0f       	add	r24, r24
     944:	99 1f       	adc	r25, r25
     946:	aa 1f       	adc	r26, r26
     948:	bb 1f       	adc	r27, r27
     94a:	2a 95       	dec	r18
     94c:	d2 f7       	brpl	.-12     	; 0x942 <__floatunsisf+0x74>
     94e:	01 97       	sbiw	r24, 0x01	; 1
     950:	a1 09       	sbc	r26, r1
     952:	b1 09       	sbc	r27, r1
     954:	8e 21       	and	r24, r14
     956:	9f 21       	and	r25, r15
     958:	a0 23       	and	r26, r16
     95a:	b1 23       	and	r27, r17
     95c:	00 97       	sbiw	r24, 0x00	; 0
     95e:	a1 05       	cpc	r26, r1
     960:	b1 05       	cpc	r27, r1
     962:	21 f0       	breq	.+8      	; 0x96c <__floatunsisf+0x9e>
     964:	41 e0       	ldi	r20, 0x01	; 1
     966:	50 e0       	ldi	r21, 0x00	; 0
     968:	60 e0       	ldi	r22, 0x00	; 0
     96a:	70 e0       	ldi	r23, 0x00	; 0
     96c:	4a 29       	or	r20, r10
     96e:	5b 29       	or	r21, r11
     970:	6c 29       	or	r22, r12
     972:	7d 29       	or	r23, r13
     974:	4d 83       	std	Y+5, r20	; 0x05
     976:	5e 83       	std	Y+6, r21	; 0x06
     978:	6f 83       	std	Y+7, r22	; 0x07
     97a:	78 87       	std	Y+8, r23	; 0x08
     97c:	8e e1       	ldi	r24, 0x1E	; 30
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	8e 1b       	sub	r24, r30
     982:	9f 0b       	sbc	r25, r31
     984:	9c 83       	std	Y+4, r25	; 0x04
     986:	8b 83       	std	Y+3, r24	; 0x03
     988:	12 c0       	rjmp	.+36     	; 0x9ae <__floatunsisf+0xe0>
     98a:	30 97       	sbiw	r30, 0x00	; 0
     98c:	81 f0       	breq	.+32     	; 0x9ae <__floatunsisf+0xe0>
     98e:	0e 2e       	mov	r0, r30
     990:	04 c0       	rjmp	.+8      	; 0x99a <__floatunsisf+0xcc>
     992:	ee 0c       	add	r14, r14
     994:	ff 1c       	adc	r15, r15
     996:	00 1f       	adc	r16, r16
     998:	11 1f       	adc	r17, r17
     99a:	0a 94       	dec	r0
     99c:	d2 f7       	brpl	.-12     	; 0x992 <__floatunsisf+0xc4>
     99e:	ed 82       	std	Y+5, r14	; 0x05
     9a0:	fe 82       	std	Y+6, r15	; 0x06
     9a2:	0f 83       	std	Y+7, r16	; 0x07
     9a4:	18 87       	std	Y+8, r17	; 0x08
     9a6:	ce 1a       	sub	r12, r30
     9a8:	df 0a       	sbc	r13, r31
     9aa:	dc 82       	std	Y+4, r13	; 0x04
     9ac:	cb 82       	std	Y+3, r12	; 0x03
     9ae:	1a 82       	std	Y+2, r1	; 0x02
     9b0:	ce 01       	movw	r24, r28
     9b2:	01 96       	adiw	r24, 0x01	; 1
     9b4:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     9b8:	28 96       	adiw	r28, 0x08	; 8
     9ba:	ea e0       	ldi	r30, 0x0A	; 10
     9bc:	0c 94 a8 14 	jmp	0x2950	; 0x2950 <__epilogue_restores__+0x10>

000009c0 <__clzsi2>:
     9c0:	ef 92       	push	r14
     9c2:	ff 92       	push	r15
     9c4:	0f 93       	push	r16
     9c6:	1f 93       	push	r17
     9c8:	7b 01       	movw	r14, r22
     9ca:	8c 01       	movw	r16, r24
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	e8 16       	cp	r14, r24
     9d0:	80 e0       	ldi	r24, 0x00	; 0
     9d2:	f8 06       	cpc	r15, r24
     9d4:	81 e0       	ldi	r24, 0x01	; 1
     9d6:	08 07       	cpc	r16, r24
     9d8:	80 e0       	ldi	r24, 0x00	; 0
     9da:	18 07       	cpc	r17, r24
     9dc:	88 f4       	brcc	.+34     	; 0xa00 <__clzsi2+0x40>
     9de:	8f ef       	ldi	r24, 0xFF	; 255
     9e0:	e8 16       	cp	r14, r24
     9e2:	f1 04       	cpc	r15, r1
     9e4:	01 05       	cpc	r16, r1
     9e6:	11 05       	cpc	r17, r1
     9e8:	31 f0       	breq	.+12     	; 0x9f6 <__clzsi2+0x36>
     9ea:	28 f0       	brcs	.+10     	; 0x9f6 <__clzsi2+0x36>
     9ec:	88 e0       	ldi	r24, 0x08	; 8
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	a0 e0       	ldi	r26, 0x00	; 0
     9f2:	b0 e0       	ldi	r27, 0x00	; 0
     9f4:	17 c0       	rjmp	.+46     	; 0xa24 <__clzsi2+0x64>
     9f6:	80 e0       	ldi	r24, 0x00	; 0
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	a0 e0       	ldi	r26, 0x00	; 0
     9fc:	b0 e0       	ldi	r27, 0x00	; 0
     9fe:	12 c0       	rjmp	.+36     	; 0xa24 <__clzsi2+0x64>
     a00:	80 e0       	ldi	r24, 0x00	; 0
     a02:	e8 16       	cp	r14, r24
     a04:	80 e0       	ldi	r24, 0x00	; 0
     a06:	f8 06       	cpc	r15, r24
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	08 07       	cpc	r16, r24
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	18 07       	cpc	r17, r24
     a10:	28 f0       	brcs	.+10     	; 0xa1c <__clzsi2+0x5c>
     a12:	88 e1       	ldi	r24, 0x18	; 24
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	a0 e0       	ldi	r26, 0x00	; 0
     a18:	b0 e0       	ldi	r27, 0x00	; 0
     a1a:	04 c0       	rjmp	.+8      	; 0xa24 <__clzsi2+0x64>
     a1c:	80 e1       	ldi	r24, 0x10	; 16
     a1e:	90 e0       	ldi	r25, 0x00	; 0
     a20:	a0 e0       	ldi	r26, 0x00	; 0
     a22:	b0 e0       	ldi	r27, 0x00	; 0
     a24:	20 e2       	ldi	r18, 0x20	; 32
     a26:	30 e0       	ldi	r19, 0x00	; 0
     a28:	40 e0       	ldi	r20, 0x00	; 0
     a2a:	50 e0       	ldi	r21, 0x00	; 0
     a2c:	28 1b       	sub	r18, r24
     a2e:	39 0b       	sbc	r19, r25
     a30:	4a 0b       	sbc	r20, r26
     a32:	5b 0b       	sbc	r21, r27
     a34:	04 c0       	rjmp	.+8      	; 0xa3e <__clzsi2+0x7e>
     a36:	16 95       	lsr	r17
     a38:	07 95       	ror	r16
     a3a:	f7 94       	ror	r15
     a3c:	e7 94       	ror	r14
     a3e:	8a 95       	dec	r24
     a40:	d2 f7       	brpl	.-12     	; 0xa36 <__clzsi2+0x76>
     a42:	f7 01       	movw	r30, r14
     a44:	e0 59       	subi	r30, 0x90	; 144
     a46:	fe 4f       	sbci	r31, 0xFE	; 254
     a48:	80 81       	ld	r24, Z
     a4a:	28 1b       	sub	r18, r24
     a4c:	31 09       	sbc	r19, r1
     a4e:	41 09       	sbc	r20, r1
     a50:	51 09       	sbc	r21, r1
     a52:	c9 01       	movw	r24, r18
     a54:	1f 91       	pop	r17
     a56:	0f 91       	pop	r16
     a58:	ff 90       	pop	r15
     a5a:	ef 90       	pop	r14
     a5c:	08 95       	ret

00000a5e <__pack_f>:
     a5e:	df 92       	push	r13
     a60:	ef 92       	push	r14
     a62:	ff 92       	push	r15
     a64:	0f 93       	push	r16
     a66:	1f 93       	push	r17
     a68:	fc 01       	movw	r30, r24
     a6a:	e4 80       	ldd	r14, Z+4	; 0x04
     a6c:	f5 80       	ldd	r15, Z+5	; 0x05
     a6e:	06 81       	ldd	r16, Z+6	; 0x06
     a70:	17 81       	ldd	r17, Z+7	; 0x07
     a72:	d1 80       	ldd	r13, Z+1	; 0x01
     a74:	80 81       	ld	r24, Z
     a76:	82 30       	cpi	r24, 0x02	; 2
     a78:	48 f4       	brcc	.+18     	; 0xa8c <__pack_f+0x2e>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e1       	ldi	r26, 0x10	; 16
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	e8 2a       	or	r14, r24
     a84:	f9 2a       	or	r15, r25
     a86:	0a 2b       	or	r16, r26
     a88:	1b 2b       	or	r17, r27
     a8a:	a5 c0       	rjmp	.+330    	; 0xbd6 <__pack_f+0x178>
     a8c:	84 30       	cpi	r24, 0x04	; 4
     a8e:	09 f4       	brne	.+2      	; 0xa92 <__pack_f+0x34>
     a90:	9f c0       	rjmp	.+318    	; 0xbd0 <__pack_f+0x172>
     a92:	82 30       	cpi	r24, 0x02	; 2
     a94:	21 f4       	brne	.+8      	; 0xa9e <__pack_f+0x40>
     a96:	ee 24       	eor	r14, r14
     a98:	ff 24       	eor	r15, r15
     a9a:	87 01       	movw	r16, r14
     a9c:	05 c0       	rjmp	.+10     	; 0xaa8 <__pack_f+0x4a>
     a9e:	e1 14       	cp	r14, r1
     aa0:	f1 04       	cpc	r15, r1
     aa2:	01 05       	cpc	r16, r1
     aa4:	11 05       	cpc	r17, r1
     aa6:	19 f4       	brne	.+6      	; 0xaae <__pack_f+0x50>
     aa8:	e0 e0       	ldi	r30, 0x00	; 0
     aaa:	f0 e0       	ldi	r31, 0x00	; 0
     aac:	96 c0       	rjmp	.+300    	; 0xbda <__pack_f+0x17c>
     aae:	62 81       	ldd	r22, Z+2	; 0x02
     ab0:	73 81       	ldd	r23, Z+3	; 0x03
     ab2:	9f ef       	ldi	r25, 0xFF	; 255
     ab4:	62 38       	cpi	r22, 0x82	; 130
     ab6:	79 07       	cpc	r23, r25
     ab8:	0c f0       	brlt	.+2      	; 0xabc <__pack_f+0x5e>
     aba:	5b c0       	rjmp	.+182    	; 0xb72 <__pack_f+0x114>
     abc:	22 e8       	ldi	r18, 0x82	; 130
     abe:	3f ef       	ldi	r19, 0xFF	; 255
     ac0:	26 1b       	sub	r18, r22
     ac2:	37 0b       	sbc	r19, r23
     ac4:	2a 31       	cpi	r18, 0x1A	; 26
     ac6:	31 05       	cpc	r19, r1
     ac8:	2c f0       	brlt	.+10     	; 0xad4 <__pack_f+0x76>
     aca:	20 e0       	ldi	r18, 0x00	; 0
     acc:	30 e0       	ldi	r19, 0x00	; 0
     ace:	40 e0       	ldi	r20, 0x00	; 0
     ad0:	50 e0       	ldi	r21, 0x00	; 0
     ad2:	2a c0       	rjmp	.+84     	; 0xb28 <__pack_f+0xca>
     ad4:	b8 01       	movw	r22, r16
     ad6:	a7 01       	movw	r20, r14
     ad8:	02 2e       	mov	r0, r18
     ada:	04 c0       	rjmp	.+8      	; 0xae4 <__pack_f+0x86>
     adc:	76 95       	lsr	r23
     ade:	67 95       	ror	r22
     ae0:	57 95       	ror	r21
     ae2:	47 95       	ror	r20
     ae4:	0a 94       	dec	r0
     ae6:	d2 f7       	brpl	.-12     	; 0xadc <__pack_f+0x7e>
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	a0 e0       	ldi	r26, 0x00	; 0
     aee:	b0 e0       	ldi	r27, 0x00	; 0
     af0:	04 c0       	rjmp	.+8      	; 0xafa <__pack_f+0x9c>
     af2:	88 0f       	add	r24, r24
     af4:	99 1f       	adc	r25, r25
     af6:	aa 1f       	adc	r26, r26
     af8:	bb 1f       	adc	r27, r27
     afa:	2a 95       	dec	r18
     afc:	d2 f7       	brpl	.-12     	; 0xaf2 <__pack_f+0x94>
     afe:	01 97       	sbiw	r24, 0x01	; 1
     b00:	a1 09       	sbc	r26, r1
     b02:	b1 09       	sbc	r27, r1
     b04:	8e 21       	and	r24, r14
     b06:	9f 21       	and	r25, r15
     b08:	a0 23       	and	r26, r16
     b0a:	b1 23       	and	r27, r17
     b0c:	00 97       	sbiw	r24, 0x00	; 0
     b0e:	a1 05       	cpc	r26, r1
     b10:	b1 05       	cpc	r27, r1
     b12:	21 f0       	breq	.+8      	; 0xb1c <__pack_f+0xbe>
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	a0 e0       	ldi	r26, 0x00	; 0
     b1a:	b0 e0       	ldi	r27, 0x00	; 0
     b1c:	9a 01       	movw	r18, r20
     b1e:	ab 01       	movw	r20, r22
     b20:	28 2b       	or	r18, r24
     b22:	39 2b       	or	r19, r25
     b24:	4a 2b       	or	r20, r26
     b26:	5b 2b       	or	r21, r27
     b28:	da 01       	movw	r26, r20
     b2a:	c9 01       	movw	r24, r18
     b2c:	8f 77       	andi	r24, 0x7F	; 127
     b2e:	90 70       	andi	r25, 0x00	; 0
     b30:	a0 70       	andi	r26, 0x00	; 0
     b32:	b0 70       	andi	r27, 0x00	; 0
     b34:	80 34       	cpi	r24, 0x40	; 64
     b36:	91 05       	cpc	r25, r1
     b38:	a1 05       	cpc	r26, r1
     b3a:	b1 05       	cpc	r27, r1
     b3c:	39 f4       	brne	.+14     	; 0xb4c <__pack_f+0xee>
     b3e:	27 ff       	sbrs	r18, 7
     b40:	09 c0       	rjmp	.+18     	; 0xb54 <__pack_f+0xf6>
     b42:	20 5c       	subi	r18, 0xC0	; 192
     b44:	3f 4f       	sbci	r19, 0xFF	; 255
     b46:	4f 4f       	sbci	r20, 0xFF	; 255
     b48:	5f 4f       	sbci	r21, 0xFF	; 255
     b4a:	04 c0       	rjmp	.+8      	; 0xb54 <__pack_f+0xf6>
     b4c:	21 5c       	subi	r18, 0xC1	; 193
     b4e:	3f 4f       	sbci	r19, 0xFF	; 255
     b50:	4f 4f       	sbci	r20, 0xFF	; 255
     b52:	5f 4f       	sbci	r21, 0xFF	; 255
     b54:	e0 e0       	ldi	r30, 0x00	; 0
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	20 30       	cpi	r18, 0x00	; 0
     b5a:	a0 e0       	ldi	r26, 0x00	; 0
     b5c:	3a 07       	cpc	r19, r26
     b5e:	a0 e0       	ldi	r26, 0x00	; 0
     b60:	4a 07       	cpc	r20, r26
     b62:	a0 e4       	ldi	r26, 0x40	; 64
     b64:	5a 07       	cpc	r21, r26
     b66:	10 f0       	brcs	.+4      	; 0xb6c <__pack_f+0x10e>
     b68:	e1 e0       	ldi	r30, 0x01	; 1
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	79 01       	movw	r14, r18
     b6e:	8a 01       	movw	r16, r20
     b70:	27 c0       	rjmp	.+78     	; 0xbc0 <__pack_f+0x162>
     b72:	60 38       	cpi	r22, 0x80	; 128
     b74:	71 05       	cpc	r23, r1
     b76:	64 f5       	brge	.+88     	; 0xbd0 <__pack_f+0x172>
     b78:	fb 01       	movw	r30, r22
     b7a:	e1 58       	subi	r30, 0x81	; 129
     b7c:	ff 4f       	sbci	r31, 0xFF	; 255
     b7e:	d8 01       	movw	r26, r16
     b80:	c7 01       	movw	r24, r14
     b82:	8f 77       	andi	r24, 0x7F	; 127
     b84:	90 70       	andi	r25, 0x00	; 0
     b86:	a0 70       	andi	r26, 0x00	; 0
     b88:	b0 70       	andi	r27, 0x00	; 0
     b8a:	80 34       	cpi	r24, 0x40	; 64
     b8c:	91 05       	cpc	r25, r1
     b8e:	a1 05       	cpc	r26, r1
     b90:	b1 05       	cpc	r27, r1
     b92:	39 f4       	brne	.+14     	; 0xba2 <__pack_f+0x144>
     b94:	e7 fe       	sbrs	r14, 7
     b96:	0d c0       	rjmp	.+26     	; 0xbb2 <__pack_f+0x154>
     b98:	80 e4       	ldi	r24, 0x40	; 64
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	04 c0       	rjmp	.+8      	; 0xbaa <__pack_f+0x14c>
     ba2:	8f e3       	ldi	r24, 0x3F	; 63
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	a0 e0       	ldi	r26, 0x00	; 0
     ba8:	b0 e0       	ldi	r27, 0x00	; 0
     baa:	e8 0e       	add	r14, r24
     bac:	f9 1e       	adc	r15, r25
     bae:	0a 1f       	adc	r16, r26
     bb0:	1b 1f       	adc	r17, r27
     bb2:	17 ff       	sbrs	r17, 7
     bb4:	05 c0       	rjmp	.+10     	; 0xbc0 <__pack_f+0x162>
     bb6:	16 95       	lsr	r17
     bb8:	07 95       	ror	r16
     bba:	f7 94       	ror	r15
     bbc:	e7 94       	ror	r14
     bbe:	31 96       	adiw	r30, 0x01	; 1
     bc0:	87 e0       	ldi	r24, 0x07	; 7
     bc2:	16 95       	lsr	r17
     bc4:	07 95       	ror	r16
     bc6:	f7 94       	ror	r15
     bc8:	e7 94       	ror	r14
     bca:	8a 95       	dec	r24
     bcc:	d1 f7       	brne	.-12     	; 0xbc2 <__pack_f+0x164>
     bce:	05 c0       	rjmp	.+10     	; 0xbda <__pack_f+0x17c>
     bd0:	ee 24       	eor	r14, r14
     bd2:	ff 24       	eor	r15, r15
     bd4:	87 01       	movw	r16, r14
     bd6:	ef ef       	ldi	r30, 0xFF	; 255
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	6e 2f       	mov	r22, r30
     bdc:	67 95       	ror	r22
     bde:	66 27       	eor	r22, r22
     be0:	67 95       	ror	r22
     be2:	90 2f       	mov	r25, r16
     be4:	9f 77       	andi	r25, 0x7F	; 127
     be6:	d7 94       	ror	r13
     be8:	dd 24       	eor	r13, r13
     bea:	d7 94       	ror	r13
     bec:	8e 2f       	mov	r24, r30
     bee:	86 95       	lsr	r24
     bf0:	49 2f       	mov	r20, r25
     bf2:	46 2b       	or	r20, r22
     bf4:	58 2f       	mov	r21, r24
     bf6:	5d 29       	or	r21, r13
     bf8:	b7 01       	movw	r22, r14
     bfa:	ca 01       	movw	r24, r20
     bfc:	1f 91       	pop	r17
     bfe:	0f 91       	pop	r16
     c00:	ff 90       	pop	r15
     c02:	ef 90       	pop	r14
     c04:	df 90       	pop	r13
     c06:	08 95       	ret

00000c08 <__unpack_f>:
     c08:	fc 01       	movw	r30, r24
     c0a:	db 01       	movw	r26, r22
     c0c:	40 81       	ld	r20, Z
     c0e:	51 81       	ldd	r21, Z+1	; 0x01
     c10:	22 81       	ldd	r18, Z+2	; 0x02
     c12:	62 2f       	mov	r22, r18
     c14:	6f 77       	andi	r22, 0x7F	; 127
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	22 1f       	adc	r18, r18
     c1a:	22 27       	eor	r18, r18
     c1c:	22 1f       	adc	r18, r18
     c1e:	93 81       	ldd	r25, Z+3	; 0x03
     c20:	89 2f       	mov	r24, r25
     c22:	88 0f       	add	r24, r24
     c24:	82 2b       	or	r24, r18
     c26:	28 2f       	mov	r18, r24
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	99 1f       	adc	r25, r25
     c2c:	99 27       	eor	r25, r25
     c2e:	99 1f       	adc	r25, r25
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	9c 93       	st	X, r25
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	21 15       	cp	r18, r1
     c38:	31 05       	cpc	r19, r1
     c3a:	a9 f5       	brne	.+106    	; 0xca6 <__unpack_f+0x9e>
     c3c:	41 15       	cp	r20, r1
     c3e:	51 05       	cpc	r21, r1
     c40:	61 05       	cpc	r22, r1
     c42:	71 05       	cpc	r23, r1
     c44:	11 f4       	brne	.+4      	; 0xc4a <__unpack_f+0x42>
     c46:	82 e0       	ldi	r24, 0x02	; 2
     c48:	37 c0       	rjmp	.+110    	; 0xcb8 <__unpack_f+0xb0>
     c4a:	82 e8       	ldi	r24, 0x82	; 130
     c4c:	9f ef       	ldi	r25, 0xFF	; 255
     c4e:	13 96       	adiw	r26, 0x03	; 3
     c50:	9c 93       	st	X, r25
     c52:	8e 93       	st	-X, r24
     c54:	12 97       	sbiw	r26, 0x02	; 2
     c56:	9a 01       	movw	r18, r20
     c58:	ab 01       	movw	r20, r22
     c5a:	67 e0       	ldi	r22, 0x07	; 7
     c5c:	22 0f       	add	r18, r18
     c5e:	33 1f       	adc	r19, r19
     c60:	44 1f       	adc	r20, r20
     c62:	55 1f       	adc	r21, r21
     c64:	6a 95       	dec	r22
     c66:	d1 f7       	brne	.-12     	; 0xc5c <__unpack_f+0x54>
     c68:	83 e0       	ldi	r24, 0x03	; 3
     c6a:	8c 93       	st	X, r24
     c6c:	0d c0       	rjmp	.+26     	; 0xc88 <__unpack_f+0x80>
     c6e:	22 0f       	add	r18, r18
     c70:	33 1f       	adc	r19, r19
     c72:	44 1f       	adc	r20, r20
     c74:	55 1f       	adc	r21, r21
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	8d 91       	ld	r24, X+
     c7a:	9c 91       	ld	r25, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	01 97       	sbiw	r24, 0x01	; 1
     c80:	13 96       	adiw	r26, 0x03	; 3
     c82:	9c 93       	st	X, r25
     c84:	8e 93       	st	-X, r24
     c86:	12 97       	sbiw	r26, 0x02	; 2
     c88:	20 30       	cpi	r18, 0x00	; 0
     c8a:	80 e0       	ldi	r24, 0x00	; 0
     c8c:	38 07       	cpc	r19, r24
     c8e:	80 e0       	ldi	r24, 0x00	; 0
     c90:	48 07       	cpc	r20, r24
     c92:	80 e4       	ldi	r24, 0x40	; 64
     c94:	58 07       	cpc	r21, r24
     c96:	58 f3       	brcs	.-42     	; 0xc6e <__unpack_f+0x66>
     c98:	14 96       	adiw	r26, 0x04	; 4
     c9a:	2d 93       	st	X+, r18
     c9c:	3d 93       	st	X+, r19
     c9e:	4d 93       	st	X+, r20
     ca0:	5c 93       	st	X, r21
     ca2:	17 97       	sbiw	r26, 0x07	; 7
     ca4:	08 95       	ret
     ca6:	2f 3f       	cpi	r18, 0xFF	; 255
     ca8:	31 05       	cpc	r19, r1
     caa:	79 f4       	brne	.+30     	; 0xcca <__unpack_f+0xc2>
     cac:	41 15       	cp	r20, r1
     cae:	51 05       	cpc	r21, r1
     cb0:	61 05       	cpc	r22, r1
     cb2:	71 05       	cpc	r23, r1
     cb4:	19 f4       	brne	.+6      	; 0xcbc <__unpack_f+0xb4>
     cb6:	84 e0       	ldi	r24, 0x04	; 4
     cb8:	8c 93       	st	X, r24
     cba:	08 95       	ret
     cbc:	64 ff       	sbrs	r22, 4
     cbe:	03 c0       	rjmp	.+6      	; 0xcc6 <__unpack_f+0xbe>
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	8c 93       	st	X, r24
     cc4:	12 c0       	rjmp	.+36     	; 0xcea <__unpack_f+0xe2>
     cc6:	1c 92       	st	X, r1
     cc8:	10 c0       	rjmp	.+32     	; 0xcea <__unpack_f+0xe2>
     cca:	2f 57       	subi	r18, 0x7F	; 127
     ccc:	30 40       	sbci	r19, 0x00	; 0
     cce:	13 96       	adiw	r26, 0x03	; 3
     cd0:	3c 93       	st	X, r19
     cd2:	2e 93       	st	-X, r18
     cd4:	12 97       	sbiw	r26, 0x02	; 2
     cd6:	83 e0       	ldi	r24, 0x03	; 3
     cd8:	8c 93       	st	X, r24
     cda:	87 e0       	ldi	r24, 0x07	; 7
     cdc:	44 0f       	add	r20, r20
     cde:	55 1f       	adc	r21, r21
     ce0:	66 1f       	adc	r22, r22
     ce2:	77 1f       	adc	r23, r23
     ce4:	8a 95       	dec	r24
     ce6:	d1 f7       	brne	.-12     	; 0xcdc <__unpack_f+0xd4>
     ce8:	70 64       	ori	r23, 0x40	; 64
     cea:	14 96       	adiw	r26, 0x04	; 4
     cec:	4d 93       	st	X+, r20
     cee:	5d 93       	st	X+, r21
     cf0:	6d 93       	st	X+, r22
     cf2:	7c 93       	st	X, r23
     cf4:	17 97       	sbiw	r26, 0x07	; 7
     cf6:	08 95       	ret

00000cf8 <__fpcmp_parts_f>:
     cf8:	1f 93       	push	r17
     cfa:	dc 01       	movw	r26, r24
     cfc:	fb 01       	movw	r30, r22
     cfe:	9c 91       	ld	r25, X
     d00:	92 30       	cpi	r25, 0x02	; 2
     d02:	08 f4       	brcc	.+2      	; 0xd06 <__fpcmp_parts_f+0xe>
     d04:	47 c0       	rjmp	.+142    	; 0xd94 <__fpcmp_parts_f+0x9c>
     d06:	80 81       	ld	r24, Z
     d08:	82 30       	cpi	r24, 0x02	; 2
     d0a:	08 f4       	brcc	.+2      	; 0xd0e <__fpcmp_parts_f+0x16>
     d0c:	43 c0       	rjmp	.+134    	; 0xd94 <__fpcmp_parts_f+0x9c>
     d0e:	94 30       	cpi	r25, 0x04	; 4
     d10:	51 f4       	brne	.+20     	; 0xd26 <__fpcmp_parts_f+0x2e>
     d12:	11 96       	adiw	r26, 0x01	; 1
     d14:	1c 91       	ld	r17, X
     d16:	84 30       	cpi	r24, 0x04	; 4
     d18:	99 f5       	brne	.+102    	; 0xd80 <__fpcmp_parts_f+0x88>
     d1a:	81 81       	ldd	r24, Z+1	; 0x01
     d1c:	68 2f       	mov	r22, r24
     d1e:	70 e0       	ldi	r23, 0x00	; 0
     d20:	61 1b       	sub	r22, r17
     d22:	71 09       	sbc	r23, r1
     d24:	3f c0       	rjmp	.+126    	; 0xda4 <__fpcmp_parts_f+0xac>
     d26:	84 30       	cpi	r24, 0x04	; 4
     d28:	21 f0       	breq	.+8      	; 0xd32 <__fpcmp_parts_f+0x3a>
     d2a:	92 30       	cpi	r25, 0x02	; 2
     d2c:	31 f4       	brne	.+12     	; 0xd3a <__fpcmp_parts_f+0x42>
     d2e:	82 30       	cpi	r24, 0x02	; 2
     d30:	b9 f1       	breq	.+110    	; 0xda0 <__fpcmp_parts_f+0xa8>
     d32:	81 81       	ldd	r24, Z+1	; 0x01
     d34:	88 23       	and	r24, r24
     d36:	89 f1       	breq	.+98     	; 0xd9a <__fpcmp_parts_f+0xa2>
     d38:	2d c0       	rjmp	.+90     	; 0xd94 <__fpcmp_parts_f+0x9c>
     d3a:	11 96       	adiw	r26, 0x01	; 1
     d3c:	1c 91       	ld	r17, X
     d3e:	11 97       	sbiw	r26, 0x01	; 1
     d40:	82 30       	cpi	r24, 0x02	; 2
     d42:	f1 f0       	breq	.+60     	; 0xd80 <__fpcmp_parts_f+0x88>
     d44:	81 81       	ldd	r24, Z+1	; 0x01
     d46:	18 17       	cp	r17, r24
     d48:	d9 f4       	brne	.+54     	; 0xd80 <__fpcmp_parts_f+0x88>
     d4a:	12 96       	adiw	r26, 0x02	; 2
     d4c:	2d 91       	ld	r18, X+
     d4e:	3c 91       	ld	r19, X
     d50:	13 97       	sbiw	r26, 0x03	; 3
     d52:	82 81       	ldd	r24, Z+2	; 0x02
     d54:	93 81       	ldd	r25, Z+3	; 0x03
     d56:	82 17       	cp	r24, r18
     d58:	93 07       	cpc	r25, r19
     d5a:	94 f0       	brlt	.+36     	; 0xd80 <__fpcmp_parts_f+0x88>
     d5c:	28 17       	cp	r18, r24
     d5e:	39 07       	cpc	r19, r25
     d60:	bc f0       	brlt	.+46     	; 0xd90 <__fpcmp_parts_f+0x98>
     d62:	14 96       	adiw	r26, 0x04	; 4
     d64:	8d 91       	ld	r24, X+
     d66:	9d 91       	ld	r25, X+
     d68:	0d 90       	ld	r0, X+
     d6a:	bc 91       	ld	r27, X
     d6c:	a0 2d       	mov	r26, r0
     d6e:	24 81       	ldd	r18, Z+4	; 0x04
     d70:	35 81       	ldd	r19, Z+5	; 0x05
     d72:	46 81       	ldd	r20, Z+6	; 0x06
     d74:	57 81       	ldd	r21, Z+7	; 0x07
     d76:	28 17       	cp	r18, r24
     d78:	39 07       	cpc	r19, r25
     d7a:	4a 07       	cpc	r20, r26
     d7c:	5b 07       	cpc	r21, r27
     d7e:	18 f4       	brcc	.+6      	; 0xd86 <__fpcmp_parts_f+0x8e>
     d80:	11 23       	and	r17, r17
     d82:	41 f0       	breq	.+16     	; 0xd94 <__fpcmp_parts_f+0x9c>
     d84:	0a c0       	rjmp	.+20     	; 0xd9a <__fpcmp_parts_f+0xa2>
     d86:	82 17       	cp	r24, r18
     d88:	93 07       	cpc	r25, r19
     d8a:	a4 07       	cpc	r26, r20
     d8c:	b5 07       	cpc	r27, r21
     d8e:	40 f4       	brcc	.+16     	; 0xda0 <__fpcmp_parts_f+0xa8>
     d90:	11 23       	and	r17, r17
     d92:	19 f0       	breq	.+6      	; 0xd9a <__fpcmp_parts_f+0xa2>
     d94:	61 e0       	ldi	r22, 0x01	; 1
     d96:	70 e0       	ldi	r23, 0x00	; 0
     d98:	05 c0       	rjmp	.+10     	; 0xda4 <__fpcmp_parts_f+0xac>
     d9a:	6f ef       	ldi	r22, 0xFF	; 255
     d9c:	7f ef       	ldi	r23, 0xFF	; 255
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <__fpcmp_parts_f+0xac>
     da0:	60 e0       	ldi	r22, 0x00	; 0
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	cb 01       	movw	r24, r22
     da6:	1f 91       	pop	r17
     da8:	08 95       	ret

00000daa <PulseMeasure>:
volatile uint8 PulseState = 0;
volatile uint8  DutyCycle = 0 ;


void PulseMeasure(void)
{
     daa:	df 93       	push	r29
     dac:	cf 93       	push	r28
     dae:	00 d0       	rcall	.+0      	; 0xdb0 <PulseMeasure+0x6>
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62

	PulseState++;
     db4:	80 91 80 02 	lds	r24, 0x0280
     db8:	8f 5f       	subi	r24, 0xFF	; 255
     dba:	80 93 80 02 	sts	0x0280, r24

	switch (PulseState)
     dbe:	80 91 80 02 	lds	r24, 0x0280
     dc2:	28 2f       	mov	r18, r24
     dc4:	30 e0       	ldi	r19, 0x00	; 0
     dc6:	3a 83       	std	Y+2, r19	; 0x02
     dc8:	29 83       	std	Y+1, r18	; 0x01
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	9a 81       	ldd	r25, Y+2	; 0x02
     dce:	82 30       	cpi	r24, 0x02	; 2
     dd0:	91 05       	cpc	r25, r1
     dd2:	e1 f0       	breq	.+56     	; 0xe0c <PulseMeasure+0x62>
     dd4:	29 81       	ldd	r18, Y+1	; 0x01
     dd6:	3a 81       	ldd	r19, Y+2	; 0x02
     dd8:	23 30       	cpi	r18, 0x03	; 3
     dda:	31 05       	cpc	r19, r1
     ddc:	34 f4       	brge	.+12     	; 0xdea <PulseMeasure+0x40>
     dde:	89 81       	ldd	r24, Y+1	; 0x01
     de0:	9a 81       	ldd	r25, Y+2	; 0x02
     de2:	81 30       	cpi	r24, 0x01	; 1
     de4:	91 05       	cpc	r25, r1
     de6:	61 f0       	breq	.+24     	; 0xe00 <PulseMeasure+0x56>
     de8:	30 c0       	rjmp	.+96     	; 0xe4a <PulseMeasure+0xa0>
     dea:	29 81       	ldd	r18, Y+1	; 0x01
     dec:	3a 81       	ldd	r19, Y+2	; 0x02
     dee:	23 30       	cpi	r18, 0x03	; 3
     df0:	31 05       	cpc	r19, r1
     df2:	c1 f0       	breq	.+48     	; 0xe24 <PulseMeasure+0x7a>
     df4:	89 81       	ldd	r24, Y+1	; 0x01
     df6:	9a 81       	ldd	r25, Y+2	; 0x02
     df8:	84 30       	cpi	r24, 0x04	; 4
     dfa:	91 05       	cpc	r25, r1
     dfc:	f9 f0       	breq	.+62     	; 0xe3c <PulseMeasure+0x92>
     dfe:	25 c0       	rjmp	.+74     	; 0xe4a <PulseMeasure+0xa0>
	{
	case 1:
		ICU_setEdgeDetectionType(FALLING);
     e00:	80 e0       	ldi	r24, 0x00	; 0
     e02:	0e 94 2e 09 	call	0x125c	; 0x125c <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e06:	0e 94 58 09 	call	0x12b0	; 0x12b0 <ICU_clearTimerValue>
     e0a:	1f c0       	rjmp	.+62     	; 0xe4a <PulseMeasure+0xa0>

		break;

	case 2:
		T_ON = ICU_getInputCaptureValue();
     e0c:	0e 94 4d 09 	call	0x129a	; 0x129a <ICU_getInputCaptureValue>
     e10:	90 93 7b 02 	sts	0x027B, r25
     e14:	80 93 7a 02 	sts	0x027A, r24
		ICU_setEdgeDetectionType(RISING);
     e18:	81 e0       	ldi	r24, 0x01	; 1
     e1a:	0e 94 2e 09 	call	0x125c	; 0x125c <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e1e:	0e 94 58 09 	call	0x12b0	; 0x12b0 <ICU_clearTimerValue>
     e22:	13 c0       	rjmp	.+38     	; 0xe4a <PulseMeasure+0xa0>

		break;

	case 3:
		T_OFF = ICU_getInputCaptureValue();
     e24:	0e 94 4d 09 	call	0x129a	; 0x129a <ICU_getInputCaptureValue>
     e28:	90 93 7d 02 	sts	0x027D, r25
     e2c:	80 93 7c 02 	sts	0x027C, r24
		ICU_setEdgeDetectionType(FALLING);
     e30:	80 e0       	ldi	r24, 0x00	; 0
     e32:	0e 94 2e 09 	call	0x125c	; 0x125c <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e36:	0e 94 58 09 	call	0x12b0	; 0x12b0 <ICU_clearTimerValue>
     e3a:	07 c0       	rjmp	.+14     	; 0xe4a <PulseMeasure+0xa0>

		break;

	case 4:
		ICU_setEdgeDetectionType(RISING);
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	0e 94 2e 09 	call	0x125c	; 0x125c <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e42:	0e 94 58 09 	call	0x12b0	; 0x12b0 <ICU_clearTimerValue>
		PulseState = 0;
     e46:	10 92 80 02 	sts	0x0280, r1

	default:
		/* Do Nothing */
		break;
	}
}
     e4a:	0f 90       	pop	r0
     e4c:	0f 90       	pop	r0
     e4e:	cf 91       	pop	r28
     e50:	df 91       	pop	r29
     e52:	08 95       	ret

00000e54 <angleDetection_INT0>:


void angleDetection_INT0(void)
{
     e54:	df 93       	push	r29
     e56:	cf 93       	push	r28
     e58:	00 d0       	rcall	.+0      	; 0xe5a <angleDetection_INT0+0x6>
     e5a:	00 d0       	rcall	.+0      	; 0xe5c <angleDetection_INT0+0x8>
     e5c:	00 d0       	rcall	.+0      	; 0xe5e <angleDetection_INT0+0xa>
     e5e:	cd b7       	in	r28, 0x3d	; 61
     e60:	de b7       	in	r29, 0x3e	; 62
	uint8 arr1[3];
	uint8 arr2[3];
	ticks = TCNT2;
     e62:	e4 e4       	ldi	r30, 0x44	; 68
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	80 93 79 02 	sts	0x0279, r24

	UART0_sendByte('\r');
     e6c:	8d e0       	ldi	r24, 0x0D	; 13
     e6e:	0e 94 07 13 	call	0x260e	; 0x260e <UART0_sendByte>
	UART0_sendString("Number of ticks = ");
     e72:	80 e0       	ldi	r24, 0x00	; 0
     e74:	91 e0       	ldi	r25, 0x01	; 1
     e76:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>
	sprintf(arr1, "%d", ticks);
     e7a:	80 91 79 02 	lds	r24, 0x0279
     e7e:	28 2f       	mov	r18, r24
     e80:	30 e0       	ldi	r19, 0x00	; 0
     e82:	00 d0       	rcall	.+0      	; 0xe84 <angleDetection_INT0+0x30>
     e84:	00 d0       	rcall	.+0      	; 0xe86 <angleDetection_INT0+0x32>
     e86:	00 d0       	rcall	.+0      	; 0xe88 <angleDetection_INT0+0x34>
     e88:	ed b7       	in	r30, 0x3d	; 61
     e8a:	fe b7       	in	r31, 0x3e	; 62
     e8c:	31 96       	adiw	r30, 0x01	; 1
     e8e:	ce 01       	movw	r24, r28
     e90:	01 96       	adiw	r24, 0x01	; 1
     e92:	91 83       	std	Z+1, r25	; 0x01
     e94:	80 83       	st	Z, r24
     e96:	83 e1       	ldi	r24, 0x13	; 19
     e98:	91 e0       	ldi	r25, 0x01	; 1
     e9a:	93 83       	std	Z+3, r25	; 0x03
     e9c:	82 83       	std	Z+2, r24	; 0x02
     e9e:	35 83       	std	Z+5, r19	; 0x05
     ea0:	24 83       	std	Z+4, r18	; 0x04
     ea2:	0e 94 bb 14 	call	0x2976	; 0x2976 <sprintf>
     ea6:	8d b7       	in	r24, 0x3d	; 61
     ea8:	9e b7       	in	r25, 0x3e	; 62
     eaa:	06 96       	adiw	r24, 0x06	; 6
     eac:	0f b6       	in	r0, 0x3f	; 63
     eae:	f8 94       	cli
     eb0:	9e bf       	out	0x3e, r25	; 62
     eb2:	0f be       	out	0x3f, r0	; 63
     eb4:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr1);
     eb6:	ce 01       	movw	r24, r28
     eb8:	01 96       	adiw	r24, 0x01	; 1
     eba:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>
	UART0_sendByte('\r');
     ebe:	8d e0       	ldi	r24, 0x0D	; 13
     ec0:	0e 94 07 13 	call	0x260e	; 0x260e <UART0_sendByte>

	UART0_sendString("Revolution number = ");
     ec4:	86 e1       	ldi	r24, 0x16	; 22
     ec6:	91 e0       	ldi	r25, 0x01	; 1
     ec8:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>
	sprintf(arr2, "%d", rev);
     ecc:	80 91 78 02 	lds	r24, 0x0278
     ed0:	28 2f       	mov	r18, r24
     ed2:	30 e0       	ldi	r19, 0x00	; 0
     ed4:	00 d0       	rcall	.+0      	; 0xed6 <angleDetection_INT0+0x82>
     ed6:	00 d0       	rcall	.+0      	; 0xed8 <angleDetection_INT0+0x84>
     ed8:	00 d0       	rcall	.+0      	; 0xeda <angleDetection_INT0+0x86>
     eda:	ed b7       	in	r30, 0x3d	; 61
     edc:	fe b7       	in	r31, 0x3e	; 62
     ede:	31 96       	adiw	r30, 0x01	; 1
     ee0:	ce 01       	movw	r24, r28
     ee2:	04 96       	adiw	r24, 0x04	; 4
     ee4:	91 83       	std	Z+1, r25	; 0x01
     ee6:	80 83       	st	Z, r24
     ee8:	83 e1       	ldi	r24, 0x13	; 19
     eea:	91 e0       	ldi	r25, 0x01	; 1
     eec:	93 83       	std	Z+3, r25	; 0x03
     eee:	82 83       	std	Z+2, r24	; 0x02
     ef0:	35 83       	std	Z+5, r19	; 0x05
     ef2:	24 83       	std	Z+4, r18	; 0x04
     ef4:	0e 94 bb 14 	call	0x2976	; 0x2976 <sprintf>
     ef8:	8d b7       	in	r24, 0x3d	; 61
     efa:	9e b7       	in	r25, 0x3e	; 62
     efc:	06 96       	adiw	r24, 0x06	; 6
     efe:	0f b6       	in	r0, 0x3f	; 63
     f00:	f8 94       	cli
     f02:	9e bf       	out	0x3e, r25	; 62
     f04:	0f be       	out	0x3f, r0	; 63
     f06:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr2);
     f08:	ce 01       	movw	r24, r28
     f0a:	04 96       	adiw	r24, 0x04	; 4
     f0c:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>
	UART0_sendByte('\r');
     f10:	8d e0       	ldi	r24, 0x0D	; 13
     f12:	0e 94 07 13 	call	0x260e	; 0x260e <UART0_sendByte>


	dutyCycle_Calc();
     f16:	0e 94 96 07 	call	0xf2c	; 0xf2c <dutyCycle_Calc>
}
     f1a:	26 96       	adiw	r28, 0x06	; 6
     f1c:	0f b6       	in	r0, 0x3f	; 63
     f1e:	f8 94       	cli
     f20:	de bf       	out	0x3e, r29	; 62
     f22:	0f be       	out	0x3f, r0	; 63
     f24:	cd bf       	out	0x3d, r28	; 61
     f26:	cf 91       	pop	r28
     f28:	df 91       	pop	r29
     f2a:	08 95       	ret

00000f2c <dutyCycle_Calc>:


void dutyCycle_Calc(void)
{
     f2c:	af 92       	push	r10
     f2e:	bf 92       	push	r11
     f30:	cf 92       	push	r12
     f32:	df 92       	push	r13
     f34:	ef 92       	push	r14
     f36:	ff 92       	push	r15
     f38:	0f 93       	push	r16
     f3a:	1f 93       	push	r17
     f3c:	df 93       	push	r29
     f3e:	cf 93       	push	r28
     f40:	00 d0       	rcall	.+0      	; 0xf42 <dutyCycle_Calc+0x16>
     f42:	00 d0       	rcall	.+0      	; 0xf44 <dutyCycle_Calc+0x18>
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62
	uint8 arr[4];

	DutyCycle = (((float) (T_ON) / ((float) T_ON + (float) T_OFF)) * 100.00);
     f48:	80 91 7a 02 	lds	r24, 0x027A
     f4c:	90 91 7b 02 	lds	r25, 0x027B
     f50:	cc 01       	movw	r24, r24
     f52:	a0 e0       	ldi	r26, 0x00	; 0
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	bc 01       	movw	r22, r24
     f58:	cd 01       	movw	r24, r26
     f5a:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
     f5e:	5b 01       	movw	r10, r22
     f60:	6c 01       	movw	r12, r24
     f62:	80 91 7a 02 	lds	r24, 0x027A
     f66:	90 91 7b 02 	lds	r25, 0x027B
     f6a:	cc 01       	movw	r24, r24
     f6c:	a0 e0       	ldi	r26, 0x00	; 0
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	bc 01       	movw	r22, r24
     f72:	cd 01       	movw	r24, r26
     f74:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
     f78:	7b 01       	movw	r14, r22
     f7a:	8c 01       	movw	r16, r24
     f7c:	80 91 7c 02 	lds	r24, 0x027C
     f80:	90 91 7d 02 	lds	r25, 0x027D
     f84:	cc 01       	movw	r24, r24
     f86:	a0 e0       	ldi	r26, 0x00	; 0
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	bc 01       	movw	r22, r24
     f8c:	cd 01       	movw	r24, r26
     f8e:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
     f92:	9b 01       	movw	r18, r22
     f94:	ac 01       	movw	r20, r24
     f96:	c8 01       	movw	r24, r16
     f98:	b7 01       	movw	r22, r14
     f9a:	0e 94 10 02 	call	0x420	; 0x420 <__addsf3>
     f9e:	dc 01       	movw	r26, r24
     fa0:	cb 01       	movw	r24, r22
     fa2:	9c 01       	movw	r18, r24
     fa4:	ad 01       	movw	r20, r26
     fa6:	c6 01       	movw	r24, r12
     fa8:	b5 01       	movw	r22, r10
     faa:	0e 94 37 03 	call	0x66e	; 0x66e <__divsf3>
     fae:	dc 01       	movw	r26, r24
     fb0:	cb 01       	movw	r24, r22
     fb2:	bc 01       	movw	r22, r24
     fb4:	cd 01       	movw	r24, r26
     fb6:	20 e0       	ldi	r18, 0x00	; 0
     fb8:	30 e0       	ldi	r19, 0x00	; 0
     fba:	48 ec       	ldi	r20, 0xC8	; 200
     fbc:	52 e4       	ldi	r21, 0x42	; 66
     fbe:	0e 94 3d 02 	call	0x47a	; 0x47a <__mulsf3>
     fc2:	dc 01       	movw	r26, r24
     fc4:	cb 01       	movw	r24, r22
     fc6:	bc 01       	movw	r22, r24
     fc8:	cd 01       	movw	r24, r26
     fca:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
     fce:	dc 01       	movw	r26, r24
     fd0:	cb 01       	movw	r24, r22
     fd2:	80 93 81 02 	sts	0x0281, r24
	sprintf(arr, "%d", (uint8)DutyCycle);
     fd6:	80 91 81 02 	lds	r24, 0x0281
     fda:	28 2f       	mov	r18, r24
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	00 d0       	rcall	.+0      	; 0xfe0 <dutyCycle_Calc+0xb4>
     fe0:	00 d0       	rcall	.+0      	; 0xfe2 <dutyCycle_Calc+0xb6>
     fe2:	00 d0       	rcall	.+0      	; 0xfe4 <dutyCycle_Calc+0xb8>
     fe4:	ed b7       	in	r30, 0x3d	; 61
     fe6:	fe b7       	in	r31, 0x3e	; 62
     fe8:	31 96       	adiw	r30, 0x01	; 1
     fea:	ce 01       	movw	r24, r28
     fec:	01 96       	adiw	r24, 0x01	; 1
     fee:	91 83       	std	Z+1, r25	; 0x01
     ff0:	80 83       	st	Z, r24
     ff2:	83 e1       	ldi	r24, 0x13	; 19
     ff4:	91 e0       	ldi	r25, 0x01	; 1
     ff6:	93 83       	std	Z+3, r25	; 0x03
     ff8:	82 83       	std	Z+2, r24	; 0x02
     ffa:	35 83       	std	Z+5, r19	; 0x05
     ffc:	24 83       	std	Z+4, r18	; 0x04
     ffe:	0e 94 bb 14 	call	0x2976	; 0x2976 <sprintf>
    1002:	8d b7       	in	r24, 0x3d	; 61
    1004:	9e b7       	in	r25, 0x3e	; 62
    1006:	06 96       	adiw	r24, 0x06	; 6
    1008:	0f b6       	in	r0, 0x3f	; 63
    100a:	f8 94       	cli
    100c:	9e bf       	out	0x3e, r25	; 62
    100e:	0f be       	out	0x3f, r0	; 63
    1010:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString("Duty Cycle is : ");
    1012:	8b e2       	ldi	r24, 0x2B	; 43
    1014:	91 e0       	ldi	r25, 0x01	; 1
    1016:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>
	UART0_sendString(arr);
    101a:	ce 01       	movw	r24, r28
    101c:	01 96       	adiw	r24, 0x01	; 1
    101e:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>
	UART0_sendString(" %");
    1022:	8c e3       	ldi	r24, 0x3C	; 60
    1024:	91 e0       	ldi	r25, 0x01	; 1
    1026:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>
	UART0_sendByte('\r');
    102a:	8d e0       	ldi	r24, 0x0D	; 13
    102c:	0e 94 07 13 	call	0x260e	; 0x260e <UART0_sendByte>
}
    1030:	0f 90       	pop	r0
    1032:	0f 90       	pop	r0
    1034:	0f 90       	pop	r0
    1036:	0f 90       	pop	r0
    1038:	cf 91       	pop	r28
    103a:	df 91       	pop	r29
    103c:	1f 91       	pop	r17
    103e:	0f 91       	pop	r16
    1040:	ff 90       	pop	r15
    1042:	ef 90       	pop	r14
    1044:	df 90       	pop	r13
    1046:	cf 90       	pop	r12
    1048:	bf 90       	pop	r11
    104a:	af 90       	pop	r10
    104c:	08 95       	ret

0000104e <revCounter_TIMER2>:

void revCounter_TIMER2 (void)
{
    104e:	df 93       	push	r29
    1050:	cf 93       	push	r28
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
	rev++;
    1056:	80 91 78 02 	lds	r24, 0x0278
    105a:	8f 5f       	subi	r24, 0xFF	; 255
    105c:	80 93 78 02 	sts	0x0278, r24
	if (rev == 3)
    1060:	80 91 78 02 	lds	r24, 0x0278
    1064:	83 30       	cpi	r24, 0x03	; 3
    1066:	19 f4       	brne	.+6      	; 0x106e <revCounter_TIMER2+0x20>
		rev = 1;
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	80 93 78 02 	sts	0x0278, r24
}
    106e:	cf 91       	pop	r28
    1070:	df 91       	pop	r29
    1072:	08 95       	ret

00001074 <main>:


int main(void)
{
    1074:	df 93       	push	r29
    1076:	cf 93       	push	r28
    1078:	cd b7       	in	r28, 0x3d	; 61
    107a:	de b7       	in	r29, 0x3e	; 62
    107c:	6b 97       	sbiw	r28, 0x1b	; 27
    107e:	0f b6       	in	r0, 0x3f	; 63
    1080:	f8 94       	cli
    1082:	de bf       	out	0x3e, r29	; 62
    1084:	0f be       	out	0x3f, r0	; 63
    1086:	cd bf       	out	0x3d, r28	; 61
	sei();
    1088:	78 94       	sei


	ICU_ConfigType ICU_Config = { .clock = ICU_F_CPU_8, .edge = RISING };
    108a:	82 e0       	ldi	r24, 0x02	; 2
    108c:	89 83       	std	Y+1, r24	; 0x01
    108e:	81 e0       	ldi	r24, 0x01	; 1
    1090:	8a 83       	std	Y+2, r24	; 0x02
	ICU_init(&ICU_Config);
    1092:	ce 01       	movw	r24, r28
    1094:	01 96       	adiw	r24, 0x01	; 1
    1096:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <ICU_init>
	ICU_clearTimerValue();
    109a:	0e 94 58 09 	call	0x12b0	; 0x12b0 <ICU_clearTimerValue>
	ICU_setCallBack(PulseMeasure);
    109e:	85 ed       	ldi	r24, 0xD5	; 213
    10a0:	96 e0       	ldi	r25, 0x06	; 6
    10a2:	0e 94 1c 09 	call	0x1238	; 0x1238 <ICU_setCallBack>


	TIMER_ConfigType TIMER2_Config ={.clock=EXTERNAL_RISING_EDGE, .mode=COMP, .OCRValue=60 };
    10a6:	8d e0       	ldi	r24, 0x0D	; 13
    10a8:	fe 01       	movw	r30, r28
    10aa:	33 96       	adiw	r30, 0x03	; 3
    10ac:	df 01       	movw	r26, r30
    10ae:	98 2f       	mov	r25, r24
    10b0:	1d 92       	st	X+, r1
    10b2:	9a 95       	dec	r25
    10b4:	e9 f7       	brne	.-6      	; 0x10b0 <main+0x3c>
    10b6:	87 e0       	ldi	r24, 0x07	; 7
    10b8:	8b 83       	std	Y+3, r24	; 0x03
    10ba:	82 e0       	ldi	r24, 0x02	; 2
    10bc:	8c 83       	std	Y+4, r24	; 0x04
    10be:	8c e3       	ldi	r24, 0x3C	; 60
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	9e 83       	std	Y+6, r25	; 0x06
    10c4:	8d 83       	std	Y+5, r24	; 0x05
	TIMER2_init(&TIMER2_Config);
    10c6:	ce 01       	movw	r24, r28
    10c8:	03 96       	adiw	r24, 0x03	; 3
    10ca:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <TIMER2_init>
	TIMER2_callBack(revCounter_TIMER2);
    10ce:	87 e2       	ldi	r24, 0x27	; 39
    10d0:	98 e0       	ldi	r25, 0x08	; 8
    10d2:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <TIMER2_callBack>


	UART_ConfigType UART_Config ={.parity_mode=EVEN_PARITY,.stop_bit=_1_bit,.baud_rate=BR57600,
			.data_size=_8_bit};
    10d6:	de 01       	movw	r26, r28
    10d8:	50 96       	adiw	r26, 0x10	; 16
    10da:	b8 8f       	std	Y+24, r27	; 0x18
    10dc:	af 8b       	std	Y+23, r26	; 0x17
    10de:	e0 e7       	ldi	r30, 0x70	; 112
    10e0:	f2 e0       	ldi	r31, 0x02	; 2
    10e2:	fa 8f       	std	Y+26, r31	; 0x1a
    10e4:	e9 8f       	std	Y+25, r30	; 0x19
    10e6:	f7 e0       	ldi	r31, 0x07	; 7
    10e8:	fb 8f       	std	Y+27, r31	; 0x1b
    10ea:	a9 8d       	ldd	r26, Y+25	; 0x19
    10ec:	ba 8d       	ldd	r27, Y+26	; 0x1a
    10ee:	0c 90       	ld	r0, X
    10f0:	e9 8d       	ldd	r30, Y+25	; 0x19
    10f2:	fa 8d       	ldd	r31, Y+26	; 0x1a
    10f4:	31 96       	adiw	r30, 0x01	; 1
    10f6:	fa 8f       	std	Y+26, r31	; 0x1a
    10f8:	e9 8f       	std	Y+25, r30	; 0x19
    10fa:	af 89       	ldd	r26, Y+23	; 0x17
    10fc:	b8 8d       	ldd	r27, Y+24	; 0x18
    10fe:	0c 92       	st	X, r0
    1100:	ef 89       	ldd	r30, Y+23	; 0x17
    1102:	f8 8d       	ldd	r31, Y+24	; 0x18
    1104:	31 96       	adiw	r30, 0x01	; 1
    1106:	f8 8f       	std	Y+24, r31	; 0x18
    1108:	ef 8b       	std	Y+23, r30	; 0x17
    110a:	fb 8d       	ldd	r31, Y+27	; 0x1b
    110c:	f1 50       	subi	r31, 0x01	; 1
    110e:	fb 8f       	std	Y+27, r31	; 0x1b
    1110:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1112:	88 23       	and	r24, r24
    1114:	51 f7       	brne	.-44     	; 0x10ea <main+0x76>
	UART0_init(&UART_Config);
    1116:	ce 01       	movw	r24, r28
    1118:	40 96       	adiw	r24, 0x10	; 16
    111a:	0e 94 72 12 	call	0x24e4	; 0x24e4 <UART0_init>
	UART0_sendString(" Graduation Project --> Signal from ECU ");
    111e:	8f e3       	ldi	r24, 0x3F	; 63
    1120:	91 e0       	ldi	r25, 0x01	; 1
    1122:	0e 94 2d 13 	call	0x265a	; 0x265a <UART0_sendString>


	INT0_init();
    1126:	0e 94 bb 09 	call	0x1376	; 0x1376 <INT0_init>
	INT0_setCallBack(angleDetection_INT0);
    112a:	8a e2       	ldi	r24, 0x2A	; 42
    112c:	97 e0       	ldi	r25, 0x07	; 7
    112e:	0e 94 d7 09 	call	0x13ae	; 0x13ae <INT0_setCallBack>
    1132:	ff cf       	rjmp	.-2      	; 0x1132 <__stack+0x33>

00001134 <__vector_25>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER3_CAPT_vect)
{
    1134:	1f 92       	push	r1
    1136:	0f 92       	push	r0
    1138:	0f b6       	in	r0, 0x3f	; 63
    113a:	0f 92       	push	r0
    113c:	00 90 5b 00 	lds	r0, 0x005B
    1140:	0f 92       	push	r0
    1142:	11 24       	eor	r1, r1
    1144:	2f 93       	push	r18
    1146:	3f 93       	push	r19
    1148:	4f 93       	push	r20
    114a:	5f 93       	push	r21
    114c:	6f 93       	push	r22
    114e:	7f 93       	push	r23
    1150:	8f 93       	push	r24
    1152:	9f 93       	push	r25
    1154:	af 93       	push	r26
    1156:	bf 93       	push	r27
    1158:	ef 93       	push	r30
    115a:	ff 93       	push	r31
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1164:	80 91 82 02 	lds	r24, 0x0282
    1168:	90 91 83 02 	lds	r25, 0x0283
    116c:	00 97       	sbiw	r24, 0x00	; 0
    116e:	29 f0       	breq	.+10     	; 0x117a <__vector_25+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1170:	e0 91 82 02 	lds	r30, 0x0282
    1174:	f0 91 83 02 	lds	r31, 0x0283
    1178:	09 95       	icall
	}
}
    117a:	cf 91       	pop	r28
    117c:	df 91       	pop	r29
    117e:	ff 91       	pop	r31
    1180:	ef 91       	pop	r30
    1182:	bf 91       	pop	r27
    1184:	af 91       	pop	r26
    1186:	9f 91       	pop	r25
    1188:	8f 91       	pop	r24
    118a:	7f 91       	pop	r23
    118c:	6f 91       	pop	r22
    118e:	5f 91       	pop	r21
    1190:	4f 91       	pop	r20
    1192:	3f 91       	pop	r19
    1194:	2f 91       	pop	r18
    1196:	0f 90       	pop	r0
    1198:	00 92 5b 00 	sts	0x005B, r0
    119c:	0f 90       	pop	r0
    119e:	0f be       	out	0x3f, r0	; 63
    11a0:	0f 90       	pop	r0
    11a2:	1f 90       	pop	r1
    11a4:	18 95       	reti

000011a6 <ICU_init>:
 * 	2. Set the required edge detection.
 * 	3. Enable the Input Capture Interrupt.
 * 	4. Initialize Timer1 Registers
 */
void ICU_init(const ICU_ConfigType * Config_Ptr)
{
    11a6:	df 93       	push	r29
    11a8:	cf 93       	push	r28
    11aa:	00 d0       	rcall	.+0      	; 0x11ac <ICU_init+0x6>
    11ac:	cd b7       	in	r28, 0x3d	; 61
    11ae:	de b7       	in	r29, 0x3e	; 62
    11b0:	9a 83       	std	Y+2, r25	; 0x02
    11b2:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	DDRE &= ~(1<<PE7);
    11b4:	a2 e2       	ldi	r26, 0x22	; 34
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	e2 e2       	ldi	r30, 0x22	; 34
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	8f 77       	andi	r24, 0x7F	; 127
    11c0:	8c 93       	st	X, r24

	/* Timer1 always operates in Normal Mode */
	TCCR3C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    11c2:	ec e8       	ldi	r30, 0x8C	; 140
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	80 ee       	ldi	r24, 0xE0	; 224
    11c8:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xF8) | (Config_Ptr->clock);
    11ca:	aa e8       	ldi	r26, 0x8A	; 138
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	ea e8       	ldi	r30, 0x8A	; 138
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	98 2f       	mov	r25, r24
    11d6:	98 7f       	andi	r25, 0xF8	; 248
    11d8:	e9 81       	ldd	r30, Y+1	; 0x01
    11da:	fa 81       	ldd	r31, Y+2	; 0x02
    11dc:	80 81       	ld	r24, Z
    11de:	89 2b       	or	r24, r25
    11e0:	8c 93       	st	X, r24
	/*
     * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | ((Config_Ptr->edge)<<6);
    11e2:	aa e8       	ldi	r26, 0x8A	; 138
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	ea e8       	ldi	r30, 0x8A	; 138
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	28 2f       	mov	r18, r24
    11ee:	2f 7b       	andi	r18, 0xBF	; 191
    11f0:	e9 81       	ldd	r30, Y+1	; 0x01
    11f2:	fa 81       	ldd	r31, Y+2	; 0x02
    11f4:	81 81       	ldd	r24, Z+1	; 0x01
    11f6:	88 2f       	mov	r24, r24
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	00 24       	eor	r0, r0
    11fc:	96 95       	lsr	r25
    11fe:	87 95       	ror	r24
    1200:	07 94       	ror	r0
    1202:	96 95       	lsr	r25
    1204:	87 95       	ror	r24
    1206:	07 94       	ror	r0
    1208:	98 2f       	mov	r25, r24
    120a:	80 2d       	mov	r24, r0
    120c:	82 2b       	or	r24, r18
    120e:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT3 = 0;
    1210:	e8 e8       	ldi	r30, 0x88	; 136
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	11 82       	std	Z+1, r1	; 0x01
    1216:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR3 = 0;
    1218:	e0 e8       	ldi	r30, 0x80	; 128
    121a:	f0 e0       	ldi	r31, 0x00	; 0
    121c:	11 82       	std	Z+1, r1	; 0x01
    121e:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	ETIMSK |= (1<<TICIE3);
    1220:	ad e7       	ldi	r26, 0x7D	; 125
    1222:	b0 e0       	ldi	r27, 0x00	; 0
    1224:	ed e7       	ldi	r30, 0x7D	; 125
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	80 81       	ld	r24, Z
    122a:	80 62       	ori	r24, 0x20	; 32
    122c:	8c 93       	st	X, r24
}
    122e:	0f 90       	pop	r0
    1230:	0f 90       	pop	r0
    1232:	cf 91       	pop	r28
    1234:	df 91       	pop	r29
    1236:	08 95       	ret

00001238 <ICU_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void ICU_setCallBack(void(*a_ptr)(void))
{
    1238:	df 93       	push	r29
    123a:	cf 93       	push	r28
    123c:	00 d0       	rcall	.+0      	; 0x123e <ICU_setCallBack+0x6>
    123e:	cd b7       	in	r28, 0x3d	; 61
    1240:	de b7       	in	r29, 0x3e	; 62
    1242:	9a 83       	std	Y+2, r25	; 0x02
    1244:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    1246:	89 81       	ldd	r24, Y+1	; 0x01
    1248:	9a 81       	ldd	r25, Y+2	; 0x02
    124a:	90 93 83 02 	sts	0x0283, r25
    124e:	80 93 82 02 	sts	0x0282, r24
}
    1252:	0f 90       	pop	r0
    1254:	0f 90       	pop	r0
    1256:	cf 91       	pop	r28
    1258:	df 91       	pop	r29
    125a:	08 95       	ret

0000125c <ICU_setEdgeDetectionType>:

/*
 * Description: Function to set the required edge detection.
 */
void ICU_setEdgeDetectionType(const Icu_EdgeType a_edgeType)
{
    125c:	df 93       	push	r29
    125e:	cf 93       	push	r28
    1260:	0f 92       	push	r0
    1262:	cd b7       	in	r28, 0x3d	; 61
    1264:	de b7       	in	r29, 0x3e	; 62
    1266:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | (a_edgeType<<6);
    1268:	aa e8       	ldi	r26, 0x8A	; 138
    126a:	b0 e0       	ldi	r27, 0x00	; 0
    126c:	ea e8       	ldi	r30, 0x8A	; 138
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	28 2f       	mov	r18, r24
    1274:	2f 7b       	andi	r18, 0xBF	; 191
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	88 2f       	mov	r24, r24
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	00 24       	eor	r0, r0
    127e:	96 95       	lsr	r25
    1280:	87 95       	ror	r24
    1282:	07 94       	ror	r0
    1284:	96 95       	lsr	r25
    1286:	87 95       	ror	r24
    1288:	07 94       	ror	r0
    128a:	98 2f       	mov	r25, r24
    128c:	80 2d       	mov	r24, r0
    128e:	82 2b       	or	r24, r18
    1290:	8c 93       	st	X, r24
}
    1292:	0f 90       	pop	r0
    1294:	cf 91       	pop	r28
    1296:	df 91       	pop	r29
    1298:	08 95       	ret

0000129a <ICU_getInputCaptureValue>:
/*
 * Description: Function to get the Timer1 Value when the input is captured
 *              The value stored at Input Capture Register ICR1
 */
uint16 ICU_getInputCaptureValue(void)
{
    129a:	df 93       	push	r29
    129c:	cf 93       	push	r28
    129e:	cd b7       	in	r28, 0x3d	; 61
    12a0:	de b7       	in	r29, 0x3e	; 62
	return ICR3;
    12a2:	e0 e8       	ldi	r30, 0x80	; 128
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	91 81       	ldd	r25, Z+1	; 0x01
}
    12aa:	cf 91       	pop	r28
    12ac:	df 91       	pop	r29
    12ae:	08 95       	ret

000012b0 <ICU_clearTimerValue>:

/*
 * Description: Function to clear the Timer1 Value to start count from ZERO
 */
void ICU_clearTimerValue(void)
{
    12b0:	df 93       	push	r29
    12b2:	cf 93       	push	r28
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    12b8:	e8 e8       	ldi	r30, 0x88	; 136
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	11 82       	std	Z+1, r1	; 0x01
    12be:	10 82       	st	Z, r1
}
    12c0:	cf 91       	pop	r28
    12c2:	df 91       	pop	r29
    12c4:	08 95       	ret

000012c6 <ICU_DeInit>:

/*
 * Description: Function to disable the Timer1 to stop the ICU Driver
 */
void ICU_DeInit(void)
{
    12c6:	df 93       	push	r29
    12c8:	cf 93       	push	r28
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR3A = 0;
    12ce:	eb e8       	ldi	r30, 0x8B	; 139
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	10 82       	st	Z, r1
	TCCR3B = 0;
    12d4:	ea e8       	ldi	r30, 0x8A	; 138
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	10 82       	st	Z, r1
	TCCR3C = 0;
    12da:	ec e8       	ldi	r30, 0x8C	; 140
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	10 82       	st	Z, r1
	TCNT3 = 0;
    12e0:	e8 e8       	ldi	r30, 0x88	; 136
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	11 82       	std	Z+1, r1	; 0x01
    12e6:	10 82       	st	Z, r1
	ICR3 = 0;
    12e8:	e0 e8       	ldi	r30, 0x80	; 128
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	11 82       	std	Z+1, r1	; 0x01
    12ee:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE3);
    12f0:	ad e7       	ldi	r26, 0x7D	; 125
    12f2:	b0 e0       	ldi	r27, 0x00	; 0
    12f4:	ed e7       	ldi	r30, 0x7D	; 125
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	80 81       	ld	r24, Z
    12fa:	8f 7d       	andi	r24, 0xDF	; 223
    12fc:	8c 93       	st	X, r24
}
    12fe:	cf 91       	pop	r28
    1300:	df 91       	pop	r29
    1302:	08 95       	ret

00001304 <__vector_1>:
#include "INT.h"

static void (*g_INT_callBackPtr)(void) = NULL_PTR;

ISR(INT0_vect)
{
    1304:	1f 92       	push	r1
    1306:	0f 92       	push	r0
    1308:	0f b6       	in	r0, 0x3f	; 63
    130a:	0f 92       	push	r0
    130c:	00 90 5b 00 	lds	r0, 0x005B
    1310:	0f 92       	push	r0
    1312:	11 24       	eor	r1, r1
    1314:	2f 93       	push	r18
    1316:	3f 93       	push	r19
    1318:	4f 93       	push	r20
    131a:	5f 93       	push	r21
    131c:	6f 93       	push	r22
    131e:	7f 93       	push	r23
    1320:	8f 93       	push	r24
    1322:	9f 93       	push	r25
    1324:	af 93       	push	r26
    1326:	bf 93       	push	r27
    1328:	ef 93       	push	r30
    132a:	ff 93       	push	r31
    132c:	df 93       	push	r29
    132e:	cf 93       	push	r28
    1330:	cd b7       	in	r28, 0x3d	; 61
    1332:	de b7       	in	r29, 0x3e	; 62
	if(g_INT_callBackPtr != NULL_PTR)
    1334:	80 91 84 02 	lds	r24, 0x0284
    1338:	90 91 85 02 	lds	r25, 0x0285
    133c:	00 97       	sbiw	r24, 0x00	; 0
    133e:	29 f0       	breq	.+10     	; 0x134a <__vector_1+0x46>
		{
			/* Call The Call Back function in the application after the timer value = OCR0 Value*/
			(*g_INT_callBackPtr)() ;
    1340:	e0 91 84 02 	lds	r30, 0x0284
    1344:	f0 91 85 02 	lds	r31, 0x0285
    1348:	09 95       	icall
		}
}
    134a:	cf 91       	pop	r28
    134c:	df 91       	pop	r29
    134e:	ff 91       	pop	r31
    1350:	ef 91       	pop	r30
    1352:	bf 91       	pop	r27
    1354:	af 91       	pop	r26
    1356:	9f 91       	pop	r25
    1358:	8f 91       	pop	r24
    135a:	7f 91       	pop	r23
    135c:	6f 91       	pop	r22
    135e:	5f 91       	pop	r21
    1360:	4f 91       	pop	r20
    1362:	3f 91       	pop	r19
    1364:	2f 91       	pop	r18
    1366:	0f 90       	pop	r0
    1368:	00 92 5b 00 	sts	0x005B, r0
    136c:	0f 90       	pop	r0
    136e:	0f be       	out	0x3f, r0	; 63
    1370:	0f 90       	pop	r0
    1372:	1f 90       	pop	r1
    1374:	18 95       	reti

00001376 <INT0_init>:

void INT0_init(void)
{
    1376:	df 93       	push	r29
    1378:	cf 93       	push	r28
    137a:	cd b7       	in	r28, 0x3d	; 61
    137c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EICRA,ISC00);
    137e:	aa e6       	ldi	r26, 0x6A	; 106
    1380:	b0 e0       	ldi	r27, 0x00	; 0
    1382:	ea e6       	ldi	r30, 0x6A	; 106
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	81 60       	ori	r24, 0x01	; 1
    138a:	8c 93       	st	X, r24
	SET_BIT(EICRA,ISC01);
    138c:	aa e6       	ldi	r26, 0x6A	; 106
    138e:	b0 e0       	ldi	r27, 0x00	; 0
    1390:	ea e6       	ldi	r30, 0x6A	; 106
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	82 60       	ori	r24, 0x02	; 2
    1398:	8c 93       	st	X, r24
	SET_BIT(EIMSK,INT0);
    139a:	a9 e5       	ldi	r26, 0x59	; 89
    139c:	b0 e0       	ldi	r27, 0x00	; 0
    139e:	e9 e5       	ldi	r30, 0x59	; 89
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	81 60       	ori	r24, 0x01	; 1
    13a6:	8c 93       	st	X, r24

}
    13a8:	cf 91       	pop	r28
    13aa:	df 91       	pop	r29
    13ac:	08 95       	ret

000013ae <INT0_setCallBack>:



void INT0_setCallBack(void (*ptr)(void))
{
    13ae:	df 93       	push	r29
    13b0:	cf 93       	push	r28
    13b2:	00 d0       	rcall	.+0      	; 0x13b4 <INT0_setCallBack+0x6>
    13b4:	cd b7       	in	r28, 0x3d	; 61
    13b6:	de b7       	in	r29, 0x3e	; 62
    13b8:	9a 83       	std	Y+2, r25	; 0x02
    13ba:	89 83       	std	Y+1, r24	; 0x01
	g_INT_callBackPtr= ptr;
    13bc:	89 81       	ldd	r24, Y+1	; 0x01
    13be:	9a 81       	ldd	r25, Y+2	; 0x02
    13c0:	90 93 85 02 	sts	0x0285, r25
    13c4:	80 93 84 02 	sts	0x0284, r24
}
    13c8:	0f 90       	pop	r0
    13ca:	0f 90       	pop	r0
    13cc:	cf 91       	pop	r28
    13ce:	df 91       	pop	r29
    13d0:	08 95       	ret

000013d2 <__vector_15>:

/*
 *  Description : Interrupt Service Routine for TIMER0 CTC Mode
 */
ISR(TIMER0_COMP_vect)
{
    13d2:	1f 92       	push	r1
    13d4:	0f 92       	push	r0
    13d6:	0f b6       	in	r0, 0x3f	; 63
    13d8:	0f 92       	push	r0
    13da:	00 90 5b 00 	lds	r0, 0x005B
    13de:	0f 92       	push	r0
    13e0:	11 24       	eor	r1, r1
    13e2:	2f 93       	push	r18
    13e4:	3f 93       	push	r19
    13e6:	4f 93       	push	r20
    13e8:	5f 93       	push	r21
    13ea:	6f 93       	push	r22
    13ec:	7f 93       	push	r23
    13ee:	8f 93       	push	r24
    13f0:	9f 93       	push	r25
    13f2:	af 93       	push	r26
    13f4:	bf 93       	push	r27
    13f6:	ef 93       	push	r30
    13f8:	ff 93       	push	r31
    13fa:	df 93       	push	r29
    13fc:	cf 93       	push	r28
    13fe:	cd b7       	in	r28, 0x3d	; 61
    1400:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1402:	80 91 86 02 	lds	r24, 0x0286
    1406:	90 91 87 02 	lds	r25, 0x0287
    140a:	00 97       	sbiw	r24, 0x00	; 0
    140c:	29 f0       	breq	.+10     	; 0x1418 <__vector_15+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER0_callBackPtr)() ;
    140e:	e0 91 86 02 	lds	r30, 0x0286
    1412:	f0 91 87 02 	lds	r31, 0x0287
    1416:	09 95       	icall
	}
}
    1418:	cf 91       	pop	r28
    141a:	df 91       	pop	r29
    141c:	ff 91       	pop	r31
    141e:	ef 91       	pop	r30
    1420:	bf 91       	pop	r27
    1422:	af 91       	pop	r26
    1424:	9f 91       	pop	r25
    1426:	8f 91       	pop	r24
    1428:	7f 91       	pop	r23
    142a:	6f 91       	pop	r22
    142c:	5f 91       	pop	r21
    142e:	4f 91       	pop	r20
    1430:	3f 91       	pop	r19
    1432:	2f 91       	pop	r18
    1434:	0f 90       	pop	r0
    1436:	00 92 5b 00 	sts	0x005B, r0
    143a:	0f 90       	pop	r0
    143c:	0f be       	out	0x3f, r0	; 63
    143e:	0f 90       	pop	r0
    1440:	1f 90       	pop	r1
    1442:	18 95       	reti

00001444 <__vector_16>:

/*
 *  Description : Interrupt Service Routine for TIMER0 OverFlow(Normal) Mode
 */
ISR(TIMER0_OVF_vect)
{
    1444:	1f 92       	push	r1
    1446:	0f 92       	push	r0
    1448:	0f b6       	in	r0, 0x3f	; 63
    144a:	0f 92       	push	r0
    144c:	00 90 5b 00 	lds	r0, 0x005B
    1450:	0f 92       	push	r0
    1452:	11 24       	eor	r1, r1
    1454:	2f 93       	push	r18
    1456:	3f 93       	push	r19
    1458:	4f 93       	push	r20
    145a:	5f 93       	push	r21
    145c:	6f 93       	push	r22
    145e:	7f 93       	push	r23
    1460:	8f 93       	push	r24
    1462:	9f 93       	push	r25
    1464:	af 93       	push	r26
    1466:	bf 93       	push	r27
    1468:	ef 93       	push	r30
    146a:	ff 93       	push	r31
    146c:	df 93       	push	r29
    146e:	cf 93       	push	r28
    1470:	cd b7       	in	r28, 0x3d	; 61
    1472:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1474:	80 91 86 02 	lds	r24, 0x0286
    1478:	90 91 87 02 	lds	r25, 0x0287
    147c:	00 97       	sbiw	r24, 0x00	; 0
    147e:	29 f0       	breq	.+10     	; 0x148a <__vector_16+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER0_callBackPtr)() ;
    1480:	e0 91 86 02 	lds	r30, 0x0286
    1484:	f0 91 87 02 	lds	r31, 0x0287
    1488:	09 95       	icall
	}
}
    148a:	cf 91       	pop	r28
    148c:	df 91       	pop	r29
    148e:	ff 91       	pop	r31
    1490:	ef 91       	pop	r30
    1492:	bf 91       	pop	r27
    1494:	af 91       	pop	r26
    1496:	9f 91       	pop	r25
    1498:	8f 91       	pop	r24
    149a:	7f 91       	pop	r23
    149c:	6f 91       	pop	r22
    149e:	5f 91       	pop	r21
    14a0:	4f 91       	pop	r20
    14a2:	3f 91       	pop	r19
    14a4:	2f 91       	pop	r18
    14a6:	0f 90       	pop	r0
    14a8:	00 92 5b 00 	sts	0x005B, r0
    14ac:	0f 90       	pop	r0
    14ae:	0f be       	out	0x3f, r0	; 63
    14b0:	0f 90       	pop	r0
    14b2:	1f 90       	pop	r1
    14b4:	18 95       	reti

000014b6 <__vector_9>:

/*
 *  Description : Interrupt Service Routine for TIMER2 CTC Mode
 */
ISR(TIMER2_COMP_vect)
{
    14b6:	1f 92       	push	r1
    14b8:	0f 92       	push	r0
    14ba:	0f b6       	in	r0, 0x3f	; 63
    14bc:	0f 92       	push	r0
    14be:	00 90 5b 00 	lds	r0, 0x005B
    14c2:	0f 92       	push	r0
    14c4:	11 24       	eor	r1, r1
    14c6:	2f 93       	push	r18
    14c8:	3f 93       	push	r19
    14ca:	4f 93       	push	r20
    14cc:	5f 93       	push	r21
    14ce:	6f 93       	push	r22
    14d0:	7f 93       	push	r23
    14d2:	8f 93       	push	r24
    14d4:	9f 93       	push	r25
    14d6:	af 93       	push	r26
    14d8:	bf 93       	push	r27
    14da:	ef 93       	push	r30
    14dc:	ff 93       	push	r31
    14de:	df 93       	push	r29
    14e0:	cf 93       	push	r28
    14e2:	cd b7       	in	r28, 0x3d	; 61
    14e4:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    14e6:	80 91 88 02 	lds	r24, 0x0288
    14ea:	90 91 89 02 	lds	r25, 0x0289
    14ee:	00 97       	sbiw	r24, 0x00	; 0
    14f0:	29 f0       	breq	.+10     	; 0x14fc <__vector_9+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER2_callBackPtr)() ;
    14f2:	e0 91 88 02 	lds	r30, 0x0288
    14f6:	f0 91 89 02 	lds	r31, 0x0289
    14fa:	09 95       	icall
	}
}
    14fc:	cf 91       	pop	r28
    14fe:	df 91       	pop	r29
    1500:	ff 91       	pop	r31
    1502:	ef 91       	pop	r30
    1504:	bf 91       	pop	r27
    1506:	af 91       	pop	r26
    1508:	9f 91       	pop	r25
    150a:	8f 91       	pop	r24
    150c:	7f 91       	pop	r23
    150e:	6f 91       	pop	r22
    1510:	5f 91       	pop	r21
    1512:	4f 91       	pop	r20
    1514:	3f 91       	pop	r19
    1516:	2f 91       	pop	r18
    1518:	0f 90       	pop	r0
    151a:	00 92 5b 00 	sts	0x005B, r0
    151e:	0f 90       	pop	r0
    1520:	0f be       	out	0x3f, r0	; 63
    1522:	0f 90       	pop	r0
    1524:	1f 90       	pop	r1
    1526:	18 95       	reti

00001528 <__vector_10>:

/*
 *  Description : Interrupt Service Routine for TIMER2 OverFlow(Normal) Mode
 */
ISR(TIMER2_OVF_vect)
{
    1528:	1f 92       	push	r1
    152a:	0f 92       	push	r0
    152c:	0f b6       	in	r0, 0x3f	; 63
    152e:	0f 92       	push	r0
    1530:	00 90 5b 00 	lds	r0, 0x005B
    1534:	0f 92       	push	r0
    1536:	11 24       	eor	r1, r1
    1538:	2f 93       	push	r18
    153a:	3f 93       	push	r19
    153c:	4f 93       	push	r20
    153e:	5f 93       	push	r21
    1540:	6f 93       	push	r22
    1542:	7f 93       	push	r23
    1544:	8f 93       	push	r24
    1546:	9f 93       	push	r25
    1548:	af 93       	push	r26
    154a:	bf 93       	push	r27
    154c:	ef 93       	push	r30
    154e:	ff 93       	push	r31
    1550:	df 93       	push	r29
    1552:	cf 93       	push	r28
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    1558:	80 91 88 02 	lds	r24, 0x0288
    155c:	90 91 89 02 	lds	r25, 0x0289
    1560:	00 97       	sbiw	r24, 0x00	; 0
    1562:	29 f0       	breq	.+10     	; 0x156e <__vector_10+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER2_callBackPtr)() ;
    1564:	e0 91 88 02 	lds	r30, 0x0288
    1568:	f0 91 89 02 	lds	r31, 0x0289
    156c:	09 95       	icall
	}
}
    156e:	cf 91       	pop	r28
    1570:	df 91       	pop	r29
    1572:	ff 91       	pop	r31
    1574:	ef 91       	pop	r30
    1576:	bf 91       	pop	r27
    1578:	af 91       	pop	r26
    157a:	9f 91       	pop	r25
    157c:	8f 91       	pop	r24
    157e:	7f 91       	pop	r23
    1580:	6f 91       	pop	r22
    1582:	5f 91       	pop	r21
    1584:	4f 91       	pop	r20
    1586:	3f 91       	pop	r19
    1588:	2f 91       	pop	r18
    158a:	0f 90       	pop	r0
    158c:	00 92 5b 00 	sts	0x005B, r0
    1590:	0f 90       	pop	r0
    1592:	0f be       	out	0x3f, r0	; 63
    1594:	0f 90       	pop	r0
    1596:	1f 90       	pop	r1
    1598:	18 95       	reti

0000159a <__vector_12>:

/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPA_vect)
{
    159a:	1f 92       	push	r1
    159c:	0f 92       	push	r0
    159e:	0f b6       	in	r0, 0x3f	; 63
    15a0:	0f 92       	push	r0
    15a2:	00 90 5b 00 	lds	r0, 0x005B
    15a6:	0f 92       	push	r0
    15a8:	11 24       	eor	r1, r1
    15aa:	2f 93       	push	r18
    15ac:	3f 93       	push	r19
    15ae:	4f 93       	push	r20
    15b0:	5f 93       	push	r21
    15b2:	6f 93       	push	r22
    15b4:	7f 93       	push	r23
    15b6:	8f 93       	push	r24
    15b8:	9f 93       	push	r25
    15ba:	af 93       	push	r26
    15bc:	bf 93       	push	r27
    15be:	ef 93       	push	r30
    15c0:	ff 93       	push	r31
    15c2:	df 93       	push	r29
    15c4:	cf 93       	push	r28
    15c6:	cd b7       	in	r28, 0x3d	; 61
    15c8:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    15ca:	80 91 8a 02 	lds	r24, 0x028A
    15ce:	90 91 8b 02 	lds	r25, 0x028B
    15d2:	00 97       	sbiw	r24, 0x00	; 0
    15d4:	29 f0       	breq	.+10     	; 0x15e0 <__vector_12+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1A Value*/
		(*g_TIMER1_callBackPtr)() ;
    15d6:	e0 91 8a 02 	lds	r30, 0x028A
    15da:	f0 91 8b 02 	lds	r31, 0x028B
    15de:	09 95       	icall
	}
}
    15e0:	cf 91       	pop	r28
    15e2:	df 91       	pop	r29
    15e4:	ff 91       	pop	r31
    15e6:	ef 91       	pop	r30
    15e8:	bf 91       	pop	r27
    15ea:	af 91       	pop	r26
    15ec:	9f 91       	pop	r25
    15ee:	8f 91       	pop	r24
    15f0:	7f 91       	pop	r23
    15f2:	6f 91       	pop	r22
    15f4:	5f 91       	pop	r21
    15f6:	4f 91       	pop	r20
    15f8:	3f 91       	pop	r19
    15fa:	2f 91       	pop	r18
    15fc:	0f 90       	pop	r0
    15fe:	00 92 5b 00 	sts	0x005B, r0
    1602:	0f 90       	pop	r0
    1604:	0f be       	out	0x3f, r0	; 63
    1606:	0f 90       	pop	r0
    1608:	1f 90       	pop	r1
    160a:	18 95       	reti

0000160c <__vector_13>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPB_vect)
{
    160c:	1f 92       	push	r1
    160e:	0f 92       	push	r0
    1610:	0f b6       	in	r0, 0x3f	; 63
    1612:	0f 92       	push	r0
    1614:	00 90 5b 00 	lds	r0, 0x005B
    1618:	0f 92       	push	r0
    161a:	11 24       	eor	r1, r1
    161c:	2f 93       	push	r18
    161e:	3f 93       	push	r19
    1620:	4f 93       	push	r20
    1622:	5f 93       	push	r21
    1624:	6f 93       	push	r22
    1626:	7f 93       	push	r23
    1628:	8f 93       	push	r24
    162a:	9f 93       	push	r25
    162c:	af 93       	push	r26
    162e:	bf 93       	push	r27
    1630:	ef 93       	push	r30
    1632:	ff 93       	push	r31
    1634:	df 93       	push	r29
    1636:	cf 93       	push	r28
    1638:	cd b7       	in	r28, 0x3d	; 61
    163a:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    163c:	80 91 8a 02 	lds	r24, 0x028A
    1640:	90 91 8b 02 	lds	r25, 0x028B
    1644:	00 97       	sbiw	r24, 0x00	; 0
    1646:	29 f0       	breq	.+10     	; 0x1652 <__vector_13+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1B Value*/
		(*g_TIMER1_callBackPtr)() ;
    1648:	e0 91 8a 02 	lds	r30, 0x028A
    164c:	f0 91 8b 02 	lds	r31, 0x028B
    1650:	09 95       	icall
	}
}
    1652:	cf 91       	pop	r28
    1654:	df 91       	pop	r29
    1656:	ff 91       	pop	r31
    1658:	ef 91       	pop	r30
    165a:	bf 91       	pop	r27
    165c:	af 91       	pop	r26
    165e:	9f 91       	pop	r25
    1660:	8f 91       	pop	r24
    1662:	7f 91       	pop	r23
    1664:	6f 91       	pop	r22
    1666:	5f 91       	pop	r21
    1668:	4f 91       	pop	r20
    166a:	3f 91       	pop	r19
    166c:	2f 91       	pop	r18
    166e:	0f 90       	pop	r0
    1670:	00 92 5b 00 	sts	0x005B, r0
    1674:	0f 90       	pop	r0
    1676:	0f be       	out	0x3f, r0	; 63
    1678:	0f 90       	pop	r0
    167a:	1f 90       	pop	r1
    167c:	18 95       	reti

0000167e <__vector_24>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPC_vect)
{
    167e:	1f 92       	push	r1
    1680:	0f 92       	push	r0
    1682:	0f b6       	in	r0, 0x3f	; 63
    1684:	0f 92       	push	r0
    1686:	00 90 5b 00 	lds	r0, 0x005B
    168a:	0f 92       	push	r0
    168c:	11 24       	eor	r1, r1
    168e:	2f 93       	push	r18
    1690:	3f 93       	push	r19
    1692:	4f 93       	push	r20
    1694:	5f 93       	push	r21
    1696:	6f 93       	push	r22
    1698:	7f 93       	push	r23
    169a:	8f 93       	push	r24
    169c:	9f 93       	push	r25
    169e:	af 93       	push	r26
    16a0:	bf 93       	push	r27
    16a2:	ef 93       	push	r30
    16a4:	ff 93       	push	r31
    16a6:	df 93       	push	r29
    16a8:	cf 93       	push	r28
    16aa:	cd b7       	in	r28, 0x3d	; 61
    16ac:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    16ae:	80 91 8a 02 	lds	r24, 0x028A
    16b2:	90 91 8b 02 	lds	r25, 0x028B
    16b6:	00 97       	sbiw	r24, 0x00	; 0
    16b8:	29 f0       	breq	.+10     	; 0x16c4 <__vector_24+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1C Value*/
		(*g_TIMER1_callBackPtr)() ;
    16ba:	e0 91 8a 02 	lds	r30, 0x028A
    16be:	f0 91 8b 02 	lds	r31, 0x028B
    16c2:	09 95       	icall
	}
}
    16c4:	cf 91       	pop	r28
    16c6:	df 91       	pop	r29
    16c8:	ff 91       	pop	r31
    16ca:	ef 91       	pop	r30
    16cc:	bf 91       	pop	r27
    16ce:	af 91       	pop	r26
    16d0:	9f 91       	pop	r25
    16d2:	8f 91       	pop	r24
    16d4:	7f 91       	pop	r23
    16d6:	6f 91       	pop	r22
    16d8:	5f 91       	pop	r21
    16da:	4f 91       	pop	r20
    16dc:	3f 91       	pop	r19
    16de:	2f 91       	pop	r18
    16e0:	0f 90       	pop	r0
    16e2:	00 92 5b 00 	sts	0x005B, r0
    16e6:	0f 90       	pop	r0
    16e8:	0f be       	out	0x3f, r0	; 63
    16ea:	0f 90       	pop	r0
    16ec:	1f 90       	pop	r1
    16ee:	18 95       	reti

000016f0 <__vector_14>:

/*
 *  Description : Interrupt Service Routine for TIMER1 OverFlow(Normal) Mode
 */
ISR(TIMER1_OVF_vect)
{
    16f0:	1f 92       	push	r1
    16f2:	0f 92       	push	r0
    16f4:	0f b6       	in	r0, 0x3f	; 63
    16f6:	0f 92       	push	r0
    16f8:	00 90 5b 00 	lds	r0, 0x005B
    16fc:	0f 92       	push	r0
    16fe:	11 24       	eor	r1, r1
    1700:	2f 93       	push	r18
    1702:	3f 93       	push	r19
    1704:	4f 93       	push	r20
    1706:	5f 93       	push	r21
    1708:	6f 93       	push	r22
    170a:	7f 93       	push	r23
    170c:	8f 93       	push	r24
    170e:	9f 93       	push	r25
    1710:	af 93       	push	r26
    1712:	bf 93       	push	r27
    1714:	ef 93       	push	r30
    1716:	ff 93       	push	r31
    1718:	df 93       	push	r29
    171a:	cf 93       	push	r28
    171c:	cd b7       	in	r28, 0x3d	; 61
    171e:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1720:	80 91 8a 02 	lds	r24, 0x028A
    1724:	90 91 8b 02 	lds	r25, 0x028B
    1728:	00 97       	sbiw	r24, 0x00	; 0
    172a:	29 f0       	breq	.+10     	; 0x1736 <__vector_14+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER1_callBackPtr)() ;
    172c:	e0 91 8a 02 	lds	r30, 0x028A
    1730:	f0 91 8b 02 	lds	r31, 0x028B
    1734:	09 95       	icall
	}
}
    1736:	cf 91       	pop	r28
    1738:	df 91       	pop	r29
    173a:	ff 91       	pop	r31
    173c:	ef 91       	pop	r30
    173e:	bf 91       	pop	r27
    1740:	af 91       	pop	r26
    1742:	9f 91       	pop	r25
    1744:	8f 91       	pop	r24
    1746:	7f 91       	pop	r23
    1748:	6f 91       	pop	r22
    174a:	5f 91       	pop	r21
    174c:	4f 91       	pop	r20
    174e:	3f 91       	pop	r19
    1750:	2f 91       	pop	r18
    1752:	0f 90       	pop	r0
    1754:	00 92 5b 00 	sts	0x005B, r0
    1758:	0f 90       	pop	r0
    175a:	0f be       	out	0x3f, r0	; 63
    175c:	0f 90       	pop	r0
    175e:	1f 90       	pop	r1
    1760:	18 95       	reti

00001762 <__vector_26>:

ISR(TIMER3_COMPA_vect)
{
    1762:	1f 92       	push	r1
    1764:	0f 92       	push	r0
    1766:	0f b6       	in	r0, 0x3f	; 63
    1768:	0f 92       	push	r0
    176a:	00 90 5b 00 	lds	r0, 0x005B
    176e:	0f 92       	push	r0
    1770:	11 24       	eor	r1, r1
    1772:	2f 93       	push	r18
    1774:	3f 93       	push	r19
    1776:	4f 93       	push	r20
    1778:	5f 93       	push	r21
    177a:	6f 93       	push	r22
    177c:	7f 93       	push	r23
    177e:	8f 93       	push	r24
    1780:	9f 93       	push	r25
    1782:	af 93       	push	r26
    1784:	bf 93       	push	r27
    1786:	ef 93       	push	r30
    1788:	ff 93       	push	r31
    178a:	df 93       	push	r29
    178c:	cf 93       	push	r28
    178e:	cd b7       	in	r28, 0x3d	; 61
    1790:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1792:	80 91 8c 02 	lds	r24, 0x028C
    1796:	90 91 8d 02 	lds	r25, 0x028D
    179a:	00 97       	sbiw	r24, 0x00	; 0
    179c:	29 f0       	breq	.+10     	; 0x17a8 <__vector_26+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3A Value*/
		(*g_TIMER3_callBackPtr)() ;
    179e:	e0 91 8c 02 	lds	r30, 0x028C
    17a2:	f0 91 8d 02 	lds	r31, 0x028D
    17a6:	09 95       	icall
	}
}
    17a8:	cf 91       	pop	r28
    17aa:	df 91       	pop	r29
    17ac:	ff 91       	pop	r31
    17ae:	ef 91       	pop	r30
    17b0:	bf 91       	pop	r27
    17b2:	af 91       	pop	r26
    17b4:	9f 91       	pop	r25
    17b6:	8f 91       	pop	r24
    17b8:	7f 91       	pop	r23
    17ba:	6f 91       	pop	r22
    17bc:	5f 91       	pop	r21
    17be:	4f 91       	pop	r20
    17c0:	3f 91       	pop	r19
    17c2:	2f 91       	pop	r18
    17c4:	0f 90       	pop	r0
    17c6:	00 92 5b 00 	sts	0x005B, r0
    17ca:	0f 90       	pop	r0
    17cc:	0f be       	out	0x3f, r0	; 63
    17ce:	0f 90       	pop	r0
    17d0:	1f 90       	pop	r1
    17d2:	18 95       	reti

000017d4 <__vector_27>:
ISR(TIMER3_COMPB_vect)
{
    17d4:	1f 92       	push	r1
    17d6:	0f 92       	push	r0
    17d8:	0f b6       	in	r0, 0x3f	; 63
    17da:	0f 92       	push	r0
    17dc:	00 90 5b 00 	lds	r0, 0x005B
    17e0:	0f 92       	push	r0
    17e2:	11 24       	eor	r1, r1
    17e4:	2f 93       	push	r18
    17e6:	3f 93       	push	r19
    17e8:	4f 93       	push	r20
    17ea:	5f 93       	push	r21
    17ec:	6f 93       	push	r22
    17ee:	7f 93       	push	r23
    17f0:	8f 93       	push	r24
    17f2:	9f 93       	push	r25
    17f4:	af 93       	push	r26
    17f6:	bf 93       	push	r27
    17f8:	ef 93       	push	r30
    17fa:	ff 93       	push	r31
    17fc:	df 93       	push	r29
    17fe:	cf 93       	push	r28
    1800:	cd b7       	in	r28, 0x3d	; 61
    1802:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1804:	80 91 8c 02 	lds	r24, 0x028C
    1808:	90 91 8d 02 	lds	r25, 0x028D
    180c:	00 97       	sbiw	r24, 0x00	; 0
    180e:	29 f0       	breq	.+10     	; 0x181a <__vector_27+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3B Value*/
		(*g_TIMER3_callBackPtr)() ;
    1810:	e0 91 8c 02 	lds	r30, 0x028C
    1814:	f0 91 8d 02 	lds	r31, 0x028D
    1818:	09 95       	icall
	}
}
    181a:	cf 91       	pop	r28
    181c:	df 91       	pop	r29
    181e:	ff 91       	pop	r31
    1820:	ef 91       	pop	r30
    1822:	bf 91       	pop	r27
    1824:	af 91       	pop	r26
    1826:	9f 91       	pop	r25
    1828:	8f 91       	pop	r24
    182a:	7f 91       	pop	r23
    182c:	6f 91       	pop	r22
    182e:	5f 91       	pop	r21
    1830:	4f 91       	pop	r20
    1832:	3f 91       	pop	r19
    1834:	2f 91       	pop	r18
    1836:	0f 90       	pop	r0
    1838:	00 92 5b 00 	sts	0x005B, r0
    183c:	0f 90       	pop	r0
    183e:	0f be       	out	0x3f, r0	; 63
    1840:	0f 90       	pop	r0
    1842:	1f 90       	pop	r1
    1844:	18 95       	reti

00001846 <__vector_28>:
ISR(TIMER3_COMPC_vect)
{
    1846:	1f 92       	push	r1
    1848:	0f 92       	push	r0
    184a:	0f b6       	in	r0, 0x3f	; 63
    184c:	0f 92       	push	r0
    184e:	00 90 5b 00 	lds	r0, 0x005B
    1852:	0f 92       	push	r0
    1854:	11 24       	eor	r1, r1
    1856:	2f 93       	push	r18
    1858:	3f 93       	push	r19
    185a:	4f 93       	push	r20
    185c:	5f 93       	push	r21
    185e:	6f 93       	push	r22
    1860:	7f 93       	push	r23
    1862:	8f 93       	push	r24
    1864:	9f 93       	push	r25
    1866:	af 93       	push	r26
    1868:	bf 93       	push	r27
    186a:	ef 93       	push	r30
    186c:	ff 93       	push	r31
    186e:	df 93       	push	r29
    1870:	cf 93       	push	r28
    1872:	cd b7       	in	r28, 0x3d	; 61
    1874:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1876:	80 91 8c 02 	lds	r24, 0x028C
    187a:	90 91 8d 02 	lds	r25, 0x028D
    187e:	00 97       	sbiw	r24, 0x00	; 0
    1880:	29 f0       	breq	.+10     	; 0x188c <__vector_28+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3C Value*/
		(*g_TIMER3_callBackPtr)() ;
    1882:	e0 91 8c 02 	lds	r30, 0x028C
    1886:	f0 91 8d 02 	lds	r31, 0x028D
    188a:	09 95       	icall
	}
}
    188c:	cf 91       	pop	r28
    188e:	df 91       	pop	r29
    1890:	ff 91       	pop	r31
    1892:	ef 91       	pop	r30
    1894:	bf 91       	pop	r27
    1896:	af 91       	pop	r26
    1898:	9f 91       	pop	r25
    189a:	8f 91       	pop	r24
    189c:	7f 91       	pop	r23
    189e:	6f 91       	pop	r22
    18a0:	5f 91       	pop	r21
    18a2:	4f 91       	pop	r20
    18a4:	3f 91       	pop	r19
    18a6:	2f 91       	pop	r18
    18a8:	0f 90       	pop	r0
    18aa:	00 92 5b 00 	sts	0x005B, r0
    18ae:	0f 90       	pop	r0
    18b0:	0f be       	out	0x3f, r0	; 63
    18b2:	0f 90       	pop	r0
    18b4:	1f 90       	pop	r1
    18b6:	18 95       	reti

000018b8 <__vector_29>:

/*
 *  Description : Interrupt Service Routine for TIMER3 OverFlow(Normal) Mode
 */
ISR(TIMER3_OVF_vect)
{
    18b8:	1f 92       	push	r1
    18ba:	0f 92       	push	r0
    18bc:	0f b6       	in	r0, 0x3f	; 63
    18be:	0f 92       	push	r0
    18c0:	00 90 5b 00 	lds	r0, 0x005B
    18c4:	0f 92       	push	r0
    18c6:	11 24       	eor	r1, r1
    18c8:	2f 93       	push	r18
    18ca:	3f 93       	push	r19
    18cc:	4f 93       	push	r20
    18ce:	5f 93       	push	r21
    18d0:	6f 93       	push	r22
    18d2:	7f 93       	push	r23
    18d4:	8f 93       	push	r24
    18d6:	9f 93       	push	r25
    18d8:	af 93       	push	r26
    18da:	bf 93       	push	r27
    18dc:	ef 93       	push	r30
    18de:	ff 93       	push	r31
    18e0:	df 93       	push	r29
    18e2:	cf 93       	push	r28
    18e4:	cd b7       	in	r28, 0x3d	; 61
    18e6:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    18e8:	80 91 8c 02 	lds	r24, 0x028C
    18ec:	90 91 8d 02 	lds	r25, 0x028D
    18f0:	00 97       	sbiw	r24, 0x00	; 0
    18f2:	29 f0       	breq	.+10     	; 0x18fe <__vector_29+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER3_callBackPtr)() ;
    18f4:	e0 91 8c 02 	lds	r30, 0x028C
    18f8:	f0 91 8d 02 	lds	r31, 0x028D
    18fc:	09 95       	icall
	}
}
    18fe:	cf 91       	pop	r28
    1900:	df 91       	pop	r29
    1902:	ff 91       	pop	r31
    1904:	ef 91       	pop	r30
    1906:	bf 91       	pop	r27
    1908:	af 91       	pop	r26
    190a:	9f 91       	pop	r25
    190c:	8f 91       	pop	r24
    190e:	7f 91       	pop	r23
    1910:	6f 91       	pop	r22
    1912:	5f 91       	pop	r21
    1914:	4f 91       	pop	r20
    1916:	3f 91       	pop	r19
    1918:	2f 91       	pop	r18
    191a:	0f 90       	pop	r0
    191c:	00 92 5b 00 	sts	0x005B, r0
    1920:	0f 90       	pop	r0
    1922:	0f be       	out	0x3f, r0	; 63
    1924:	0f 90       	pop	r0
    1926:	1f 90       	pop	r1
    1928:	18 95       	reti

0000192a <TIMER0_init>:
          -  2. Configure Control Register TCCR0 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER0_init (TIMER_ConfigType *config_ptr)
{
    192a:	df 93       	push	r29
    192c:	cf 93       	push	r28
    192e:	00 d0       	rcall	.+0      	; 0x1930 <TIMER0_init+0x6>
    1930:	00 d0       	rcall	.+0      	; 0x1932 <TIMER0_init+0x8>
    1932:	cd b7       	in	r28, 0x3d	; 61
    1934:	de b7       	in	r29, 0x3e	; 62
    1936:	9a 83       	std	Y+2, r25	; 0x02
    1938:	89 83       	std	Y+1, r24	; 0x01
	g_T0clock = (config_ptr ->clock);
    193a:	e9 81       	ldd	r30, Y+1	; 0x01
    193c:	fa 81       	ldd	r31, Y+2	; 0x02
    193e:	80 81       	ld	r24, Z
    1940:	80 93 8e 02 	sts	0x028E, r24

	/* Set Timer initial value to 0 */
	TCNT0 = 0;
    1944:	e2 e5       	ldi	r30, 0x52	; 82
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	10 82       	st	Z, r1
-  1. FOC0 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM01:0(bit3,6) Waveform generation mode
-  3. COM01:0 Compare match output mode (OC)
-  3. CS02:0 Clock Select
----------------------------------------------------*/
	TCCR0 = (((config_ptr ->mode)<<FOC0)& 0x80) | (((config_ptr ->mode)<<WGM00)& 0x40)
    194a:	a3 e5       	ldi	r26, 0x53	; 83
    194c:	b0 e0       	ldi	r27, 0x00	; 0
    194e:	e9 81       	ldd	r30, Y+1	; 0x01
    1950:	fa 81       	ldd	r31, Y+2	; 0x02
    1952:	81 81       	ldd	r24, Z+1	; 0x01
    1954:	88 2f       	mov	r24, r24
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	96 95       	lsr	r25
    195a:	98 2f       	mov	r25, r24
    195c:	88 27       	eor	r24, r24
    195e:	97 95       	ror	r25
    1960:	87 95       	ror	r24
    1962:	28 2f       	mov	r18, r24
    1964:	e9 81       	ldd	r30, Y+1	; 0x01
    1966:	fa 81       	ldd	r31, Y+2	; 0x02
    1968:	81 81       	ldd	r24, Z+1	; 0x01
    196a:	88 2f       	mov	r24, r24
    196c:	90 e0       	ldi	r25, 0x00	; 0
    196e:	00 24       	eor	r0, r0
    1970:	96 95       	lsr	r25
    1972:	87 95       	ror	r24
    1974:	07 94       	ror	r0
    1976:	96 95       	lsr	r25
    1978:	87 95       	ror	r24
    197a:	07 94       	ror	r0
    197c:	98 2f       	mov	r25, r24
    197e:	80 2d       	mov	r24, r0
    1980:	80 74       	andi	r24, 0x40	; 64
    1982:	28 2b       	or	r18, r24
    1984:	e9 81       	ldd	r30, Y+1	; 0x01
    1986:	fa 81       	ldd	r31, Y+2	; 0x02
    1988:	81 81       	ldd	r24, Z+1	; 0x01
    198a:	88 2f       	mov	r24, r24
    198c:	90 e0       	ldi	r25, 0x00	; 0
    198e:	88 0f       	add	r24, r24
    1990:	99 1f       	adc	r25, r25
    1992:	88 0f       	add	r24, r24
    1994:	99 1f       	adc	r25, r25
    1996:	88 70       	andi	r24, 0x08	; 8
    1998:	28 2b       	or	r18, r24
    199a:	e9 81       	ldd	r30, Y+1	; 0x01
    199c:	fa 81       	ldd	r31, Y+2	; 0x02
    199e:	84 81       	ldd	r24, Z+4	; 0x04
    19a0:	88 2f       	mov	r24, r24
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	82 95       	swap	r24
    19a6:	92 95       	swap	r25
    19a8:	90 7f       	andi	r25, 0xF0	; 240
    19aa:	98 27       	eor	r25, r24
    19ac:	80 7f       	andi	r24, 0xF0	; 240
    19ae:	98 27       	eor	r25, r24
    19b0:	92 2f       	mov	r25, r18
    19b2:	98 2b       	or	r25, r24
    19b4:	e9 81       	ldd	r30, Y+1	; 0x01
    19b6:	fa 81       	ldd	r31, Y+2	; 0x02
    19b8:	80 81       	ld	r24, Z
    19ba:	89 2b       	or	r24, r25
    19bc:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM01-1)) & 0x08)
			| ((config_ptr ->OC)<<COM00) | ((config_ptr ->clock)<<CS00);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    19be:	e9 81       	ldd	r30, Y+1	; 0x01
    19c0:	fa 81       	ldd	r31, Y+2	; 0x02
    19c2:	81 81       	ldd	r24, Z+1	; 0x01
    19c4:	88 23       	and	r24, r24
    19c6:	41 f4       	brne	.+16     	; 0x19d8 <TIMER0_init+0xae>
	{
		SET_BIT (TIMSK,TOIE0);                  /* Timer overflow Interrupt Enable */
    19c8:	a7 e5       	ldi	r26, 0x57	; 87
    19ca:	b0 e0       	ldi	r27, 0x00	; 0
    19cc:	e7 e5       	ldi	r30, 0x57	; 87
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	80 81       	ld	r24, Z
    19d2:	81 60       	ori	r24, 0x01	; 1
    19d4:	8c 93       	st	X, r24
    19d6:	52 c0       	rjmp	.+164    	; 0x1a7c <TIMER0_init+0x152>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    19d8:	e9 81       	ldd	r30, Y+1	; 0x01
    19da:	fa 81       	ldd	r31, Y+2	; 0x02
    19dc:	81 81       	ldd	r24, Z+1	; 0x01
    19de:	82 30       	cpi	r24, 0x02	; 2
    19e0:	79 f4       	brne	.+30     	; 0x1a00 <TIMER0_init+0xd6>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    19e2:	a7 e5       	ldi	r26, 0x57	; 87
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e7 e5       	ldi	r30, 0x57	; 87
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	82 60       	ori	r24, 0x02	; 2
    19ee:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    19f0:	a1 e5       	ldi	r26, 0x51	; 81
    19f2:	b0 e0       	ldi	r27, 0x00	; 0
    19f4:	e9 81       	ldd	r30, Y+1	; 0x01
    19f6:	fa 81       	ldd	r31, Y+2	; 0x02
    19f8:	82 81       	ldd	r24, Z+2	; 0x02
    19fa:	93 81       	ldd	r25, Z+3	; 0x03
    19fc:	8c 93       	st	X, r24
    19fe:	3e c0       	rjmp	.+124    	; 0x1a7c <TIMER0_init+0x152>
	}

	/* Square wave generator (Toggle) */
	else if ((config_ptr ->mode == COMP) & (config_ptr ->OC == TOGGLE))
    1a00:	e9 81       	ldd	r30, Y+1	; 0x01
    1a02:	fa 81       	ldd	r31, Y+2	; 0x02
    1a04:	81 81       	ldd	r24, Z+1	; 0x01
    1a06:	1c 82       	std	Y+4, r1	; 0x04
    1a08:	82 30       	cpi	r24, 0x02	; 2
    1a0a:	11 f4       	brne	.+4      	; 0x1a10 <TIMER0_init+0xe6>
    1a0c:	81 e0       	ldi	r24, 0x01	; 1
    1a0e:	8c 83       	std	Y+4, r24	; 0x04
    1a10:	e9 81       	ldd	r30, Y+1	; 0x01
    1a12:	fa 81       	ldd	r31, Y+2	; 0x02
    1a14:	84 81       	ldd	r24, Z+4	; 0x04
    1a16:	1b 82       	std	Y+3, r1	; 0x03
    1a18:	81 30       	cpi	r24, 0x01	; 1
    1a1a:	11 f4       	brne	.+4      	; 0x1a20 <TIMER0_init+0xf6>
    1a1c:	91 e0       	ldi	r25, 0x01	; 1
    1a1e:	9b 83       	std	Y+3, r25	; 0x03
    1a20:	8c 81       	ldd	r24, Y+4	; 0x04
    1a22:	9b 81       	ldd	r25, Y+3	; 0x03
    1a24:	89 23       	and	r24, r25
    1a26:	88 23       	and	r24, r24
    1a28:	b1 f0       	breq	.+44     	; 0x1a56 <TIMER0_init+0x12c>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1a2a:	a7 e5       	ldi	r26, 0x57	; 87
    1a2c:	b0 e0       	ldi	r27, 0x00	; 0
    1a2e:	e7 e5       	ldi	r30, 0x57	; 87
    1a30:	f0 e0       	ldi	r31, 0x00	; 0
    1a32:	80 81       	ld	r24, Z
    1a34:	82 60       	ori	r24, 0x02	; 2
    1a36:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1a38:	a7 e3       	ldi	r26, 0x37	; 55
    1a3a:	b0 e0       	ldi	r27, 0x00	; 0
    1a3c:	e7 e3       	ldi	r30, 0x37	; 55
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	80 81       	ld	r24, Z
    1a42:	80 61       	ori	r24, 0x10	; 16
    1a44:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1a46:	a1 e5       	ldi	r26, 0x51	; 81
    1a48:	b0 e0       	ldi	r27, 0x00	; 0
    1a4a:	e9 81       	ldd	r30, Y+1	; 0x01
    1a4c:	fa 81       	ldd	r31, Y+2	; 0x02
    1a4e:	82 81       	ldd	r24, Z+2	; 0x02
    1a50:	93 81       	ldd	r25, Z+3	; 0x03
    1a52:	8c 93       	st	X, r24
    1a54:	13 c0       	rjmp	.+38     	; 0x1a7c <TIMER0_init+0x152>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1a56:	e9 81       	ldd	r30, Y+1	; 0x01
    1a58:	fa 81       	ldd	r31, Y+2	; 0x02
    1a5a:	81 81       	ldd	r24, Z+1	; 0x01
    1a5c:	83 30       	cpi	r24, 0x03	; 3
    1a5e:	71 f4       	brne	.+28     	; 0x1a7c <TIMER0_init+0x152>
	{
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1a60:	a7 e3       	ldi	r26, 0x37	; 55
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e7 e3       	ldi	r30, 0x37	; 55
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	80 81       	ld	r24, Z
    1a6a:	80 61       	ori	r24, 0x10	; 16
    1a6c:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1a6e:	a1 e5       	ldi	r26, 0x51	; 81
    1a70:	b0 e0       	ldi	r27, 0x00	; 0
    1a72:	e9 81       	ldd	r30, Y+1	; 0x01
    1a74:	fa 81       	ldd	r31, Y+2	; 0x02
    1a76:	82 81       	ldd	r24, Z+2	; 0x02
    1a78:	93 81       	ldd	r25, Z+3	; 0x03
    1a7a:	8c 93       	st	X, r24
	}
}
    1a7c:	0f 90       	pop	r0
    1a7e:	0f 90       	pop	r0
    1a80:	0f 90       	pop	r0
    1a82:	0f 90       	pop	r0
    1a84:	cf 91       	pop	r28
    1a86:	df 91       	pop	r29
    1a88:	08 95       	ret

00001a8a <TIMER0_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER0_resetTimer(void)
{
    1a8a:	df 93       	push	r29
    1a8c:	cf 93       	push	r28
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
    1a92:	e2 e5       	ldi	r30, 0x52	; 82
    1a94:	f0 e0       	ldi	r31, 0x00	; 0
    1a96:	10 82       	st	Z, r1
}
    1a98:	cf 91       	pop	r28
    1a9a:	df 91       	pop	r29
    1a9c:	08 95       	ret

00001a9e <TIMER0_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER0_stopTimer(void)
{
    1a9e:	df 93       	push	r29
    1aa0:	cf 93       	push	r28
    1aa2:	cd b7       	in	r28, 0x3d	; 61
    1aa4:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8;
    1aa6:	a3 e5       	ldi	r26, 0x53	; 83
    1aa8:	b0 e0       	ldi	r27, 0x00	; 0
    1aaa:	e3 e5       	ldi	r30, 0x53	; 83
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	80 81       	ld	r24, Z
    1ab0:	88 7f       	andi	r24, 0xF8	; 248
    1ab2:	8c 93       	st	X, r24
}
    1ab4:	cf 91       	pop	r28
    1ab6:	df 91       	pop	r29
    1ab8:	08 95       	ret

00001aba <TIMER0_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER0_Clock)
          ----------------------------------------------------*/
void TIMER0_restartTimer(void)
{
    1aba:	df 93       	push	r29
    1abc:	cf 93       	push	r28
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8 ;
    1ac2:	a3 e5       	ldi	r26, 0x53	; 83
    1ac4:	b0 e0       	ldi	r27, 0x00	; 0
    1ac6:	e3 e5       	ldi	r30, 0x53	; 83
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	80 81       	ld	r24, Z
    1acc:	88 7f       	andi	r24, 0xF8	; 248
    1ace:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR0 |= (g_T0clock << CS00 ) ;
    1ad0:	a3 e5       	ldi	r26, 0x53	; 83
    1ad2:	b0 e0       	ldi	r27, 0x00	; 0
    1ad4:	e3 e5       	ldi	r30, 0x53	; 83
    1ad6:	f0 e0       	ldi	r31, 0x00	; 0
    1ad8:	90 81       	ld	r25, Z
    1ada:	80 91 8e 02 	lds	r24, 0x028E
    1ade:	89 2b       	or	r24, r25
    1ae0:	8c 93       	st	X, r24
}
    1ae2:	cf 91       	pop	r28
    1ae4:	df 91       	pop	r29
    1ae6:	08 95       	ret

00001ae8 <TIMER0_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER0_ticks(const uint8 Ticks)
{
    1ae8:	df 93       	push	r29
    1aea:	cf 93       	push	r28
    1aec:	0f 92       	push	r0
    1aee:	cd b7       	in	r28, 0x3d	; 61
    1af0:	de b7       	in	r29, 0x3e	; 62
    1af2:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Ticks;
    1af4:	e1 e5       	ldi	r30, 0x51	; 81
    1af6:	f0 e0       	ldi	r31, 0x00	; 0
    1af8:	89 81       	ldd	r24, Y+1	; 0x01
    1afa:	80 83       	st	Z, r24
}
    1afc:	0f 90       	pop	r0
    1afe:	cf 91       	pop	r28
    1b00:	df 91       	pop	r29
    1b02:	08 95       	ret

00001b04 <TIMER0_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_callBack (void (*ptr)(void))
{
    1b04:	df 93       	push	r29
    1b06:	cf 93       	push	r28
    1b08:	00 d0       	rcall	.+0      	; 0x1b0a <TIMER0_callBack+0x6>
    1b0a:	cd b7       	in	r28, 0x3d	; 61
    1b0c:	de b7       	in	r29, 0x3e	; 62
    1b0e:	9a 83       	std	Y+2, r25	; 0x02
    1b10:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER0_callBackPtr = ptr;
    1b12:	89 81       	ldd	r24, Y+1	; 0x01
    1b14:	9a 81       	ldd	r25, Y+2	; 0x02
    1b16:	90 93 87 02 	sts	0x0287, r25
    1b1a:	80 93 86 02 	sts	0x0286, r24
}
    1b1e:	0f 90       	pop	r0
    1b20:	0f 90       	pop	r0
    1b22:	cf 91       	pop	r28
    1b24:	df 91       	pop	r29
    1b26:	08 95       	ret

00001b28 <TIMER0_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_deinit (void)
{
    1b28:	df 93       	push	r29
    1b2a:	cf 93       	push	r28
    1b2c:	cd b7       	in	r28, 0x3d	; 61
    1b2e:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0x00;
    1b30:	e3 e5       	ldi	r30, 0x53	; 83
    1b32:	f0 e0       	ldi	r31, 0x00	; 0
    1b34:	10 82       	st	Z, r1
}
    1b36:	cf 91       	pop	r28
    1b38:	df 91       	pop	r29
    1b3a:	08 95       	ret

00001b3c <TIMER2_init>:
          -  2. Configure Control Register TCCR2 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER2_init (TIMER_ConfigType *config_ptr)
{
    1b3c:	df 93       	push	r29
    1b3e:	cf 93       	push	r28
    1b40:	00 d0       	rcall	.+0      	; 0x1b42 <TIMER2_init+0x6>
    1b42:	cd b7       	in	r28, 0x3d	; 61
    1b44:	de b7       	in	r29, 0x3e	; 62
    1b46:	9a 83       	std	Y+2, r25	; 0x02
    1b48:	89 83       	std	Y+1, r24	; 0x01
	g_T2clock = (config_ptr ->clock);
    1b4a:	e9 81       	ldd	r30, Y+1	; 0x01
    1b4c:	fa 81       	ldd	r31, Y+2	; 0x02
    1b4e:	80 81       	ld	r24, Z
    1b50:	80 93 90 02 	sts	0x0290, r24
	/* Set Timer initial value to 0 */
	TCNT2 = 0;
    1b54:	e4 e4       	ldi	r30, 0x44	; 68
    1b56:	f0 e0       	ldi	r31, 0x00	; 0
    1b58:	10 82       	st	Z, r1
-  1. FOC2 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM21:0(bit3,6) Waveform generation mode
-  3. COM21:0 Compare match output mode (OC)
-  3. CS22:0 Clock Select
----------------------------------------------------*/
	TCCR2 = (((config_ptr ->mode)<<FOC2)& 0x80) | (((config_ptr ->mode)<<WGM20)& 0x40)
    1b5a:	a5 e4       	ldi	r26, 0x45	; 69
    1b5c:	b0 e0       	ldi	r27, 0x00	; 0
    1b5e:	e9 81       	ldd	r30, Y+1	; 0x01
    1b60:	fa 81       	ldd	r31, Y+2	; 0x02
    1b62:	81 81       	ldd	r24, Z+1	; 0x01
    1b64:	88 2f       	mov	r24, r24
    1b66:	90 e0       	ldi	r25, 0x00	; 0
    1b68:	96 95       	lsr	r25
    1b6a:	98 2f       	mov	r25, r24
    1b6c:	88 27       	eor	r24, r24
    1b6e:	97 95       	ror	r25
    1b70:	87 95       	ror	r24
    1b72:	28 2f       	mov	r18, r24
    1b74:	e9 81       	ldd	r30, Y+1	; 0x01
    1b76:	fa 81       	ldd	r31, Y+2	; 0x02
    1b78:	81 81       	ldd	r24, Z+1	; 0x01
    1b7a:	88 2f       	mov	r24, r24
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	00 24       	eor	r0, r0
    1b80:	96 95       	lsr	r25
    1b82:	87 95       	ror	r24
    1b84:	07 94       	ror	r0
    1b86:	96 95       	lsr	r25
    1b88:	87 95       	ror	r24
    1b8a:	07 94       	ror	r0
    1b8c:	98 2f       	mov	r25, r24
    1b8e:	80 2d       	mov	r24, r0
    1b90:	80 74       	andi	r24, 0x40	; 64
    1b92:	28 2b       	or	r18, r24
    1b94:	e9 81       	ldd	r30, Y+1	; 0x01
    1b96:	fa 81       	ldd	r31, Y+2	; 0x02
    1b98:	81 81       	ldd	r24, Z+1	; 0x01
    1b9a:	88 2f       	mov	r24, r24
    1b9c:	90 e0       	ldi	r25, 0x00	; 0
    1b9e:	88 0f       	add	r24, r24
    1ba0:	99 1f       	adc	r25, r25
    1ba2:	88 0f       	add	r24, r24
    1ba4:	99 1f       	adc	r25, r25
    1ba6:	88 70       	andi	r24, 0x08	; 8
    1ba8:	28 2b       	or	r18, r24
    1baa:	e9 81       	ldd	r30, Y+1	; 0x01
    1bac:	fa 81       	ldd	r31, Y+2	; 0x02
    1bae:	84 81       	ldd	r24, Z+4	; 0x04
    1bb0:	88 2f       	mov	r24, r24
    1bb2:	90 e0       	ldi	r25, 0x00	; 0
    1bb4:	82 95       	swap	r24
    1bb6:	92 95       	swap	r25
    1bb8:	90 7f       	andi	r25, 0xF0	; 240
    1bba:	98 27       	eor	r25, r24
    1bbc:	80 7f       	andi	r24, 0xF0	; 240
    1bbe:	98 27       	eor	r25, r24
    1bc0:	92 2f       	mov	r25, r18
    1bc2:	98 2b       	or	r25, r24
    1bc4:	e9 81       	ldd	r30, Y+1	; 0x01
    1bc6:	fa 81       	ldd	r31, Y+2	; 0x02
    1bc8:	80 81       	ld	r24, Z
    1bca:	89 2b       	or	r24, r25
    1bcc:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM21-1)) & 0x08)
			| ((config_ptr ->OC)<<COM20) | ((config_ptr ->clock)<<CS20);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    1bce:	e9 81       	ldd	r30, Y+1	; 0x01
    1bd0:	fa 81       	ldd	r31, Y+2	; 0x02
    1bd2:	81 81       	ldd	r24, Z+1	; 0x01
    1bd4:	88 23       	and	r24, r24
    1bd6:	41 f4       	brne	.+16     	; 0x1be8 <TIMER2_init+0xac>
	{
		SET_BIT (TIMSK,TOIE2);                  /* Timer overflow Interrupt Enable */
    1bd8:	a7 e5       	ldi	r26, 0x57	; 87
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	e7 e5       	ldi	r30, 0x57	; 87
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	80 81       	ld	r24, Z
    1be2:	80 64       	ori	r24, 0x40	; 64
    1be4:	8c 93       	st	X, r24
    1be6:	2e c0       	rjmp	.+92     	; 0x1c44 <TIMER2_init+0x108>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    1be8:	e9 81       	ldd	r30, Y+1	; 0x01
    1bea:	fa 81       	ldd	r31, Y+2	; 0x02
    1bec:	81 81       	ldd	r24, Z+1	; 0x01
    1bee:	82 30       	cpi	r24, 0x02	; 2
    1bf0:	b1 f4       	brne	.+44     	; 0x1c1e <TIMER2_init+0xe2>
	{
		SET_BIT (TIMSK,OCIE2);
    1bf2:	a7 e5       	ldi	r26, 0x57	; 87
    1bf4:	b0 e0       	ldi	r27, 0x00	; 0
    1bf6:	e7 e5       	ldi	r30, 0x57	; 87
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	80 81       	ld	r24, Z
    1bfc:	80 68       	ori	r24, 0x80	; 128
    1bfe:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB7);                    /* Compare match Interrupt Enable */
    1c00:	a7 e3       	ldi	r26, 0x37	; 55
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	e7 e3       	ldi	r30, 0x37	; 55
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	80 68       	ori	r24, 0x80	; 128
    1c0c:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1c0e:	a3 e4       	ldi	r26, 0x43	; 67
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	e9 81       	ldd	r30, Y+1	; 0x01
    1c14:	fa 81       	ldd	r31, Y+2	; 0x02
    1c16:	82 81       	ldd	r24, Z+2	; 0x02
    1c18:	93 81       	ldd	r25, Z+3	; 0x03
    1c1a:	8c 93       	st	X, r24
    1c1c:	13 c0       	rjmp	.+38     	; 0x1c44 <TIMER2_init+0x108>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1c1e:	e9 81       	ldd	r30, Y+1	; 0x01
    1c20:	fa 81       	ldd	r31, Y+2	; 0x02
    1c22:	81 81       	ldd	r24, Z+1	; 0x01
    1c24:	83 30       	cpi	r24, 0x03	; 3
    1c26:	71 f4       	brne	.+28     	; 0x1c44 <TIMER2_init+0x108>
	{
		SET_BIT (DDRB,PB7);                     /* Configure PB7/OC2 Pin as output pin */
    1c28:	a7 e3       	ldi	r26, 0x37	; 55
    1c2a:	b0 e0       	ldi	r27, 0x00	; 0
    1c2c:	e7 e3       	ldi	r30, 0x37	; 55
    1c2e:	f0 e0       	ldi	r31, 0x00	; 0
    1c30:	80 81       	ld	r24, Z
    1c32:	80 68       	ori	r24, 0x80	; 128
    1c34:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1c36:	a3 e4       	ldi	r26, 0x43	; 67
    1c38:	b0 e0       	ldi	r27, 0x00	; 0
    1c3a:	e9 81       	ldd	r30, Y+1	; 0x01
    1c3c:	fa 81       	ldd	r31, Y+2	; 0x02
    1c3e:	82 81       	ldd	r24, Z+2	; 0x02
    1c40:	93 81       	ldd	r25, Z+3	; 0x03
    1c42:	8c 93       	st	X, r24
	}
}
    1c44:	0f 90       	pop	r0
    1c46:	0f 90       	pop	r0
    1c48:	cf 91       	pop	r28
    1c4a:	df 91       	pop	r29
    1c4c:	08 95       	ret

00001c4e <TIMER2_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER2_resetTimer(void)
{
    1c4e:	df 93       	push	r29
    1c50:	cf 93       	push	r28
    1c52:	cd b7       	in	r28, 0x3d	; 61
    1c54:	de b7       	in	r29, 0x3e	; 62
	TCNT2 = 0;
    1c56:	e4 e4       	ldi	r30, 0x44	; 68
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	10 82       	st	Z, r1
}
    1c5c:	cf 91       	pop	r28
    1c5e:	df 91       	pop	r29
    1c60:	08 95       	ret

00001c62 <TIMER2_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER2_stopTimer(void)
{
    1c62:	df 93       	push	r29
    1c64:	cf 93       	push	r28
    1c66:	cd b7       	in	r28, 0x3d	; 61
    1c68:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8;
    1c6a:	a5 e4       	ldi	r26, 0x45	; 69
    1c6c:	b0 e0       	ldi	r27, 0x00	; 0
    1c6e:	e5 e4       	ldi	r30, 0x45	; 69
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	80 81       	ld	r24, Z
    1c74:	88 7f       	andi	r24, 0xF8	; 248
    1c76:	8c 93       	st	X, r24
}
    1c78:	cf 91       	pop	r28
    1c7a:	df 91       	pop	r29
    1c7c:	08 95       	ret

00001c7e <TIMER2_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER2_Clock)
          ----------------------------------------------------*/
void TIMER2_restartTimer(void)
{
    1c7e:	df 93       	push	r29
    1c80:	cf 93       	push	r28
    1c82:	cd b7       	in	r28, 0x3d	; 61
    1c84:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8 ;
    1c86:	a5 e4       	ldi	r26, 0x45	; 69
    1c88:	b0 e0       	ldi	r27, 0x00	; 0
    1c8a:	e5 e4       	ldi	r30, 0x45	; 69
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	80 81       	ld	r24, Z
    1c90:	88 7f       	andi	r24, 0xF8	; 248
    1c92:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR2 |= (g_T2clock << CS00 ) ;
    1c94:	a5 e4       	ldi	r26, 0x45	; 69
    1c96:	b0 e0       	ldi	r27, 0x00	; 0
    1c98:	e5 e4       	ldi	r30, 0x45	; 69
    1c9a:	f0 e0       	ldi	r31, 0x00	; 0
    1c9c:	90 81       	ld	r25, Z
    1c9e:	80 91 90 02 	lds	r24, 0x0290
    1ca2:	89 2b       	or	r24, r25
    1ca4:	8c 93       	st	X, r24
}
    1ca6:	cf 91       	pop	r28
    1ca8:	df 91       	pop	r29
    1caa:	08 95       	ret

00001cac <TIMER2_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER2_ticks(const uint8 Ticks)
{
    1cac:	df 93       	push	r29
    1cae:	cf 93       	push	r28
    1cb0:	0f 92       	push	r0
    1cb2:	cd b7       	in	r28, 0x3d	; 61
    1cb4:	de b7       	in	r29, 0x3e	; 62
    1cb6:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Ticks;
    1cb8:	e3 e4       	ldi	r30, 0x43	; 67
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	89 81       	ldd	r24, Y+1	; 0x01
    1cbe:	80 83       	st	Z, r24
}
    1cc0:	0f 90       	pop	r0
    1cc2:	cf 91       	pop	r28
    1cc4:	df 91       	pop	r29
    1cc6:	08 95       	ret

00001cc8 <TIMER2_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_callBack (void (*ptr)(void))
{
    1cc8:	df 93       	push	r29
    1cca:	cf 93       	push	r28
    1ccc:	00 d0       	rcall	.+0      	; 0x1cce <TIMER2_callBack+0x6>
    1cce:	cd b7       	in	r28, 0x3d	; 61
    1cd0:	de b7       	in	r29, 0x3e	; 62
    1cd2:	9a 83       	std	Y+2, r25	; 0x02
    1cd4:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER2_callBackPtr = ptr;
    1cd6:	89 81       	ldd	r24, Y+1	; 0x01
    1cd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1cda:	90 93 89 02 	sts	0x0289, r25
    1cde:	80 93 88 02 	sts	0x0288, r24
}
    1ce2:	0f 90       	pop	r0
    1ce4:	0f 90       	pop	r0
    1ce6:	cf 91       	pop	r28
    1ce8:	df 91       	pop	r29
    1cea:	08 95       	ret

00001cec <TIMER2_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_deinit (void)
{
    1cec:	df 93       	push	r29
    1cee:	cf 93       	push	r28
    1cf0:	cd b7       	in	r28, 0x3d	; 61
    1cf2:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0x00;
    1cf4:	e5 e4       	ldi	r30, 0x45	; 69
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	10 82       	st	Z, r1
}
    1cfa:	cf 91       	pop	r28
    1cfc:	df 91       	pop	r29
    1cfe:	08 95       	ret

00001d00 <TIMER1_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER1_init(TIMER_ConfigType *Config_ptr)
{
    1d00:	df 93       	push	r29
    1d02:	cf 93       	push	r28
    1d04:	00 d0       	rcall	.+0      	; 0x1d06 <TIMER1_init+0x6>
    1d06:	cd b7       	in	r28, 0x3d	; 61
    1d08:	de b7       	in	r29, 0x3e	; 62
    1d0a:	9a 83       	std	Y+2, r25	; 0x02
    1d0c:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T1clock = Config_ptr->clock ;
    1d0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d10:	fa 81       	ldd	r31, Y+2	; 0x02
    1d12:	80 81       	ld	r24, Z
    1d14:	80 93 8f 02 	sts	0x028F, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    1d18:	e9 81       	ldd	r30, Y+1	; 0x01
    1d1a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d1c:	81 81       	ldd	r24, Z+1	; 0x01
    1d1e:	88 23       	and	r24, r24
    1d20:	b1 f4       	brne	.+44     	; 0x1d4e <TIMER1_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT1 = 0;
    1d22:	ec e4       	ldi	r30, 0x4C	; 76
    1d24:	f0 e0       	ldi	r31, 0x00	; 0
    1d26:	11 82       	std	Z+1, r1	; 0x01
    1d28:	10 82       	st	Z, r1

		/*  Enable TIMER1 Overflow Interrupt */
		TIMSK |= (1<<TOIE1);
    1d2a:	a7 e5       	ldi	r26, 0x57	; 87
    1d2c:	b0 e0       	ldi	r27, 0x00	; 0
    1d2e:	e7 e5       	ldi	r30, 0x57	; 87
    1d30:	f0 e0       	ldi	r31, 0x00	; 0
    1d32:	80 81       	ld	r24, Z
    1d34:	84 60       	ori	r24, 0x04	; 4
    1d36:	8c 93       	st	X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */

		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C) ;
    1d38:	ea e7       	ldi	r30, 0x7A	; 122
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	80 ee       	ldi	r24, 0xE0	; 224
    1d3e:	80 83       	st	Z, r24
		TCCR1B = ((Config_ptr->clock) << CS10) ;
    1d40:	ae e4       	ldi	r26, 0x4E	; 78
    1d42:	b0 e0       	ldi	r27, 0x00	; 0
    1d44:	e9 81       	ldd	r30, Y+1	; 0x01
    1d46:	fa 81       	ldd	r31, Y+2	; 0x02
    1d48:	80 81       	ld	r24, Z
    1d4a:	8c 93       	st	X, r24
    1d4c:	58 c1       	rjmp	.+688    	; 0x1ffe <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    1d4e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d50:	fa 81       	ldd	r31, Y+2	; 0x02
    1d52:	81 81       	ldd	r24, Z+1	; 0x01
    1d54:	82 30       	cpi	r24, 0x02	; 2
    1d56:	09 f0       	breq	.+2      	; 0x1d5a <TIMER1_init+0x5a>
    1d58:	63 c0       	rjmp	.+198    	; 0x1e20 <TIMER1_init+0x120>
	{

		/* Channels interrupt Enable */
		TIMSK |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << OCIE1C);
    1d5a:	a7 e5       	ldi	r26, 0x57	; 87
    1d5c:	b0 e0       	ldi	r27, 0x00	; 0
    1d5e:	e7 e5       	ldi	r30, 0x57	; 87
    1d60:	f0 e0       	ldi	r31, 0x00	; 0
    1d62:	80 81       	ld	r24, Z
    1d64:	89 61       	ori	r24, 0x19	; 25
    1d66:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0;
    1d68:	ec e4       	ldi	r30, 0x4C	; 76
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	11 82       	std	Z+1, r1	; 0x01
    1d6e:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    1d70:	aa e4       	ldi	r26, 0x4A	; 74
    1d72:	b0 e0       	ldi	r27, 0x00	; 0
    1d74:	e9 81       	ldd	r30, Y+1	; 0x01
    1d76:	fa 81       	ldd	r31, Y+2	; 0x02
    1d78:	82 81       	ldd	r24, Z+2	; 0x02
    1d7a:	93 81       	ldd	r25, Z+3	; 0x03
    1d7c:	11 96       	adiw	r26, 0x01	; 1
    1d7e:	9c 93       	st	X, r25
    1d80:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    1d82:	a8 e4       	ldi	r26, 0x48	; 72
    1d84:	b0 e0       	ldi	r27, 0x00	; 0
    1d86:	e9 81       	ldd	r30, Y+1	; 0x01
    1d88:	fa 81       	ldd	r31, Y+2	; 0x02
    1d8a:	85 81       	ldd	r24, Z+5	; 0x05
    1d8c:	96 81       	ldd	r25, Z+6	; 0x06
    1d8e:	11 96       	adiw	r26, 0x01	; 1
    1d90:	9c 93       	st	X, r25
    1d92:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    1d94:	a8 e7       	ldi	r26, 0x78	; 120
    1d96:	b0 e0       	ldi	r27, 0x00	; 0
    1d98:	e9 81       	ldd	r30, Y+1	; 0x01
    1d9a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d9c:	80 85       	ldd	r24, Z+8	; 0x08
    1d9e:	91 85       	ldd	r25, Z+9	; 0x09
    1da0:	11 96       	adiw	r26, 0x01	; 1
    1da2:	9c 93       	st	X, r25
    1da4:	8e 93       	st	-X, r24
		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    1da6:	a6 e4       	ldi	r26, 0x46	; 70
    1da8:	b0 e0       	ldi	r27, 0x00	; 0
    1daa:	e9 81       	ldd	r30, Y+1	; 0x01
    1dac:	fa 81       	ldd	r31, Y+2	; 0x02
    1dae:	83 85       	ldd	r24, Z+11	; 0x0b
    1db0:	94 85       	ldd	r25, Z+12	; 0x0c
    1db2:	11 96       	adiw	r26, 0x01	; 1
    1db4:	9c 93       	st	X, r25
    1db6:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    1db8:	af e4       	ldi	r26, 0x4F	; 79
    1dba:	b0 e0       	ldi	r27, 0x00	; 0
    1dbc:	e9 81       	ldd	r30, Y+1	; 0x01
    1dbe:	fa 81       	ldd	r31, Y+2	; 0x02
    1dc0:	84 81       	ldd	r24, Z+4	; 0x04
    1dc2:	88 2f       	mov	r24, r24
    1dc4:	90 e0       	ldi	r25, 0x00	; 0
    1dc6:	00 24       	eor	r0, r0
    1dc8:	96 95       	lsr	r25
    1dca:	87 95       	ror	r24
    1dcc:	07 94       	ror	r0
    1dce:	96 95       	lsr	r25
    1dd0:	87 95       	ror	r24
    1dd2:	07 94       	ror	r0
    1dd4:	98 2f       	mov	r25, r24
    1dd6:	80 2d       	mov	r24, r0
    1dd8:	28 2f       	mov	r18, r24
    1dda:	e9 81       	ldd	r30, Y+1	; 0x01
    1ddc:	fa 81       	ldd	r31, Y+2	; 0x02
    1dde:	87 81       	ldd	r24, Z+7	; 0x07
    1de0:	88 2f       	mov	r24, r24
    1de2:	90 e0       	ldi	r25, 0x00	; 0
    1de4:	82 95       	swap	r24
    1de6:	92 95       	swap	r25
    1de8:	90 7f       	andi	r25, 0xF0	; 240
    1dea:	98 27       	eor	r25, r24
    1dec:	80 7f       	andi	r24, 0xF0	; 240
    1dee:	98 27       	eor	r25, r24
    1df0:	28 2b       	or	r18, r24
    1df2:	e9 81       	ldd	r30, Y+1	; 0x01
    1df4:	fa 81       	ldd	r31, Y+2	; 0x02
    1df6:	82 85       	ldd	r24, Z+10	; 0x0a
    1df8:	88 2f       	mov	r24, r24
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	88 0f       	add	r24, r24
    1dfe:	99 1f       	adc	r25, r25
    1e00:	88 0f       	add	r24, r24
    1e02:	99 1f       	adc	r25, r25
    1e04:	82 2b       	or	r24, r18
    1e06:	8c 93       	st	X, r24
				| ((Config_ptr->OC1C) << COM1C0);
		TCCR1B = (1 << WGM12) | ((Config_ptr->clock) << CS10);
    1e08:	ae e4       	ldi	r26, 0x4E	; 78
    1e0a:	b0 e0       	ldi	r27, 0x00	; 0
    1e0c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e0e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e10:	80 81       	ld	r24, Z
    1e12:	88 60       	ori	r24, 0x08	; 8
    1e14:	8c 93       	st	X, r24
		TCCR1C = (1 << FOC1A) | (1 << FOC1B) | (1 << FOC1C);
    1e16:	ea e7       	ldi	r30, 0x7A	; 122
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	80 ee       	ldi	r24, 0xE0	; 224
    1e1c:	80 83       	st	Z, r24
    1e1e:	ef c0       	rjmp	.+478    	; 0x1ffe <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    1e20:	e9 81       	ldd	r30, Y+1	; 0x01
    1e22:	fa 81       	ldd	r31, Y+2	; 0x02
    1e24:	81 81       	ldd	r24, Z+1	; 0x01
    1e26:	81 30       	cpi	r24, 0x01	; 1
    1e28:	09 f0       	breq	.+2      	; 0x1e2c <TIMER1_init+0x12c>
    1e2a:	6f c0       	rjmp	.+222    	; 0x1f0a <TIMER1_init+0x20a>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    1e2c:	a7 e3       	ldi	r26, 0x37	; 55
    1e2e:	b0 e0       	ldi	r27, 0x00	; 0
    1e30:	e7 e3       	ldi	r30, 0x37	; 55
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	80 62       	ori	r24, 0x20	; 32
    1e38:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    1e3a:	a7 e3       	ldi	r26, 0x37	; 55
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	e7 e3       	ldi	r30, 0x37	; 55
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	80 81       	ld	r24, Z
    1e44:	80 64       	ori	r24, 0x40	; 64
    1e46:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    1e48:	a7 e3       	ldi	r26, 0x37	; 55
    1e4a:	b0 e0       	ldi	r27, 0x00	; 0
    1e4c:	e7 e3       	ldi	r30, 0x37	; 55
    1e4e:	f0 e0       	ldi	r31, 0x00	; 0
    1e50:	80 81       	ld	r24, Z
    1e52:	80 68       	ori	r24, 0x80	; 128
    1e54:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    1e56:	a7 e5       	ldi	r26, 0x57	; 87
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e7 e5       	ldi	r30, 0x57	; 87
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	80 81       	ld	r24, Z
    1e60:	89 61       	ori	r24, 0x19	; 25
    1e62:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    1e64:	ec e4       	ldi	r30, 0x4C	; 76
    1e66:	f0 e0       	ldi	r31, 0x00	; 0
    1e68:	11 82       	std	Z+1, r1	; 0x01
    1e6a:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue ;
    1e6c:	aa e4       	ldi	r26, 0x4A	; 74
    1e6e:	b0 e0       	ldi	r27, 0x00	; 0
    1e70:	e9 81       	ldd	r30, Y+1	; 0x01
    1e72:	fa 81       	ldd	r31, Y+2	; 0x02
    1e74:	82 81       	ldd	r24, Z+2	; 0x02
    1e76:	93 81       	ldd	r25, Z+3	; 0x03
    1e78:	11 96       	adiw	r26, 0x01	; 1
    1e7a:	9c 93       	st	X, r25
    1e7c:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    1e7e:	a8 e4       	ldi	r26, 0x48	; 72
    1e80:	b0 e0       	ldi	r27, 0x00	; 0
    1e82:	e9 81       	ldd	r30, Y+1	; 0x01
    1e84:	fa 81       	ldd	r31, Y+2	; 0x02
    1e86:	85 81       	ldd	r24, Z+5	; 0x05
    1e88:	96 81       	ldd	r25, Z+6	; 0x06
    1e8a:	11 96       	adiw	r26, 0x01	; 1
    1e8c:	9c 93       	st	X, r25
    1e8e:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    1e90:	a8 e7       	ldi	r26, 0x78	; 120
    1e92:	b0 e0       	ldi	r27, 0x00	; 0
    1e94:	e9 81       	ldd	r30, Y+1	; 0x01
    1e96:	fa 81       	ldd	r31, Y+2	; 0x02
    1e98:	80 85       	ldd	r24, Z+8	; 0x08
    1e9a:	91 85       	ldd	r25, Z+9	; 0x09
    1e9c:	11 96       	adiw	r26, 0x01	; 1
    1e9e:	9c 93       	st	X, r25
    1ea0:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0) | ((Config_ptr->OC1C) << COM1C0);
    1ea2:	af e4       	ldi	r26, 0x4F	; 79
    1ea4:	b0 e0       	ldi	r27, 0x00	; 0
    1ea6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ea8:	fa 81       	ldd	r31, Y+2	; 0x02
    1eaa:	84 81       	ldd	r24, Z+4	; 0x04
    1eac:	88 2f       	mov	r24, r24
    1eae:	90 e0       	ldi	r25, 0x00	; 0
    1eb0:	00 24       	eor	r0, r0
    1eb2:	96 95       	lsr	r25
    1eb4:	87 95       	ror	r24
    1eb6:	07 94       	ror	r0
    1eb8:	96 95       	lsr	r25
    1eba:	87 95       	ror	r24
    1ebc:	07 94       	ror	r0
    1ebe:	98 2f       	mov	r25, r24
    1ec0:	80 2d       	mov	r24, r0
    1ec2:	28 2f       	mov	r18, r24
    1ec4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ec8:	87 81       	ldd	r24, Z+7	; 0x07
    1eca:	88 2f       	mov	r24, r24
    1ecc:	90 e0       	ldi	r25, 0x00	; 0
    1ece:	82 95       	swap	r24
    1ed0:	92 95       	swap	r25
    1ed2:	90 7f       	andi	r25, 0xF0	; 240
    1ed4:	98 27       	eor	r25, r24
    1ed6:	80 7f       	andi	r24, 0xF0	; 240
    1ed8:	98 27       	eor	r25, r24
    1eda:	28 2b       	or	r18, r24
    1edc:	e9 81       	ldd	r30, Y+1	; 0x01
    1ede:	fa 81       	ldd	r31, Y+2	; 0x02
    1ee0:	82 85       	ldd	r24, Z+10	; 0x0a
    1ee2:	88 2f       	mov	r24, r24
    1ee4:	90 e0       	ldi	r25, 0x00	; 0
    1ee6:	88 0f       	add	r24, r24
    1ee8:	99 1f       	adc	r25, r25
    1eea:	88 0f       	add	r24, r24
    1eec:	99 1f       	adc	r25, r25
    1eee:	82 2b       	or	r24, r18
    1ef0:	8c 93       	st	X, r24
		TCCR1B = (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    1ef2:	ae e4       	ldi	r26, 0x4E	; 78
    1ef4:	b0 e0       	ldi	r27, 0x00	; 0
    1ef6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ef8:	fa 81       	ldd	r31, Y+2	; 0x02
    1efa:	80 81       	ld	r24, Z
    1efc:	88 60       	ori	r24, 0x08	; 8
    1efe:	8c 93       	st	X, r24
		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    1f00:	ea e7       	ldi	r30, 0x7A	; 122
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	80 ee       	ldi	r24, 0xE0	; 224
    1f06:	80 83       	st	Z, r24
    1f08:	7a c0       	rjmp	.+244    	; 0x1ffe <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    1f0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f0e:	81 81       	ldd	r24, Z+1	; 0x01
    1f10:	83 30       	cpi	r24, 0x03	; 3
    1f12:	09 f0       	breq	.+2      	; 0x1f16 <TIMER1_init+0x216>
    1f14:	74 c0       	rjmp	.+232    	; 0x1ffe <TIMER1_init+0x2fe>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    1f16:	a7 e3       	ldi	r26, 0x37	; 55
    1f18:	b0 e0       	ldi	r27, 0x00	; 0
    1f1a:	e7 e3       	ldi	r30, 0x37	; 55
    1f1c:	f0 e0       	ldi	r31, 0x00	; 0
    1f1e:	80 81       	ld	r24, Z
    1f20:	80 62       	ori	r24, 0x20	; 32
    1f22:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    1f24:	a7 e3       	ldi	r26, 0x37	; 55
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	e7 e3       	ldi	r30, 0x37	; 55
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	80 81       	ld	r24, Z
    1f2e:	80 64       	ori	r24, 0x40	; 64
    1f30:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    1f32:	a7 e3       	ldi	r26, 0x37	; 55
    1f34:	b0 e0       	ldi	r27, 0x00	; 0
    1f36:	e7 e3       	ldi	r30, 0x37	; 55
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	80 68       	ori	r24, 0x80	; 128
    1f3e:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    1f40:	ec e4       	ldi	r30, 0x4C	; 76
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	11 82       	std	Z+1, r1	; 0x01
    1f46:	10 82       	st	Z, r1

		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    1f48:	a7 e5       	ldi	r26, 0x57	; 87
    1f4a:	b0 e0       	ldi	r27, 0x00	; 0
    1f4c:	e7 e5       	ldi	r30, 0x57	; 87
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	80 81       	ld	r24, Z
    1f52:	89 61       	ori	r24, 0x19	; 25
    1f54:	8c 93       	st	X, r24

		/* Duty Cycle Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    1f56:	aa e4       	ldi	r26, 0x4A	; 74
    1f58:	b0 e0       	ldi	r27, 0x00	; 0
    1f5a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f5c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f5e:	82 81       	ldd	r24, Z+2	; 0x02
    1f60:	93 81       	ldd	r25, Z+3	; 0x03
    1f62:	11 96       	adiw	r26, 0x01	; 1
    1f64:	9c 93       	st	X, r25
    1f66:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    1f68:	a8 e4       	ldi	r26, 0x48	; 72
    1f6a:	b0 e0       	ldi	r27, 0x00	; 0
    1f6c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f6e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f70:	85 81       	ldd	r24, Z+5	; 0x05
    1f72:	96 81       	ldd	r25, Z+6	; 0x06
    1f74:	11 96       	adiw	r26, 0x01	; 1
    1f76:	9c 93       	st	X, r25
    1f78:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    1f7a:	a8 e7       	ldi	r26, 0x78	; 120
    1f7c:	b0 e0       	ldi	r27, 0x00	; 0
    1f7e:	e9 81       	ldd	r30, Y+1	; 0x01
    1f80:	fa 81       	ldd	r31, Y+2	; 0x02
    1f82:	80 85       	ldd	r24, Z+8	; 0x08
    1f84:	91 85       	ldd	r25, Z+9	; 0x09
    1f86:	11 96       	adiw	r26, 0x01	; 1
    1f88:	9c 93       	st	X, r25
    1f8a:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    1f8c:	a6 e4       	ldi	r26, 0x46	; 70
    1f8e:	b0 e0       	ldi	r27, 0x00	; 0
    1f90:	e9 81       	ldd	r30, Y+1	; 0x01
    1f92:	fa 81       	ldd	r31, Y+2	; 0x02
    1f94:	83 85       	ldd	r24, Z+11	; 0x0b
    1f96:	94 85       	ldd	r25, Z+12	; 0x0c
    1f98:	11 96       	adiw	r26, 0x01	; 1
    1f9a:	9c 93       	st	X, r25
    1f9c:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 *
		 */
		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    1f9e:	af e4       	ldi	r26, 0x4F	; 79
    1fa0:	b0 e0       	ldi	r27, 0x00	; 0
    1fa2:	e9 81       	ldd	r30, Y+1	; 0x01
    1fa4:	fa 81       	ldd	r31, Y+2	; 0x02
    1fa6:	84 81       	ldd	r24, Z+4	; 0x04
    1fa8:	88 2f       	mov	r24, r24
    1faa:	90 e0       	ldi	r25, 0x00	; 0
    1fac:	00 24       	eor	r0, r0
    1fae:	96 95       	lsr	r25
    1fb0:	87 95       	ror	r24
    1fb2:	07 94       	ror	r0
    1fb4:	96 95       	lsr	r25
    1fb6:	87 95       	ror	r24
    1fb8:	07 94       	ror	r0
    1fba:	98 2f       	mov	r25, r24
    1fbc:	80 2d       	mov	r24, r0
    1fbe:	28 2f       	mov	r18, r24
    1fc0:	e9 81       	ldd	r30, Y+1	; 0x01
    1fc2:	fa 81       	ldd	r31, Y+2	; 0x02
    1fc4:	87 81       	ldd	r24, Z+7	; 0x07
    1fc6:	88 2f       	mov	r24, r24
    1fc8:	90 e0       	ldi	r25, 0x00	; 0
    1fca:	82 95       	swap	r24
    1fcc:	92 95       	swap	r25
    1fce:	90 7f       	andi	r25, 0xF0	; 240
    1fd0:	98 27       	eor	r25, r24
    1fd2:	80 7f       	andi	r24, 0xF0	; 240
    1fd4:	98 27       	eor	r25, r24
    1fd6:	28 2b       	or	r18, r24
    1fd8:	e9 81       	ldd	r30, Y+1	; 0x01
    1fda:	fa 81       	ldd	r31, Y+2	; 0x02
    1fdc:	82 85       	ldd	r24, Z+10	; 0x0a
    1fde:	88 2f       	mov	r24, r24
    1fe0:	90 e0       	ldi	r25, 0x00	; 0
    1fe2:	88 0f       	add	r24, r24
    1fe4:	99 1f       	adc	r25, r25
    1fe6:	88 0f       	add	r24, r24
    1fe8:	99 1f       	adc	r25, r25
    1fea:	82 2b       	or	r24, r18
    1fec:	82 60       	ori	r24, 0x02	; 2
    1fee:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM1C0) | (1<<WGM11);

		TCCR1B = (1<<WGM13) | (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    1ff0:	ae e4       	ldi	r26, 0x4E	; 78
    1ff2:	b0 e0       	ldi	r27, 0x00	; 0
    1ff4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ff6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ff8:	80 81       	ld	r24, Z
    1ffa:	88 61       	ori	r24, 0x18	; 24
    1ffc:	8c 93       	st	X, r24
	}
}
    1ffe:	0f 90       	pop	r0
    2000:	0f 90       	pop	r0
    2002:	cf 91       	pop	r28
    2004:	df 91       	pop	r29
    2006:	08 95       	ret

00002008 <TIMER1_resetTimer>:

/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER1_resetTimer(void)
{
    2008:	df 93       	push	r29
    200a:	cf 93       	push	r28
    200c:	cd b7       	in	r28, 0x3d	; 61
    200e:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    2010:	ec e4       	ldi	r30, 0x4C	; 76
    2012:	f0 e0       	ldi	r31, 0x00	; 0
    2014:	11 82       	std	Z+1, r1	; 0x01
    2016:	10 82       	st	Z, r1
}
    2018:	cf 91       	pop	r28
    201a:	df 91       	pop	r29
    201c:	08 95       	ret

0000201e <TIMER1_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_stopTimer(void)
{
    201e:	df 93       	push	r29
    2020:	cf 93       	push	r28
    2022:	cd b7       	in	r28, 0x3d	; 61
    2024:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2026:	ae e4       	ldi	r26, 0x4E	; 78
    2028:	b0 e0       	ldi	r27, 0x00	; 0
    202a:	ee e4       	ldi	r30, 0x4E	; 78
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	80 81       	ld	r24, Z
    2030:	88 7f       	andi	r24, 0xF8	; 248
    2032:	8c 93       	st	X, r24
}
    2034:	cf 91       	pop	r28
    2036:	df 91       	pop	r29
    2038:	08 95       	ret

0000203a <TIMER1_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_restartTimer(void)
{
    203a:	df 93       	push	r29
    203c:	cf 93       	push	r28
    203e:	cd b7       	in	r28, 0x3d	; 61
    2040:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2042:	ae e4       	ldi	r26, 0x4E	; 78
    2044:	b0 e0       	ldi	r27, 0x00	; 0
    2046:	ee e4       	ldi	r30, 0x4E	; 78
    2048:	f0 e0       	ldi	r31, 0x00	; 0
    204a:	80 81       	ld	r24, Z
    204c:	88 7f       	andi	r24, 0xF8	; 248
    204e:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR1B |= ( g_T1clock << CS10) ;
    2050:	ae e4       	ldi	r26, 0x4E	; 78
    2052:	b0 e0       	ldi	r27, 0x00	; 0
    2054:	ee e4       	ldi	r30, 0x4E	; 78
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	90 81       	ld	r25, Z
    205a:	80 91 8f 02 	lds	r24, 0x028F
    205e:	89 2b       	or	r24, r25
    2060:	8c 93       	st	X, r24
}
    2062:	cf 91       	pop	r28
    2064:	df 91       	pop	r29
    2066:	08 95       	ret

00002068 <TIMER1_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER1_Ticks(const uint16 Ticks1A, const uint16 Ticks1B)
{
    2068:	df 93       	push	r29
    206a:	cf 93       	push	r28
    206c:	00 d0       	rcall	.+0      	; 0x206e <TIMER1_Ticks+0x6>
    206e:	00 d0       	rcall	.+0      	; 0x2070 <TIMER1_Ticks+0x8>
    2070:	cd b7       	in	r28, 0x3d	; 61
    2072:	de b7       	in	r29, 0x3e	; 62
    2074:	9a 83       	std	Y+2, r25	; 0x02
    2076:	89 83       	std	Y+1, r24	; 0x01
    2078:	7c 83       	std	Y+4, r23	; 0x04
    207a:	6b 83       	std	Y+3, r22	; 0x03
	OCR1A = Ticks1A;
    207c:	ea e4       	ldi	r30, 0x4A	; 74
    207e:	f0 e0       	ldi	r31, 0x00	; 0
    2080:	89 81       	ldd	r24, Y+1	; 0x01
    2082:	9a 81       	ldd	r25, Y+2	; 0x02
    2084:	91 83       	std	Z+1, r25	; 0x01
    2086:	80 83       	st	Z, r24
	OCR1B = Ticks1B;
    2088:	e8 e4       	ldi	r30, 0x48	; 72
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	8b 81       	ldd	r24, Y+3	; 0x03
    208e:	9c 81       	ldd	r25, Y+4	; 0x04
    2090:	91 83       	std	Z+1, r25	; 0x01
    2092:	80 83       	st	Z, r24
}
    2094:	0f 90       	pop	r0
    2096:	0f 90       	pop	r0
    2098:	0f 90       	pop	r0
    209a:	0f 90       	pop	r0
    209c:	cf 91       	pop	r28
    209e:	df 91       	pop	r29
    20a0:	08 95       	ret

000020a2 <TIMER1_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER1_setCallBack(void(*a_ptr)(void))
{
    20a2:	df 93       	push	r29
    20a4:	cf 93       	push	r28
    20a6:	00 d0       	rcall	.+0      	; 0x20a8 <TIMER1_setCallBack+0x6>
    20a8:	cd b7       	in	r28, 0x3d	; 61
    20aa:	de b7       	in	r29, 0x3e	; 62
    20ac:	9a 83       	std	Y+2, r25	; 0x02
    20ae:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER1_callBackPtr = a_ptr;
    20b0:	89 81       	ldd	r24, Y+1	; 0x01
    20b2:	9a 81       	ldd	r25, Y+2	; 0x02
    20b4:	90 93 8b 02 	sts	0x028B, r25
    20b8:	80 93 8a 02 	sts	0x028A, r24
}
    20bc:	0f 90       	pop	r0
    20be:	0f 90       	pop	r0
    20c0:	cf 91       	pop	r28
    20c2:	df 91       	pop	r29
    20c4:	08 95       	ret

000020c6 <TIMER1_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER1_deinit (void)
{
    20c6:	df 93       	push	r29
    20c8:	cf 93       	push	r28
    20ca:	cd b7       	in	r28, 0x3d	; 61
    20cc:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    20ce:	ef e4       	ldi	r30, 0x4F	; 79
    20d0:	f0 e0       	ldi	r31, 0x00	; 0
    20d2:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    20d4:	ee e4       	ldi	r30, 0x4E	; 78
    20d6:	f0 e0       	ldi	r31, 0x00	; 0
    20d8:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    20da:	ea e7       	ldi	r30, 0x7A	; 122
    20dc:	f0 e0       	ldi	r31, 0x00	; 0
    20de:	10 82       	st	Z, r1
}
    20e0:	cf 91       	pop	r28
    20e2:	df 91       	pop	r29
    20e4:	08 95       	ret

000020e6 <TIMER3_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER3_init(TIMER_ConfigType *Config_ptr)
{
    20e6:	df 93       	push	r29
    20e8:	cf 93       	push	r28
    20ea:	00 d0       	rcall	.+0      	; 0x20ec <TIMER3_init+0x6>
    20ec:	cd b7       	in	r28, 0x3d	; 61
    20ee:	de b7       	in	r29, 0x3e	; 62
    20f0:	9a 83       	std	Y+2, r25	; 0x02
    20f2:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T3clock = Config_ptr->clock ;
    20f4:	e9 81       	ldd	r30, Y+1	; 0x01
    20f6:	fa 81       	ldd	r31, Y+2	; 0x02
    20f8:	80 81       	ld	r24, Z
    20fa:	80 93 91 02 	sts	0x0291, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    20fe:	e9 81       	ldd	r30, Y+1	; 0x01
    2100:	fa 81       	ldd	r31, Y+2	; 0x02
    2102:	81 81       	ldd	r24, Z+1	; 0x01
    2104:	88 23       	and	r24, r24
    2106:	b1 f4       	brne	.+44     	; 0x2134 <TIMER3_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT3 = 0;
    2108:	e8 e8       	ldi	r30, 0x88	; 136
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	11 82       	std	Z+1, r1	; 0x01
    210e:	10 82       	st	Z, r1

		/*  Enable TIMER3 Overflow Interrupt */
		TIMSK |= (1<<TOIE3);
    2110:	a7 e5       	ldi	r26, 0x57	; 87
    2112:	b0 e0       	ldi	r27, 0x00	; 0
    2114:	e7 e5       	ldi	r30, 0x57	; 87
    2116:	f0 e0       	ldi	r31, 0x00	; 0
    2118:	80 81       	ld	r24, Z
    211a:	84 60       	ori	r24, 0x04	; 4
    211c:	8c 93       	st	X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 FOC3A FOC3B WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 */

		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C) ;
    211e:	ec e8       	ldi	r30, 0x8C	; 140
    2120:	f0 e0       	ldi	r31, 0x00	; 0
    2122:	80 ee       	ldi	r24, 0xE0	; 224
    2124:	80 83       	st	Z, r24
		TCCR3B = ((Config_ptr->clock) << CS30) ;
    2126:	aa e8       	ldi	r26, 0x8A	; 138
    2128:	b0 e0       	ldi	r27, 0x00	; 0
    212a:	e9 81       	ldd	r30, Y+1	; 0x01
    212c:	fa 81       	ldd	r31, Y+2	; 0x02
    212e:	80 81       	ld	r24, Z
    2130:	8c 93       	st	X, r24
    2132:	64 c1       	rjmp	.+712    	; 0x23fc <TIMER3_init+0x316>
	}

	/* Set TIMER3 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    2134:	e9 81       	ldd	r30, Y+1	; 0x01
    2136:	fa 81       	ldd	r31, Y+2	; 0x02
    2138:	81 81       	ldd	r24, Z+1	; 0x01
    213a:	82 30       	cpi	r24, 0x02	; 2
    213c:	09 f0       	breq	.+2      	; 0x2140 <TIMER3_init+0x5a>
    213e:	6f c0       	rjmp	.+222    	; 0x221e <TIMER3_init+0x138>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    2140:	a2 e2       	ldi	r26, 0x22	; 34
    2142:	b0 e0       	ldi	r27, 0x00	; 0
    2144:	e2 e2       	ldi	r30, 0x22	; 34
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	80 81       	ld	r24, Z
    214a:	88 60       	ori	r24, 0x08	; 8
    214c:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    214e:	a2 e2       	ldi	r26, 0x22	; 34
    2150:	b0 e0       	ldi	r27, 0x00	; 0
    2152:	e2 e2       	ldi	r30, 0x22	; 34
    2154:	f0 e0       	ldi	r31, 0x00	; 0
    2156:	80 81       	ld	r24, Z
    2158:	80 61       	ori	r24, 0x10	; 16
    215a:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    215c:	a2 e2       	ldi	r26, 0x22	; 34
    215e:	b0 e0       	ldi	r27, 0x00	; 0
    2160:	e2 e2       	ldi	r30, 0x22	; 34
    2162:	f0 e0       	ldi	r31, 0x00	; 0
    2164:	80 81       	ld	r24, Z
    2166:	80 62       	ori	r24, 0x20	; 32
    2168:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    216a:	a7 e5       	ldi	r26, 0x57	; 87
    216c:	b0 e0       	ldi	r27, 0x00	; 0
    216e:	e7 e5       	ldi	r30, 0x57	; 87
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	80 81       	ld	r24, Z
    2174:	8a 61       	ori	r24, 0x1A	; 26
    2176:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    2178:	e8 e8       	ldi	r30, 0x88	; 136
    217a:	f0 e0       	ldi	r31, 0x00	; 0
    217c:	11 82       	std	Z+1, r1	; 0x01
    217e:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    2180:	a6 e8       	ldi	r26, 0x86	; 134
    2182:	b0 e0       	ldi	r27, 0x00	; 0
    2184:	e9 81       	ldd	r30, Y+1	; 0x01
    2186:	fa 81       	ldd	r31, Y+2	; 0x02
    2188:	82 81       	ldd	r24, Z+2	; 0x02
    218a:	93 81       	ldd	r25, Z+3	; 0x03
    218c:	11 96       	adiw	r26, 0x01	; 1
    218e:	9c 93       	st	X, r25
    2190:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2192:	a4 e8       	ldi	r26, 0x84	; 132
    2194:	b0 e0       	ldi	r27, 0x00	; 0
    2196:	e9 81       	ldd	r30, Y+1	; 0x01
    2198:	fa 81       	ldd	r31, Y+2	; 0x02
    219a:	85 81       	ldd	r24, Z+5	; 0x05
    219c:	96 81       	ldd	r25, Z+6	; 0x06
    219e:	11 96       	adiw	r26, 0x01	; 1
    21a0:	9c 93       	st	X, r25
    21a2:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    21a4:	a2 e8       	ldi	r26, 0x82	; 130
    21a6:	b0 e0       	ldi	r27, 0x00	; 0
    21a8:	e9 81       	ldd	r30, Y+1	; 0x01
    21aa:	fa 81       	ldd	r31, Y+2	; 0x02
    21ac:	80 85       	ldd	r24, Z+8	; 0x08
    21ae:	91 85       	ldd	r25, Z+9	; 0x09
    21b0:	11 96       	adiw	r26, 0x01	; 1
    21b2:	9c 93       	st	X, r25
    21b4:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    21b6:	ab e8       	ldi	r26, 0x8B	; 139
    21b8:	b0 e0       	ldi	r27, 0x00	; 0
    21ba:	e9 81       	ldd	r30, Y+1	; 0x01
    21bc:	fa 81       	ldd	r31, Y+2	; 0x02
    21be:	84 81       	ldd	r24, Z+4	; 0x04
    21c0:	88 2f       	mov	r24, r24
    21c2:	90 e0       	ldi	r25, 0x00	; 0
    21c4:	00 24       	eor	r0, r0
    21c6:	96 95       	lsr	r25
    21c8:	87 95       	ror	r24
    21ca:	07 94       	ror	r0
    21cc:	96 95       	lsr	r25
    21ce:	87 95       	ror	r24
    21d0:	07 94       	ror	r0
    21d2:	98 2f       	mov	r25, r24
    21d4:	80 2d       	mov	r24, r0
    21d6:	28 2f       	mov	r18, r24
    21d8:	e9 81       	ldd	r30, Y+1	; 0x01
    21da:	fa 81       	ldd	r31, Y+2	; 0x02
    21dc:	87 81       	ldd	r24, Z+7	; 0x07
    21de:	88 2f       	mov	r24, r24
    21e0:	90 e0       	ldi	r25, 0x00	; 0
    21e2:	82 95       	swap	r24
    21e4:	92 95       	swap	r25
    21e6:	90 7f       	andi	r25, 0xF0	; 240
    21e8:	98 27       	eor	r25, r24
    21ea:	80 7f       	andi	r24, 0xF0	; 240
    21ec:	98 27       	eor	r25, r24
    21ee:	28 2b       	or	r18, r24
    21f0:	e9 81       	ldd	r30, Y+1	; 0x01
    21f2:	fa 81       	ldd	r31, Y+2	; 0x02
    21f4:	82 85       	ldd	r24, Z+10	; 0x0a
    21f6:	88 2f       	mov	r24, r24
    21f8:	90 e0       	ldi	r25, 0x00	; 0
    21fa:	88 0f       	add	r24, r24
    21fc:	99 1f       	adc	r25, r25
    21fe:	88 0f       	add	r24, r24
    2200:	99 1f       	adc	r25, r25
    2202:	82 2b       	or	r24, r18
    2204:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2206:	aa e8       	ldi	r26, 0x8A	; 138
    2208:	b0 e0       	ldi	r27, 0x00	; 0
    220a:	e9 81       	ldd	r30, Y+1	; 0x01
    220c:	fa 81       	ldd	r31, Y+2	; 0x02
    220e:	80 81       	ld	r24, Z
    2210:	88 61       	ori	r24, 0x18	; 24
    2212:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    2214:	ec e8       	ldi	r30, 0x8C	; 140
    2216:	f0 e0       	ldi	r31, 0x00	; 0
    2218:	80 ee       	ldi	r24, 0xE0	; 224
    221a:	80 83       	st	Z, r24
    221c:	ef c0       	rjmp	.+478    	; 0x23fc <TIMER3_init+0x316>
	}

	/* Set TIMER3 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    221e:	e9 81       	ldd	r30, Y+1	; 0x01
    2220:	fa 81       	ldd	r31, Y+2	; 0x02
    2222:	81 81       	ldd	r24, Z+1	; 0x01
    2224:	81 30       	cpi	r24, 0x01	; 1
    2226:	09 f0       	breq	.+2      	; 0x222a <TIMER3_init+0x144>
    2228:	6f c0       	rjmp	.+222    	; 0x2308 <TIMER3_init+0x222>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    222a:	a2 e2       	ldi	r26, 0x22	; 34
    222c:	b0 e0       	ldi	r27, 0x00	; 0
    222e:	e2 e2       	ldi	r30, 0x22	; 34
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	88 60       	ori	r24, 0x08	; 8
    2236:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2238:	a2 e2       	ldi	r26, 0x22	; 34
    223a:	b0 e0       	ldi	r27, 0x00	; 0
    223c:	e2 e2       	ldi	r30, 0x22	; 34
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	80 81       	ld	r24, Z
    2242:	80 61       	ori	r24, 0x10	; 16
    2244:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2246:	a2 e2       	ldi	r26, 0x22	; 34
    2248:	b0 e0       	ldi	r27, 0x00	; 0
    224a:	e2 e2       	ldi	r30, 0x22	; 34
    224c:	f0 e0       	ldi	r31, 0x00	; 0
    224e:	80 81       	ld	r24, Z
    2250:	80 62       	ori	r24, 0x20	; 32
    2252:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    2254:	a7 e5       	ldi	r26, 0x57	; 87
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	e7 e5       	ldi	r30, 0x57	; 87
    225a:	f0 e0       	ldi	r31, 0x00	; 0
    225c:	80 81       	ld	r24, Z
    225e:	8a 61       	ori	r24, 0x1A	; 26
    2260:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    2262:	e8 e8       	ldi	r30, 0x88	; 136
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	11 82       	std	Z+1, r1	; 0x01
    2268:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    226a:	a6 e8       	ldi	r26, 0x86	; 134
    226c:	b0 e0       	ldi	r27, 0x00	; 0
    226e:	e9 81       	ldd	r30, Y+1	; 0x01
    2270:	fa 81       	ldd	r31, Y+2	; 0x02
    2272:	82 81       	ldd	r24, Z+2	; 0x02
    2274:	93 81       	ldd	r25, Z+3	; 0x03
    2276:	11 96       	adiw	r26, 0x01	; 1
    2278:	9c 93       	st	X, r25
    227a:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    227c:	a4 e8       	ldi	r26, 0x84	; 132
    227e:	b0 e0       	ldi	r27, 0x00	; 0
    2280:	e9 81       	ldd	r30, Y+1	; 0x01
    2282:	fa 81       	ldd	r31, Y+2	; 0x02
    2284:	85 81       	ldd	r24, Z+5	; 0x05
    2286:	96 81       	ldd	r25, Z+6	; 0x06
    2288:	11 96       	adiw	r26, 0x01	; 1
    228a:	9c 93       	st	X, r25
    228c:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    228e:	a2 e8       	ldi	r26, 0x82	; 130
    2290:	b0 e0       	ldi	r27, 0x00	; 0
    2292:	e9 81       	ldd	r30, Y+1	; 0x01
    2294:	fa 81       	ldd	r31, Y+2	; 0x02
    2296:	80 85       	ldd	r24, Z+8	; 0x08
    2298:	91 85       	ldd	r25, Z+9	; 0x09
    229a:	11 96       	adiw	r26, 0x01	; 1
    229c:	9c 93       	st	X, r25
    229e:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    22a0:	ab e8       	ldi	r26, 0x8B	; 139
    22a2:	b0 e0       	ldi	r27, 0x00	; 0
    22a4:	e9 81       	ldd	r30, Y+1	; 0x01
    22a6:	fa 81       	ldd	r31, Y+2	; 0x02
    22a8:	84 81       	ldd	r24, Z+4	; 0x04
    22aa:	88 2f       	mov	r24, r24
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	00 24       	eor	r0, r0
    22b0:	96 95       	lsr	r25
    22b2:	87 95       	ror	r24
    22b4:	07 94       	ror	r0
    22b6:	96 95       	lsr	r25
    22b8:	87 95       	ror	r24
    22ba:	07 94       	ror	r0
    22bc:	98 2f       	mov	r25, r24
    22be:	80 2d       	mov	r24, r0
    22c0:	28 2f       	mov	r18, r24
    22c2:	e9 81       	ldd	r30, Y+1	; 0x01
    22c4:	fa 81       	ldd	r31, Y+2	; 0x02
    22c6:	87 81       	ldd	r24, Z+7	; 0x07
    22c8:	88 2f       	mov	r24, r24
    22ca:	90 e0       	ldi	r25, 0x00	; 0
    22cc:	82 95       	swap	r24
    22ce:	92 95       	swap	r25
    22d0:	90 7f       	andi	r25, 0xF0	; 240
    22d2:	98 27       	eor	r25, r24
    22d4:	80 7f       	andi	r24, 0xF0	; 240
    22d6:	98 27       	eor	r25, r24
    22d8:	28 2b       	or	r18, r24
    22da:	e9 81       	ldd	r30, Y+1	; 0x01
    22dc:	fa 81       	ldd	r31, Y+2	; 0x02
    22de:	82 85       	ldd	r24, Z+10	; 0x0a
    22e0:	88 2f       	mov	r24, r24
    22e2:	90 e0       	ldi	r25, 0x00	; 0
    22e4:	88 0f       	add	r24, r24
    22e6:	99 1f       	adc	r25, r25
    22e8:	88 0f       	add	r24, r24
    22ea:	99 1f       	adc	r25, r25
    22ec:	82 2b       	or	r24, r18
    22ee:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    22f0:	aa e8       	ldi	r26, 0x8A	; 138
    22f2:	b0 e0       	ldi	r27, 0x00	; 0
    22f4:	e9 81       	ldd	r30, Y+1	; 0x01
    22f6:	fa 81       	ldd	r31, Y+2	; 0x02
    22f8:	80 81       	ld	r24, Z
    22fa:	88 60       	ori	r24, 0x08	; 8
    22fc:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    22fe:	ec e8       	ldi	r30, 0x8C	; 140
    2300:	f0 e0       	ldi	r31, 0x00	; 0
    2302:	80 ee       	ldi	r24, 0xE0	; 224
    2304:	80 83       	st	Z, r24
    2306:	7a c0       	rjmp	.+244    	; 0x23fc <TIMER3_init+0x316>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    2308:	e9 81       	ldd	r30, Y+1	; 0x01
    230a:	fa 81       	ldd	r31, Y+2	; 0x02
    230c:	81 81       	ldd	r24, Z+1	; 0x01
    230e:	83 30       	cpi	r24, 0x03	; 3
    2310:	09 f0       	breq	.+2      	; 0x2314 <TIMER3_init+0x22e>
    2312:	74 c0       	rjmp	.+232    	; 0x23fc <TIMER3_init+0x316>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    2314:	a2 e2       	ldi	r26, 0x22	; 34
    2316:	b0 e0       	ldi	r27, 0x00	; 0
    2318:	e2 e2       	ldi	r30, 0x22	; 34
    231a:	f0 e0       	ldi	r31, 0x00	; 0
    231c:	80 81       	ld	r24, Z
    231e:	88 60       	ori	r24, 0x08	; 8
    2320:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2322:	a2 e2       	ldi	r26, 0x22	; 34
    2324:	b0 e0       	ldi	r27, 0x00	; 0
    2326:	e2 e2       	ldi	r30, 0x22	; 34
    2328:	f0 e0       	ldi	r31, 0x00	; 0
    232a:	80 81       	ld	r24, Z
    232c:	80 61       	ori	r24, 0x10	; 16
    232e:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2330:	a2 e2       	ldi	r26, 0x22	; 34
    2332:	b0 e0       	ldi	r27, 0x00	; 0
    2334:	e2 e2       	ldi	r30, 0x22	; 34
    2336:	f0 e0       	ldi	r31, 0x00	; 0
    2338:	80 81       	ld	r24, Z
    233a:	80 62       	ori	r24, 0x20	; 32
    233c:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    233e:	a7 e5       	ldi	r26, 0x57	; 87
    2340:	b0 e0       	ldi	r27, 0x00	; 0
    2342:	e7 e5       	ldi	r30, 0x57	; 87
    2344:	f0 e0       	ldi	r31, 0x00	; 0
    2346:	80 81       	ld	r24, Z
    2348:	8a 61       	ori	r24, 0x1A	; 26
    234a:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    234c:	e8 e8       	ldi	r30, 0x88	; 136
    234e:	f0 e0       	ldi	r31, 0x00	; 0
    2350:	11 82       	std	Z+1, r1	; 0x01
    2352:	10 82       	st	Z, r1

		/* Duty Cycle Value for Channel A */
		OCR3A = Config_ptr->OCRValue;
    2354:	a6 e8       	ldi	r26, 0x86	; 134
    2356:	b0 e0       	ldi	r27, 0x00	; 0
    2358:	e9 81       	ldd	r30, Y+1	; 0x01
    235a:	fa 81       	ldd	r31, Y+2	; 0x02
    235c:	82 81       	ldd	r24, Z+2	; 0x02
    235e:	93 81       	ldd	r25, Z+3	; 0x03
    2360:	11 96       	adiw	r26, 0x01	; 1
    2362:	9c 93       	st	X, r25
    2364:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2366:	a4 e8       	ldi	r26, 0x84	; 132
    2368:	b0 e0       	ldi	r27, 0x00	; 0
    236a:	e9 81       	ldd	r30, Y+1	; 0x01
    236c:	fa 81       	ldd	r31, Y+2	; 0x02
    236e:	85 81       	ldd	r24, Z+5	; 0x05
    2370:	96 81       	ldd	r25, Z+6	; 0x06
    2372:	11 96       	adiw	r26, 0x01	; 1
    2374:	9c 93       	st	X, r25
    2376:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    2378:	a2 e8       	ldi	r26, 0x82	; 130
    237a:	b0 e0       	ldi	r27, 0x00	; 0
    237c:	e9 81       	ldd	r30, Y+1	; 0x01
    237e:	fa 81       	ldd	r31, Y+2	; 0x02
    2380:	80 85       	ldd	r24, Z+8	; 0x08
    2382:	91 85       	ldd	r25, Z+9	; 0x09
    2384:	11 96       	adiw	r26, 0x01	; 1
    2386:	9c 93       	st	X, r25
    2388:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR3 = Config_ptr->ICR1Value;
    238a:	a0 e8       	ldi	r26, 0x80	; 128
    238c:	b0 e0       	ldi	r27, 0x00	; 0
    238e:	e9 81       	ldd	r30, Y+1	; 0x01
    2390:	fa 81       	ldd	r31, Y+2	; 0x02
    2392:	83 85       	ldd	r24, Z+11	; 0x0b
    2394:	94 85       	ldd	r25, Z+12	; 0x0c
    2396:	11 96       	adiw	r26, 0x01	; 1
    2398:	9c 93       	st	X, r25
    239a:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 *
		 */
		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0)
    239c:	ab e8       	ldi	r26, 0x8B	; 139
    239e:	b0 e0       	ldi	r27, 0x00	; 0
    23a0:	e9 81       	ldd	r30, Y+1	; 0x01
    23a2:	fa 81       	ldd	r31, Y+2	; 0x02
    23a4:	84 81       	ldd	r24, Z+4	; 0x04
    23a6:	88 2f       	mov	r24, r24
    23a8:	90 e0       	ldi	r25, 0x00	; 0
    23aa:	00 24       	eor	r0, r0
    23ac:	96 95       	lsr	r25
    23ae:	87 95       	ror	r24
    23b0:	07 94       	ror	r0
    23b2:	96 95       	lsr	r25
    23b4:	87 95       	ror	r24
    23b6:	07 94       	ror	r0
    23b8:	98 2f       	mov	r25, r24
    23ba:	80 2d       	mov	r24, r0
    23bc:	28 2f       	mov	r18, r24
    23be:	e9 81       	ldd	r30, Y+1	; 0x01
    23c0:	fa 81       	ldd	r31, Y+2	; 0x02
    23c2:	87 81       	ldd	r24, Z+7	; 0x07
    23c4:	88 2f       	mov	r24, r24
    23c6:	90 e0       	ldi	r25, 0x00	; 0
    23c8:	82 95       	swap	r24
    23ca:	92 95       	swap	r25
    23cc:	90 7f       	andi	r25, 0xF0	; 240
    23ce:	98 27       	eor	r25, r24
    23d0:	80 7f       	andi	r24, 0xF0	; 240
    23d2:	98 27       	eor	r25, r24
    23d4:	28 2b       	or	r18, r24
    23d6:	e9 81       	ldd	r30, Y+1	; 0x01
    23d8:	fa 81       	ldd	r31, Y+2	; 0x02
    23da:	82 85       	ldd	r24, Z+10	; 0x0a
    23dc:	88 2f       	mov	r24, r24
    23de:	90 e0       	ldi	r25, 0x00	; 0
    23e0:	88 0f       	add	r24, r24
    23e2:	99 1f       	adc	r25, r25
    23e4:	88 0f       	add	r24, r24
    23e6:	99 1f       	adc	r25, r25
    23e8:	82 2b       	or	r24, r18
    23ea:	82 60       	ori	r24, 0x02	; 2
    23ec:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM3C0) | (1<<WGM31);

		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    23ee:	aa e8       	ldi	r26, 0x8A	; 138
    23f0:	b0 e0       	ldi	r27, 0x00	; 0
    23f2:	e9 81       	ldd	r30, Y+1	; 0x01
    23f4:	fa 81       	ldd	r31, Y+2	; 0x02
    23f6:	80 81       	ld	r24, Z
    23f8:	88 61       	ori	r24, 0x18	; 24
    23fa:	8c 93       	st	X, r24
	}
}
    23fc:	0f 90       	pop	r0
    23fe:	0f 90       	pop	r0
    2400:	cf 91       	pop	r28
    2402:	df 91       	pop	r29
    2404:	08 95       	ret

00002406 <TIMER3_resetTimer>:
/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER3_resetTimer(void)
{
    2406:	df 93       	push	r29
    2408:	cf 93       	push	r28
    240a:	cd b7       	in	r28, 0x3d	; 61
    240c:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    240e:	e8 e8       	ldi	r30, 0x88	; 136
    2410:	f0 e0       	ldi	r31, 0x00	; 0
    2412:	11 82       	std	Z+1, r1	; 0x01
    2414:	10 82       	st	Z, r1
}
    2416:	cf 91       	pop	r28
    2418:	df 91       	pop	r29
    241a:	08 95       	ret

0000241c <TIMER3_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_stopTimer(void)
{
    241c:	df 93       	push	r29
    241e:	cf 93       	push	r28
    2420:	cd b7       	in	r28, 0x3d	; 61
    2422:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    2424:	aa e8       	ldi	r26, 0x8A	; 138
    2426:	b0 e0       	ldi	r27, 0x00	; 0
    2428:	ea e8       	ldi	r30, 0x8A	; 138
    242a:	f0 e0       	ldi	r31, 0x00	; 0
    242c:	80 81       	ld	r24, Z
    242e:	88 7f       	andi	r24, 0xF8	; 248
    2430:	8c 93       	st	X, r24
}
    2432:	cf 91       	pop	r28
    2434:	df 91       	pop	r29
    2436:	08 95       	ret

00002438 <TIMER3_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_restartTimer(void)
{
    2438:	df 93       	push	r29
    243a:	cf 93       	push	r28
    243c:	cd b7       	in	r28, 0x3d	; 61
    243e:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    2440:	aa e8       	ldi	r26, 0x8A	; 138
    2442:	b0 e0       	ldi	r27, 0x00	; 0
    2444:	ea e8       	ldi	r30, 0x8A	; 138
    2446:	f0 e0       	ldi	r31, 0x00	; 0
    2448:	80 81       	ld	r24, Z
    244a:	88 7f       	andi	r24, 0xF8	; 248
    244c:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR3B |= ( g_T3clock << CS30) ;
    244e:	aa e8       	ldi	r26, 0x8A	; 138
    2450:	b0 e0       	ldi	r27, 0x00	; 0
    2452:	ea e8       	ldi	r30, 0x8A	; 138
    2454:	f0 e0       	ldi	r31, 0x00	; 0
    2456:	90 81       	ld	r25, Z
    2458:	80 91 91 02 	lds	r24, 0x0291
    245c:	89 2b       	or	r24, r25
    245e:	8c 93       	st	X, r24
}
    2460:	cf 91       	pop	r28
    2462:	df 91       	pop	r29
    2464:	08 95       	ret

00002466 <TIMER3_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER3_Ticks(const uint16 Ticks3A, const uint16 Ticks3B)
{
    2466:	df 93       	push	r29
    2468:	cf 93       	push	r28
    246a:	00 d0       	rcall	.+0      	; 0x246c <TIMER3_Ticks+0x6>
    246c:	00 d0       	rcall	.+0      	; 0x246e <TIMER3_Ticks+0x8>
    246e:	cd b7       	in	r28, 0x3d	; 61
    2470:	de b7       	in	r29, 0x3e	; 62
    2472:	9a 83       	std	Y+2, r25	; 0x02
    2474:	89 83       	std	Y+1, r24	; 0x01
    2476:	7c 83       	std	Y+4, r23	; 0x04
    2478:	6b 83       	std	Y+3, r22	; 0x03
	OCR3A = Ticks3A;
    247a:	e6 e8       	ldi	r30, 0x86	; 134
    247c:	f0 e0       	ldi	r31, 0x00	; 0
    247e:	89 81       	ldd	r24, Y+1	; 0x01
    2480:	9a 81       	ldd	r25, Y+2	; 0x02
    2482:	91 83       	std	Z+1, r25	; 0x01
    2484:	80 83       	st	Z, r24
	OCR3B = Ticks3B;
    2486:	e4 e8       	ldi	r30, 0x84	; 132
    2488:	f0 e0       	ldi	r31, 0x00	; 0
    248a:	8b 81       	ldd	r24, Y+3	; 0x03
    248c:	9c 81       	ldd	r25, Y+4	; 0x04
    248e:	91 83       	std	Z+1, r25	; 0x01
    2490:	80 83       	st	Z, r24
}
    2492:	0f 90       	pop	r0
    2494:	0f 90       	pop	r0
    2496:	0f 90       	pop	r0
    2498:	0f 90       	pop	r0
    249a:	cf 91       	pop	r28
    249c:	df 91       	pop	r29
    249e:	08 95       	ret

000024a0 <TIMER3_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER3_setCallBack(void(*a_ptr)(void))
{
    24a0:	df 93       	push	r29
    24a2:	cf 93       	push	r28
    24a4:	00 d0       	rcall	.+0      	; 0x24a6 <TIMER3_setCallBack+0x6>
    24a6:	cd b7       	in	r28, 0x3d	; 61
    24a8:	de b7       	in	r29, 0x3e	; 62
    24aa:	9a 83       	std	Y+2, r25	; 0x02
    24ac:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER3_callBackPtr = a_ptr;
    24ae:	89 81       	ldd	r24, Y+1	; 0x01
    24b0:	9a 81       	ldd	r25, Y+2	; 0x02
    24b2:	90 93 8d 02 	sts	0x028D, r25
    24b6:	80 93 8c 02 	sts	0x028C, r24
}
    24ba:	0f 90       	pop	r0
    24bc:	0f 90       	pop	r0
    24be:	cf 91       	pop	r28
    24c0:	df 91       	pop	r29
    24c2:	08 95       	ret

000024c4 <TIMER3_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER3_deinit (void)
{
    24c4:	df 93       	push	r29
    24c6:	cf 93       	push	r28
    24c8:	cd b7       	in	r28, 0x3d	; 61
    24ca:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    24cc:	ef e4       	ldi	r30, 0x4F	; 79
    24ce:	f0 e0       	ldi	r31, 0x00	; 0
    24d0:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    24d2:	ee e4       	ldi	r30, 0x4E	; 78
    24d4:	f0 e0       	ldi	r31, 0x00	; 0
    24d6:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    24d8:	ea e7       	ldi	r30, 0x7A	; 122
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	10 82       	st	Z, r1
}
    24de:	cf 91       	pop	r28
    24e0:	df 91       	pop	r29
    24e2:	08 95       	ret

000024e4 <UART0_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART0_init (const UART_ConfigType *config_ptr)
{
    24e4:	0f 93       	push	r16
    24e6:	1f 93       	push	r17
    24e8:	df 93       	push	r29
    24ea:	cf 93       	push	r28
    24ec:	00 d0       	rcall	.+0      	; 0x24ee <UART0_init+0xa>
    24ee:	cd b7       	in	r28, 0x3d	; 61
    24f0:	de b7       	in	r29, 0x3e	; 62
    24f2:	9a 83       	std	Y+2, r25	; 0x02
    24f4:	89 83       	std	Y+1, r24	; 0x01
	/* U2X0 = 1 for double transmission speed for Asynchronous */
	UCSR0A = (1<<U2X0);
    24f6:	eb e2       	ldi	r30, 0x2B	; 43
    24f8:	f0 e0       	ldi	r31, 0x00	; 0
    24fa:	82 e0       	ldi	r24, 0x02	; 2
    24fc:	80 83       	st	Z, r24
	 - UDRIE0 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN0  = 1 Receiver Enable
	 - TXEN0  = 1 Transmitter Enable
	 - UCSZ02 & RXB80 & TXB80 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
    24fe:	ea e2       	ldi	r30, 0x2A	; 42
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	88 e1       	ldi	r24, 0x18	; 24
    2504:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    2506:	e9 81       	ldd	r30, Y+1	; 0x01
    2508:	fa 81       	ldd	r31, Y+2	; 0x02
    250a:	82 81       	ldd	r24, Z+2	; 0x02
    250c:	87 30       	cpi	r24, 0x07	; 7
    250e:	39 f4       	brne	.+14     	; 0x251e <UART0_init+0x3a>
	{
	UCSR0B |= (1<<UCSZ02) | (1<<RXB80) | (1<<TXB80);
    2510:	aa e2       	ldi	r26, 0x2A	; 42
    2512:	b0 e0       	ldi	r27, 0x00	; 0
    2514:	ea e2       	ldi	r30, 0x2A	; 42
    2516:	f0 e0       	ldi	r31, 0x00	; 0
    2518:	80 81       	ld	r24, Z
    251a:	87 60       	ori	r24, 0x07	; 7
    251c:	8c 93       	st	X, r24
	 - UPM01:0    Parity Mode Selected
	 - USB0S      Stop Bit Selected
	 - UCPOL0   = 0 (Used with the Synchronous operation only)
	 - UCSZ01:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM00) |
    251e:	a5 e9       	ldi	r26, 0x95	; 149
    2520:	b0 e0       	ldi	r27, 0x00	; 0
    2522:	e9 81       	ldd	r30, Y+1	; 0x01
    2524:	fa 81       	ldd	r31, Y+2	; 0x02
    2526:	80 81       	ld	r24, Z
    2528:	88 2f       	mov	r24, r24
    252a:	90 e0       	ldi	r25, 0x00	; 0
    252c:	82 95       	swap	r24
    252e:	92 95       	swap	r25
    2530:	90 7f       	andi	r25, 0xF0	; 240
    2532:	98 27       	eor	r25, r24
    2534:	80 7f       	andi	r24, 0xF0	; 240
    2536:	98 27       	eor	r25, r24
    2538:	28 2f       	mov	r18, r24
    253a:	e9 81       	ldd	r30, Y+1	; 0x01
    253c:	fa 81       	ldd	r31, Y+2	; 0x02
    253e:	81 81       	ldd	r24, Z+1	; 0x01
    2540:	88 2f       	mov	r24, r24
    2542:	90 e0       	ldi	r25, 0x00	; 0
    2544:	88 0f       	add	r24, r24
    2546:	99 1f       	adc	r25, r25
    2548:	88 0f       	add	r24, r24
    254a:	99 1f       	adc	r25, r25
    254c:	88 0f       	add	r24, r24
    254e:	99 1f       	adc	r25, r25
    2550:	28 2b       	or	r18, r24
    2552:	e9 81       	ldd	r30, Y+1	; 0x01
    2554:	fa 81       	ldd	r31, Y+2	; 0x02
    2556:	82 81       	ldd	r24, Z+2	; 0x02
    2558:	88 2f       	mov	r24, r24
    255a:	90 e0       	ldi	r25, 0x00	; 0
    255c:	83 70       	andi	r24, 0x03	; 3
    255e:	90 70       	andi	r25, 0x00	; 0
    2560:	88 0f       	add	r24, r24
    2562:	99 1f       	adc	r25, r25
    2564:	82 2b       	or	r24, r18
    2566:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR0L for the least 8-bits
	 - UBBR0H for the most 4-bits
	 */
	UBRR0L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    2568:	09 e2       	ldi	r16, 0x29	; 41
    256a:	10 e0       	ldi	r17, 0x00	; 0
    256c:	e9 81       	ldd	r30, Y+1	; 0x01
    256e:	fa 81       	ldd	r31, Y+2	; 0x02
    2570:	83 81       	ldd	r24, Z+3	; 0x03
    2572:	94 81       	ldd	r25, Z+4	; 0x04
    2574:	a5 81       	ldd	r26, Z+5	; 0x05
    2576:	b6 81       	ldd	r27, Z+6	; 0x06
    2578:	88 0f       	add	r24, r24
    257a:	99 1f       	adc	r25, r25
    257c:	aa 1f       	adc	r26, r26
    257e:	bb 1f       	adc	r27, r27
    2580:	88 0f       	add	r24, r24
    2582:	99 1f       	adc	r25, r25
    2584:	aa 1f       	adc	r26, r26
    2586:	bb 1f       	adc	r27, r27
    2588:	88 0f       	add	r24, r24
    258a:	99 1f       	adc	r25, r25
    258c:	aa 1f       	adc	r26, r26
    258e:	bb 1f       	adc	r27, r27
    2590:	9c 01       	movw	r18, r24
    2592:	ad 01       	movw	r20, r26
    2594:	80 e0       	ldi	r24, 0x00	; 0
    2596:	92 e1       	ldi	r25, 0x12	; 18
    2598:	aa e7       	ldi	r26, 0x7A	; 122
    259a:	b0 e0       	ldi	r27, 0x00	; 0
    259c:	bc 01       	movw	r22, r24
    259e:	cd 01       	movw	r24, r26
    25a0:	0e 94 62 14 	call	0x28c4	; 0x28c4 <__udivmodsi4>
    25a4:	da 01       	movw	r26, r20
    25a6:	c9 01       	movw	r24, r18
    25a8:	81 50       	subi	r24, 0x01	; 1
    25aa:	f8 01       	movw	r30, r16
    25ac:	80 83       	st	Z, r24
	UBRR0H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    25ae:	00 e9       	ldi	r16, 0x90	; 144
    25b0:	10 e0       	ldi	r17, 0x00	; 0
    25b2:	e9 81       	ldd	r30, Y+1	; 0x01
    25b4:	fa 81       	ldd	r31, Y+2	; 0x02
    25b6:	83 81       	ldd	r24, Z+3	; 0x03
    25b8:	94 81       	ldd	r25, Z+4	; 0x04
    25ba:	a5 81       	ldd	r26, Z+5	; 0x05
    25bc:	b6 81       	ldd	r27, Z+6	; 0x06
    25be:	88 0f       	add	r24, r24
    25c0:	99 1f       	adc	r25, r25
    25c2:	aa 1f       	adc	r26, r26
    25c4:	bb 1f       	adc	r27, r27
    25c6:	88 0f       	add	r24, r24
    25c8:	99 1f       	adc	r25, r25
    25ca:	aa 1f       	adc	r26, r26
    25cc:	bb 1f       	adc	r27, r27
    25ce:	88 0f       	add	r24, r24
    25d0:	99 1f       	adc	r25, r25
    25d2:	aa 1f       	adc	r26, r26
    25d4:	bb 1f       	adc	r27, r27
    25d6:	9c 01       	movw	r18, r24
    25d8:	ad 01       	movw	r20, r26
    25da:	80 e0       	ldi	r24, 0x00	; 0
    25dc:	92 e1       	ldi	r25, 0x12	; 18
    25de:	aa e7       	ldi	r26, 0x7A	; 122
    25e0:	b0 e0       	ldi	r27, 0x00	; 0
    25e2:	bc 01       	movw	r22, r24
    25e4:	cd 01       	movw	r24, r26
    25e6:	0e 94 62 14 	call	0x28c4	; 0x28c4 <__udivmodsi4>
    25ea:	da 01       	movw	r26, r20
    25ec:	c9 01       	movw	r24, r18
    25ee:	01 97       	sbiw	r24, 0x01	; 1
    25f0:	a1 09       	sbc	r26, r1
    25f2:	b1 09       	sbc	r27, r1
    25f4:	89 2f       	mov	r24, r25
    25f6:	9a 2f       	mov	r25, r26
    25f8:	ab 2f       	mov	r26, r27
    25fa:	bb 27       	eor	r27, r27
    25fc:	f8 01       	movw	r30, r16
    25fe:	80 83       	st	Z, r24
}
    2600:	0f 90       	pop	r0
    2602:	0f 90       	pop	r0
    2604:	cf 91       	pop	r28
    2606:	df 91       	pop	r29
    2608:	1f 91       	pop	r17
    260a:	0f 91       	pop	r16
    260c:	08 95       	ret

0000260e <UART0_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART0_sendByte (const uint8 data)
{
    260e:	df 93       	push	r29
    2610:	cf 93       	push	r28
    2612:	0f 92       	push	r0
    2614:	cd b7       	in	r28, 0x3d	; 61
    2616:	de b7       	in	r29, 0x3e	; 62
    2618:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE0 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,UDRE0)){}
    261a:	eb e2       	ldi	r30, 0x2B	; 43
    261c:	f0 e0       	ldi	r31, 0x00	; 0
    261e:	80 81       	ld	r24, Z
    2620:	88 2f       	mov	r24, r24
    2622:	90 e0       	ldi	r25, 0x00	; 0
    2624:	80 72       	andi	r24, 0x20	; 32
    2626:	90 70       	andi	r25, 0x00	; 0
    2628:	00 97       	sbiw	r24, 0x00	; 0
    262a:	b9 f3       	breq	.-18     	; 0x261a <UART0_sendByte+0xc>
	/* Write data into UDR register */
	UDR0 = data;
    262c:	ec e2       	ldi	r30, 0x2C	; 44
    262e:	f0 e0       	ldi	r31, 0x00	; 0
    2630:	89 81       	ldd	r24, Y+1	; 0x01
    2632:	80 83       	st	Z, r24
}
    2634:	0f 90       	pop	r0
    2636:	cf 91       	pop	r28
    2638:	df 91       	pop	r29
    263a:	08 95       	ret

0000263c <UART0_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART0_receiveByte (void)
{
    263c:	df 93       	push	r29
    263e:	cf 93       	push	r28
    2640:	cd b7       	in	r28, 0x3d	; 61
    2642:	de b7       	in	r29, 0x3e	; 62
	/* RXC0 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,RXC0)){}
    2644:	eb e2       	ldi	r30, 0x2B	; 43
    2646:	f0 e0       	ldi	r31, 0x00	; 0
    2648:	80 81       	ld	r24, Z
    264a:	88 23       	and	r24, r24
    264c:	dc f7       	brge	.-10     	; 0x2644 <UART0_receiveByte+0x8>
	/* return data from UDR register */
	return UDR0;
    264e:	ec e2       	ldi	r30, 0x2C	; 44
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	80 81       	ld	r24, Z
}
    2654:	cf 91       	pop	r28
    2656:	df 91       	pop	r29
    2658:	08 95       	ret

0000265a <UART0_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
    265a:	df 93       	push	r29
    265c:	cf 93       	push	r28
    265e:	00 d0       	rcall	.+0      	; 0x2660 <UART0_sendString+0x6>
    2660:	cd b7       	in	r28, 0x3d	; 61
    2662:	de b7       	in	r29, 0x3e	; 62
    2664:	9a 83       	std	Y+2, r25	; 0x02
    2666:	89 83       	std	Y+1, r24	; 0x01
    2668:	0a c0       	rjmp	.+20     	; 0x267e <UART0_sendString+0x24>
	while (*str != '\0')
	{
		UART0_sendByte(*str);
    266a:	e9 81       	ldd	r30, Y+1	; 0x01
    266c:	fa 81       	ldd	r31, Y+2	; 0x02
    266e:	80 81       	ld	r24, Z
    2670:	0e 94 07 13 	call	0x260e	; 0x260e <UART0_sendByte>
		str++;
    2674:	89 81       	ldd	r24, Y+1	; 0x01
    2676:	9a 81       	ldd	r25, Y+2	; 0x02
    2678:	01 96       	adiw	r24, 0x01	; 1
    267a:	9a 83       	std	Y+2, r25	; 0x02
    267c:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
	while (*str != '\0')
    267e:	e9 81       	ldd	r30, Y+1	; 0x01
    2680:	fa 81       	ldd	r31, Y+2	; 0x02
    2682:	80 81       	ld	r24, Z
    2684:	88 23       	and	r24, r24
    2686:	89 f7       	brne	.-30     	; 0x266a <UART0_sendString+0x10>
	{
		UART0_sendByte(*str);
		str++;
	}
}
    2688:	0f 90       	pop	r0
    268a:	0f 90       	pop	r0
    268c:	cf 91       	pop	r28
    268e:	df 91       	pop	r29
    2690:	08 95       	ret

00002692 <UART0_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
    2692:	df 93       	push	r29
    2694:	cf 93       	push	r28
    2696:	00 d0       	rcall	.+0      	; 0x2698 <UART0_receiveString+0x6>
    2698:	cd b7       	in	r28, 0x3d	; 61
    269a:	de b7       	in	r29, 0x3e	; 62
    269c:	9a 83       	std	Y+2, r25	; 0x02
    269e:	89 83       	std	Y+1, r24	; 0x01
	str = UART0_receiveByte;
    26a0:	8e e1       	ldi	r24, 0x1E	; 30
    26a2:	93 e1       	ldi	r25, 0x13	; 19
    26a4:	9a 83       	std	Y+2, r25	; 0x02
    26a6:	89 83       	std	Y+1, r24	; 0x01
    26a8:	09 c0       	rjmp	.+18     	; 0x26bc <UART0_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    26aa:	89 81       	ldd	r24, Y+1	; 0x01
    26ac:	9a 81       	ldd	r25, Y+2	; 0x02
    26ae:	01 96       	adiw	r24, 0x01	; 1
    26b0:	9a 83       	std	Y+2, r25	; 0x02
    26b2:	89 83       	std	Y+1, r24	; 0x01
		str = UART0_receiveByte;
    26b4:	8e e1       	ldi	r24, 0x1E	; 30
    26b6:	93 e1       	ldi	r25, 0x13	; 19
    26b8:	9a 83       	std	Y+2, r25	; 0x02
    26ba:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
	str = UART0_receiveByte;
	while (*str != '#')
    26bc:	e9 81       	ldd	r30, Y+1	; 0x01
    26be:	fa 81       	ldd	r31, Y+2	; 0x02
    26c0:	80 81       	ld	r24, Z
    26c2:	83 32       	cpi	r24, 0x23	; 35
    26c4:	91 f7       	brne	.-28     	; 0x26aa <UART0_receiveString+0x18>
	{
		str++;
		str = UART0_receiveByte;
	}
	str = '\0';
    26c6:	1a 82       	std	Y+2, r1	; 0x02
    26c8:	19 82       	std	Y+1, r1	; 0x01
}
    26ca:	0f 90       	pop	r0
    26cc:	0f 90       	pop	r0
    26ce:	cf 91       	pop	r28
    26d0:	df 91       	pop	r29
    26d2:	08 95       	ret

000026d4 <UART1_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART1_init (const UART_ConfigType *config_ptr)
{
    26d4:	0f 93       	push	r16
    26d6:	1f 93       	push	r17
    26d8:	df 93       	push	r29
    26da:	cf 93       	push	r28
    26dc:	00 d0       	rcall	.+0      	; 0x26de <UART1_init+0xa>
    26de:	cd b7       	in	r28, 0x3d	; 61
    26e0:	de b7       	in	r29, 0x3e	; 62
    26e2:	9a 83       	std	Y+2, r25	; 0x02
    26e4:	89 83       	std	Y+1, r24	; 0x01
	/* U2X1 = 1 for double transmission speed for Asynchronous */
	UCSR1A = (1<<U2X1);
    26e6:	eb e9       	ldi	r30, 0x9B	; 155
    26e8:	f0 e0       	ldi	r31, 0x00	; 0
    26ea:	82 e0       	ldi	r24, 0x02	; 2
    26ec:	80 83       	st	Z, r24
	 - UDRIE1 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN1  = 1 Receiver Enable
	 - TXEN1  = 1 Transmitter Enable
	 - UCSZ12 & RXB81 & TXB81 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR1B = (1<<RXEN1) | (1<<TXEN1);
    26ee:	ea e9       	ldi	r30, 0x9A	; 154
    26f0:	f0 e0       	ldi	r31, 0x00	; 0
    26f2:	88 e1       	ldi	r24, 0x18	; 24
    26f4:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    26f6:	e9 81       	ldd	r30, Y+1	; 0x01
    26f8:	fa 81       	ldd	r31, Y+2	; 0x02
    26fa:	82 81       	ldd	r24, Z+2	; 0x02
    26fc:	87 30       	cpi	r24, 0x07	; 7
    26fe:	39 f4       	brne	.+14     	; 0x270e <UART1_init+0x3a>
	{
	UCSR1B |= (1<<UCSZ12) | (1<<RXB81) | (1<<TXB81);
    2700:	aa e9       	ldi	r26, 0x9A	; 154
    2702:	b0 e0       	ldi	r27, 0x00	; 0
    2704:	ea e9       	ldi	r30, 0x9A	; 154
    2706:	f0 e0       	ldi	r31, 0x00	; 0
    2708:	80 81       	ld	r24, Z
    270a:	87 60       	ori	r24, 0x07	; 7
    270c:	8c 93       	st	X, r24
	 - UPM11:0    Parity Mode Selected
	 - USB1S      Stop Bit Selected
	 - UCPOL1   = 0 (Used with the Synchronous operation only)
	 - UCSZ11:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM10) |
    270e:	a5 e9       	ldi	r26, 0x95	; 149
    2710:	b0 e0       	ldi	r27, 0x00	; 0
    2712:	e9 81       	ldd	r30, Y+1	; 0x01
    2714:	fa 81       	ldd	r31, Y+2	; 0x02
    2716:	80 81       	ld	r24, Z
    2718:	88 2f       	mov	r24, r24
    271a:	90 e0       	ldi	r25, 0x00	; 0
    271c:	82 95       	swap	r24
    271e:	92 95       	swap	r25
    2720:	90 7f       	andi	r25, 0xF0	; 240
    2722:	98 27       	eor	r25, r24
    2724:	80 7f       	andi	r24, 0xF0	; 240
    2726:	98 27       	eor	r25, r24
    2728:	28 2f       	mov	r18, r24
    272a:	e9 81       	ldd	r30, Y+1	; 0x01
    272c:	fa 81       	ldd	r31, Y+2	; 0x02
    272e:	81 81       	ldd	r24, Z+1	; 0x01
    2730:	88 2f       	mov	r24, r24
    2732:	90 e0       	ldi	r25, 0x00	; 0
    2734:	88 0f       	add	r24, r24
    2736:	99 1f       	adc	r25, r25
    2738:	88 0f       	add	r24, r24
    273a:	99 1f       	adc	r25, r25
    273c:	88 0f       	add	r24, r24
    273e:	99 1f       	adc	r25, r25
    2740:	28 2b       	or	r18, r24
    2742:	e9 81       	ldd	r30, Y+1	; 0x01
    2744:	fa 81       	ldd	r31, Y+2	; 0x02
    2746:	82 81       	ldd	r24, Z+2	; 0x02
    2748:	88 2f       	mov	r24, r24
    274a:	90 e0       	ldi	r25, 0x00	; 0
    274c:	83 70       	andi	r24, 0x03	; 3
    274e:	90 70       	andi	r25, 0x00	; 0
    2750:	88 0f       	add	r24, r24
    2752:	99 1f       	adc	r25, r25
    2754:	82 2b       	or	r24, r18
    2756:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR1L for the least 8-bits
	 - UBBR1H for the most 4-bits
	 */
	UBRR1L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    2758:	09 e9       	ldi	r16, 0x99	; 153
    275a:	10 e0       	ldi	r17, 0x00	; 0
    275c:	e9 81       	ldd	r30, Y+1	; 0x01
    275e:	fa 81       	ldd	r31, Y+2	; 0x02
    2760:	83 81       	ldd	r24, Z+3	; 0x03
    2762:	94 81       	ldd	r25, Z+4	; 0x04
    2764:	a5 81       	ldd	r26, Z+5	; 0x05
    2766:	b6 81       	ldd	r27, Z+6	; 0x06
    2768:	88 0f       	add	r24, r24
    276a:	99 1f       	adc	r25, r25
    276c:	aa 1f       	adc	r26, r26
    276e:	bb 1f       	adc	r27, r27
    2770:	88 0f       	add	r24, r24
    2772:	99 1f       	adc	r25, r25
    2774:	aa 1f       	adc	r26, r26
    2776:	bb 1f       	adc	r27, r27
    2778:	88 0f       	add	r24, r24
    277a:	99 1f       	adc	r25, r25
    277c:	aa 1f       	adc	r26, r26
    277e:	bb 1f       	adc	r27, r27
    2780:	9c 01       	movw	r18, r24
    2782:	ad 01       	movw	r20, r26
    2784:	80 e0       	ldi	r24, 0x00	; 0
    2786:	92 e1       	ldi	r25, 0x12	; 18
    2788:	aa e7       	ldi	r26, 0x7A	; 122
    278a:	b0 e0       	ldi	r27, 0x00	; 0
    278c:	bc 01       	movw	r22, r24
    278e:	cd 01       	movw	r24, r26
    2790:	0e 94 62 14 	call	0x28c4	; 0x28c4 <__udivmodsi4>
    2794:	da 01       	movw	r26, r20
    2796:	c9 01       	movw	r24, r18
    2798:	81 50       	subi	r24, 0x01	; 1
    279a:	f8 01       	movw	r30, r16
    279c:	80 83       	st	Z, r24
	UBRR1H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    279e:	08 e9       	ldi	r16, 0x98	; 152
    27a0:	10 e0       	ldi	r17, 0x00	; 0
    27a2:	e9 81       	ldd	r30, Y+1	; 0x01
    27a4:	fa 81       	ldd	r31, Y+2	; 0x02
    27a6:	83 81       	ldd	r24, Z+3	; 0x03
    27a8:	94 81       	ldd	r25, Z+4	; 0x04
    27aa:	a5 81       	ldd	r26, Z+5	; 0x05
    27ac:	b6 81       	ldd	r27, Z+6	; 0x06
    27ae:	88 0f       	add	r24, r24
    27b0:	99 1f       	adc	r25, r25
    27b2:	aa 1f       	adc	r26, r26
    27b4:	bb 1f       	adc	r27, r27
    27b6:	88 0f       	add	r24, r24
    27b8:	99 1f       	adc	r25, r25
    27ba:	aa 1f       	adc	r26, r26
    27bc:	bb 1f       	adc	r27, r27
    27be:	88 0f       	add	r24, r24
    27c0:	99 1f       	adc	r25, r25
    27c2:	aa 1f       	adc	r26, r26
    27c4:	bb 1f       	adc	r27, r27
    27c6:	9c 01       	movw	r18, r24
    27c8:	ad 01       	movw	r20, r26
    27ca:	80 e0       	ldi	r24, 0x00	; 0
    27cc:	92 e1       	ldi	r25, 0x12	; 18
    27ce:	aa e7       	ldi	r26, 0x7A	; 122
    27d0:	b0 e0       	ldi	r27, 0x00	; 0
    27d2:	bc 01       	movw	r22, r24
    27d4:	cd 01       	movw	r24, r26
    27d6:	0e 94 62 14 	call	0x28c4	; 0x28c4 <__udivmodsi4>
    27da:	da 01       	movw	r26, r20
    27dc:	c9 01       	movw	r24, r18
    27de:	01 97       	sbiw	r24, 0x01	; 1
    27e0:	a1 09       	sbc	r26, r1
    27e2:	b1 09       	sbc	r27, r1
    27e4:	89 2f       	mov	r24, r25
    27e6:	9a 2f       	mov	r25, r26
    27e8:	ab 2f       	mov	r26, r27
    27ea:	bb 27       	eor	r27, r27
    27ec:	f8 01       	movw	r30, r16
    27ee:	80 83       	st	Z, r24
}
    27f0:	0f 90       	pop	r0
    27f2:	0f 90       	pop	r0
    27f4:	cf 91       	pop	r28
    27f6:	df 91       	pop	r29
    27f8:	1f 91       	pop	r17
    27fa:	0f 91       	pop	r16
    27fc:	08 95       	ret

000027fe <UART1_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART1_sendByte (const uint8 data)
{
    27fe:	df 93       	push	r29
    2800:	cf 93       	push	r28
    2802:	0f 92       	push	r0
    2804:	cd b7       	in	r28, 0x3d	; 61
    2806:	de b7       	in	r29, 0x3e	; 62
    2808:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE1 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,UDRE1)){}
    280a:	eb e9       	ldi	r30, 0x9B	; 155
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 81       	ld	r24, Z
    2810:	88 2f       	mov	r24, r24
    2812:	90 e0       	ldi	r25, 0x00	; 0
    2814:	80 72       	andi	r24, 0x20	; 32
    2816:	90 70       	andi	r25, 0x00	; 0
    2818:	00 97       	sbiw	r24, 0x00	; 0
    281a:	b9 f3       	breq	.-18     	; 0x280a <UART1_sendByte+0xc>
	/* Write data into UDR register */
	UDR1 = data;
    281c:	ec e9       	ldi	r30, 0x9C	; 156
    281e:	f0 e0       	ldi	r31, 0x00	; 0
    2820:	89 81       	ldd	r24, Y+1	; 0x01
    2822:	80 83       	st	Z, r24
}
    2824:	0f 90       	pop	r0
    2826:	cf 91       	pop	r28
    2828:	df 91       	pop	r29
    282a:	08 95       	ret

0000282c <UART1_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART1_receiveByte (void)
{
    282c:	df 93       	push	r29
    282e:	cf 93       	push	r28
    2830:	cd b7       	in	r28, 0x3d	; 61
    2832:	de b7       	in	r29, 0x3e	; 62
	/* RXC1 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,RXC1)){}
    2834:	eb e9       	ldi	r30, 0x9B	; 155
    2836:	f0 e0       	ldi	r31, 0x00	; 0
    2838:	80 81       	ld	r24, Z
    283a:	88 23       	and	r24, r24
    283c:	dc f7       	brge	.-10     	; 0x2834 <UART1_receiveByte+0x8>
	/* return data from UDR register */
	return UDR1;
    283e:	ec e9       	ldi	r30, 0x9C	; 156
    2840:	f0 e0       	ldi	r31, 0x00	; 0
    2842:	80 81       	ld	r24, Z
}
    2844:	cf 91       	pop	r28
    2846:	df 91       	pop	r29
    2848:	08 95       	ret

0000284a <UART1_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
    284a:	df 93       	push	r29
    284c:	cf 93       	push	r28
    284e:	00 d0       	rcall	.+0      	; 0x2850 <UART1_sendString+0x6>
    2850:	cd b7       	in	r28, 0x3d	; 61
    2852:	de b7       	in	r29, 0x3e	; 62
    2854:	9a 83       	std	Y+2, r25	; 0x02
    2856:	89 83       	std	Y+1, r24	; 0x01
    2858:	0a c0       	rjmp	.+20     	; 0x286e <UART1_sendString+0x24>
	while (*str != '\0')
	{
		UART1_sendByte(*str);
    285a:	e9 81       	ldd	r30, Y+1	; 0x01
    285c:	fa 81       	ldd	r31, Y+2	; 0x02
    285e:	80 81       	ld	r24, Z
    2860:	0e 94 ff 13 	call	0x27fe	; 0x27fe <UART1_sendByte>
		str++;
    2864:	89 81       	ldd	r24, Y+1	; 0x01
    2866:	9a 81       	ldd	r25, Y+2	; 0x02
    2868:	01 96       	adiw	r24, 0x01	; 1
    286a:	9a 83       	std	Y+2, r25	; 0x02
    286c:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
	while (*str != '\0')
    286e:	e9 81       	ldd	r30, Y+1	; 0x01
    2870:	fa 81       	ldd	r31, Y+2	; 0x02
    2872:	80 81       	ld	r24, Z
    2874:	88 23       	and	r24, r24
    2876:	89 f7       	brne	.-30     	; 0x285a <UART1_sendString+0x10>
	{
		UART1_sendByte(*str);
		str++;
	}
}
    2878:	0f 90       	pop	r0
    287a:	0f 90       	pop	r0
    287c:	cf 91       	pop	r28
    287e:	df 91       	pop	r29
    2880:	08 95       	ret

00002882 <UART1_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
    2882:	df 93       	push	r29
    2884:	cf 93       	push	r28
    2886:	00 d0       	rcall	.+0      	; 0x2888 <UART1_receiveString+0x6>
    2888:	cd b7       	in	r28, 0x3d	; 61
    288a:	de b7       	in	r29, 0x3e	; 62
    288c:	9a 83       	std	Y+2, r25	; 0x02
    288e:	89 83       	std	Y+1, r24	; 0x01
	str = UART1_receiveByte;
    2890:	86 e1       	ldi	r24, 0x16	; 22
    2892:	94 e1       	ldi	r25, 0x14	; 20
    2894:	9a 83       	std	Y+2, r25	; 0x02
    2896:	89 83       	std	Y+1, r24	; 0x01
    2898:	09 c0       	rjmp	.+18     	; 0x28ac <UART1_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    289a:	89 81       	ldd	r24, Y+1	; 0x01
    289c:	9a 81       	ldd	r25, Y+2	; 0x02
    289e:	01 96       	adiw	r24, 0x01	; 1
    28a0:	9a 83       	std	Y+2, r25	; 0x02
    28a2:	89 83       	std	Y+1, r24	; 0x01
		str = UART1_receiveByte;
    28a4:	86 e1       	ldi	r24, 0x16	; 22
    28a6:	94 e1       	ldi	r25, 0x14	; 20
    28a8:	9a 83       	std	Y+2, r25	; 0x02
    28aa:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
	str = UART1_receiveByte;
	while (*str != '#')
    28ac:	e9 81       	ldd	r30, Y+1	; 0x01
    28ae:	fa 81       	ldd	r31, Y+2	; 0x02
    28b0:	80 81       	ld	r24, Z
    28b2:	83 32       	cpi	r24, 0x23	; 35
    28b4:	91 f7       	brne	.-28     	; 0x289a <UART1_receiveString+0x18>
	{
		str++;
		str = UART1_receiveByte;
	}
	str = '\0';
    28b6:	1a 82       	std	Y+2, r1	; 0x02
    28b8:	19 82       	std	Y+1, r1	; 0x01
}
    28ba:	0f 90       	pop	r0
    28bc:	0f 90       	pop	r0
    28be:	cf 91       	pop	r28
    28c0:	df 91       	pop	r29
    28c2:	08 95       	ret

000028c4 <__udivmodsi4>:
    28c4:	a1 e2       	ldi	r26, 0x21	; 33
    28c6:	1a 2e       	mov	r1, r26
    28c8:	aa 1b       	sub	r26, r26
    28ca:	bb 1b       	sub	r27, r27
    28cc:	fd 01       	movw	r30, r26
    28ce:	0d c0       	rjmp	.+26     	; 0x28ea <__udivmodsi4_ep>

000028d0 <__udivmodsi4_loop>:
    28d0:	aa 1f       	adc	r26, r26
    28d2:	bb 1f       	adc	r27, r27
    28d4:	ee 1f       	adc	r30, r30
    28d6:	ff 1f       	adc	r31, r31
    28d8:	a2 17       	cp	r26, r18
    28da:	b3 07       	cpc	r27, r19
    28dc:	e4 07       	cpc	r30, r20
    28de:	f5 07       	cpc	r31, r21
    28e0:	20 f0       	brcs	.+8      	; 0x28ea <__udivmodsi4_ep>
    28e2:	a2 1b       	sub	r26, r18
    28e4:	b3 0b       	sbc	r27, r19
    28e6:	e4 0b       	sbc	r30, r20
    28e8:	f5 0b       	sbc	r31, r21

000028ea <__udivmodsi4_ep>:
    28ea:	66 1f       	adc	r22, r22
    28ec:	77 1f       	adc	r23, r23
    28ee:	88 1f       	adc	r24, r24
    28f0:	99 1f       	adc	r25, r25
    28f2:	1a 94       	dec	r1
    28f4:	69 f7       	brne	.-38     	; 0x28d0 <__udivmodsi4_loop>
    28f6:	60 95       	com	r22
    28f8:	70 95       	com	r23
    28fa:	80 95       	com	r24
    28fc:	90 95       	com	r25
    28fe:	9b 01       	movw	r18, r22
    2900:	ac 01       	movw	r20, r24
    2902:	bd 01       	movw	r22, r26
    2904:	cf 01       	movw	r24, r30
    2906:	08 95       	ret

00002908 <__prologue_saves__>:
    2908:	2f 92       	push	r2
    290a:	3f 92       	push	r3
    290c:	4f 92       	push	r4
    290e:	5f 92       	push	r5
    2910:	6f 92       	push	r6
    2912:	7f 92       	push	r7
    2914:	8f 92       	push	r8
    2916:	9f 92       	push	r9
    2918:	af 92       	push	r10
    291a:	bf 92       	push	r11
    291c:	cf 92       	push	r12
    291e:	df 92       	push	r13
    2920:	ef 92       	push	r14
    2922:	ff 92       	push	r15
    2924:	0f 93       	push	r16
    2926:	1f 93       	push	r17
    2928:	cf 93       	push	r28
    292a:	df 93       	push	r29
    292c:	cd b7       	in	r28, 0x3d	; 61
    292e:	de b7       	in	r29, 0x3e	; 62
    2930:	ca 1b       	sub	r28, r26
    2932:	db 0b       	sbc	r29, r27
    2934:	0f b6       	in	r0, 0x3f	; 63
    2936:	f8 94       	cli
    2938:	de bf       	out	0x3e, r29	; 62
    293a:	0f be       	out	0x3f, r0	; 63
    293c:	cd bf       	out	0x3d, r28	; 61
    293e:	09 94       	ijmp

00002940 <__epilogue_restores__>:
    2940:	2a 88       	ldd	r2, Y+18	; 0x12
    2942:	39 88       	ldd	r3, Y+17	; 0x11
    2944:	48 88       	ldd	r4, Y+16	; 0x10
    2946:	5f 84       	ldd	r5, Y+15	; 0x0f
    2948:	6e 84       	ldd	r6, Y+14	; 0x0e
    294a:	7d 84       	ldd	r7, Y+13	; 0x0d
    294c:	8c 84       	ldd	r8, Y+12	; 0x0c
    294e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2950:	aa 84       	ldd	r10, Y+10	; 0x0a
    2952:	b9 84       	ldd	r11, Y+9	; 0x09
    2954:	c8 84       	ldd	r12, Y+8	; 0x08
    2956:	df 80       	ldd	r13, Y+7	; 0x07
    2958:	ee 80       	ldd	r14, Y+6	; 0x06
    295a:	fd 80       	ldd	r15, Y+5	; 0x05
    295c:	0c 81       	ldd	r16, Y+4	; 0x04
    295e:	1b 81       	ldd	r17, Y+3	; 0x03
    2960:	aa 81       	ldd	r26, Y+2	; 0x02
    2962:	b9 81       	ldd	r27, Y+1	; 0x01
    2964:	ce 0f       	add	r28, r30
    2966:	d1 1d       	adc	r29, r1
    2968:	0f b6       	in	r0, 0x3f	; 63
    296a:	f8 94       	cli
    296c:	de bf       	out	0x3e, r29	; 62
    296e:	0f be       	out	0x3f, r0	; 63
    2970:	cd bf       	out	0x3d, r28	; 61
    2972:	ed 01       	movw	r28, r26
    2974:	08 95       	ret

00002976 <sprintf>:
    2976:	0f 93       	push	r16
    2978:	1f 93       	push	r17
    297a:	df 93       	push	r29
    297c:	cf 93       	push	r28
    297e:	cd b7       	in	r28, 0x3d	; 61
    2980:	de b7       	in	r29, 0x3e	; 62
    2982:	2e 97       	sbiw	r28, 0x0e	; 14
    2984:	0f b6       	in	r0, 0x3f	; 63
    2986:	f8 94       	cli
    2988:	de bf       	out	0x3e, r29	; 62
    298a:	0f be       	out	0x3f, r0	; 63
    298c:	cd bf       	out	0x3d, r28	; 61
    298e:	0d 89       	ldd	r16, Y+21	; 0x15
    2990:	1e 89       	ldd	r17, Y+22	; 0x16
    2992:	86 e0       	ldi	r24, 0x06	; 6
    2994:	8c 83       	std	Y+4, r24	; 0x04
    2996:	1a 83       	std	Y+2, r17	; 0x02
    2998:	09 83       	std	Y+1, r16	; 0x01
    299a:	8f ef       	ldi	r24, 0xFF	; 255
    299c:	9f e7       	ldi	r25, 0x7F	; 127
    299e:	9e 83       	std	Y+6, r25	; 0x06
    29a0:	8d 83       	std	Y+5, r24	; 0x05
    29a2:	9e 01       	movw	r18, r28
    29a4:	27 5e       	subi	r18, 0xE7	; 231
    29a6:	3f 4f       	sbci	r19, 0xFF	; 255
    29a8:	ce 01       	movw	r24, r28
    29aa:	01 96       	adiw	r24, 0x01	; 1
    29ac:	6f 89       	ldd	r22, Y+23	; 0x17
    29ae:	78 8d       	ldd	r23, Y+24	; 0x18
    29b0:	a9 01       	movw	r20, r18
    29b2:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <vfprintf>
    29b6:	2f 81       	ldd	r18, Y+7	; 0x07
    29b8:	38 85       	ldd	r19, Y+8	; 0x08
    29ba:	02 0f       	add	r16, r18
    29bc:	13 1f       	adc	r17, r19
    29be:	f8 01       	movw	r30, r16
    29c0:	10 82       	st	Z, r1
    29c2:	2e 96       	adiw	r28, 0x0e	; 14
    29c4:	0f b6       	in	r0, 0x3f	; 63
    29c6:	f8 94       	cli
    29c8:	de bf       	out	0x3e, r29	; 62
    29ca:	0f be       	out	0x3f, r0	; 63
    29cc:	cd bf       	out	0x3d, r28	; 61
    29ce:	cf 91       	pop	r28
    29d0:	df 91       	pop	r29
    29d2:	1f 91       	pop	r17
    29d4:	0f 91       	pop	r16
    29d6:	08 95       	ret

000029d8 <vfprintf>:
    29d8:	2f 92       	push	r2
    29da:	3f 92       	push	r3
    29dc:	4f 92       	push	r4
    29de:	5f 92       	push	r5
    29e0:	6f 92       	push	r6
    29e2:	7f 92       	push	r7
    29e4:	8f 92       	push	r8
    29e6:	9f 92       	push	r9
    29e8:	af 92       	push	r10
    29ea:	bf 92       	push	r11
    29ec:	cf 92       	push	r12
    29ee:	df 92       	push	r13
    29f0:	ef 92       	push	r14
    29f2:	ff 92       	push	r15
    29f4:	0f 93       	push	r16
    29f6:	1f 93       	push	r17
    29f8:	df 93       	push	r29
    29fa:	cf 93       	push	r28
    29fc:	cd b7       	in	r28, 0x3d	; 61
    29fe:	de b7       	in	r29, 0x3e	; 62
    2a00:	2b 97       	sbiw	r28, 0x0b	; 11
    2a02:	0f b6       	in	r0, 0x3f	; 63
    2a04:	f8 94       	cli
    2a06:	de bf       	out	0x3e, r29	; 62
    2a08:	0f be       	out	0x3f, r0	; 63
    2a0a:	cd bf       	out	0x3d, r28	; 61
    2a0c:	3c 01       	movw	r6, r24
    2a0e:	2b 01       	movw	r4, r22
    2a10:	5a 01       	movw	r10, r20
    2a12:	fc 01       	movw	r30, r24
    2a14:	17 82       	std	Z+7, r1	; 0x07
    2a16:	16 82       	std	Z+6, r1	; 0x06
    2a18:	83 81       	ldd	r24, Z+3	; 0x03
    2a1a:	81 fd       	sbrc	r24, 1
    2a1c:	03 c0       	rjmp	.+6      	; 0x2a24 <vfprintf+0x4c>
    2a1e:	6f ef       	ldi	r22, 0xFF	; 255
    2a20:	7f ef       	ldi	r23, 0xFF	; 255
    2a22:	c6 c1       	rjmp	.+908    	; 0x2db0 <vfprintf+0x3d8>
    2a24:	9a e0       	ldi	r25, 0x0A	; 10
    2a26:	89 2e       	mov	r8, r25
    2a28:	1e 01       	movw	r2, r28
    2a2a:	08 94       	sec
    2a2c:	21 1c       	adc	r2, r1
    2a2e:	31 1c       	adc	r3, r1
    2a30:	f3 01       	movw	r30, r6
    2a32:	23 81       	ldd	r18, Z+3	; 0x03
    2a34:	f2 01       	movw	r30, r4
    2a36:	23 fd       	sbrc	r18, 3
    2a38:	85 91       	lpm	r24, Z+
    2a3a:	23 ff       	sbrs	r18, 3
    2a3c:	81 91       	ld	r24, Z+
    2a3e:	2f 01       	movw	r4, r30
    2a40:	88 23       	and	r24, r24
    2a42:	09 f4       	brne	.+2      	; 0x2a46 <vfprintf+0x6e>
    2a44:	b2 c1       	rjmp	.+868    	; 0x2daa <vfprintf+0x3d2>
    2a46:	85 32       	cpi	r24, 0x25	; 37
    2a48:	39 f4       	brne	.+14     	; 0x2a58 <vfprintf+0x80>
    2a4a:	23 fd       	sbrc	r18, 3
    2a4c:	85 91       	lpm	r24, Z+
    2a4e:	23 ff       	sbrs	r18, 3
    2a50:	81 91       	ld	r24, Z+
    2a52:	2f 01       	movw	r4, r30
    2a54:	85 32       	cpi	r24, 0x25	; 37
    2a56:	29 f4       	brne	.+10     	; 0x2a62 <vfprintf+0x8a>
    2a58:	90 e0       	ldi	r25, 0x00	; 0
    2a5a:	b3 01       	movw	r22, r6
    2a5c:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2a60:	e7 cf       	rjmp	.-50     	; 0x2a30 <vfprintf+0x58>
    2a62:	98 2f       	mov	r25, r24
    2a64:	ff 24       	eor	r15, r15
    2a66:	ee 24       	eor	r14, r14
    2a68:	99 24       	eor	r9, r9
    2a6a:	ff e1       	ldi	r31, 0x1F	; 31
    2a6c:	ff 15       	cp	r31, r15
    2a6e:	d0 f0       	brcs	.+52     	; 0x2aa4 <vfprintf+0xcc>
    2a70:	9b 32       	cpi	r25, 0x2B	; 43
    2a72:	69 f0       	breq	.+26     	; 0x2a8e <vfprintf+0xb6>
    2a74:	9c 32       	cpi	r25, 0x2C	; 44
    2a76:	28 f4       	brcc	.+10     	; 0x2a82 <vfprintf+0xaa>
    2a78:	90 32       	cpi	r25, 0x20	; 32
    2a7a:	59 f0       	breq	.+22     	; 0x2a92 <vfprintf+0xba>
    2a7c:	93 32       	cpi	r25, 0x23	; 35
    2a7e:	91 f4       	brne	.+36     	; 0x2aa4 <vfprintf+0xcc>
    2a80:	0e c0       	rjmp	.+28     	; 0x2a9e <vfprintf+0xc6>
    2a82:	9d 32       	cpi	r25, 0x2D	; 45
    2a84:	49 f0       	breq	.+18     	; 0x2a98 <vfprintf+0xc0>
    2a86:	90 33       	cpi	r25, 0x30	; 48
    2a88:	69 f4       	brne	.+26     	; 0x2aa4 <vfprintf+0xcc>
    2a8a:	41 e0       	ldi	r20, 0x01	; 1
    2a8c:	24 c0       	rjmp	.+72     	; 0x2ad6 <vfprintf+0xfe>
    2a8e:	52 e0       	ldi	r21, 0x02	; 2
    2a90:	f5 2a       	or	r15, r21
    2a92:	84 e0       	ldi	r24, 0x04	; 4
    2a94:	f8 2a       	or	r15, r24
    2a96:	28 c0       	rjmp	.+80     	; 0x2ae8 <vfprintf+0x110>
    2a98:	98 e0       	ldi	r25, 0x08	; 8
    2a9a:	f9 2a       	or	r15, r25
    2a9c:	25 c0       	rjmp	.+74     	; 0x2ae8 <vfprintf+0x110>
    2a9e:	e0 e1       	ldi	r30, 0x10	; 16
    2aa0:	fe 2a       	or	r15, r30
    2aa2:	22 c0       	rjmp	.+68     	; 0x2ae8 <vfprintf+0x110>
    2aa4:	f7 fc       	sbrc	r15, 7
    2aa6:	29 c0       	rjmp	.+82     	; 0x2afa <vfprintf+0x122>
    2aa8:	89 2f       	mov	r24, r25
    2aaa:	80 53       	subi	r24, 0x30	; 48
    2aac:	8a 30       	cpi	r24, 0x0A	; 10
    2aae:	70 f4       	brcc	.+28     	; 0x2acc <vfprintf+0xf4>
    2ab0:	f6 fe       	sbrs	r15, 6
    2ab2:	05 c0       	rjmp	.+10     	; 0x2abe <vfprintf+0xe6>
    2ab4:	98 9c       	mul	r9, r8
    2ab6:	90 2c       	mov	r9, r0
    2ab8:	11 24       	eor	r1, r1
    2aba:	98 0e       	add	r9, r24
    2abc:	15 c0       	rjmp	.+42     	; 0x2ae8 <vfprintf+0x110>
    2abe:	e8 9c       	mul	r14, r8
    2ac0:	e0 2c       	mov	r14, r0
    2ac2:	11 24       	eor	r1, r1
    2ac4:	e8 0e       	add	r14, r24
    2ac6:	f0 e2       	ldi	r31, 0x20	; 32
    2ac8:	ff 2a       	or	r15, r31
    2aca:	0e c0       	rjmp	.+28     	; 0x2ae8 <vfprintf+0x110>
    2acc:	9e 32       	cpi	r25, 0x2E	; 46
    2ace:	29 f4       	brne	.+10     	; 0x2ada <vfprintf+0x102>
    2ad0:	f6 fc       	sbrc	r15, 6
    2ad2:	6b c1       	rjmp	.+726    	; 0x2daa <vfprintf+0x3d2>
    2ad4:	40 e4       	ldi	r20, 0x40	; 64
    2ad6:	f4 2a       	or	r15, r20
    2ad8:	07 c0       	rjmp	.+14     	; 0x2ae8 <vfprintf+0x110>
    2ada:	9c 36       	cpi	r25, 0x6C	; 108
    2adc:	19 f4       	brne	.+6      	; 0x2ae4 <vfprintf+0x10c>
    2ade:	50 e8       	ldi	r21, 0x80	; 128
    2ae0:	f5 2a       	or	r15, r21
    2ae2:	02 c0       	rjmp	.+4      	; 0x2ae8 <vfprintf+0x110>
    2ae4:	98 36       	cpi	r25, 0x68	; 104
    2ae6:	49 f4       	brne	.+18     	; 0x2afa <vfprintf+0x122>
    2ae8:	f2 01       	movw	r30, r4
    2aea:	23 fd       	sbrc	r18, 3
    2aec:	95 91       	lpm	r25, Z+
    2aee:	23 ff       	sbrs	r18, 3
    2af0:	91 91       	ld	r25, Z+
    2af2:	2f 01       	movw	r4, r30
    2af4:	99 23       	and	r25, r25
    2af6:	09 f0       	breq	.+2      	; 0x2afa <vfprintf+0x122>
    2af8:	b8 cf       	rjmp	.-144    	; 0x2a6a <vfprintf+0x92>
    2afa:	89 2f       	mov	r24, r25
    2afc:	85 54       	subi	r24, 0x45	; 69
    2afe:	83 30       	cpi	r24, 0x03	; 3
    2b00:	18 f0       	brcs	.+6      	; 0x2b08 <vfprintf+0x130>
    2b02:	80 52       	subi	r24, 0x20	; 32
    2b04:	83 30       	cpi	r24, 0x03	; 3
    2b06:	38 f4       	brcc	.+14     	; 0x2b16 <vfprintf+0x13e>
    2b08:	44 e0       	ldi	r20, 0x04	; 4
    2b0a:	50 e0       	ldi	r21, 0x00	; 0
    2b0c:	a4 0e       	add	r10, r20
    2b0e:	b5 1e       	adc	r11, r21
    2b10:	5f e3       	ldi	r21, 0x3F	; 63
    2b12:	59 83       	std	Y+1, r21	; 0x01
    2b14:	0f c0       	rjmp	.+30     	; 0x2b34 <vfprintf+0x15c>
    2b16:	93 36       	cpi	r25, 0x63	; 99
    2b18:	31 f0       	breq	.+12     	; 0x2b26 <vfprintf+0x14e>
    2b1a:	93 37       	cpi	r25, 0x73	; 115
    2b1c:	79 f0       	breq	.+30     	; 0x2b3c <vfprintf+0x164>
    2b1e:	93 35       	cpi	r25, 0x53	; 83
    2b20:	09 f0       	breq	.+2      	; 0x2b24 <vfprintf+0x14c>
    2b22:	56 c0       	rjmp	.+172    	; 0x2bd0 <vfprintf+0x1f8>
    2b24:	20 c0       	rjmp	.+64     	; 0x2b66 <vfprintf+0x18e>
    2b26:	f5 01       	movw	r30, r10
    2b28:	80 81       	ld	r24, Z
    2b2a:	89 83       	std	Y+1, r24	; 0x01
    2b2c:	42 e0       	ldi	r20, 0x02	; 2
    2b2e:	50 e0       	ldi	r21, 0x00	; 0
    2b30:	a4 0e       	add	r10, r20
    2b32:	b5 1e       	adc	r11, r21
    2b34:	61 01       	movw	r12, r2
    2b36:	01 e0       	ldi	r16, 0x01	; 1
    2b38:	10 e0       	ldi	r17, 0x00	; 0
    2b3a:	12 c0       	rjmp	.+36     	; 0x2b60 <vfprintf+0x188>
    2b3c:	f5 01       	movw	r30, r10
    2b3e:	c0 80       	ld	r12, Z
    2b40:	d1 80       	ldd	r13, Z+1	; 0x01
    2b42:	f6 fc       	sbrc	r15, 6
    2b44:	03 c0       	rjmp	.+6      	; 0x2b4c <vfprintf+0x174>
    2b46:	6f ef       	ldi	r22, 0xFF	; 255
    2b48:	7f ef       	ldi	r23, 0xFF	; 255
    2b4a:	02 c0       	rjmp	.+4      	; 0x2b50 <vfprintf+0x178>
    2b4c:	69 2d       	mov	r22, r9
    2b4e:	70 e0       	ldi	r23, 0x00	; 0
    2b50:	42 e0       	ldi	r20, 0x02	; 2
    2b52:	50 e0       	ldi	r21, 0x00	; 0
    2b54:	a4 0e       	add	r10, r20
    2b56:	b5 1e       	adc	r11, r21
    2b58:	c6 01       	movw	r24, r12
    2b5a:	0e 94 fd 16 	call	0x2dfa	; 0x2dfa <strnlen>
    2b5e:	8c 01       	movw	r16, r24
    2b60:	5f e7       	ldi	r21, 0x7F	; 127
    2b62:	f5 22       	and	r15, r21
    2b64:	14 c0       	rjmp	.+40     	; 0x2b8e <vfprintf+0x1b6>
    2b66:	f5 01       	movw	r30, r10
    2b68:	c0 80       	ld	r12, Z
    2b6a:	d1 80       	ldd	r13, Z+1	; 0x01
    2b6c:	f6 fc       	sbrc	r15, 6
    2b6e:	03 c0       	rjmp	.+6      	; 0x2b76 <vfprintf+0x19e>
    2b70:	6f ef       	ldi	r22, 0xFF	; 255
    2b72:	7f ef       	ldi	r23, 0xFF	; 255
    2b74:	02 c0       	rjmp	.+4      	; 0x2b7a <vfprintf+0x1a2>
    2b76:	69 2d       	mov	r22, r9
    2b78:	70 e0       	ldi	r23, 0x00	; 0
    2b7a:	42 e0       	ldi	r20, 0x02	; 2
    2b7c:	50 e0       	ldi	r21, 0x00	; 0
    2b7e:	a4 0e       	add	r10, r20
    2b80:	b5 1e       	adc	r11, r21
    2b82:	c6 01       	movw	r24, r12
    2b84:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <strnlen_P>
    2b88:	8c 01       	movw	r16, r24
    2b8a:	50 e8       	ldi	r21, 0x80	; 128
    2b8c:	f5 2a       	or	r15, r21
    2b8e:	f3 fe       	sbrs	r15, 3
    2b90:	07 c0       	rjmp	.+14     	; 0x2ba0 <vfprintf+0x1c8>
    2b92:	1a c0       	rjmp	.+52     	; 0x2bc8 <vfprintf+0x1f0>
    2b94:	80 e2       	ldi	r24, 0x20	; 32
    2b96:	90 e0       	ldi	r25, 0x00	; 0
    2b98:	b3 01       	movw	r22, r6
    2b9a:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2b9e:	ea 94       	dec	r14
    2ba0:	8e 2d       	mov	r24, r14
    2ba2:	90 e0       	ldi	r25, 0x00	; 0
    2ba4:	08 17       	cp	r16, r24
    2ba6:	19 07       	cpc	r17, r25
    2ba8:	a8 f3       	brcs	.-22     	; 0x2b94 <vfprintf+0x1bc>
    2baa:	0e c0       	rjmp	.+28     	; 0x2bc8 <vfprintf+0x1f0>
    2bac:	f6 01       	movw	r30, r12
    2bae:	f7 fc       	sbrc	r15, 7
    2bb0:	85 91       	lpm	r24, Z+
    2bb2:	f7 fe       	sbrs	r15, 7
    2bb4:	81 91       	ld	r24, Z+
    2bb6:	6f 01       	movw	r12, r30
    2bb8:	90 e0       	ldi	r25, 0x00	; 0
    2bba:	b3 01       	movw	r22, r6
    2bbc:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2bc0:	e1 10       	cpse	r14, r1
    2bc2:	ea 94       	dec	r14
    2bc4:	01 50       	subi	r16, 0x01	; 1
    2bc6:	10 40       	sbci	r17, 0x00	; 0
    2bc8:	01 15       	cp	r16, r1
    2bca:	11 05       	cpc	r17, r1
    2bcc:	79 f7       	brne	.-34     	; 0x2bac <vfprintf+0x1d4>
    2bce:	ea c0       	rjmp	.+468    	; 0x2da4 <vfprintf+0x3cc>
    2bd0:	94 36       	cpi	r25, 0x64	; 100
    2bd2:	11 f0       	breq	.+4      	; 0x2bd8 <vfprintf+0x200>
    2bd4:	99 36       	cpi	r25, 0x69	; 105
    2bd6:	69 f5       	brne	.+90     	; 0x2c32 <vfprintf+0x25a>
    2bd8:	f7 fe       	sbrs	r15, 7
    2bda:	08 c0       	rjmp	.+16     	; 0x2bec <vfprintf+0x214>
    2bdc:	f5 01       	movw	r30, r10
    2bde:	20 81       	ld	r18, Z
    2be0:	31 81       	ldd	r19, Z+1	; 0x01
    2be2:	42 81       	ldd	r20, Z+2	; 0x02
    2be4:	53 81       	ldd	r21, Z+3	; 0x03
    2be6:	84 e0       	ldi	r24, 0x04	; 4
    2be8:	90 e0       	ldi	r25, 0x00	; 0
    2bea:	0a c0       	rjmp	.+20     	; 0x2c00 <vfprintf+0x228>
    2bec:	f5 01       	movw	r30, r10
    2bee:	80 81       	ld	r24, Z
    2bf0:	91 81       	ldd	r25, Z+1	; 0x01
    2bf2:	9c 01       	movw	r18, r24
    2bf4:	44 27       	eor	r20, r20
    2bf6:	37 fd       	sbrc	r19, 7
    2bf8:	40 95       	com	r20
    2bfa:	54 2f       	mov	r21, r20
    2bfc:	82 e0       	ldi	r24, 0x02	; 2
    2bfe:	90 e0       	ldi	r25, 0x00	; 0
    2c00:	a8 0e       	add	r10, r24
    2c02:	b9 1e       	adc	r11, r25
    2c04:	9f e6       	ldi	r25, 0x6F	; 111
    2c06:	f9 22       	and	r15, r25
    2c08:	57 ff       	sbrs	r21, 7
    2c0a:	09 c0       	rjmp	.+18     	; 0x2c1e <vfprintf+0x246>
    2c0c:	50 95       	com	r21
    2c0e:	40 95       	com	r20
    2c10:	30 95       	com	r19
    2c12:	21 95       	neg	r18
    2c14:	3f 4f       	sbci	r19, 0xFF	; 255
    2c16:	4f 4f       	sbci	r20, 0xFF	; 255
    2c18:	5f 4f       	sbci	r21, 0xFF	; 255
    2c1a:	e0 e8       	ldi	r30, 0x80	; 128
    2c1c:	fe 2a       	or	r15, r30
    2c1e:	ca 01       	movw	r24, r20
    2c20:	b9 01       	movw	r22, r18
    2c22:	a1 01       	movw	r20, r2
    2c24:	2a e0       	ldi	r18, 0x0A	; 10
    2c26:	30 e0       	ldi	r19, 0x00	; 0
    2c28:	0e 94 34 17 	call	0x2e68	; 0x2e68 <__ultoa_invert>
    2c2c:	d8 2e       	mov	r13, r24
    2c2e:	d2 18       	sub	r13, r2
    2c30:	40 c0       	rjmp	.+128    	; 0x2cb2 <vfprintf+0x2da>
    2c32:	95 37       	cpi	r25, 0x75	; 117
    2c34:	29 f4       	brne	.+10     	; 0x2c40 <vfprintf+0x268>
    2c36:	1f 2d       	mov	r17, r15
    2c38:	1f 7e       	andi	r17, 0xEF	; 239
    2c3a:	2a e0       	ldi	r18, 0x0A	; 10
    2c3c:	30 e0       	ldi	r19, 0x00	; 0
    2c3e:	1d c0       	rjmp	.+58     	; 0x2c7a <vfprintf+0x2a2>
    2c40:	1f 2d       	mov	r17, r15
    2c42:	19 7f       	andi	r17, 0xF9	; 249
    2c44:	9f 36       	cpi	r25, 0x6F	; 111
    2c46:	61 f0       	breq	.+24     	; 0x2c60 <vfprintf+0x288>
    2c48:	90 37       	cpi	r25, 0x70	; 112
    2c4a:	20 f4       	brcc	.+8      	; 0x2c54 <vfprintf+0x27c>
    2c4c:	98 35       	cpi	r25, 0x58	; 88
    2c4e:	09 f0       	breq	.+2      	; 0x2c52 <vfprintf+0x27a>
    2c50:	ac c0       	rjmp	.+344    	; 0x2daa <vfprintf+0x3d2>
    2c52:	0f c0       	rjmp	.+30     	; 0x2c72 <vfprintf+0x29a>
    2c54:	90 37       	cpi	r25, 0x70	; 112
    2c56:	39 f0       	breq	.+14     	; 0x2c66 <vfprintf+0x28e>
    2c58:	98 37       	cpi	r25, 0x78	; 120
    2c5a:	09 f0       	breq	.+2      	; 0x2c5e <vfprintf+0x286>
    2c5c:	a6 c0       	rjmp	.+332    	; 0x2daa <vfprintf+0x3d2>
    2c5e:	04 c0       	rjmp	.+8      	; 0x2c68 <vfprintf+0x290>
    2c60:	28 e0       	ldi	r18, 0x08	; 8
    2c62:	30 e0       	ldi	r19, 0x00	; 0
    2c64:	0a c0       	rjmp	.+20     	; 0x2c7a <vfprintf+0x2a2>
    2c66:	10 61       	ori	r17, 0x10	; 16
    2c68:	14 fd       	sbrc	r17, 4
    2c6a:	14 60       	ori	r17, 0x04	; 4
    2c6c:	20 e1       	ldi	r18, 0x10	; 16
    2c6e:	30 e0       	ldi	r19, 0x00	; 0
    2c70:	04 c0       	rjmp	.+8      	; 0x2c7a <vfprintf+0x2a2>
    2c72:	14 fd       	sbrc	r17, 4
    2c74:	16 60       	ori	r17, 0x06	; 6
    2c76:	20 e1       	ldi	r18, 0x10	; 16
    2c78:	32 e0       	ldi	r19, 0x02	; 2
    2c7a:	17 ff       	sbrs	r17, 7
    2c7c:	08 c0       	rjmp	.+16     	; 0x2c8e <vfprintf+0x2b6>
    2c7e:	f5 01       	movw	r30, r10
    2c80:	60 81       	ld	r22, Z
    2c82:	71 81       	ldd	r23, Z+1	; 0x01
    2c84:	82 81       	ldd	r24, Z+2	; 0x02
    2c86:	93 81       	ldd	r25, Z+3	; 0x03
    2c88:	44 e0       	ldi	r20, 0x04	; 4
    2c8a:	50 e0       	ldi	r21, 0x00	; 0
    2c8c:	08 c0       	rjmp	.+16     	; 0x2c9e <vfprintf+0x2c6>
    2c8e:	f5 01       	movw	r30, r10
    2c90:	80 81       	ld	r24, Z
    2c92:	91 81       	ldd	r25, Z+1	; 0x01
    2c94:	bc 01       	movw	r22, r24
    2c96:	80 e0       	ldi	r24, 0x00	; 0
    2c98:	90 e0       	ldi	r25, 0x00	; 0
    2c9a:	42 e0       	ldi	r20, 0x02	; 2
    2c9c:	50 e0       	ldi	r21, 0x00	; 0
    2c9e:	a4 0e       	add	r10, r20
    2ca0:	b5 1e       	adc	r11, r21
    2ca2:	a1 01       	movw	r20, r2
    2ca4:	0e 94 34 17 	call	0x2e68	; 0x2e68 <__ultoa_invert>
    2ca8:	d8 2e       	mov	r13, r24
    2caa:	d2 18       	sub	r13, r2
    2cac:	8f e7       	ldi	r24, 0x7F	; 127
    2cae:	f8 2e       	mov	r15, r24
    2cb0:	f1 22       	and	r15, r17
    2cb2:	f6 fe       	sbrs	r15, 6
    2cb4:	0b c0       	rjmp	.+22     	; 0x2ccc <vfprintf+0x2f4>
    2cb6:	5e ef       	ldi	r21, 0xFE	; 254
    2cb8:	f5 22       	and	r15, r21
    2cba:	d9 14       	cp	r13, r9
    2cbc:	38 f4       	brcc	.+14     	; 0x2ccc <vfprintf+0x2f4>
    2cbe:	f4 fe       	sbrs	r15, 4
    2cc0:	07 c0       	rjmp	.+14     	; 0x2cd0 <vfprintf+0x2f8>
    2cc2:	f2 fc       	sbrc	r15, 2
    2cc4:	05 c0       	rjmp	.+10     	; 0x2cd0 <vfprintf+0x2f8>
    2cc6:	8f ee       	ldi	r24, 0xEF	; 239
    2cc8:	f8 22       	and	r15, r24
    2cca:	02 c0       	rjmp	.+4      	; 0x2cd0 <vfprintf+0x2f8>
    2ccc:	1d 2d       	mov	r17, r13
    2cce:	01 c0       	rjmp	.+2      	; 0x2cd2 <vfprintf+0x2fa>
    2cd0:	19 2d       	mov	r17, r9
    2cd2:	f4 fe       	sbrs	r15, 4
    2cd4:	0d c0       	rjmp	.+26     	; 0x2cf0 <vfprintf+0x318>
    2cd6:	fe 01       	movw	r30, r28
    2cd8:	ed 0d       	add	r30, r13
    2cda:	f1 1d       	adc	r31, r1
    2cdc:	80 81       	ld	r24, Z
    2cde:	80 33       	cpi	r24, 0x30	; 48
    2ce0:	19 f4       	brne	.+6      	; 0x2ce8 <vfprintf+0x310>
    2ce2:	99 ee       	ldi	r25, 0xE9	; 233
    2ce4:	f9 22       	and	r15, r25
    2ce6:	08 c0       	rjmp	.+16     	; 0x2cf8 <vfprintf+0x320>
    2ce8:	1f 5f       	subi	r17, 0xFF	; 255
    2cea:	f2 fe       	sbrs	r15, 2
    2cec:	05 c0       	rjmp	.+10     	; 0x2cf8 <vfprintf+0x320>
    2cee:	03 c0       	rjmp	.+6      	; 0x2cf6 <vfprintf+0x31e>
    2cf0:	8f 2d       	mov	r24, r15
    2cf2:	86 78       	andi	r24, 0x86	; 134
    2cf4:	09 f0       	breq	.+2      	; 0x2cf8 <vfprintf+0x320>
    2cf6:	1f 5f       	subi	r17, 0xFF	; 255
    2cf8:	0f 2d       	mov	r16, r15
    2cfa:	f3 fc       	sbrc	r15, 3
    2cfc:	14 c0       	rjmp	.+40     	; 0x2d26 <vfprintf+0x34e>
    2cfe:	f0 fe       	sbrs	r15, 0
    2d00:	0f c0       	rjmp	.+30     	; 0x2d20 <vfprintf+0x348>
    2d02:	1e 15       	cp	r17, r14
    2d04:	10 f0       	brcs	.+4      	; 0x2d0a <vfprintf+0x332>
    2d06:	9d 2c       	mov	r9, r13
    2d08:	0b c0       	rjmp	.+22     	; 0x2d20 <vfprintf+0x348>
    2d0a:	9d 2c       	mov	r9, r13
    2d0c:	9e 0c       	add	r9, r14
    2d0e:	91 1a       	sub	r9, r17
    2d10:	1e 2d       	mov	r17, r14
    2d12:	06 c0       	rjmp	.+12     	; 0x2d20 <vfprintf+0x348>
    2d14:	80 e2       	ldi	r24, 0x20	; 32
    2d16:	90 e0       	ldi	r25, 0x00	; 0
    2d18:	b3 01       	movw	r22, r6
    2d1a:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2d1e:	1f 5f       	subi	r17, 0xFF	; 255
    2d20:	1e 15       	cp	r17, r14
    2d22:	c0 f3       	brcs	.-16     	; 0x2d14 <vfprintf+0x33c>
    2d24:	04 c0       	rjmp	.+8      	; 0x2d2e <vfprintf+0x356>
    2d26:	1e 15       	cp	r17, r14
    2d28:	10 f4       	brcc	.+4      	; 0x2d2e <vfprintf+0x356>
    2d2a:	e1 1a       	sub	r14, r17
    2d2c:	01 c0       	rjmp	.+2      	; 0x2d30 <vfprintf+0x358>
    2d2e:	ee 24       	eor	r14, r14
    2d30:	04 ff       	sbrs	r16, 4
    2d32:	0f c0       	rjmp	.+30     	; 0x2d52 <vfprintf+0x37a>
    2d34:	80 e3       	ldi	r24, 0x30	; 48
    2d36:	90 e0       	ldi	r25, 0x00	; 0
    2d38:	b3 01       	movw	r22, r6
    2d3a:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2d3e:	02 ff       	sbrs	r16, 2
    2d40:	1d c0       	rjmp	.+58     	; 0x2d7c <vfprintf+0x3a4>
    2d42:	01 fd       	sbrc	r16, 1
    2d44:	03 c0       	rjmp	.+6      	; 0x2d4c <vfprintf+0x374>
    2d46:	88 e7       	ldi	r24, 0x78	; 120
    2d48:	90 e0       	ldi	r25, 0x00	; 0
    2d4a:	0e c0       	rjmp	.+28     	; 0x2d68 <vfprintf+0x390>
    2d4c:	88 e5       	ldi	r24, 0x58	; 88
    2d4e:	90 e0       	ldi	r25, 0x00	; 0
    2d50:	0b c0       	rjmp	.+22     	; 0x2d68 <vfprintf+0x390>
    2d52:	80 2f       	mov	r24, r16
    2d54:	86 78       	andi	r24, 0x86	; 134
    2d56:	91 f0       	breq	.+36     	; 0x2d7c <vfprintf+0x3a4>
    2d58:	01 ff       	sbrs	r16, 1
    2d5a:	02 c0       	rjmp	.+4      	; 0x2d60 <vfprintf+0x388>
    2d5c:	8b e2       	ldi	r24, 0x2B	; 43
    2d5e:	01 c0       	rjmp	.+2      	; 0x2d62 <vfprintf+0x38a>
    2d60:	80 e2       	ldi	r24, 0x20	; 32
    2d62:	f7 fc       	sbrc	r15, 7
    2d64:	8d e2       	ldi	r24, 0x2D	; 45
    2d66:	90 e0       	ldi	r25, 0x00	; 0
    2d68:	b3 01       	movw	r22, r6
    2d6a:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2d6e:	06 c0       	rjmp	.+12     	; 0x2d7c <vfprintf+0x3a4>
    2d70:	80 e3       	ldi	r24, 0x30	; 48
    2d72:	90 e0       	ldi	r25, 0x00	; 0
    2d74:	b3 01       	movw	r22, r6
    2d76:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2d7a:	9a 94       	dec	r9
    2d7c:	d9 14       	cp	r13, r9
    2d7e:	c0 f3       	brcs	.-16     	; 0x2d70 <vfprintf+0x398>
    2d80:	da 94       	dec	r13
    2d82:	f1 01       	movw	r30, r2
    2d84:	ed 0d       	add	r30, r13
    2d86:	f1 1d       	adc	r31, r1
    2d88:	80 81       	ld	r24, Z
    2d8a:	90 e0       	ldi	r25, 0x00	; 0
    2d8c:	b3 01       	movw	r22, r6
    2d8e:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2d92:	dd 20       	and	r13, r13
    2d94:	a9 f7       	brne	.-22     	; 0x2d80 <vfprintf+0x3a8>
    2d96:	06 c0       	rjmp	.+12     	; 0x2da4 <vfprintf+0x3cc>
    2d98:	80 e2       	ldi	r24, 0x20	; 32
    2d9a:	90 e0       	ldi	r25, 0x00	; 0
    2d9c:	b3 01       	movw	r22, r6
    2d9e:	0e 94 08 17 	call	0x2e10	; 0x2e10 <fputc>
    2da2:	ea 94       	dec	r14
    2da4:	ee 20       	and	r14, r14
    2da6:	c1 f7       	brne	.-16     	; 0x2d98 <vfprintf+0x3c0>
    2da8:	43 ce       	rjmp	.-890    	; 0x2a30 <vfprintf+0x58>
    2daa:	f3 01       	movw	r30, r6
    2dac:	66 81       	ldd	r22, Z+6	; 0x06
    2dae:	77 81       	ldd	r23, Z+7	; 0x07
    2db0:	cb 01       	movw	r24, r22
    2db2:	2b 96       	adiw	r28, 0x0b	; 11
    2db4:	0f b6       	in	r0, 0x3f	; 63
    2db6:	f8 94       	cli
    2db8:	de bf       	out	0x3e, r29	; 62
    2dba:	0f be       	out	0x3f, r0	; 63
    2dbc:	cd bf       	out	0x3d, r28	; 61
    2dbe:	cf 91       	pop	r28
    2dc0:	df 91       	pop	r29
    2dc2:	1f 91       	pop	r17
    2dc4:	0f 91       	pop	r16
    2dc6:	ff 90       	pop	r15
    2dc8:	ef 90       	pop	r14
    2dca:	df 90       	pop	r13
    2dcc:	cf 90       	pop	r12
    2dce:	bf 90       	pop	r11
    2dd0:	af 90       	pop	r10
    2dd2:	9f 90       	pop	r9
    2dd4:	8f 90       	pop	r8
    2dd6:	7f 90       	pop	r7
    2dd8:	6f 90       	pop	r6
    2dda:	5f 90       	pop	r5
    2ddc:	4f 90       	pop	r4
    2dde:	3f 90       	pop	r3
    2de0:	2f 90       	pop	r2
    2de2:	08 95       	ret

00002de4 <strnlen_P>:
    2de4:	fc 01       	movw	r30, r24
    2de6:	05 90       	lpm	r0, Z+
    2de8:	61 50       	subi	r22, 0x01	; 1
    2dea:	70 40       	sbci	r23, 0x00	; 0
    2dec:	01 10       	cpse	r0, r1
    2dee:	d8 f7       	brcc	.-10     	; 0x2de6 <strnlen_P+0x2>
    2df0:	80 95       	com	r24
    2df2:	90 95       	com	r25
    2df4:	8e 0f       	add	r24, r30
    2df6:	9f 1f       	adc	r25, r31
    2df8:	08 95       	ret

00002dfa <strnlen>:
    2dfa:	fc 01       	movw	r30, r24
    2dfc:	61 50       	subi	r22, 0x01	; 1
    2dfe:	70 40       	sbci	r23, 0x00	; 0
    2e00:	01 90       	ld	r0, Z+
    2e02:	01 10       	cpse	r0, r1
    2e04:	d8 f7       	brcc	.-10     	; 0x2dfc <strnlen+0x2>
    2e06:	80 95       	com	r24
    2e08:	90 95       	com	r25
    2e0a:	8e 0f       	add	r24, r30
    2e0c:	9f 1f       	adc	r25, r31
    2e0e:	08 95       	ret

00002e10 <fputc>:
    2e10:	0f 93       	push	r16
    2e12:	1f 93       	push	r17
    2e14:	cf 93       	push	r28
    2e16:	df 93       	push	r29
    2e18:	8c 01       	movw	r16, r24
    2e1a:	eb 01       	movw	r28, r22
    2e1c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e1e:	81 ff       	sbrs	r24, 1
    2e20:	1b c0       	rjmp	.+54     	; 0x2e58 <fputc+0x48>
    2e22:	82 ff       	sbrs	r24, 2
    2e24:	0d c0       	rjmp	.+26     	; 0x2e40 <fputc+0x30>
    2e26:	2e 81       	ldd	r18, Y+6	; 0x06
    2e28:	3f 81       	ldd	r19, Y+7	; 0x07
    2e2a:	8c 81       	ldd	r24, Y+4	; 0x04
    2e2c:	9d 81       	ldd	r25, Y+5	; 0x05
    2e2e:	28 17       	cp	r18, r24
    2e30:	39 07       	cpc	r19, r25
    2e32:	64 f4       	brge	.+24     	; 0x2e4c <fputc+0x3c>
    2e34:	e8 81       	ld	r30, Y
    2e36:	f9 81       	ldd	r31, Y+1	; 0x01
    2e38:	01 93       	st	Z+, r16
    2e3a:	f9 83       	std	Y+1, r31	; 0x01
    2e3c:	e8 83       	st	Y, r30
    2e3e:	06 c0       	rjmp	.+12     	; 0x2e4c <fputc+0x3c>
    2e40:	e8 85       	ldd	r30, Y+8	; 0x08
    2e42:	f9 85       	ldd	r31, Y+9	; 0x09
    2e44:	80 2f       	mov	r24, r16
    2e46:	09 95       	icall
    2e48:	89 2b       	or	r24, r25
    2e4a:	31 f4       	brne	.+12     	; 0x2e58 <fputc+0x48>
    2e4c:	8e 81       	ldd	r24, Y+6	; 0x06
    2e4e:	9f 81       	ldd	r25, Y+7	; 0x07
    2e50:	01 96       	adiw	r24, 0x01	; 1
    2e52:	9f 83       	std	Y+7, r25	; 0x07
    2e54:	8e 83       	std	Y+6, r24	; 0x06
    2e56:	02 c0       	rjmp	.+4      	; 0x2e5c <fputc+0x4c>
    2e58:	0f ef       	ldi	r16, 0xFF	; 255
    2e5a:	1f ef       	ldi	r17, 0xFF	; 255
    2e5c:	c8 01       	movw	r24, r16
    2e5e:	df 91       	pop	r29
    2e60:	cf 91       	pop	r28
    2e62:	1f 91       	pop	r17
    2e64:	0f 91       	pop	r16
    2e66:	08 95       	ret

00002e68 <__ultoa_invert>:
    2e68:	fa 01       	movw	r30, r20
    2e6a:	aa 27       	eor	r26, r26
    2e6c:	28 30       	cpi	r18, 0x08	; 8
    2e6e:	51 f1       	breq	.+84     	; 0x2ec4 <__ultoa_invert+0x5c>
    2e70:	20 31       	cpi	r18, 0x10	; 16
    2e72:	81 f1       	breq	.+96     	; 0x2ed4 <__ultoa_invert+0x6c>
    2e74:	e8 94       	clt
    2e76:	6f 93       	push	r22
    2e78:	6e 7f       	andi	r22, 0xFE	; 254
    2e7a:	6e 5f       	subi	r22, 0xFE	; 254
    2e7c:	7f 4f       	sbci	r23, 0xFF	; 255
    2e7e:	8f 4f       	sbci	r24, 0xFF	; 255
    2e80:	9f 4f       	sbci	r25, 0xFF	; 255
    2e82:	af 4f       	sbci	r26, 0xFF	; 255
    2e84:	b1 e0       	ldi	r27, 0x01	; 1
    2e86:	3e d0       	rcall	.+124    	; 0x2f04 <__ultoa_invert+0x9c>
    2e88:	b4 e0       	ldi	r27, 0x04	; 4
    2e8a:	3c d0       	rcall	.+120    	; 0x2f04 <__ultoa_invert+0x9c>
    2e8c:	67 0f       	add	r22, r23
    2e8e:	78 1f       	adc	r23, r24
    2e90:	89 1f       	adc	r24, r25
    2e92:	9a 1f       	adc	r25, r26
    2e94:	a1 1d       	adc	r26, r1
    2e96:	68 0f       	add	r22, r24
    2e98:	79 1f       	adc	r23, r25
    2e9a:	8a 1f       	adc	r24, r26
    2e9c:	91 1d       	adc	r25, r1
    2e9e:	a1 1d       	adc	r26, r1
    2ea0:	6a 0f       	add	r22, r26
    2ea2:	71 1d       	adc	r23, r1
    2ea4:	81 1d       	adc	r24, r1
    2ea6:	91 1d       	adc	r25, r1
    2ea8:	a1 1d       	adc	r26, r1
    2eaa:	20 d0       	rcall	.+64     	; 0x2eec <__ultoa_invert+0x84>
    2eac:	09 f4       	brne	.+2      	; 0x2eb0 <__ultoa_invert+0x48>
    2eae:	68 94       	set
    2eb0:	3f 91       	pop	r19
    2eb2:	2a e0       	ldi	r18, 0x0A	; 10
    2eb4:	26 9f       	mul	r18, r22
    2eb6:	11 24       	eor	r1, r1
    2eb8:	30 19       	sub	r19, r0
    2eba:	30 5d       	subi	r19, 0xD0	; 208
    2ebc:	31 93       	st	Z+, r19
    2ebe:	de f6       	brtc	.-74     	; 0x2e76 <__ultoa_invert+0xe>
    2ec0:	cf 01       	movw	r24, r30
    2ec2:	08 95       	ret
    2ec4:	46 2f       	mov	r20, r22
    2ec6:	47 70       	andi	r20, 0x07	; 7
    2ec8:	40 5d       	subi	r20, 0xD0	; 208
    2eca:	41 93       	st	Z+, r20
    2ecc:	b3 e0       	ldi	r27, 0x03	; 3
    2ece:	0f d0       	rcall	.+30     	; 0x2eee <__ultoa_invert+0x86>
    2ed0:	c9 f7       	brne	.-14     	; 0x2ec4 <__ultoa_invert+0x5c>
    2ed2:	f6 cf       	rjmp	.-20     	; 0x2ec0 <__ultoa_invert+0x58>
    2ed4:	46 2f       	mov	r20, r22
    2ed6:	4f 70       	andi	r20, 0x0F	; 15
    2ed8:	40 5d       	subi	r20, 0xD0	; 208
    2eda:	4a 33       	cpi	r20, 0x3A	; 58
    2edc:	18 f0       	brcs	.+6      	; 0x2ee4 <__ultoa_invert+0x7c>
    2ede:	49 5d       	subi	r20, 0xD9	; 217
    2ee0:	31 fd       	sbrc	r19, 1
    2ee2:	40 52       	subi	r20, 0x20	; 32
    2ee4:	41 93       	st	Z+, r20
    2ee6:	02 d0       	rcall	.+4      	; 0x2eec <__ultoa_invert+0x84>
    2ee8:	a9 f7       	brne	.-22     	; 0x2ed4 <__ultoa_invert+0x6c>
    2eea:	ea cf       	rjmp	.-44     	; 0x2ec0 <__ultoa_invert+0x58>
    2eec:	b4 e0       	ldi	r27, 0x04	; 4
    2eee:	a6 95       	lsr	r26
    2ef0:	97 95       	ror	r25
    2ef2:	87 95       	ror	r24
    2ef4:	77 95       	ror	r23
    2ef6:	67 95       	ror	r22
    2ef8:	ba 95       	dec	r27
    2efa:	c9 f7       	brne	.-14     	; 0x2eee <__ultoa_invert+0x86>
    2efc:	00 97       	sbiw	r24, 0x00	; 0
    2efe:	61 05       	cpc	r22, r1
    2f00:	71 05       	cpc	r23, r1
    2f02:	08 95       	ret
    2f04:	9b 01       	movw	r18, r22
    2f06:	ac 01       	movw	r20, r24
    2f08:	0a 2e       	mov	r0, r26
    2f0a:	06 94       	lsr	r0
    2f0c:	57 95       	ror	r21
    2f0e:	47 95       	ror	r20
    2f10:	37 95       	ror	r19
    2f12:	27 95       	ror	r18
    2f14:	ba 95       	dec	r27
    2f16:	c9 f7       	brne	.-14     	; 0x2f0a <__ultoa_invert+0xa2>
    2f18:	62 0f       	add	r22, r18
    2f1a:	73 1f       	adc	r23, r19
    2f1c:	84 1f       	adc	r24, r20
    2f1e:	95 1f       	adc	r25, r21
    2f20:	a0 1d       	adc	r26, r0
    2f22:	08 95       	ret

00002f24 <_exit>:
    2f24:	f8 94       	cli

00002f26 <__stop_program>:
    2f26:	ff cf       	rjmp	.-2      	; 0x2f26 <__stop_program>
