module lfsr_5
  (input  rst_n,
   input  enable_in,
   input  clk,
   output [4:0] q_out);
  wire [4:0] ak_test;
  reg [4:0] p0_reg;
  wire n39512_o;
  wire n39514_o;
  wire n39515_o;
  wire n39516_o;
  wire [3:0] n39517_o;
  wire [4:0] n39518_o;
  wire [4:0] n39531_o;
  reg [4:0] n39532_q;
  wire [4:0] n39533_o;
  reg [4:0] n39534_q;
  assign q_out = ak_test;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:76:10  */
  assign ak_test = n39532_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:79:14  */
  always @*
    p0_reg = n39534_q; // (isignal)
  initial
    p0_reg <= 5'bXXXXX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:82:14  */
  assign n39512_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:88:28  */
  assign n39514_o = ak_test[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:91:45  */
  assign n39515_o = ak_test[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:91:34  */
  assign n39516_o = n39514_o ^ n39515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:94:34  */
  assign n39517_o = p0_reg[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:94:29  */
  assign n39518_o = {n39516_o, n39517_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  assign n39531_o = enable_in ? n39518_o : ak_test;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  always @(posedge clk or posedge n39512_o)
    if (n39512_o)
      n39532_q <= 5'b11111;
    else
      n39532_q <= n39531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  assign n39533_o = enable_in ? n39518_o : p0_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  always @(posedge clk or posedge n39512_o)
    if (n39512_o)
      n39534_q <= 5'b11111;
    else
      n39534_q <= n39533_o;
endmodule

module mul_inferred_32_32_2
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  sign_i,
   input  [31:0] a_i,
   input  [31:0] b_i,
   output [63:0] product_o);
  wire [127:0] r;
  wire [127:0] rin;
  wire n39484_o;
  wire [63:0] n39485_o;
  wire [63:0] n39486_o;
  wire [63:0] n39487_o;
  wire [63:0] n39488_o;
  wire [63:0] n39489_o;
  wire [63:0] n39490_o;
  wire [63:0] n39491_o;
  wire [63:0] n39492_o;
  wire [127:0] n39493_o;
  wire [63:0] n39494_o;
  wire n39497_o;
  wire [127:0] n39500_o;
  wire [127:0] n39506_o;
  reg [127:0] n39507_q;
  assign product_o = n39494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:39:10  */
  assign r = n39507_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:39:13  */
  assign rin = n39493_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:463:15  */
  assign n39484_o = ~sign_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n39485_o = {32'b0, a_i};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n39486_o = {32'b0, b_i};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n39487_o = n39485_o * n39486_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n39488_o = {{32{a_i[31]}}, a_i}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n39489_o = {{32{b_i[31]}}, b_i}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n39490_o = n39488_o * n39489_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:463:7  */
  assign n39491_o = n39484_o ? n39487_o : n39490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:56:36  */
  assign n39492_o = r[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:56:61  */
  assign n39493_o = {n39492_o, n39491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:62:24  */
  assign n39494_o = r[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:72:18  */
  assign n39497_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:76:9  */
  assign n39500_o = init_i ? 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:74:5  */
  assign n39506_o = en_i ? n39500_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:74:5  */
  always @(posedge clk_i or posedge n39497_o)
    if (n39497_o)
      n39507_q <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n39507_q <= n39506_o;
endmodule

module basic_fifo_flags_beh_38_8_6_2
  (input  reset_n_i,
   input  clk_i,
   input  wr_en_i,
   input  [37:0] wr_data_i,
   input  rd_en_i,
   output almost_full_o,
   output full_o,
   output [37:0] rd_data_o,
   output almost_empty_o,
   output empty_o);
  wire [303:0] r_fifo_data;
  wire [2:0] r_wr_index;
  wire [2:0] r_rd_index;
  wire [3:0] r_fifo_count;
  wire w_full;
  wire w_empty;
  wire n39325_o;
  wire n39327_o;
  wire n39328_o;
  wire [31:0] n39329_o;
  wire [31:0] n39331_o;
  wire [3:0] n39332_o;
  wire n39333_o;
  wire n39334_o;
  wire [31:0] n39335_o;
  wire [31:0] n39337_o;
  wire [3:0] n39338_o;
  wire [3:0] n39339_o;
  wire [3:0] n39340_o;
  wire n39341_o;
  wire n39342_o;
  wire [31:0] n39343_o;
  wire n39345_o;
  wire [31:0] n39346_o;
  wire [31:0] n39348_o;
  wire [2:0] n39349_o;
  wire [2:0] n39351_o;
  wire n39353_o;
  wire n39354_o;
  wire [31:0] n39355_o;
  wire n39357_o;
  wire [31:0] n39358_o;
  wire [31:0] n39360_o;
  wire [2:0] n39361_o;
  wire [2:0] n39363_o;
  wire [2:0] n39366_o;
  reg [303:0] n39383_q;
  wire [2:0] n39384_o;
  reg [2:0] n39385_q;
  wire [2:0] n39386_o;
  reg [2:0] n39387_q;
  reg [3:0] n39388_q;
  wire [2:0] n39390_o;
  wire [31:0] n39394_o;
  wire n39396_o;
  wire n39397_o;
  wire [31:0] n39400_o;
  wire n39402_o;
  wire n39403_o;
  wire [31:0] n39406_o;
  wire n39408_o;
  wire n39409_o;
  wire [31:0] n39412_o;
  wire n39414_o;
  wire n39415_o;
  wire n39417_o;
  wire n39418_o;
  wire n39419_o;
  wire n39420_o;
  wire n39421_o;
  wire n39422_o;
  wire n39423_o;
  wire n39424_o;
  wire n39425_o;
  wire n39426_o;
  wire n39427_o;
  wire n39428_o;
  wire n39429_o;
  wire n39430_o;
  wire n39431_o;
  wire n39432_o;
  wire n39433_o;
  wire n39434_o;
  wire [37:0] n39435_o;
  wire n39436_o;
  wire [37:0] n39437_o;
  wire [37:0] n39438_o;
  wire n39439_o;
  wire [37:0] n39440_o;
  wire [37:0] n39441_o;
  wire n39442_o;
  wire [37:0] n39443_o;
  wire [37:0] n39444_o;
  wire n39445_o;
  wire [37:0] n39446_o;
  wire [37:0] n39447_o;
  wire n39448_o;
  wire [37:0] n39449_o;
  wire [37:0] n39450_o;
  wire n39451_o;
  wire [37:0] n39452_o;
  wire [37:0] n39453_o;
  wire n39454_o;
  wire [37:0] n39455_o;
  wire [37:0] n39456_o;
  wire n39457_o;
  wire [37:0] n39458_o;
  wire [303:0] n39459_o;
  wire [37:0] n39460_o;
  wire [37:0] n39461_o;
  wire [37:0] n39462_o;
  wire [37:0] n39463_o;
  wire [37:0] n39464_o;
  wire [37:0] n39465_o;
  wire [37:0] n39466_o;
  wire [37:0] n39467_o;
  wire [1:0] n39468_o;
  reg [37:0] n39469_o;
  wire [1:0] n39470_o;
  reg [37:0] n39471_o;
  wire n39472_o;
  wire [37:0] n39473_o;
  assign almost_full_o = n39409_o;
  assign full_o = w_full;
  assign rd_data_o = n39473_o;
  assign almost_empty_o = n39415_o;
  assign empty_o = w_empty;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:61:10  */
  assign r_fifo_data = n39383_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:65:10  */
  assign r_wr_index = n39385_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:66:10  */
  assign r_rd_index = n39387_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:69:10  */
  assign r_fifo_count = n39388_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:71:10  */
  assign w_full = n39397_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:72:10  */
  assign w_empty = n39403_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:78:18  */
  assign n39325_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:37  */
  assign n39327_o = ~rd_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:25  */
  assign n39328_o = wr_en_i & n39327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:38  */
  assign n39329_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:38  */
  assign n39331_o = n39329_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:25  */
  assign n39332_o = n39331_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:22  */
  assign n39333_o = ~wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:28  */
  assign n39334_o = n39333_o & rd_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:38  */
  assign n39335_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:38  */
  assign n39337_o = n39335_o - 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:25  */
  assign n39338_o = n39337_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:7  */
  assign n39339_o = n39334_o ? n39338_o : r_fifo_count;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:7  */
  assign n39340_o = n39328_o ? n39332_o : n39339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:92:36  */
  assign n39341_o = ~w_full;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:92:25  */
  assign n39342_o = wr_en_i & n39341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:23  */
  assign n39343_o = {29'b0, r_wr_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:23  */
  assign n39345_o = n39343_o == 32'b00000000000000000000000000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:36  */
  assign n39346_o = {29'b0, r_wr_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:36  */
  assign n39348_o = n39346_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:25  */
  assign n39349_o = n39348_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:9  */
  assign n39351_o = n39345_o ? 3'b000 : n39349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:101:37  */
  assign n39353_o = ~w_empty;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:101:25  */
  assign n39354_o = rd_en_i & n39353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:23  */
  assign n39355_o = {29'b0, r_rd_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:23  */
  assign n39357_o = n39355_o == 32'b00000000000000000000000000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:36  */
  assign n39358_o = {29'b0, r_rd_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:36  */
  assign n39360_o = n39358_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:25  */
  assign n39361_o = n39360_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:9  */
  assign n39363_o = n39357_o ? 3'b000 : n39361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:20  */
  assign n39366_o = 3'b111 - r_wr_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n39325_o)
    if (n39325_o)
      n39383_q <= 304'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n39383_q <= n39459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n39384_o = n39342_o ? n39351_o : r_wr_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n39325_o)
    if (n39325_o)
      n39385_q <= 3'b000;
    else
      n39385_q <= n39384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n39386_o = n39354_o ? n39363_o : r_rd_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n39325_o)
    if (n39325_o)
      n39387_q <= 3'b000;
    else
      n39387_q <= n39386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n39325_o)
    if (n39325_o)
      n39388_q <= 4'b0000;
    else
      n39388_q <= n39340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n39390_o = 3'b111 - r_rd_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:36  */
  assign n39394_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:36  */
  assign n39396_o = n39394_o == 32'b00000000000000000000000000001000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:18  */
  assign n39397_o = n39396_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:36  */
  assign n39400_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:36  */
  assign n39402_o = n39400_o == 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:18  */
  assign n39403_o = n39402_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:43  */
  assign n39406_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:43  */
  assign n39408_o = $signed(n39406_o) > $signed(32'b00000000000000000000000000000110);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:25  */
  assign n39409_o = n39408_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:43  */
  assign n39412_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:43  */
  assign n39414_o = $signed(n39412_o) < $signed(32'b00000000000000000000000000000010);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:25  */
  assign n39415_o = n39414_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39417_o = n39366_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39418_o = ~n39417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39419_o = n39366_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39420_o = ~n39419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39421_o = n39418_o & n39420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39422_o = n39418_o & n39419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39423_o = n39417_o & n39420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39424_o = n39417_o & n39419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39425_o = n39366_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39426_o = ~n39425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39427_o = n39421_o & n39426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39428_o = n39421_o & n39425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39429_o = n39422_o & n39426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39430_o = n39422_o & n39425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39431_o = n39423_o & n39426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39432_o = n39423_o & n39425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39433_o = n39424_o & n39426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39434_o = n39424_o & n39425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39435_o = r_fifo_data[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39436_o = n39427_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39437_o = n39436_o ? wr_data_i : n39435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n39438_o = r_fifo_data[75:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39439_o = n39428_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39440_o = n39439_o ? wr_data_i : n39438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n39441_o = r_fifo_data[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39442_o = n39429_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39443_o = n39442_o ? wr_data_i : n39441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n39444_o = r_fifo_data[151:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39445_o = n39430_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39446_o = n39445_o ? wr_data_i : n39444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:30  */
  assign n39447_o = r_fifo_data[189:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39448_o = n39431_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39449_o = n39448_o ? wr_data_i : n39447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n39450_o = r_fifo_data[227:190];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39451_o = n39432_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39452_o = n39451_o ? wr_data_i : n39450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39453_o = r_fifo_data[265:228];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39454_o = n39433_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39455_o = n39454_o ? wr_data_i : n39453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n39456_o = r_fifo_data[303:266];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39457_o = n39434_o & wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39458_o = n39457_o ? wr_data_i : n39456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:82  */
  assign n39459_o = {n39458_o, n39455_o, n39452_o, n39449_o, n39446_o, n39443_o, n39440_o, n39437_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:21  */
  assign n39460_o = r_fifo_data[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:110:7  */
  assign n39461_o = r_fifo_data[75:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n39462_o = r_fifo_data[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n39463_o = r_fifo_data[151:114];
  assign n39464_o = r_fifo_data[189:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39465_o = r_fifo_data[227:190];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n39466_o = r_fifo_data[265:228];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39467_o = r_fifo_data[303:266];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n39468_o = n39390_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  always @*
    case (n39468_o)
      2'b00: n39469_o <= n39460_o;
      2'b01: n39469_o <= n39461_o;
      2'b10: n39469_o <= n39462_o;
      2'b11: n39469_o <= n39463_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n39470_o = n39390_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  always @*
    case (n39470_o)
      2'b00: n39471_o <= n39464_o;
      2'b01: n39471_o <= n39465_o;
      2'b10: n39471_o <= n39466_o;
      2'b11: n39471_o <= n39467_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n39472_o = n39390_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n39473_o = n39472_o ? n39471_o : n39469_o;
endmodule

module dyn_arb_6_3
  (input  clk,
   input  rst_n,
   input  bus_lock_in,
   output [5:0] arb_agent_out);
  wire [4:0] q_from_lfsr;
  wire enable_lfsr;
  wire [191:0] adaptive_lut_r;
  wire prev_lock_r;
  wire [5:0] winner;
  wire [4:0] lfsr_1_n38831;
  wire [4:0] lfsr_1_q_out;
  wire n38834_o;
  wire n38839_o;
  wire n38873_o;
  wire n38874_o;
  wire [5:0] n38875_o;
  wire [5:0] n38876_o;
  wire [5:0] n38877_o;
  wire [5:0] n38878_o;
  wire [5:0] n38879_o;
  wire [5:0] n38880_o;
  wire [5:0] n38881_o;
  wire [5:0] n38882_o;
  wire [5:0] n38883_o;
  wire [5:0] n38884_o;
  wire [5:0] n38885_o;
  wire [5:0] n38886_o;
  wire [5:0] n38887_o;
  wire [5:0] n38888_o;
  wire [5:0] n38889_o;
  wire [5:0] n38890_o;
  wire [5:0] n38891_o;
  wire [5:0] n38892_o;
  wire [5:0] n38893_o;
  wire [5:0] n38894_o;
  wire [5:0] n38895_o;
  wire [5:0] n38896_o;
  wire [5:0] n38897_o;
  wire [5:0] n38898_o;
  wire [5:0] n38899_o;
  wire [5:0] n38900_o;
  wire [5:0] n38901_o;
  wire [5:0] n38902_o;
  wire [173:0] n38903_o;
  wire [173:0] n38904_o;
  wire [173:0] n38905_o;
  wire [173:0] n38906_o;
  wire [173:0] n38907_o;
  wire [17:0] n38908_o;
  wire n38911_o;
  wire [191:0] n38912_o;
  wire [191:0] n38915_o;
  reg [191:0] n38920_q;
  reg n38921_q;
  wire [5:0] n39265_o;
  wire [5:0] n39266_o;
  wire [5:0] n39267_o;
  wire [5:0] n39268_o;
  wire [5:0] n39269_o;
  wire [5:0] n39270_o;
  wire [5:0] n39271_o;
  wire [5:0] n39272_o;
  wire [5:0] n39273_o;
  wire [5:0] n39274_o;
  wire [5:0] n39275_o;
  wire [5:0] n39276_o;
  wire [5:0] n39277_o;
  wire [5:0] n39278_o;
  wire [5:0] n39279_o;
  wire [5:0] n39280_o;
  wire [5:0] n39281_o;
  wire [5:0] n39282_o;
  wire [5:0] n39283_o;
  wire [5:0] n39284_o;
  wire [5:0] n39285_o;
  wire [5:0] n39286_o;
  wire [5:0] n39287_o;
  wire [5:0] n39288_o;
  wire [5:0] n39289_o;
  wire [5:0] n39290_o;
  wire [5:0] n39291_o;
  wire [5:0] n39292_o;
  wire [5:0] n39293_o;
  wire [5:0] n39294_o;
  wire [5:0] n39295_o;
  wire [5:0] n39296_o;
  wire [1:0] n39297_o;
  reg [5:0] n39298_o;
  wire [1:0] n39299_o;
  reg [5:0] n39300_o;
  wire [1:0] n39301_o;
  reg [5:0] n39302_o;
  wire [1:0] n39303_o;
  reg [5:0] n39304_o;
  wire [1:0] n39305_o;
  reg [5:0] n39306_o;
  wire [1:0] n39307_o;
  reg [5:0] n39308_o;
  wire [1:0] n39309_o;
  reg [5:0] n39310_o;
  wire [1:0] n39311_o;
  reg [5:0] n39312_o;
  wire [1:0] n39313_o;
  reg [5:0] n39314_o;
  wire [1:0] n39315_o;
  reg [5:0] n39316_o;
  wire n39317_o;
  wire [5:0] n39318_o;
  assign arb_agent_out = winner;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:91:12  */
  assign q_from_lfsr = lfsr_1_n38831; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:92:12  */
  assign enable_lfsr = n38834_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:99:12  */
  assign adaptive_lut_r = n38920_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:102:10  */
  assign prev_lock_r = n38921_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:103:10  */
  assign winner = n39318_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:130:20  */
  assign lfsr_1_n38831 = lfsr_1_q_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:123:3  */
  lfsr_5 lfsr_1 (
    .rst_n(rst_n),
    .enable_in(enable_lfsr),
    .clk(clk),
    .q_out(lfsr_1_q_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:133:18  */
  assign n38834_o = ~bus_lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:151:14  */
  assign n38839_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:22  */
  assign n38873_o = ~bus_lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:180:24  */
  assign n38874_o = ~prev_lock_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38875_o = adaptive_lut_r[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38876_o = adaptive_lut_r[11:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38877_o = adaptive_lut_r[17:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38878_o = adaptive_lut_r[23:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38879_o = adaptive_lut_r[29:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38880_o = adaptive_lut_r[35:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38881_o = adaptive_lut_r[41:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38882_o = adaptive_lut_r[47:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38883_o = adaptive_lut_r[53:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38884_o = adaptive_lut_r[59:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38885_o = adaptive_lut_r[65:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38886_o = adaptive_lut_r[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38887_o = adaptive_lut_r[77:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38888_o = adaptive_lut_r[83:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38889_o = adaptive_lut_r[89:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38890_o = adaptive_lut_r[95:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38891_o = adaptive_lut_r[101:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38892_o = adaptive_lut_r[107:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38893_o = adaptive_lut_r[113:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38894_o = adaptive_lut_r[119:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38895_o = adaptive_lut_r[125:120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38896_o = adaptive_lut_r[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38897_o = adaptive_lut_r[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38898_o = adaptive_lut_r[143:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38899_o = adaptive_lut_r[149:144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38900_o = adaptive_lut_r[155:150];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38901_o = adaptive_lut_r[161:156];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n38902_o = adaptive_lut_r[167:162];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n38903_o = {n38902_o, n38901_o, n38900_o, n38899_o, n38898_o, n38897_o, n38896_o, n38895_o, n38894_o, n38893_o, n38892_o, n38891_o, n38890_o, n38889_o, n38888_o, n38887_o, n38886_o, n38885_o, n38884_o, n38883_o, n38882_o, n38881_o, n38880_o, n38879_o, n38878_o, n38877_o, n38876_o, n38875_o, winner};
  assign n38904_o = adaptive_lut_r[173:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:180:9  */
  assign n38905_o = n38874_o ? n38903_o : n38904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n38906_o = adaptive_lut_r[173:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:7  */
  assign n38907_o = n38873_o ? n38906_o : n38905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n38908_o = adaptive_lut_r[191:174];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:7  */
  assign n38911_o = n38873_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n38912_o = {n38908_o, n38907_o};
  assign n38915_o = {6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:167:5  */
  always @(posedge clk or posedge n38839_o)
    if (n38839_o)
      n38920_q <= n38915_o;
    else
      n38920_q <= n38912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:167:5  */
  always @(posedge clk or posedge n38839_o)
    if (n38839_o)
      n38921_q <= 1'b0;
    else
      n38921_q <= n38911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:130:20  */
  assign n39265_o = adaptive_lut_r[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:123:3  */
  assign n39266_o = adaptive_lut_r[11:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:64:5  */
  assign n39267_o = adaptive_lut_r[17:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n39268_o = adaptive_lut_r[23:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n39269_o = adaptive_lut_r[29:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:194:3  */
  assign n39270_o = adaptive_lut_r[35:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n39271_o = adaptive_lut_r[41:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n39272_o = adaptive_lut_r[47:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:194:3  */
  assign n39273_o = adaptive_lut_r[53:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n39274_o = adaptive_lut_r[59:54];
  assign n39275_o = adaptive_lut_r[65:60];
  assign n39276_o = adaptive_lut_r[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n39277_o = adaptive_lut_r[77:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n39278_o = adaptive_lut_r[83:78];
  assign n39279_o = adaptive_lut_r[89:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39280_o = adaptive_lut_r[95:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n39281_o = adaptive_lut_r[101:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39282_o = adaptive_lut_r[107:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n39283_o = adaptive_lut_r[113:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:30  */
  assign n39284_o = adaptive_lut_r[119:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n39285_o = adaptive_lut_r[125:120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:82  */
  assign n39286_o = adaptive_lut_r[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n39287_o = adaptive_lut_r[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n39288_o = adaptive_lut_r[143:138];
  assign n39289_o = adaptive_lut_r[149:144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39290_o = adaptive_lut_r[155:150];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n39291_o = adaptive_lut_r[161:156];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n39292_o = adaptive_lut_r[167:162];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n39293_o = adaptive_lut_r[173:168];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:30  */
  assign n39294_o = adaptive_lut_r[179:174];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n39295_o = adaptive_lut_r[185:180];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:82  */
  assign n39296_o = adaptive_lut_r[191:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39297_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39297_o)
      2'b00: n39298_o <= n39265_o;
      2'b01: n39298_o <= n39266_o;
      2'b10: n39298_o <= n39267_o;
      2'b11: n39298_o <= n39268_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39299_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39299_o)
      2'b00: n39300_o <= n39269_o;
      2'b01: n39300_o <= n39270_o;
      2'b10: n39300_o <= n39271_o;
      2'b11: n39300_o <= n39272_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39301_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39301_o)
      2'b00: n39302_o <= n39273_o;
      2'b01: n39302_o <= n39274_o;
      2'b10: n39302_o <= n39275_o;
      2'b11: n39302_o <= n39276_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39303_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39303_o)
      2'b00: n39304_o <= n39277_o;
      2'b01: n39304_o <= n39278_o;
      2'b10: n39304_o <= n39279_o;
      2'b11: n39304_o <= n39280_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39305_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39305_o)
      2'b00: n39306_o <= n39281_o;
      2'b01: n39306_o <= n39282_o;
      2'b10: n39306_o <= n39283_o;
      2'b11: n39306_o <= n39284_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39307_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39307_o)
      2'b00: n39308_o <= n39285_o;
      2'b01: n39308_o <= n39286_o;
      2'b10: n39308_o <= n39287_o;
      2'b11: n39308_o <= n39288_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39309_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39309_o)
      2'b00: n39310_o <= n39289_o;
      2'b01: n39310_o <= n39290_o;
      2'b10: n39310_o <= n39291_o;
      2'b11: n39310_o <= n39292_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39311_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39311_o)
      2'b00: n39312_o <= n39293_o;
      2'b01: n39312_o <= n39294_o;
      2'b10: n39312_o <= n39295_o;
      2'b11: n39312_o <= n39296_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39313_o = q_from_lfsr[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39313_o)
      2'b00: n39314_o <= n39298_o;
      2'b01: n39314_o <= n39300_o;
      2'b10: n39314_o <= n39302_o;
      2'b11: n39314_o <= n39304_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39315_o = q_from_lfsr[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n39315_o)
      2'b00: n39316_o <= n39306_o;
      2'b01: n39316_o <= n39308_o;
      2'b10: n39316_o <= n39310_o;
      2'b11: n39316_o <= n39312_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39317_o = q_from_lfsr[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n39318_o = n39317_o ? n39316_o : n39314_o;
endmodule

module mul32x32
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] mul_i_op_a,
   input  [31:0] mul_i_op_b,
   input  mul_i_sign,
   input  mul_i_start,
   input  mul_i_mac,
   input  mul_i_op,
   input  mul_i_long,
   input  [63:0] mul_i_acc,
   output mul_o_valid,
   output [2:0] mul_o_ovflw,
   output [63:0] mul_o_result);
  wire [132:0] n37707_o;
  wire n37709_o;
  wire [2:0] n37710_o;
  wire [63:0] n37711_o;
  wire [31:0] mult_a;
  wire [31:0] mult_b;
  wire [63:0] muli0_product;
  wire [133:0] r;
  wire [133:0] rin;
  wire [63:0] muli0_product_o;
  localparam n37712_o = 1'b0;
  wire n37725_o;
  wire n37726_o;
  wire n37727_o;
  wire n37728_o;
  wire [1:0] n37729_o;
  wire [1:0] n37732_o;
  wire n37733_o;
  wire [2:0] n37734_o;
  wire [31:0] n37735_o;
  wire [31:0] n37736_o;
  wire [63:0] n37737_o;
  wire n37739_o;
  wire n37740_o;
  wire n37741_o;
  wire n37743_o;
  wire n37744_o;
  wire [31:0] n37745_o;
  wire [31:0] n37746_o;
  wire [31:0] n37748_o;
  wire [31:0] n37749_o;
  wire [31:0] n37750_o;
  wire n37751_o;
  wire n37752_o;
  wire n37754_o;
  wire n37755_o;
  wire [31:0] n37756_o;
  wire [31:0] n37757_o;
  wire [31:0] n37759_o;
  wire [31:0] n37760_o;
  wire [31:0] n37761_o;
  wire n37762_o;
  wire n37764_o;
  wire [31:0] n37766_o;
  wire n37779_o;
  wire n37781_o;
  wire n37782_o;
  wire n37783_o;
  wire n37784_o;
  wire n37785_o;
  wire n37786_o;
  wire n37787_o;
  wire n37788_o;
  wire n37789_o;
  wire n37790_o;
  wire n37791_o;
  wire n37792_o;
  wire n37793_o;
  wire n37794_o;
  wire n37795_o;
  wire n37796_o;
  wire n37797_o;
  wire n37798_o;
  wire n37799_o;
  wire n37800_o;
  wire n37801_o;
  wire n37802_o;
  wire n37803_o;
  wire n37804_o;
  wire n37805_o;
  wire n37806_o;
  wire n37807_o;
  wire n37808_o;
  wire n37809_o;
  wire n37810_o;
  wire n37811_o;
  wire n37812_o;
  wire n37813_o;
  wire n37814_o;
  wire n37815_o;
  wire n37816_o;
  wire n37817_o;
  wire n37818_o;
  wire n37819_o;
  wire n37820_o;
  wire n37821_o;
  wire n37822_o;
  wire n37823_o;
  wire n37824_o;
  wire n37825_o;
  wire n37826_o;
  wire n37827_o;
  wire n37828_o;
  wire n37829_o;
  wire n37830_o;
  wire n37831_o;
  wire n37832_o;
  wire n37833_o;
  wire n37834_o;
  wire n37835_o;
  wire n37836_o;
  wire n37837_o;
  wire n37838_o;
  wire n37839_o;
  wire n37840_o;
  wire n37841_o;
  wire n37842_o;
  wire n37843_o;
  wire n37845_o;
  wire n37848_o;
  wire n37849_o;
  wire [30:0] n37851_o;
  wire n37864_o;
  wire n37866_o;
  wire n37867_o;
  wire n37868_o;
  wire n37869_o;
  wire n37870_o;
  wire n37871_o;
  wire n37872_o;
  wire n37873_o;
  wire n37874_o;
  wire n37875_o;
  wire n37876_o;
  wire n37877_o;
  wire n37878_o;
  wire n37879_o;
  wire n37880_o;
  wire n37881_o;
  wire n37882_o;
  wire n37883_o;
  wire n37884_o;
  wire n37885_o;
  wire n37886_o;
  wire n37887_o;
  wire n37888_o;
  wire n37889_o;
  wire n37890_o;
  wire n37891_o;
  wire n37892_o;
  wire n37893_o;
  wire n37894_o;
  wire n37895_o;
  wire n37896_o;
  wire n37897_o;
  wire n37898_o;
  wire n37899_o;
  wire n37900_o;
  wire n37901_o;
  wire n37902_o;
  wire n37903_o;
  wire n37904_o;
  wire n37905_o;
  wire n37906_o;
  wire n37907_o;
  wire n37908_o;
  wire n37909_o;
  wire n37910_o;
  wire n37911_o;
  wire n37912_o;
  wire n37913_o;
  wire n37914_o;
  wire n37915_o;
  wire n37916_o;
  wire n37917_o;
  wire n37918_o;
  wire n37919_o;
  wire n37920_o;
  wire n37921_o;
  wire n37922_o;
  wire n37923_o;
  wire n37924_o;
  wire n37925_o;
  wire n37926_o;
  wire n37928_o;
  wire n37930_o;
  wire n37931_o;
  wire n37932_o;
  wire n37933_o;
  wire n37936_o;
  wire n37937_o;
  wire [31:0] n37939_o;
  wire n37952_o;
  wire n37954_o;
  wire n37955_o;
  wire n37956_o;
  wire n37957_o;
  wire n37958_o;
  wire n37959_o;
  wire n37960_o;
  wire n37961_o;
  wire n37962_o;
  wire n37963_o;
  wire n37964_o;
  wire n37965_o;
  wire n37966_o;
  wire n37967_o;
  wire n37968_o;
  wire n37969_o;
  wire n37970_o;
  wire n37971_o;
  wire n37972_o;
  wire n37973_o;
  wire n37974_o;
  wire n37975_o;
  wire n37976_o;
  wire n37977_o;
  wire n37978_o;
  wire n37979_o;
  wire n37980_o;
  wire n37981_o;
  wire n37982_o;
  wire n37983_o;
  wire n37984_o;
  wire n37985_o;
  wire n37986_o;
  wire n37987_o;
  wire n37988_o;
  wire n37989_o;
  wire n37990_o;
  wire n37991_o;
  wire n37992_o;
  wire n37993_o;
  wire n37994_o;
  wire n37995_o;
  wire n37996_o;
  wire n37997_o;
  wire n37998_o;
  wire n37999_o;
  wire n38000_o;
  wire n38001_o;
  wire n38002_o;
  wire n38003_o;
  wire n38004_o;
  wire n38005_o;
  wire n38006_o;
  wire n38007_o;
  wire n38008_o;
  wire n38009_o;
  wire n38010_o;
  wire n38011_o;
  wire n38012_o;
  wire n38013_o;
  wire n38014_o;
  wire n38015_o;
  wire n38016_o;
  wire n38018_o;
  wire n38020_o;
  localparam [2:0] n38021_o = 3'b000;
  wire n38023_o;
  wire n38025_o;
  wire [47:0] n38027_o;
  wire n38040_o;
  wire n38042_o;
  wire n38043_o;
  wire n38044_o;
  wire n38045_o;
  wire n38046_o;
  wire n38047_o;
  wire n38048_o;
  wire n38049_o;
  wire n38050_o;
  wire n38051_o;
  wire n38052_o;
  wire n38053_o;
  wire n38054_o;
  wire n38055_o;
  wire n38056_o;
  wire n38057_o;
  wire n38058_o;
  wire n38059_o;
  wire n38060_o;
  wire n38061_o;
  wire n38062_o;
  wire n38063_o;
  wire n38064_o;
  wire n38065_o;
  wire n38066_o;
  wire n38067_o;
  wire n38068_o;
  wire n38069_o;
  wire n38070_o;
  wire n38071_o;
  wire n38072_o;
  wire n38073_o;
  wire n38074_o;
  wire n38075_o;
  wire n38076_o;
  wire n38077_o;
  wire n38078_o;
  wire n38079_o;
  wire n38080_o;
  wire n38081_o;
  wire n38082_o;
  wire n38083_o;
  wire n38084_o;
  wire n38085_o;
  wire n38086_o;
  wire n38087_o;
  wire n38088_o;
  wire n38089_o;
  wire n38090_o;
  wire n38091_o;
  wire n38092_o;
  wire n38093_o;
  wire n38094_o;
  wire n38095_o;
  wire n38096_o;
  wire n38097_o;
  wire n38098_o;
  wire n38099_o;
  wire n38100_o;
  wire n38101_o;
  wire n38102_o;
  wire n38103_o;
  wire n38104_o;
  wire n38105_o;
  wire n38106_o;
  wire n38107_o;
  wire n38108_o;
  wire n38109_o;
  wire n38110_o;
  wire n38111_o;
  wire n38112_o;
  wire n38113_o;
  wire n38114_o;
  wire n38115_o;
  wire n38116_o;
  wire n38117_o;
  wire n38118_o;
  wire n38119_o;
  wire n38120_o;
  wire n38121_o;
  wire n38122_o;
  wire n38123_o;
  wire n38124_o;
  wire n38125_o;
  wire n38126_o;
  wire n38127_o;
  wire n38128_o;
  wire n38129_o;
  wire n38130_o;
  wire n38131_o;
  wire n38132_o;
  wire n38133_o;
  wire n38134_o;
  wire n38135_o;
  wire n38136_o;
  wire n38138_o;
  wire n38141_o;
  wire n38142_o;
  wire [14:0] n38144_o;
  wire n38157_o;
  wire n38159_o;
  wire n38160_o;
  wire n38161_o;
  wire n38162_o;
  wire n38163_o;
  wire n38164_o;
  wire n38165_o;
  wire n38166_o;
  wire n38167_o;
  wire n38168_o;
  wire n38169_o;
  wire n38170_o;
  wire n38171_o;
  wire n38172_o;
  wire n38173_o;
  wire n38174_o;
  wire n38175_o;
  wire n38176_o;
  wire n38177_o;
  wire n38178_o;
  wire n38179_o;
  wire n38180_o;
  wire n38181_o;
  wire n38182_o;
  wire n38183_o;
  wire n38184_o;
  wire n38185_o;
  wire n38186_o;
  wire n38187_o;
  wire n38189_o;
  wire n38191_o;
  wire n38192_o;
  wire n38193_o;
  wire n38194_o;
  wire n38196_o;
  wire n38197_o;
  wire n38198_o;
  wire [47:0] n38200_o;
  wire n38213_o;
  wire n38215_o;
  wire n38216_o;
  wire n38217_o;
  wire n38218_o;
  wire n38219_o;
  wire n38220_o;
  wire n38221_o;
  wire n38222_o;
  wire n38223_o;
  wire n38224_o;
  wire n38225_o;
  wire n38226_o;
  wire n38227_o;
  wire n38228_o;
  wire n38229_o;
  wire n38230_o;
  wire n38231_o;
  wire n38232_o;
  wire n38233_o;
  wire n38234_o;
  wire n38235_o;
  wire n38236_o;
  wire n38237_o;
  wire n38238_o;
  wire n38239_o;
  wire n38240_o;
  wire n38241_o;
  wire n38242_o;
  wire n38243_o;
  wire n38244_o;
  wire n38245_o;
  wire n38246_o;
  wire n38247_o;
  wire n38248_o;
  wire n38249_o;
  wire n38250_o;
  wire n38251_o;
  wire n38252_o;
  wire n38253_o;
  wire n38254_o;
  wire n38255_o;
  wire n38256_o;
  wire n38257_o;
  wire n38258_o;
  wire n38259_o;
  wire n38260_o;
  wire n38261_o;
  wire n38262_o;
  wire n38263_o;
  wire n38264_o;
  wire n38265_o;
  wire n38266_o;
  wire n38267_o;
  wire n38268_o;
  wire n38269_o;
  wire n38270_o;
  wire n38271_o;
  wire n38272_o;
  wire n38273_o;
  wire n38274_o;
  wire n38275_o;
  wire n38276_o;
  wire n38277_o;
  wire n38278_o;
  wire n38279_o;
  wire n38280_o;
  wire n38281_o;
  wire n38282_o;
  wire n38283_o;
  wire n38284_o;
  wire n38285_o;
  wire n38286_o;
  wire n38287_o;
  wire n38288_o;
  wire n38289_o;
  wire n38290_o;
  wire n38291_o;
  wire n38292_o;
  wire n38293_o;
  wire n38294_o;
  wire n38295_o;
  wire n38296_o;
  wire n38297_o;
  wire n38298_o;
  wire n38299_o;
  wire n38300_o;
  wire n38301_o;
  wire n38302_o;
  wire n38303_o;
  wire n38304_o;
  wire n38305_o;
  wire n38306_o;
  wire n38307_o;
  wire n38308_o;
  wire n38309_o;
  wire n38311_o;
  wire n38313_o;
  wire n38314_o;
  wire n38315_o;
  wire n38317_o;
  wire [55:0] n38319_o;
  wire n38332_o;
  wire n38334_o;
  wire n38335_o;
  wire n38336_o;
  wire n38337_o;
  wire n38338_o;
  wire n38339_o;
  wire n38340_o;
  wire n38341_o;
  wire n38342_o;
  wire n38343_o;
  wire n38344_o;
  wire n38345_o;
  wire n38346_o;
  wire n38347_o;
  wire n38348_o;
  wire n38349_o;
  wire n38350_o;
  wire n38351_o;
  wire n38352_o;
  wire n38353_o;
  wire n38354_o;
  wire n38355_o;
  wire n38356_o;
  wire n38357_o;
  wire n38358_o;
  wire n38359_o;
  wire n38360_o;
  wire n38361_o;
  wire n38362_o;
  wire n38363_o;
  wire n38364_o;
  wire n38365_o;
  wire n38366_o;
  wire n38367_o;
  wire n38368_o;
  wire n38369_o;
  wire n38370_o;
  wire n38371_o;
  wire n38372_o;
  wire n38373_o;
  wire n38374_o;
  wire n38375_o;
  wire n38376_o;
  wire n38377_o;
  wire n38378_o;
  wire n38379_o;
  wire n38380_o;
  wire n38381_o;
  wire n38382_o;
  wire n38383_o;
  wire n38384_o;
  wire n38385_o;
  wire n38386_o;
  wire n38387_o;
  wire n38388_o;
  wire n38389_o;
  wire n38390_o;
  wire n38391_o;
  wire n38392_o;
  wire n38393_o;
  wire n38394_o;
  wire n38395_o;
  wire n38396_o;
  wire n38397_o;
  wire n38398_o;
  wire n38399_o;
  wire n38400_o;
  wire n38401_o;
  wire n38402_o;
  wire n38403_o;
  wire n38404_o;
  wire n38405_o;
  wire n38406_o;
  wire n38407_o;
  wire n38408_o;
  wire n38409_o;
  wire n38410_o;
  wire n38411_o;
  wire n38412_o;
  wire n38413_o;
  wire n38414_o;
  wire n38415_o;
  wire n38416_o;
  wire n38417_o;
  wire n38418_o;
  wire n38419_o;
  wire n38420_o;
  wire n38421_o;
  wire n38422_o;
  wire n38423_o;
  wire n38424_o;
  wire n38425_o;
  wire n38426_o;
  wire n38427_o;
  wire n38428_o;
  wire n38429_o;
  wire n38430_o;
  wire n38431_o;
  wire n38432_o;
  wire n38433_o;
  wire n38434_o;
  wire n38435_o;
  wire n38436_o;
  wire n38437_o;
  wire n38438_o;
  wire n38439_o;
  wire n38440_o;
  wire n38441_o;
  wire n38442_o;
  wire n38443_o;
  wire n38444_o;
  wire n38446_o;
  wire n38449_o;
  wire n38450_o;
  wire [6:0] n38452_o;
  wire n38465_o;
  wire n38467_o;
  wire n38468_o;
  wire n38469_o;
  wire n38470_o;
  wire n38471_o;
  wire n38472_o;
  wire n38473_o;
  wire n38474_o;
  wire n38475_o;
  wire n38476_o;
  wire n38477_o;
  wire n38478_o;
  wire n38479_o;
  wire n38481_o;
  wire n38483_o;
  wire n38484_o;
  wire n38485_o;
  wire n38486_o;
  wire n38488_o;
  wire n38489_o;
  wire [55:0] n38491_o;
  wire n38504_o;
  wire n38506_o;
  wire n38507_o;
  wire n38508_o;
  wire n38509_o;
  wire n38510_o;
  wire n38511_o;
  wire n38512_o;
  wire n38513_o;
  wire n38514_o;
  wire n38515_o;
  wire n38516_o;
  wire n38517_o;
  wire n38518_o;
  wire n38519_o;
  wire n38520_o;
  wire n38521_o;
  wire n38522_o;
  wire n38523_o;
  wire n38524_o;
  wire n38525_o;
  wire n38526_o;
  wire n38527_o;
  wire n38528_o;
  wire n38529_o;
  wire n38530_o;
  wire n38531_o;
  wire n38532_o;
  wire n38533_o;
  wire n38534_o;
  wire n38535_o;
  wire n38536_o;
  wire n38537_o;
  wire n38538_o;
  wire n38539_o;
  wire n38540_o;
  wire n38541_o;
  wire n38542_o;
  wire n38543_o;
  wire n38544_o;
  wire n38545_o;
  wire n38546_o;
  wire n38547_o;
  wire n38548_o;
  wire n38549_o;
  wire n38550_o;
  wire n38551_o;
  wire n38552_o;
  wire n38553_o;
  wire n38554_o;
  wire n38555_o;
  wire n38556_o;
  wire n38557_o;
  wire n38558_o;
  wire n38559_o;
  wire n38560_o;
  wire n38561_o;
  wire n38562_o;
  wire n38563_o;
  wire n38564_o;
  wire n38565_o;
  wire n38566_o;
  wire n38567_o;
  wire n38568_o;
  wire n38569_o;
  wire n38570_o;
  wire n38571_o;
  wire n38572_o;
  wire n38573_o;
  wire n38574_o;
  wire n38575_o;
  wire n38576_o;
  wire n38577_o;
  wire n38578_o;
  wire n38579_o;
  wire n38580_o;
  wire n38581_o;
  wire n38582_o;
  wire n38583_o;
  wire n38584_o;
  wire n38585_o;
  wire n38586_o;
  wire n38587_o;
  wire n38588_o;
  wire n38589_o;
  wire n38590_o;
  wire n38591_o;
  wire n38592_o;
  wire n38593_o;
  wire n38594_o;
  wire n38595_o;
  wire n38596_o;
  wire n38597_o;
  wire n38598_o;
  wire n38599_o;
  wire n38600_o;
  wire n38601_o;
  wire n38602_o;
  wire n38603_o;
  wire n38604_o;
  wire n38605_o;
  wire n38606_o;
  wire n38607_o;
  wire n38608_o;
  wire n38609_o;
  wire n38610_o;
  wire n38611_o;
  wire n38612_o;
  wire n38613_o;
  wire n38614_o;
  wire n38615_o;
  wire n38616_o;
  wire n38618_o;
  wire n38620_o;
  wire n38621_o;
  wire n38622_o;
  wire n38624_o;
  wire n38625_o;
  wire [31:0] n38626_o;
  wire [31:0] n38627_o;
  wire [31:0] n38629_o;
  wire [31:0] n38630_o;
  wire [31:0] n38631_o;
  wire n38632_o;
  wire [63:0] n38633_o;
  wire n38635_o;
  wire n38637_o;
  wire n38638_o;
  wire n38639_o;
  wire n38640_o;
  wire n38641_o;
  wire n38642_o;
  wire n38643_o;
  wire n38644_o;
  wire n38645_o;
  wire n38646_o;
  wire n38647_o;
  wire n38648_o;
  wire n38649_o;
  wire n38650_o;
  wire n38651_o;
  wire n38652_o;
  wire n38653_o;
  wire n38654_o;
  wire n38655_o;
  wire n38656_o;
  wire n38657_o;
  wire n38658_o;
  wire n38659_o;
  wire n38660_o;
  wire n38661_o;
  wire n38662_o;
  wire n38663_o;
  wire n38664_o;
  wire n38665_o;
  wire n38666_o;
  wire n38667_o;
  wire n38668_o;
  wire n38669_o;
  wire n38670_o;
  wire [3:0] n38671_o;
  wire [3:0] n38672_o;
  wire [3:0] n38673_o;
  wire [3:0] n38674_o;
  wire [3:0] n38675_o;
  wire [3:0] n38676_o;
  wire [3:0] n38677_o;
  wire [3:0] n38678_o;
  wire [15:0] n38679_o;
  wire [15:0] n38680_o;
  wire [32:0] n38681_o;
  wire [32:0] n38683_o;
  wire [30:0] n38684_o;
  wire [63:0] n38685_o;
  wire [63:0] n38686_o;
  wire n38687_o;
  wire n38689_o;
  wire n38690_o;
  wire n38691_o;
  wire n38692_o;
  wire n38693_o;
  wire n38694_o;
  wire n38695_o;
  wire n38696_o;
  wire n38697_o;
  wire n38698_o;
  wire n38699_o;
  wire n38700_o;
  wire n38701_o;
  wire n38702_o;
  wire n38703_o;
  wire n38704_o;
  wire n38705_o;
  wire n38706_o;
  wire n38707_o;
  wire n38708_o;
  wire n38709_o;
  wire n38710_o;
  wire n38711_o;
  wire n38712_o;
  wire n38713_o;
  wire n38714_o;
  wire n38715_o;
  wire n38716_o;
  wire n38717_o;
  wire n38718_o;
  wire n38719_o;
  wire n38720_o;
  wire n38721_o;
  wire n38722_o;
  wire [3:0] n38723_o;
  wire [3:0] n38724_o;
  wire [3:0] n38725_o;
  wire [3:0] n38726_o;
  wire [3:0] n38727_o;
  wire [3:0] n38728_o;
  wire [3:0] n38729_o;
  wire [3:0] n38730_o;
  wire [15:0] n38731_o;
  wire [15:0] n38732_o;
  wire [32:0] n38733_o;
  wire [32:0] n38735_o;
  wire [30:0] n38736_o;
  wire [30:0] n38737_o;
  wire [30:0] n38738_o;
  wire n38739_o;
  wire n38741_o;
  wire [63:0] n38742_o;
  wire [63:0] n38743_o;
  wire [63:0] n38744_o;
  wire [63:0] n38745_o;
  wire [63:0] n38746_o;
  wire n38747_o;
  wire [63:0] n38748_o;
  wire n38749_o;
  wire n38750_o;
  wire n38752_o;
  wire n38753_o;
  wire n38754_o;
  wire n38755_o;
  wire n38756_o;
  wire n38757_o;
  wire n38758_o;
  wire n38759_o;
  wire n38760_o;
  wire n38761_o;
  wire n38762_o;
  wire n38763_o;
  wire n38764_o;
  wire n38765_o;
  wire n38766_o;
  wire n38767_o;
  wire n38768_o;
  wire n38769_o;
  wire n38770_o;
  wire n38771_o;
  wire n38772_o;
  wire n38773_o;
  wire n38774_o;
  wire n38775_o;
  wire n38776_o;
  wire n38777_o;
  wire n38778_o;
  wire n38779_o;
  wire n38780_o;
  wire n38781_o;
  wire n38782_o;
  wire n38783_o;
  wire n38784_o;
  wire n38785_o;
  wire [3:0] n38786_o;
  wire [3:0] n38787_o;
  wire [3:0] n38788_o;
  wire [3:0] n38789_o;
  wire [3:0] n38790_o;
  wire [3:0] n38791_o;
  wire [3:0] n38792_o;
  wire [3:0] n38793_o;
  wire [15:0] n38794_o;
  wire [15:0] n38795_o;
  wire [32:0] n38796_o;
  wire [32:0] n38798_o;
  wire [30:0] n38799_o;
  wire [30:0] n38800_o;
  wire [30:0] n38801_o;
  wire n38802_o;
  wire [63:0] n38803_o;
  wire [63:0] n38804_o;
  wire n38805_o;
  wire [2:0] n38806_o;
  wire [133:0] n38807_o;
  wire n38818_o;
  wire [133:0] n38821_o;
  wire [133:0] n38827_o;
  reg [133:0] n38828_q;
  wire [67:0] n38829_o;
  assign mul_o_valid = n37709_o;
  assign mul_o_ovflw = n37710_o;
  assign mul_o_result = n37711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:106:5  */
  assign n37707_o = {mul_i_acc, mul_i_long, mul_i_op, mul_i_mac, mul_i_start, mul_i_sign, mul_i_op_b, mul_i_op_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:104:5  */
  assign n37709_o = n38829_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:103:5  */
  assign n37710_o = n38829_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:102:5  */
  assign n37711_o = n38829_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:45:10  */
  assign mult_a = n37750_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:46:10  */
  assign mult_b = n37761_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:47:10  */
  assign muli0_product = muli0_product_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:49:10  */
  assign r = n38828_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:49:13  */
  assign rin = n38807_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:55:3  */
  mul_inferred_32_32_2 muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .sign_i(n37712_o),
    .a_i(mult_a),
    .b_i(mult_b),
    .product_o(muli0_product_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:27  */
  assign n37725_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:65  */
  assign n37726_o = n37707_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:84  */
  assign n37727_o = n37707_o[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:70  */
  assign n37728_o = n37726_o ^ n37727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:52  */
  assign n37729_o = {n37725_o, n37728_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:33  */
  assign n37732_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:72  */
  assign n37733_o = n37707_o[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:64  */
  assign n37734_o = {n37732_o, n37733_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:30  */
  assign n37735_o = n37707_o[100:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:56  */
  assign n37736_o = r[69:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:44  */
  assign n37737_o = {n37735_o, n37736_o};
  assign n37739_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:18  */
  assign n37740_o = n37707_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:39  */
  assign n37741_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:44  */
  assign n37743_o = n37741_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:29  */
  assign n37744_o = n37740_o & n37743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:58  */
  assign n37745_o = n37707_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:39  */
  assign n37746_o = ~n37745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:64  */
  assign n37748_o = n37746_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:104:27  */
  assign n37749_o = n37707_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:5  */
  assign n37750_o = n37744_o ? n37748_o : n37749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:18  */
  assign n37751_o = n37707_o[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:39  */
  assign n37752_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:44  */
  assign n37754_o = n37752_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:29  */
  assign n37755_o = n37751_o & n37754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:58  */
  assign n37756_o = n37707_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:39  */
  assign n37757_o = ~n37756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:64  */
  assign n37759_o = n37757_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:110:27  */
  assign n37760_o = n37707_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:5  */
  assign n37761_o = n37755_o ? n37759_o : n37760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:14  */
  assign n37762_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:19  */
  assign n37764_o = n37762_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:121:29  */
  assign n37766_o = muli0_product[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37779_o = n37766_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37781_o = 1'b0 | n37779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37782_o = n37766_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37783_o = n37781_o | n37782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37784_o = n37766_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37785_o = n37783_o | n37784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37786_o = n37766_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37787_o = n37785_o | n37786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37788_o = n37766_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37789_o = n37787_o | n37788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37790_o = n37766_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37791_o = n37789_o | n37790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37792_o = n37766_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37793_o = n37791_o | n37792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37794_o = n37766_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37795_o = n37793_o | n37794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37796_o = n37766_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37797_o = n37795_o | n37796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37798_o = n37766_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37799_o = n37797_o | n37798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37800_o = n37766_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37801_o = n37799_o | n37800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37802_o = n37766_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37803_o = n37801_o | n37802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37804_o = n37766_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37805_o = n37803_o | n37804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37806_o = n37766_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37807_o = n37805_o | n37806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37808_o = n37766_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37809_o = n37807_o | n37808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37810_o = n37766_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37811_o = n37809_o | n37810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37812_o = n37766_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37813_o = n37811_o | n37812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37814_o = n37766_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37815_o = n37813_o | n37814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37816_o = n37766_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37817_o = n37815_o | n37816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37818_o = n37766_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37819_o = n37817_o | n37818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37820_o = n37766_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37821_o = n37819_o | n37820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37822_o = n37766_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37823_o = n37821_o | n37822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37824_o = n37766_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37825_o = n37823_o | n37824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37826_o = n37766_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37827_o = n37825_o | n37826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37828_o = n37766_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37829_o = n37827_o | n37828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37830_o = n37766_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37831_o = n37829_o | n37830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37832_o = n37766_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37833_o = n37831_o | n37832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37834_o = n37766_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37835_o = n37833_o | n37834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37836_o = n37766_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37837_o = n37835_o | n37836_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37838_o = n37766_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37839_o = n37837_o | n37838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37840_o = n37766_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37841_o = n37839_o | n37840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37842_o = n37766_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37843_o = n37841_o | n37842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37845_o = 1'b1 ? n37843_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:27  */
  assign n37848_o = muli0_product[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:53  */
  assign n37849_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:95  */
  assign n37851_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37864_o = n37851_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37866_o = 1'b0 | n37864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37867_o = n37851_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37868_o = n37866_o | n37867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37869_o = n37851_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37870_o = n37868_o | n37869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37871_o = n37851_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37872_o = n37870_o | n37871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37873_o = n37851_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37874_o = n37872_o | n37873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37875_o = n37851_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37876_o = n37874_o | n37875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37877_o = n37851_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37878_o = n37876_o | n37877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37879_o = n37851_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37880_o = n37878_o | n37879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37881_o = n37851_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37882_o = n37880_o | n37881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37883_o = n37851_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37884_o = n37882_o | n37883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37885_o = n37851_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37886_o = n37884_o | n37885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37887_o = n37851_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37888_o = n37886_o | n37887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37889_o = n37851_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37890_o = n37888_o | n37889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37891_o = n37851_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37892_o = n37890_o | n37891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37893_o = n37851_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37894_o = n37892_o | n37893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37895_o = n37851_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37896_o = n37894_o | n37895_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37897_o = n37851_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37898_o = n37896_o | n37897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37899_o = n37851_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37900_o = n37898_o | n37899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37901_o = n37851_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37902_o = n37900_o | n37901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37903_o = n37851_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37904_o = n37902_o | n37903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37905_o = n37851_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37906_o = n37904_o | n37905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37907_o = n37851_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37908_o = n37906_o | n37907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37909_o = n37851_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37910_o = n37908_o | n37909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37911_o = n37851_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37912_o = n37910_o | n37911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37913_o = n37851_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37914_o = n37912_o | n37913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37915_o = n37851_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37916_o = n37914_o | n37915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37917_o = n37851_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37918_o = n37916_o | n37917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37919_o = n37851_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37920_o = n37918_o | n37919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37921_o = n37851_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37922_o = n37920_o | n37921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37923_o = n37851_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37924_o = n37922_o | n37923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37925_o = n37851_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37926_o = n37924_o | n37925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37928_o = 1'b1 ? n37926_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:110  */
  assign n37930_o = ~n37928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:73  */
  assign n37931_o = n37849_o & n37930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:42  */
  assign n37932_o = ~n37931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:38  */
  assign n37933_o = n37848_o & n37932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:7  */
  assign n37936_o = n37933_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:121:7  */
  assign n37937_o = n37845_o ? 1'b1 : n37936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:127:43  */
  assign n37939_o = muli0_product[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37952_o = n37939_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37954_o = 1'b0 | n37952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37955_o = n37939_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37956_o = n37954_o | n37955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37957_o = n37939_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37958_o = n37956_o | n37957_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37959_o = n37939_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37960_o = n37958_o | n37959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37961_o = n37939_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37962_o = n37960_o | n37961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37963_o = n37939_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37964_o = n37962_o | n37963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37965_o = n37939_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37966_o = n37964_o | n37965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37967_o = n37939_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37968_o = n37966_o | n37967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37969_o = n37939_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37970_o = n37968_o | n37969_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37971_o = n37939_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37972_o = n37970_o | n37971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37973_o = n37939_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37974_o = n37972_o | n37973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37975_o = n37939_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37976_o = n37974_o | n37975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37977_o = n37939_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37978_o = n37976_o | n37977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37979_o = n37939_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37980_o = n37978_o | n37979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37981_o = n37939_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37982_o = n37980_o | n37981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37983_o = n37939_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37984_o = n37982_o | n37983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37985_o = n37939_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37986_o = n37984_o | n37985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37987_o = n37939_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37988_o = n37986_o | n37987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37989_o = n37939_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37990_o = n37988_o | n37989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37991_o = n37939_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37992_o = n37990_o | n37991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37993_o = n37939_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37994_o = n37992_o | n37993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37995_o = n37939_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37996_o = n37994_o | n37995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37997_o = n37939_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37998_o = n37996_o | n37997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37999_o = n37939_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38000_o = n37998_o | n37999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38001_o = n37939_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38002_o = n38000_o | n38001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38003_o = n37939_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38004_o = n38002_o | n38003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38005_o = n37939_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38006_o = n38004_o | n38005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38007_o = n37939_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38008_o = n38006_o | n38007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38009_o = n37939_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38010_o = n38008_o | n38009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38011_o = n37939_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38012_o = n38010_o | n38011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38013_o = n37939_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38014_o = n38012_o | n38013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38015_o = n37939_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38016_o = n38014_o | n38015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n38018_o = 1'b1 ? n38016_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:5  */
  assign n38020_o = n37764_o ? n37937_o : n38018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:14  */
  assign n38023_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:19  */
  assign n38025_o = n38023_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:133:29  */
  assign n38027_o = muli0_product[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38040_o = n38027_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38042_o = 1'b0 | n38040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38043_o = n38027_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38044_o = n38042_o | n38043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38045_o = n38027_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38046_o = n38044_o | n38045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38047_o = n38027_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38048_o = n38046_o | n38047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38049_o = n38027_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38050_o = n38048_o | n38049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38051_o = n38027_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38052_o = n38050_o | n38051_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38053_o = n38027_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38054_o = n38052_o | n38053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38055_o = n38027_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38056_o = n38054_o | n38055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38057_o = n38027_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38058_o = n38056_o | n38057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38059_o = n38027_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38060_o = n38058_o | n38059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38061_o = n38027_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38062_o = n38060_o | n38061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38063_o = n38027_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38064_o = n38062_o | n38063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38065_o = n38027_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38066_o = n38064_o | n38065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38067_o = n38027_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38068_o = n38066_o | n38067_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38069_o = n38027_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38070_o = n38068_o | n38069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38071_o = n38027_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38072_o = n38070_o | n38071_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38073_o = n38027_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38074_o = n38072_o | n38073_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38075_o = n38027_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38076_o = n38074_o | n38075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38077_o = n38027_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38078_o = n38076_o | n38077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38079_o = n38027_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38080_o = n38078_o | n38079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38081_o = n38027_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38082_o = n38080_o | n38081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38083_o = n38027_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38084_o = n38082_o | n38083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38085_o = n38027_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38086_o = n38084_o | n38085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38087_o = n38027_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38088_o = n38086_o | n38087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38089_o = n38027_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38090_o = n38088_o | n38089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38091_o = n38027_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38092_o = n38090_o | n38091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38093_o = n38027_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38094_o = n38092_o | n38093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38095_o = n38027_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38096_o = n38094_o | n38095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38097_o = n38027_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38098_o = n38096_o | n38097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38099_o = n38027_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38100_o = n38098_o | n38099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38101_o = n38027_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38102_o = n38100_o | n38101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38103_o = n38027_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38104_o = n38102_o | n38103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38105_o = n38027_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38106_o = n38104_o | n38105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38107_o = n38027_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38108_o = n38106_o | n38107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38109_o = n38027_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38110_o = n38108_o | n38109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38111_o = n38027_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38112_o = n38110_o | n38111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38113_o = n38027_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38114_o = n38112_o | n38113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38115_o = n38027_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38116_o = n38114_o | n38115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38117_o = n38027_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38118_o = n38116_o | n38117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38119_o = n38027_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38120_o = n38118_o | n38119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38121_o = n38027_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38122_o = n38120_o | n38121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38123_o = n38027_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38124_o = n38122_o | n38123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38125_o = n38027_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38126_o = n38124_o | n38125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38127_o = n38027_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38128_o = n38126_o | n38127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38129_o = n38027_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38130_o = n38128_o | n38129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38131_o = n38027_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38132_o = n38130_o | n38131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38133_o = n38027_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38134_o = n38132_o | n38133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38135_o = n38027_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38136_o = n38134_o | n38135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n38138_o = 1'b1 ? n38136_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:27  */
  assign n38141_o = muli0_product[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:53  */
  assign n38142_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:95  */
  assign n38144_o = muli0_product[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38157_o = n38144_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38159_o = 1'b0 | n38157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38160_o = n38144_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38161_o = n38159_o | n38160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38162_o = n38144_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38163_o = n38161_o | n38162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38164_o = n38144_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38165_o = n38163_o | n38164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38166_o = n38144_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38167_o = n38165_o | n38166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38168_o = n38144_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38169_o = n38167_o | n38168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38170_o = n38144_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38171_o = n38169_o | n38170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38172_o = n38144_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38173_o = n38171_o | n38172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38174_o = n38144_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38175_o = n38173_o | n38174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38176_o = n38144_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38177_o = n38175_o | n38176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38178_o = n38144_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38179_o = n38177_o | n38178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38180_o = n38144_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38181_o = n38179_o | n38180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38182_o = n38144_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38183_o = n38181_o | n38182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38184_o = n38144_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38185_o = n38183_o | n38184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38186_o = n38144_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38187_o = n38185_o | n38186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n38189_o = 1'b1 ? n38187_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:110  */
  assign n38191_o = ~n38189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:73  */
  assign n38192_o = n38142_o & n38191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:42  */
  assign n38193_o = ~n38192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:38  */
  assign n38194_o = n38141_o & n38193_o;
  assign n38196_o = n38021_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:7  */
  assign n38197_o = n38194_o ? 1'b1 : n38196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:133:7  */
  assign n38198_o = n38138_o ? 1'b1 : n38197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:139:43  */
  assign n38200_o = muli0_product[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38213_o = n38200_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38215_o = 1'b0 | n38213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38216_o = n38200_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38217_o = n38215_o | n38216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38218_o = n38200_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38219_o = n38217_o | n38218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38220_o = n38200_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38221_o = n38219_o | n38220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38222_o = n38200_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38223_o = n38221_o | n38222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38224_o = n38200_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38225_o = n38223_o | n38224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38226_o = n38200_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38227_o = n38225_o | n38226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38228_o = n38200_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38229_o = n38227_o | n38228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38230_o = n38200_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38231_o = n38229_o | n38230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38232_o = n38200_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38233_o = n38231_o | n38232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38234_o = n38200_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38235_o = n38233_o | n38234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38236_o = n38200_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38237_o = n38235_o | n38236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38238_o = n38200_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38239_o = n38237_o | n38238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38240_o = n38200_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38241_o = n38239_o | n38240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38242_o = n38200_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38243_o = n38241_o | n38242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38244_o = n38200_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38245_o = n38243_o | n38244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38246_o = n38200_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38247_o = n38245_o | n38246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38248_o = n38200_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38249_o = n38247_o | n38248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38250_o = n38200_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38251_o = n38249_o | n38250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38252_o = n38200_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38253_o = n38251_o | n38252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38254_o = n38200_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38255_o = n38253_o | n38254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38256_o = n38200_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38257_o = n38255_o | n38256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38258_o = n38200_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38259_o = n38257_o | n38258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38260_o = n38200_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38261_o = n38259_o | n38260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38262_o = n38200_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38263_o = n38261_o | n38262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38264_o = n38200_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38265_o = n38263_o | n38264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38266_o = n38200_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38267_o = n38265_o | n38266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38268_o = n38200_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38269_o = n38267_o | n38268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38270_o = n38200_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38271_o = n38269_o | n38270_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38272_o = n38200_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38273_o = n38271_o | n38272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38274_o = n38200_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38275_o = n38273_o | n38274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38276_o = n38200_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38277_o = n38275_o | n38276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38278_o = n38200_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38279_o = n38277_o | n38278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38280_o = n38200_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38281_o = n38279_o | n38280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38282_o = n38200_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38283_o = n38281_o | n38282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38284_o = n38200_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38285_o = n38283_o | n38284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38286_o = n38200_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38287_o = n38285_o | n38286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38288_o = n38200_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38289_o = n38287_o | n38288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38290_o = n38200_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38291_o = n38289_o | n38290_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38292_o = n38200_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38293_o = n38291_o | n38292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38294_o = n38200_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38295_o = n38293_o | n38294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38296_o = n38200_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38297_o = n38295_o | n38296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38298_o = n38200_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38299_o = n38297_o | n38298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38300_o = n38200_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38301_o = n38299_o | n38300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38302_o = n38200_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38303_o = n38301_o | n38302_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38304_o = n38200_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38305_o = n38303_o | n38304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38306_o = n38200_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38307_o = n38305_o | n38306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38308_o = n38200_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38309_o = n38307_o | n38308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n38311_o = 1'b1 ? n38309_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:5  */
  assign n38313_o = n38025_o ? n38198_o : n38311_o;
  assign n38314_o = n38021_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:14  */
  assign n38315_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:19  */
  assign n38317_o = n38315_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:145:29  */
  assign n38319_o = muli0_product[63:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38332_o = n38319_o[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38334_o = 1'b0 | n38332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38335_o = n38319_o[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38336_o = n38334_o | n38335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38337_o = n38319_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38338_o = n38336_o | n38337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38339_o = n38319_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38340_o = n38338_o | n38339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38341_o = n38319_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38342_o = n38340_o | n38341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38343_o = n38319_o[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38344_o = n38342_o | n38343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38345_o = n38319_o[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38346_o = n38344_o | n38345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38347_o = n38319_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38348_o = n38346_o | n38347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38349_o = n38319_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38350_o = n38348_o | n38349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38351_o = n38319_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38352_o = n38350_o | n38351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38353_o = n38319_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38354_o = n38352_o | n38353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38355_o = n38319_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38356_o = n38354_o | n38355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38357_o = n38319_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38358_o = n38356_o | n38357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38359_o = n38319_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38360_o = n38358_o | n38359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38361_o = n38319_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38362_o = n38360_o | n38361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38363_o = n38319_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38364_o = n38362_o | n38363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38365_o = n38319_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38366_o = n38364_o | n38365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38367_o = n38319_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38368_o = n38366_o | n38367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38369_o = n38319_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38370_o = n38368_o | n38369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38371_o = n38319_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38372_o = n38370_o | n38371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38373_o = n38319_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38374_o = n38372_o | n38373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38375_o = n38319_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38376_o = n38374_o | n38375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38377_o = n38319_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38378_o = n38376_o | n38377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38379_o = n38319_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38380_o = n38378_o | n38379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38381_o = n38319_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38382_o = n38380_o | n38381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38383_o = n38319_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38384_o = n38382_o | n38383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38385_o = n38319_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38386_o = n38384_o | n38385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38387_o = n38319_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38388_o = n38386_o | n38387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38389_o = n38319_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38390_o = n38388_o | n38389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38391_o = n38319_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38392_o = n38390_o | n38391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38393_o = n38319_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38394_o = n38392_o | n38393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38395_o = n38319_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38396_o = n38394_o | n38395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38397_o = n38319_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38398_o = n38396_o | n38397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38399_o = n38319_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38400_o = n38398_o | n38399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38401_o = n38319_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38402_o = n38400_o | n38401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38403_o = n38319_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38404_o = n38402_o | n38403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38405_o = n38319_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38406_o = n38404_o | n38405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38407_o = n38319_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38408_o = n38406_o | n38407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38409_o = n38319_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38410_o = n38408_o | n38409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38411_o = n38319_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38412_o = n38410_o | n38411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38413_o = n38319_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38414_o = n38412_o | n38413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38415_o = n38319_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38416_o = n38414_o | n38415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38417_o = n38319_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38418_o = n38416_o | n38417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38419_o = n38319_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38420_o = n38418_o | n38419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38421_o = n38319_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38422_o = n38420_o | n38421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38423_o = n38319_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38424_o = n38422_o | n38423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38425_o = n38319_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38426_o = n38424_o | n38425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38427_o = n38319_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38428_o = n38426_o | n38427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38429_o = n38319_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38430_o = n38428_o | n38429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38431_o = n38319_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38432_o = n38430_o | n38431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38433_o = n38319_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38434_o = n38432_o | n38433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38435_o = n38319_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38436_o = n38434_o | n38435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38437_o = n38319_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38438_o = n38436_o | n38437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38439_o = n38319_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38440_o = n38438_o | n38439_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38441_o = n38319_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38442_o = n38440_o | n38441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38443_o = n38319_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38444_o = n38442_o | n38443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n38446_o = 1'b1 ? n38444_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:27  */
  assign n38449_o = muli0_product[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:52  */
  assign n38450_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:94  */
  assign n38452_o = muli0_product[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38465_o = n38452_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38467_o = 1'b0 | n38465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38468_o = n38452_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38469_o = n38467_o | n38468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38470_o = n38452_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38471_o = n38469_o | n38470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38472_o = n38452_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38473_o = n38471_o | n38472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38474_o = n38452_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38475_o = n38473_o | n38474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38476_o = n38452_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38477_o = n38475_o | n38476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38478_o = n38452_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38479_o = n38477_o | n38478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n38481_o = 1'b1 ? n38479_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:108  */
  assign n38483_o = ~n38481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:72  */
  assign n38484_o = n38450_o & n38483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:41  */
  assign n38485_o = ~n38484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:37  */
  assign n38486_o = n38449_o & n38485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:7  */
  assign n38488_o = n38486_o ? 1'b1 : n38314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:145:7  */
  assign n38489_o = n38446_o ? 1'b1 : n38488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:151:41  */
  assign n38491_o = muli0_product[63:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38504_o = n38491_o[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38506_o = 1'b0 | n38504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38507_o = n38491_o[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38508_o = n38506_o | n38507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38509_o = n38491_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38510_o = n38508_o | n38509_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38511_o = n38491_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38512_o = n38510_o | n38511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38513_o = n38491_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38514_o = n38512_o | n38513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38515_o = n38491_o[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38516_o = n38514_o | n38515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38517_o = n38491_o[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38518_o = n38516_o | n38517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38519_o = n38491_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38520_o = n38518_o | n38519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38521_o = n38491_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38522_o = n38520_o | n38521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38523_o = n38491_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38524_o = n38522_o | n38523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38525_o = n38491_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38526_o = n38524_o | n38525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38527_o = n38491_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38528_o = n38526_o | n38527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38529_o = n38491_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38530_o = n38528_o | n38529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38531_o = n38491_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38532_o = n38530_o | n38531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38533_o = n38491_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38534_o = n38532_o | n38533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38535_o = n38491_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38536_o = n38534_o | n38535_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38537_o = n38491_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38538_o = n38536_o | n38537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38539_o = n38491_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38540_o = n38538_o | n38539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38541_o = n38491_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38542_o = n38540_o | n38541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38543_o = n38491_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38544_o = n38542_o | n38543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38545_o = n38491_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38546_o = n38544_o | n38545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38547_o = n38491_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38548_o = n38546_o | n38547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38549_o = n38491_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38550_o = n38548_o | n38549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38551_o = n38491_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38552_o = n38550_o | n38551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38553_o = n38491_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38554_o = n38552_o | n38553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38555_o = n38491_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38556_o = n38554_o | n38555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38557_o = n38491_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38558_o = n38556_o | n38557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38559_o = n38491_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38560_o = n38558_o | n38559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38561_o = n38491_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38562_o = n38560_o | n38561_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38563_o = n38491_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38564_o = n38562_o | n38563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38565_o = n38491_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38566_o = n38564_o | n38565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38567_o = n38491_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38568_o = n38566_o | n38567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38569_o = n38491_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38570_o = n38568_o | n38569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38571_o = n38491_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38572_o = n38570_o | n38571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38573_o = n38491_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38574_o = n38572_o | n38573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38575_o = n38491_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38576_o = n38574_o | n38575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38577_o = n38491_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38578_o = n38576_o | n38577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38579_o = n38491_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38580_o = n38578_o | n38579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38581_o = n38491_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38582_o = n38580_o | n38581_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38583_o = n38491_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38584_o = n38582_o | n38583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38585_o = n38491_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38586_o = n38584_o | n38585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38587_o = n38491_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38588_o = n38586_o | n38587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38589_o = n38491_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38590_o = n38588_o | n38589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38591_o = n38491_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38592_o = n38590_o | n38591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38593_o = n38491_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38594_o = n38592_o | n38593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38595_o = n38491_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38596_o = n38594_o | n38595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38597_o = n38491_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38598_o = n38596_o | n38597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38599_o = n38491_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38600_o = n38598_o | n38599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38601_o = n38491_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38602_o = n38600_o | n38601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38603_o = n38491_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38604_o = n38602_o | n38603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38605_o = n38491_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38606_o = n38604_o | n38605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38607_o = n38491_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38608_o = n38606_o | n38607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38609_o = n38491_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38610_o = n38608_o | n38609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38611_o = n38491_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38612_o = n38610_o | n38611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38613_o = n38491_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38614_o = n38612_o | n38613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n38615_o = n38491_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n38616_o = n38614_o | n38615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n38618_o = 1'b1 ? n38616_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:5  */
  assign n38620_o = n38317_o ? n38489_o : n38618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:14  */
  assign n38621_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:44  */
  assign n38622_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:49  */
  assign n38624_o = n38622_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:34  */
  assign n38625_o = n38621_o & n38624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:65  */
  assign n38626_o = muli0_product[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:39  */
  assign n38627_o = ~n38626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:80  */
  assign n38629_o = n38627_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:160:34  */
  assign n38630_o = muli0_product[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n38631_o = n38625_o ? n38629_o : n38630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:166:14  */
  assign n38632_o = n37707_o[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:167:38  */
  assign n38633_o = n37707_o[132:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:16  */
  assign n38635_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:21  */
  assign n38637_o = n38635_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38638_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38639_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38640_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38641_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38642_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38643_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38644_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38645_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38646_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38647_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38648_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38649_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38650_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38651_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38652_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38653_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38654_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38655_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38656_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38657_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38658_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38659_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38660_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38661_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38662_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38663_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38664_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38665_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38666_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38667_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38668_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38669_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n38670_o = r[69];
  assign n38671_o = {n38638_o, n38639_o, n38640_o, n38641_o};
  assign n38672_o = {n38642_o, n38643_o, n38644_o, n38645_o};
  assign n38673_o = {n38646_o, n38647_o, n38648_o, n38649_o};
  assign n38674_o = {n38650_o, n38651_o, n38652_o, n38653_o};
  assign n38675_o = {n38654_o, n38655_o, n38656_o, n38657_o};
  assign n38676_o = {n38658_o, n38659_o, n38660_o, n38661_o};
  assign n38677_o = {n38662_o, n38663_o, n38664_o, n38665_o};
  assign n38678_o = {n38666_o, n38667_o, n38668_o, n38669_o};
  assign n38679_o = {n38671_o, n38672_o, n38673_o, n38674_o};
  assign n38680_o = {n38675_o, n38676_o, n38677_o, n38678_o};
  assign n38681_o = {n38679_o, n38680_o, n38670_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:7  */
  assign n38683_o = n38637_o ? n38681_o : 33'b000000000000000000000000000000000;
  assign n38684_o = r[68:38];
  assign n38685_o = {n38683_o, n38684_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:166:5  */
  assign n38686_o = n38632_o ? n38633_o : n38685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:14  */
  assign n38687_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:19  */
  assign n38689_o = n38687_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38690_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38691_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38692_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38693_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38694_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38695_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38696_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38697_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38698_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38699_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38700_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38701_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38702_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38703_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38704_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38705_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38706_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38707_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38708_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38709_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38710_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38711_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38712_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38713_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38714_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38715_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38716_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38717_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38718_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38719_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38720_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38721_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n38722_o = n38631_o[31];
  assign n38723_o = {n38690_o, n38691_o, n38692_o, n38693_o};
  assign n38724_o = {n38694_o, n38695_o, n38696_o, n38697_o};
  assign n38725_o = {n38698_o, n38699_o, n38700_o, n38701_o};
  assign n38726_o = {n38702_o, n38703_o, n38704_o, n38705_o};
  assign n38727_o = {n38706_o, n38707_o, n38708_o, n38709_o};
  assign n38728_o = {n38710_o, n38711_o, n38712_o, n38713_o};
  assign n38729_o = {n38714_o, n38715_o, n38716_o, n38717_o};
  assign n38730_o = {n38718_o, n38719_o, n38720_o, n38721_o};
  assign n38731_o = {n38723_o, n38724_o, n38725_o, n38726_o};
  assign n38732_o = {n38727_o, n38728_o, n38729_o, n38730_o};
  assign n38733_o = {n38731_o, n38732_o, n38722_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:5  */
  assign n38735_o = n38689_o ? n38733_o : 33'b000000000000000000000000000000000;
  assign n38736_o = n38629_o[30:0];
  assign n38737_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n38738_o = n38625_o ? n38736_o : n38737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:14  */
  assign n38739_o = n37707_o[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:17  */
  assign n38741_o = n38739_o == 1'b0;
  assign n38742_o = {n38735_o, n38738_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:188:55  */
  assign n38743_o = n38686_o + n38742_o;
  assign n38744_o = {n38735_o, n38738_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:190:55  */
  assign n38745_o = n38686_o - n38744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:5  */
  assign n38746_o = n38741_o ? n38743_o : n38745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:14  */
  assign n38747_o = n37707_o[66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:199:19  */
  assign n38748_o = r[133:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:200:29  */
  assign n38749_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:16  */
  assign n38750_o = n37707_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:21  */
  assign n38752_o = n38750_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38753_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38754_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38755_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38756_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38757_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38758_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38759_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38760_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38761_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38762_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38763_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38764_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38765_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38766_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38767_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38768_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38769_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38770_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38771_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38772_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38773_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38774_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38775_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38776_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38777_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38778_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38779_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38780_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38781_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38782_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38783_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38784_o = n38631_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n38785_o = n38631_o[31];
  assign n38786_o = {n38753_o, n38754_o, n38755_o, n38756_o};
  assign n38787_o = {n38757_o, n38758_o, n38759_o, n38760_o};
  assign n38788_o = {n38761_o, n38762_o, n38763_o, n38764_o};
  assign n38789_o = {n38765_o, n38766_o, n38767_o, n38768_o};
  assign n38790_o = {n38769_o, n38770_o, n38771_o, n38772_o};
  assign n38791_o = {n38773_o, n38774_o, n38775_o, n38776_o};
  assign n38792_o = {n38777_o, n38778_o, n38779_o, n38780_o};
  assign n38793_o = {n38781_o, n38782_o, n38783_o, n38784_o};
  assign n38794_o = {n38786_o, n38787_o, n38788_o, n38789_o};
  assign n38795_o = {n38790_o, n38791_o, n38792_o, n38793_o};
  assign n38796_o = {n38794_o, n38795_o, n38785_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:7  */
  assign n38798_o = n38752_o ? n38796_o : 33'b000000000000000000000000000000000;
  assign n38799_o = n38629_o[30:0];
  assign n38800_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n38801_o = n38625_o ? n38799_o : n38800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:210:29  */
  assign n38802_o = r[1];
  assign n38803_o = {n38798_o, n38801_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:5  */
  assign n38804_o = n38747_o ? n38748_o : n38803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:5  */
  assign n38805_o = n38747_o ? n38749_o : n38802_o;
  assign n38806_o = {n38020_o, n38313_o, n38620_o};
  assign n38807_o = {n38746_o, n37737_o, n37739_o, n37729_o, n37734_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:234:18  */
  assign n38818_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:238:9  */
  assign n38821_o = init_i ? 134'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:236:5  */
  assign n38827_o = en_i ? n38821_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:236:5  */
  always @(posedge clk_i or posedge n38818_o)
    if (n38818_o)
      n38828_q <= 134'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n38828_q <= n38827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:234:5  */
  assign n38829_o = {n38804_o, n38806_o, n38805_o};
endmodule

module addr_decoder_32_16_6_3_0_0_20480_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n37531_o;
  wire n37532_o;
  wire n37533_o;
  wire n37534_o;
  wire n37536_o;
  reg n37545_q;
  reg n37546_q;
  wire n37549_o;
  wire n37551_o;
  wire n37552_o;
  wire n37554_o;
  wire n37555_o;
  wire n37557_o;
  wire n37558_o;
  wire n37560_o;
  wire n37561_o;
  wire n37563_o;
  wire n37565_o;
  wire n37566_o;
  wire n37568_o;
  wire n37569_o;
  wire n37571_o;
  wire n37572_o;
  wire n37574_o;
  wire n37575_o;
  wire n37577_o;
  wire n37579_o;
  wire n37580_o;
  wire n37582_o;
  wire n37584_o;
  wire n37586_o;
  wire n37588_o;
  wire n37591_o;
  wire n37593_o;
  wire n37596_o;
  wire n37598_o;
  wire n37600_o;
  wire n37603_o;
  wire n37605_o;
  wire n37607_o;
  wire n37610_o;
  wire n37612_o;
  wire n37614_o;
  wire n37616_o;
  wire n37618_o;
  wire n37621_o;
  wire n37623_o;
  wire n37626_o;
  wire n37628_o;
  wire n37630_o;
  wire n37632_o;
  wire n37634_o;
  wire n37636_o;
  wire n37639_o;
  wire n37642_o;
  wire n37645_o;
  wire n37648_o;
  wire n37651_o;
  wire n37654_o;
  wire n37657_o;
  wire n37666_o;
  wire n37668_o;
  wire n37670_o;
  wire n37671_o;
  wire n37673_o;
  wire n37676_o;
  wire n37690_o;
  wire n37691_o;
  wire n37692_o;
  wire n37693_o;
  wire n37694_o;
  wire n37695_o;
  wire n37697_o;
  wire n37700_o;
  wire n37701_o;
  wire n37704_o;
  assign addr_match_out = n37532_o;
  assign id_match_out = n37534_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n37545_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n37546_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n37701_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n37704_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n37639_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n37642_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n37645_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n37648_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n37651_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n37654_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n37657_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n37531_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n37532_o = addr_match & n37531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n37533_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n37534_o = id_match & n37533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n37536_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n37536_o)
    if (n37536_o)
      n37545_q <= 1'b0;
    else
      n37545_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n37536_o)
    if (n37536_o)
      n37546_q <= 1'b0;
    else
      n37546_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n37549_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n37551_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n37552_o = n37549_o | n37551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n37554_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n37555_o = n37552_o | n37554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n37557_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n37558_o = n37555_o | n37557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n37560_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n37561_o = n37558_o | n37560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n37563_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n37565_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n37566_o = n37563_o | n37565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n37568_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n37569_o = n37566_o | n37568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n37571_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n37572_o = n37569_o | n37571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n37574_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n37575_o = n37572_o | n37574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n37577_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n37579_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n37580_o = n37577_o | n37579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n37582_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n37584_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n37586_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n37588_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n37591_o = n37588_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n37593_o = n37586_o ? 1'b0 : n37591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n37596_o = n37586_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n37598_o = n37584_o ? 1'b0 : n37593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n37600_o = n37584_o ? 1'b0 : n37596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n37603_o = n37584_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37605_o = n37582_o ? 1'b0 : n37598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37607_o = n37582_o ? 1'b0 : n37600_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37610_o = n37582_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37612_o = n37582_o ? 1'b0 : n37603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37614_o = n37580_o ? 1'b0 : n37605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37616_o = n37580_o ? 1'b0 : n37607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37618_o = n37580_o ? 1'b0 : n37610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37621_o = n37580_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37623_o = n37580_o ? 1'b0 : n37612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37626_o = n37575_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37628_o = n37575_o ? 1'b0 : n37614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37630_o = n37575_o ? 1'b0 : n37616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37632_o = n37575_o ? 1'b0 : n37618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37634_o = n37575_o ? 1'b0 : n37621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37636_o = n37575_o ? 1'b0 : n37623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37639_o = n37561_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37642_o = n37561_o ? 1'b0 : n37626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37645_o = n37561_o ? 1'b0 : n37628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37648_o = n37561_o ? 1'b0 : n37630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37651_o = n37561_o ? 1'b0 : n37632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37654_o = n37561_o ? 1'b0 : n37634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37657_o = n37561_o ? 1'b0 : n37636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n37666_o = $unsigned(addr_in) >= $unsigned(16'b0101000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n37668_o = 1'b1 & n37666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n37670_o = $unsigned(addr_in) <= $unsigned(16'b0101111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n37671_o = n37668_o & n37670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n37673_o = n37671_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n37676_o = n37673_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n37690_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n37691_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n37692_o = n37691_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n37693_o = n37692_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n37694_o = n37693_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n37695_o = n37694_o & n37676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n37697_o = n37695_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n37700_o = n37697_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n37701_o = n37690_o ? n37700_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n37704_o = n37690_o ? 1'b0 : old_id_match_r;
endmodule

module cfg_mem_static_6_3_32_6_5_0_20480_3_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n37509_o = 1'b0;
  localparam n37510_o = 1'b0;
  localparam n37511_o = 1'b0;
  localparam n37512_o = 1'b0;
  localparam [6:0] n37513_o = 7'b0000000;
  localparam [31:0] n37514_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n37515_o = 2'b00;
  localparam [5:0] n37516_o = 6'b000011;
  localparam [5:0] n37517_o = 6'b101000;
  localparam [5:0] n37518_o = 6'b000011;
  localparam [1:0] n37519_o = 2'b00;
  assign curr_slot_ends_out = n37509_o;
  assign curr_slot_own_out = n37510_o;
  assign next_slot_starts_out = n37511_o;
  assign next_slot_own_out = n37512_o;
  assign dbg_out = n37513_o;
  assign data_out = n37514_o;
  assign arb_type_out = n37515_o;
  assign n_agents_out = n37516_o;
  assign max_send_out = n37517_o;
  assign prior_out = n37518_o;
  assign pwr_mode_out = n37519_o;
endmodule

module addr_decoder_32_16_6_2_0_0_12288_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n37322_o;
  wire n37323_o;
  wire n37324_o;
  wire n37325_o;
  wire n37327_o;
  reg n37336_q;
  reg n37337_q;
  wire n37340_o;
  wire n37342_o;
  wire n37343_o;
  wire n37345_o;
  wire n37346_o;
  wire n37348_o;
  wire n37349_o;
  wire n37351_o;
  wire n37352_o;
  wire n37354_o;
  wire n37356_o;
  wire n37357_o;
  wire n37359_o;
  wire n37360_o;
  wire n37362_o;
  wire n37363_o;
  wire n37365_o;
  wire n37366_o;
  wire n37368_o;
  wire n37370_o;
  wire n37371_o;
  wire n37373_o;
  wire n37375_o;
  wire n37377_o;
  wire n37379_o;
  wire n37382_o;
  wire n37384_o;
  wire n37387_o;
  wire n37389_o;
  wire n37391_o;
  wire n37394_o;
  wire n37396_o;
  wire n37398_o;
  wire n37401_o;
  wire n37403_o;
  wire n37405_o;
  wire n37407_o;
  wire n37409_o;
  wire n37412_o;
  wire n37414_o;
  wire n37417_o;
  wire n37419_o;
  wire n37421_o;
  wire n37423_o;
  wire n37425_o;
  wire n37427_o;
  wire n37430_o;
  wire n37433_o;
  wire n37436_o;
  wire n37439_o;
  wire n37442_o;
  wire n37445_o;
  wire n37448_o;
  wire n37457_o;
  wire n37459_o;
  wire n37461_o;
  wire n37462_o;
  wire n37464_o;
  wire n37467_o;
  wire n37481_o;
  wire n37482_o;
  wire n37483_o;
  wire n37484_o;
  wire n37485_o;
  wire n37486_o;
  wire n37488_o;
  wire n37491_o;
  wire n37492_o;
  wire n37495_o;
  assign addr_match_out = n37323_o;
  assign id_match_out = n37325_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n37336_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n37337_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n37492_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n37495_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n37430_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n37433_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n37436_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n37439_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n37442_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n37445_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n37448_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n37322_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n37323_o = addr_match & n37322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n37324_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n37325_o = id_match & n37324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n37327_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n37327_o)
    if (n37327_o)
      n37336_q <= 1'b0;
    else
      n37336_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n37327_o)
    if (n37327_o)
      n37337_q <= 1'b0;
    else
      n37337_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n37340_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n37342_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n37343_o = n37340_o | n37342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n37345_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n37346_o = n37343_o | n37345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n37348_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n37349_o = n37346_o | n37348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n37351_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n37352_o = n37349_o | n37351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n37354_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n37356_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n37357_o = n37354_o | n37356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n37359_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n37360_o = n37357_o | n37359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n37362_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n37363_o = n37360_o | n37362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n37365_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n37366_o = n37363_o | n37365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n37368_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n37370_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n37371_o = n37368_o | n37370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n37373_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n37375_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n37377_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n37379_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n37382_o = n37379_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n37384_o = n37377_o ? 1'b0 : n37382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n37387_o = n37377_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n37389_o = n37375_o ? 1'b0 : n37384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n37391_o = n37375_o ? 1'b0 : n37387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n37394_o = n37375_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37396_o = n37373_o ? 1'b0 : n37389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37398_o = n37373_o ? 1'b0 : n37391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37401_o = n37373_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n37403_o = n37373_o ? 1'b0 : n37394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37405_o = n37371_o ? 1'b0 : n37396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37407_o = n37371_o ? 1'b0 : n37398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37409_o = n37371_o ? 1'b0 : n37401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37412_o = n37371_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n37414_o = n37371_o ? 1'b0 : n37403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37417_o = n37366_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37419_o = n37366_o ? 1'b0 : n37405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37421_o = n37366_o ? 1'b0 : n37407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37423_o = n37366_o ? 1'b0 : n37409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37425_o = n37366_o ? 1'b0 : n37412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n37427_o = n37366_o ? 1'b0 : n37414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37430_o = n37352_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37433_o = n37352_o ? 1'b0 : n37417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37436_o = n37352_o ? 1'b0 : n37419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37439_o = n37352_o ? 1'b0 : n37421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37442_o = n37352_o ? 1'b0 : n37423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37445_o = n37352_o ? 1'b0 : n37425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n37448_o = n37352_o ? 1'b0 : n37427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n37457_o = $unsigned(addr_in) >= $unsigned(16'b0011000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n37459_o = 1'b1 & n37457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n37461_o = $unsigned(addr_in) <= $unsigned(16'b0011111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n37462_o = n37459_o & n37461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n37464_o = n37462_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n37467_o = n37464_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n37481_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n37482_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n37483_o = n37482_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n37484_o = n37483_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n37485_o = n37484_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n37486_o = n37485_o & n37467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n37488_o = n37486_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n37491_o = n37488_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n37492_o = n37481_o ? n37491_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n37495_o = n37481_o ? 1'b0 : old_id_match_r;
endmodule

module cfg_mem_static_6_2_32_6_5_0_12288_2_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n37300_o = 1'b0;
  localparam n37301_o = 1'b0;
  localparam n37302_o = 1'b0;
  localparam n37303_o = 1'b0;
  localparam [6:0] n37304_o = 7'b0000000;
  localparam [31:0] n37305_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n37306_o = 2'b00;
  localparam [5:0] n37307_o = 6'b000011;
  localparam [5:0] n37308_o = 6'b101000;
  localparam [5:0] n37309_o = 6'b000010;
  localparam [1:0] n37310_o = 2'b00;
  assign curr_slot_ends_out = n37300_o;
  assign curr_slot_own_out = n37301_o;
  assign next_slot_starts_out = n37302_o;
  assign next_slot_own_out = n37303_o;
  assign dbg_out = n37304_o;
  assign data_out = n37305_o;
  assign arb_type_out = n37306_o;
  assign n_agents_out = n37307_o;
  assign max_send_out = n37308_o;
  assign prior_out = n37309_o;
  assign pwr_mode_out = n37310_o;
endmodule

module rx_control_32_16_6_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  addr_match_in,
   input  id_match_in,
   input  norm_cmd_in,
   input  msg_cmd_in,
   input  conf_re_cmd_in,
   input  conf_we_cmd_in,
   input  excl_lock_cmd_in,
   input  excl_data_cmd_in,
   input  excl_release_cmd_in,
   input  cfg_rd_rdy_in,
   output full_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output av_0_out,
   output we_0_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output av_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [4:0] cfg_addr_out,
   output [31:0] cfg_data_out,
   output [15:0] cfg_ret_addr_out);
  wire full_out_r;
  wire [31:0] data_0_out_r;
  wire [4:0] comm_0_out_r;
  wire av_0_out_r;
  wire we_0_out_r;
  wire [31:0] data_1_out_r;
  wire [4:0] comm_1_out_r;
  wire av_1_out_r;
  wire we_1_out_r;
  wire cfg_we_out_r;
  wire cfg_re_out_r;
  wire [4:0] cfg_addr_out_r;
  wire [31:0] cfg_data_out_r;
  wire [15:0] cfg_ret_addr_out_r;
  wire cfg_re_first_r;
  wire cfg_we_first_r;
  wire excl_locked_r;
  wire fifo_0_regs_in_use_r;
  wire fifo_1_regs_in_use_r;
  wire fifo_0_regs_we_r;
  wire fifo_1_regs_we_r;
  wire n37015_o;
  wire n37017_o;
  wire n37018_o;
  wire n37019_o;
  wire n37020_o;
  wire n37021_o;
  wire n37022_o;
  wire n37023_o;
  wire n37024_o;
  wire n37025_o;
  wire n37026_o;
  wire n37027_o;
  wire n37028_o;
  wire n37029_o;
  wire n37030_o;
  wire n37031_o;
  wire n37032_o;
  wire n37033_o;
  wire n37034_o;
  wire n37035_o;
  wire n37036_o;
  wire n37037_o;
  wire n37038_o;
  wire n37040_o;
  wire n37041_o;
  wire n37042_o;
  wire n37043_o;
  wire n37044_o;
  wire n37045_o;
  wire n37046_o;
  wire n37047_o;
  wire n37048_o;
  wire n37049_o;
  wire n37050_o;
  wire n37051_o;
  wire n37052_o;
  wire n37053_o;
  wire n37054_o;
  wire n37055_o;
  wire n37056_o;
  wire n37057_o;
  wire n37058_o;
  wire n37059_o;
  wire n37060_o;
  wire n37061_o;
  wire n37062_o;
  wire n37063_o;
  wire n37064_o;
  wire n37065_o;
  wire n37066_o;
  wire n37067_o;
  wire n37068_o;
  wire n37069_o;
  wire n37070_o;
  wire n37071_o;
  wire [4:0] n37072_o;
  wire [15:0] n37075_o;
  wire n37077_o;
  wire n37078_o;
  wire n37079_o;
  wire n37080_o;
  wire n37081_o;
  wire n37082_o;
  wire n37083_o;
  wire n37084_o;
  wire n37085_o;
  wire n37086_o;
  wire n37087_o;
  wire n37088_o;
  wire n37089_o;
  wire n37090_o;
  wire n37091_o;
  wire n37092_o;
  wire n37093_o;
  wire n37094_o;
  wire n37095_o;
  wire n37096_o;
  wire n37097_o;
  wire n37098_o;
  wire n37099_o;
  wire n37100_o;
  wire n37101_o;
  wire n37102_o;
  wire n37104_o;
  wire n37105_o;
  wire n37106_o;
  wire n37107_o;
  wire n37108_o;
  wire n37109_o;
  wire n37110_o;
  wire n37111_o;
  wire n37112_o;
  wire n37113_o;
  wire n37114_o;
  wire n37115_o;
  wire n37116_o;
  wire n37117_o;
  wire n37118_o;
  wire n37119_o;
  wire n37120_o;
  wire n37121_o;
  wire n37125_o;
  wire n37126_o;
  wire n37127_o;
  wire n37131_o;
  wire n37132_o;
  wire n37133_o;
  wire n37134_o;
  wire n37135_o;
  wire n37136_o;
  wire n37137_o;
  wire n37138_o;
  wire n37139_o;
  wire n37140_o;
  wire n37141_o;
  wire n37142_o;
  wire n37143_o;
  wire n37144_o;
  wire n37145_o;
  wire n37146_o;
  wire n37147_o;
  wire n37148_o;
  wire n37149_o;
  wire n37150_o;
  wire n37151_o;
  wire n37152_o;
  wire n37153_o;
  wire n37155_o;
  wire n37157_o;
  reg n37237_q;
  wire [31:0] n37238_o;
  reg [31:0] n37239_q;
  wire [4:0] n37240_o;
  reg [4:0] n37241_q;
  wire n37242_o;
  reg n37243_q;
  reg n37244_q;
  wire [31:0] n37245_o;
  reg [31:0] n37246_q;
  wire [4:0] n37247_o;
  reg [4:0] n37248_q;
  wire n37249_o;
  reg n37250_q;
  reg n37251_q;
  reg n37252_q;
  reg n37253_q;
  wire [4:0] n37254_o;
  reg [4:0] n37255_q;
  wire [31:0] n37256_o;
  reg [31:0] n37257_q;
  wire [15:0] n37258_o;
  reg [15:0] n37259_q;
  reg n37260_q;
  reg n37261_q;
  wire n37262_o;
  reg n37263_q;
  reg n37264_q;
  reg n37265_q;
  reg n37266_q;
  reg n37267_q;
  assign full_out = full_out_r;
  assign data_0_out = data_0_out_r;
  assign comm_0_out = comm_0_out_r;
  assign av_0_out = av_0_out_r;
  assign we_0_out = we_0_out_r;
  assign data_1_out = data_1_out_r;
  assign comm_1_out = comm_1_out_r;
  assign av_1_out = av_1_out_r;
  assign we_1_out = we_1_out_r;
  assign cfg_we_out = cfg_we_out_r;
  assign cfg_re_out = cfg_re_out_r;
  assign cfg_addr_out = cfg_addr_out_r;
  assign cfg_data_out = cfg_data_out_r;
  assign cfg_ret_addr_out = cfg_ret_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:152:10  */
  assign full_out_r = n37237_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:155:10  */
  assign data_0_out_r = n37239_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:156:10  */
  assign comm_0_out_r = n37241_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:157:10  */
  assign av_0_out_r = n37243_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:158:10  */
  assign we_0_out_r = n37244_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:160:10  */
  assign data_1_out_r = n37246_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:161:10  */
  assign comm_1_out_r = n37248_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:162:10  */
  assign av_1_out_r = n37250_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:163:10  */
  assign we_1_out_r = n37251_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:166:10  */
  assign cfg_we_out_r = n37252_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:167:10  */
  assign cfg_re_out_r = n37253_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:168:10  */
  assign cfg_addr_out_r = n37255_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:169:10  */
  assign cfg_data_out_r = n37257_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:171:10  */
  assign cfg_ret_addr_out_r = n37259_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:178:10  */
  assign cfg_re_first_r = n37260_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:179:10  */
  assign cfg_we_first_r = n37261_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:182:10  */
  assign excl_locked_r = n37263_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:186:10  */
  assign fifo_0_regs_in_use_r = n37264_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:187:10  */
  assign fifo_1_regs_in_use_r = n37265_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:190:10  */
  assign fifo_0_regs_we_r = n37266_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:191:10  */
  assign fifo_1_regs_we_r = n37267_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:227:14  */
  assign n37015_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:26  */
  assign n37017_o = addr_match_in & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:57  */
  assign n37018_o = full_1_in | one_p_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:42  */
  assign n37019_o = n37017_o & n37018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:26  */
  assign n37020_o = addr_match_in & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:42  */
  assign n37021_o = n37020_o & excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:73  */
  assign n37022_o = n37019_o | n37021_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:26  */
  assign n37023_o = addr_match_in & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:56  */
  assign n37024_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:41  */
  assign n37025_o = n37023_o & n37024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:61  */
  assign n37026_o = n37022_o | n37025_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:26  */
  assign n37027_o = addr_match_in & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:41  */
  assign n37028_o = n37027_o & excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:72  */
  assign n37029_o = n37026_o | n37028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:26  */
  assign n37030_o = addr_match_in & excl_data_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:62  */
  assign n37031_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:47  */
  assign n37032_o = n37030_o & n37031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:60  */
  assign n37033_o = n37029_o | n37032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:282:35  */
  assign n37034_o = excl_lock_cmd_in | excl_release_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:282:13  */
  assign n37035_o = addr_match_in & n37034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:28  */
  assign n37036_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:13  */
  assign n37037_o = n37035_o & n37036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:78  */
  assign n37038_o = n37033_o | n37037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:24  */
  assign n37040_o = 1'b0 & addr_match_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:62  */
  assign n37041_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:42  */
  assign n37042_o = n37040_o & n37041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:286:27  */
  assign n37043_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:286:12  */
  assign n37044_o = n37042_o & n37043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:44  */
  assign n37045_o = n37038_o | n37044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:288:10  */
  assign n37046_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:287:13  */
  assign n37047_o = n37045_o & n37046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:290:42  */
  assign n37048_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:290:22  */
  assign n37049_o = id_match_in & n37048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:14  */
  assign n37050_o = ~cfg_rd_rdy_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:10  */
  assign n37051_o = n37049_o & n37050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:36  */
  assign n37052_o = ~cfg_re_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:32  */
  assign n37053_o = n37051_o & n37052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:288:26  */
  assign n37054_o = n37047_o | n37053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:26  */
  assign n37055_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:22  */
  assign n37056_o = id_match_in & n37055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:41  */
  assign n37057_o = n37056_o & conf_re_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:302:14  */
  assign n37058_o = ~cfg_re_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:302:10  */
  assign n37059_o = n37057_o & n37058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:40  */
  assign n37060_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:36  */
  assign n37061_o = id_match_in & n37060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:55  */
  assign n37062_o = n37061_o & conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:310:44  */
  assign n37063_o = ~cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:310:40  */
  assign n37064_o = n37062_o & n37063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:313:44  */
  assign n37065_o = ~cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:313:40  */
  assign n37066_o = n37059_o & n37065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:319:51  */
  assign n37067_o = ~cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:319:32  */
  assign n37068_o = n37059_o & n37067_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:53  */
  assign n37069_o = ~cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:34  */
  assign n37070_o = n37062_o & n37069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:11  */
  assign n37071_o = n37068_o | n37070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:322:36  */
  assign n37072_o = data_in[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:336:40  */
  assign n37075_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:28  */
  assign n37077_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:24  */
  assign n37078_o = addr_match_in & n37077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:47  */
  assign n37079_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:43  */
  assign n37080_o = n37078_o & n37079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:62  */
  assign n37081_o = n37080_o & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:370:10  */
  assign n37082_o = ~full_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:370:24  */
  assign n37083_o = n37082_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:79  */
  assign n37084_o = n37081_o | n37083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:28  */
  assign n37085_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:24  */
  assign n37086_o = addr_match_in & n37085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:47  */
  assign n37087_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:43  */
  assign n37088_o = n37086_o & n37087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:62  */
  assign n37089_o = n37088_o & excl_data_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:28  */
  assign n37090_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:24  */
  assign n37091_o = addr_match_in & n37090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:47  */
  assign n37092_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:43  */
  assign n37093_o = n37091_o & n37092_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:62  */
  assign n37094_o = n37093_o & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:84  */
  assign n37095_o = n37089_o | n37094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:29  */
  assign n37096_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:25  */
  assign n37097_o = addr_match_in & n37096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:48  */
  assign n37098_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:44  */
  assign n37099_o = n37097_o & n37098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:379:29  */
  assign n37100_o = excl_lock_cmd_in | excl_release_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:63  */
  assign n37101_o = n37099_o & n37100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:78  */
  assign n37102_o = n37095_o | n37101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:22  */
  assign n37104_o = 1'b0 & addr_match_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:44  */
  assign n37105_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:40  */
  assign n37106_o = n37104_o & n37105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:63  */
  assign n37107_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:59  */
  assign n37108_o = n37106_o & n37107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:381:26  */
  assign n37109_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:78  */
  assign n37110_o = n37108_o & n37109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:379:54  */
  assign n37111_o = n37102_o | n37110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:382:10  */
  assign n37112_o = ~full_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:382:24  */
  assign n37113_o = n37112_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:381:46  */
  assign n37114_o = n37111_o | n37113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:388:28  */
  assign n37115_o = ~full_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:388:42  */
  assign n37116_o = n37115_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:389:28  */
  assign n37117_o = ~full_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:389:42  */
  assign n37118_o = n37117_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:28  */
  assign n37119_o = n37114_o | we_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:74  */
  assign n37120_o = ~fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:49  */
  assign n37121_o = n37119_o & n37120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:28  */
  assign n37125_o = n37084_o | we_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:74  */
  assign n37126_o = ~fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:49  */
  assign n37127_o = n37125_o & n37126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:25  */
  assign n37131_o = ~fifo_0_regs_we_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:21  */
  assign n37132_o = we_0_out_r & n37131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:46  */
  assign n37133_o = n37132_o & n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:65  */
  assign n37134_o = ~av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:61  */
  assign n37135_o = n37133_o & n37134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:410:10  */
  assign n37136_o = ~n37114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:410:25  */
  assign n37137_o = n37136_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:76  */
  assign n37138_o = n37135_o | n37137_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:25  */
  assign n37139_o = ~fifo_1_regs_we_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:21  */
  assign n37140_o = we_1_out_r & n37139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:46  */
  assign n37141_o = n37140_o & n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:65  */
  assign n37142_o = ~av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:61  */
  assign n37143_o = n37141_o & n37142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:416:10  */
  assign n37144_o = ~n37084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:416:25  */
  assign n37145_o = n37144_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:76  */
  assign n37146_o = n37143_o | n37145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:13  */
  assign n37147_o = ~n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:32  */
  assign n37148_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:28  */
  assign n37149_o = n37147_o & n37148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:438:13  */
  assign n37150_o = ~fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:438:38  */
  assign n37151_o = n37150_o & n37138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:48  */
  assign n37152_o = n37149_o | n37151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:436:25  */
  assign n37153_o = addr_match_in & n37152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:442:9  */
  assign n37155_o = excl_release_cmd_in ? 1'b0 : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:440:9  */
  assign n37157_o = excl_lock_cmd_in ? 1'b1 : n37155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37237_q <= 1'b0;
    else
      n37237_q <= n37054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37238_o = n37121_o ? data_in : data_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37239_q <= 32'b00000000000000000000000000000000;
    else
      n37239_q <= n37238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37240_o = n37121_o ? comm_in : comm_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37241_q <= 5'b00000;
    else
      n37241_q <= n37240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37242_o = n37121_o ? av_in : av_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37243_q <= 1'b0;
    else
      n37243_q <= n37242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37244_q <= 1'b0;
    else
      n37244_q <= n37114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37245_o = n37127_o ? data_in : data_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37246_q <= 32'b00000000000000000000000000000000;
    else
      n37246_q <= n37245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37247_o = n37127_o ? comm_in : comm_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37248_q <= 5'b00000;
    else
      n37248_q <= n37247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37249_o = n37127_o ? av_in : av_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37250_q <= 1'b0;
    else
      n37250_q <= n37249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37251_q <= 1'b0;
    else
      n37251_q <= n37084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37252_q <= 1'b0;
    else
      n37252_q <= cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37253_q <= 1'b0;
    else
      n37253_q <= cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37254_o = n37071_o ? n37072_o : cfg_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37255_q <= 5'b00000;
    else
      n37255_q <= n37254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37256_o = cfg_we_first_r ? data_in : cfg_data_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37257_q <= 32'b00000000000000000000000000000000;
    else
      n37257_q <= n37256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37258_o = cfg_re_first_r ? n37075_o : cfg_ret_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37259_q <= 16'b0000000000000000;
    else
      n37259_q <= n37258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37260_q <= 1'b0;
    else
      n37260_q <= n37066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37261_q <= 1'b0;
    else
      n37261_q <= n37064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n37262_o = n37153_o ? n37157_o : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37263_q <= 1'b0;
    else
      n37263_q <= n37262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37264_q <= 1'b0;
    else
      n37264_q <= n37138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37265_q <= 1'b0;
    else
      n37265_q <= n37146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37266_q <= 1'b0;
    else
      n37266_q <= n37116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n37015_o)
    if (n37015_o)
      n37267_q <= 1'b0;
    else
      n37267_q <= n37118_o;
endmodule

module addr_decoder_32_16_6_1_0_0_4096_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n36817_o;
  wire n36818_o;
  wire n36819_o;
  wire n36820_o;
  wire n36822_o;
  reg n36831_q;
  reg n36832_q;
  wire n36835_o;
  wire n36837_o;
  wire n36838_o;
  wire n36840_o;
  wire n36841_o;
  wire n36843_o;
  wire n36844_o;
  wire n36846_o;
  wire n36847_o;
  wire n36849_o;
  wire n36851_o;
  wire n36852_o;
  wire n36854_o;
  wire n36855_o;
  wire n36857_o;
  wire n36858_o;
  wire n36860_o;
  wire n36861_o;
  wire n36863_o;
  wire n36865_o;
  wire n36866_o;
  wire n36868_o;
  wire n36870_o;
  wire n36872_o;
  wire n36874_o;
  wire n36877_o;
  wire n36879_o;
  wire n36882_o;
  wire n36884_o;
  wire n36886_o;
  wire n36889_o;
  wire n36891_o;
  wire n36893_o;
  wire n36896_o;
  wire n36898_o;
  wire n36900_o;
  wire n36902_o;
  wire n36904_o;
  wire n36907_o;
  wire n36909_o;
  wire n36912_o;
  wire n36914_o;
  wire n36916_o;
  wire n36918_o;
  wire n36920_o;
  wire n36922_o;
  wire n36925_o;
  wire n36928_o;
  wire n36931_o;
  wire n36934_o;
  wire n36937_o;
  wire n36940_o;
  wire n36943_o;
  wire n36952_o;
  wire n36954_o;
  wire n36956_o;
  wire n36957_o;
  wire n36959_o;
  wire n36962_o;
  wire n36976_o;
  wire n36977_o;
  wire n36978_o;
  wire n36979_o;
  wire n36980_o;
  wire n36981_o;
  wire n36983_o;
  wire n36986_o;
  wire n36987_o;
  wire n36990_o;
  assign addr_match_out = n36818_o;
  assign id_match_out = n36820_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n36831_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n36832_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n36987_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n36990_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n36925_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n36928_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n36931_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n36934_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n36937_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n36940_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n36943_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n36817_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n36818_o = addr_match & n36817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n36819_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n36820_o = id_match & n36819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n36822_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n36822_o)
    if (n36822_o)
      n36831_q <= 1'b0;
    else
      n36831_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n36822_o)
    if (n36822_o)
      n36832_q <= 1'b0;
    else
      n36832_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n36835_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n36837_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n36838_o = n36835_o | n36837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n36840_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n36841_o = n36838_o | n36840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n36843_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n36844_o = n36841_o | n36843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n36846_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n36847_o = n36844_o | n36846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n36849_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n36851_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n36852_o = n36849_o | n36851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n36854_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n36855_o = n36852_o | n36854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n36857_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n36858_o = n36855_o | n36857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n36860_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n36861_o = n36858_o | n36860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n36863_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n36865_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n36866_o = n36863_o | n36865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n36868_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n36870_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n36872_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n36874_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n36877_o = n36874_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n36879_o = n36872_o ? 1'b0 : n36877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n36882_o = n36872_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36884_o = n36870_o ? 1'b0 : n36879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36886_o = n36870_o ? 1'b0 : n36882_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36889_o = n36870_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36891_o = n36868_o ? 1'b0 : n36884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36893_o = n36868_o ? 1'b0 : n36886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36896_o = n36868_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36898_o = n36868_o ? 1'b0 : n36889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36900_o = n36866_o ? 1'b0 : n36891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36902_o = n36866_o ? 1'b0 : n36893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36904_o = n36866_o ? 1'b0 : n36896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36907_o = n36866_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36909_o = n36866_o ? 1'b0 : n36898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36912_o = n36861_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36914_o = n36861_o ? 1'b0 : n36900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36916_o = n36861_o ? 1'b0 : n36902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36918_o = n36861_o ? 1'b0 : n36904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36920_o = n36861_o ? 1'b0 : n36907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36922_o = n36861_o ? 1'b0 : n36909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36925_o = n36847_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36928_o = n36847_o ? 1'b0 : n36912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36931_o = n36847_o ? 1'b0 : n36914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36934_o = n36847_o ? 1'b0 : n36916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36937_o = n36847_o ? 1'b0 : n36918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36940_o = n36847_o ? 1'b0 : n36920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36943_o = n36847_o ? 1'b0 : n36922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n36952_o = $unsigned(addr_in) >= $unsigned(16'b0001000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n36954_o = 1'b1 & n36952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n36956_o = $unsigned(addr_in) <= $unsigned(16'b0001111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n36957_o = n36954_o & n36956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n36959_o = n36957_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n36962_o = n36959_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n36976_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n36977_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n36978_o = n36977_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n36979_o = n36978_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n36980_o = n36979_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n36981_o = n36980_o & n36962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n36983_o = n36981_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n36986_o = n36983_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36987_o = n36976_o ? n36986_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36990_o = n36976_o ? 1'b0 : old_id_match_r;
endmodule

module fifo_mux_rd_32_5_0_0
  (input  clk,
   input  rst_n,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  av_0_in,
   input  one_d_0_in,
   input  empty_0_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  av_1_in,
   input  one_d_1_in,
   input  empty_1_in,
   input  re_in,
   output re_0_out,
   output re_1_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output av_out,
   output one_d_out,
   output empty_out);
  wire [31:0] last_addr_0_r;
  wire [4:0] last_comm_0_r;
  wire [31:0] last_addr_1_r;
  wire [4:0] last_comm_1_r;
  wire reinject_0_r;
  wire reinject_1_r;
  wire only_addr_read_0_r;
  wire only_addr_read_1_r;
  wire fifo_select_r;
  wire excl_locked_r;
  wire empty_out_s;
  wire re_0_out_s;
  wire re_1_out_s;
  wire n36594_o;
  wire n36596_o;
  wire n36597_o;
  wire n36600_o;
  wire n36601_o;
  wire n36604_o;
  wire n36606_o;
  wire n36607_o;
  wire n36608_o;
  wire n36609_o;
  wire n36610_o;
  wire n36611_o;
  wire n36613_o;
  wire n36615_o;
  wire n36616_o;
  wire n36618_o;
  wire n36619_o;
  wire n36620_o;
  wire n36621_o;
  wire n36622_o;
  wire n36623_o;
  wire n36625_o;
  wire n36627_o;
  wire n36628_o;
  wire n36629_o;
  wire n36630_o;
  wire n36631_o;
  wire n36633_o;
  wire n36634_o;
  wire n36636_o;
  wire n36637_o;
  wire n36639_o;
  wire n36641_o;
  wire n36642_o;
  wire n36643_o;
  wire n36644_o;
  wire n36645_o;
  wire n36646_o;
  wire n36647_o;
  wire n36648_o;
  wire n36649_o;
  wire n36650_o;
  wire n36651_o;
  wire n36652_o;
  wire n36653_o;
  wire n36654_o;
  wire n36655_o;
  wire n36656_o;
  wire n36658_o;
  wire n36659_o;
  wire n36660_o;
  wire n36661_o;
  wire n36662_o;
  wire n36663_o;
  wire n36664_o;
  wire n36665_o;
  wire n36666_o;
  wire n36667_o;
  wire n36669_o;
  wire n36670_o;
  wire n36672_o;
  wire n36673_o;
  wire n36674_o;
  wire n36675_o;
  wire n36678_o;
  wire n36680_o;
  wire n36681_o;
  wire n36682_o;
  wire n36683_o;
  wire n36686_o;
  wire n36688_o;
  wire n36689_o;
  wire n36690_o;
  wire n36724_o;
  wire n36725_o;
  wire [31:0] n36726_o;
  reg [31:0] n36727_q;
  wire n36728_o;
  wire n36729_o;
  wire [4:0] n36730_o;
  reg [4:0] n36731_q;
  wire n36732_o;
  wire n36733_o;
  wire [31:0] n36734_o;
  reg [31:0] n36735_q;
  wire n36736_o;
  wire n36737_o;
  wire [4:0] n36738_o;
  reg [4:0] n36739_q;
  reg n36740_q;
  reg n36741_q;
  reg n36742_q;
  reg n36743_q;
  wire n36744_o;
  reg n36745_q;
  reg n36746_q;
  wire n36757_o;
  wire n36758_o;
  wire n36759_o;
  wire n36760_o;
  wire n36761_o;
  wire n36762_o;
  wire n36763_o;
  wire n36764_o;
  wire n36765_o;
  wire n36766_o;
  wire [31:0] n36767_o;
  wire [4:0] n36768_o;
  wire n36770_o;
  wire n36772_o;
  wire n36774_o;
  wire n36776_o;
  wire n36777_o;
  wire n36778_o;
  wire n36779_o;
  wire n36780_o;
  wire n36781_o;
  wire n36782_o;
  wire n36783_o;
  wire n36784_o;
  wire n36785_o;
  wire [31:0] n36786_o;
  wire [4:0] n36787_o;
  wire n36789_o;
  wire n36791_o;
  wire n36793_o;
  wire n36795_o;
  wire [31:0] n36796_o;
  wire [4:0] n36797_o;
  wire n36798_o;
  wire n36799_o;
  wire n36800_o;
  wire n36802_o;
  wire n36804_o;
  assign re_0_out = re_0_out_s;
  assign re_1_out = re_1_out_s;
  assign data_out = n36796_o;
  assign comm_out = n36797_o;
  assign av_out = n36798_o;
  assign one_d_out = n36799_o;
  assign empty_out = empty_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:115:10  */
  assign last_addr_0_r = n36727_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:116:10  */
  assign last_comm_0_r = n36731_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:117:10  */
  assign last_addr_1_r = n36735_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:118:10  */
  assign last_comm_1_r = n36739_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:121:10  */
  assign reinject_0_r = n36740_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:122:10  */
  assign reinject_1_r = n36741_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:126:10  */
  assign only_addr_read_0_r = n36742_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:127:10  */
  assign only_addr_read_1_r = n36743_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:130:10  */
  assign fifo_select_r = n36745_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:134:10  */
  assign excl_locked_r = n36746_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:139:10  */
  assign empty_out_s = n36800_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:140:10  */
  assign re_0_out_s = n36802_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:141:10  */
  assign re_1_out_s = n36804_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:165:16  */
  assign n36594_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:181:23  */
  assign n36596_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:181:29  */
  assign n36597_o = n36596_o & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:186:23  */
  assign n36600_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:186:29  */
  assign n36601_o = n36600_o & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:26  */
  assign n36604_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:201:13  */
  assign n36606_o = re_0_out_s ? 1'b1 : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:30  */
  assign n36607_o = av_0_in & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:66  */
  assign n36608_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:51  */
  assign n36609_o = n36607_o & n36608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:27  */
  assign n36610_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:33  */
  assign n36611_o = n36610_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:13  */
  assign n36613_o = n36611_o ? 1'b0 : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:13  */
  assign n36615_o = n36609_o ? 1'b1 : n36613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:200:11  */
  assign n36616_o = reinject_0_r ? n36606_o : n36615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:215:13  */
  assign n36618_o = re_1_out_s ? 1'b1 : only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:30  */
  assign n36619_o = av_1_in & re_1_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:66  */
  assign n36620_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:51  */
  assign n36621_o = n36619_o & n36620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:27  */
  assign n36622_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:33  */
  assign n36623_o = n36622_o & re_1_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:13  */
  assign n36625_o = n36623_o ? 1'b0 : only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:13  */
  assign n36627_o = n36621_o ? 1'b1 : n36625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:214:11  */
  assign n36628_o = reinject_1_r ? n36618_o : n36627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:9  */
  assign n36629_o = n36604_o ? n36616_o : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:9  */
  assign n36630_o = n36604_o ? only_addr_read_1_r : n36628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:236:26  */
  assign n36631_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:24  */
  assign n36633_o = comm_0_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:38  */
  assign n36634_o = n36633_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:27  */
  assign n36636_o = comm_0_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:44  */
  assign n36637_o = n36636_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:11  */
  assign n36639_o = n36637_o ? 1'b0 : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:11  */
  assign n36641_o = n36634_o ? 1'b1 : n36639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:236:9  */
  assign n36642_o = n36631_o ? n36641_o : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:247:26  */
  assign n36643_o = ~n36642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:249:28  */
  assign n36644_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:35  */
  assign n36645_o = ~only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:64  */
  assign n36646_o = ~n36629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:41  */
  assign n36647_o = n36645_o & n36646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:252:31  */
  assign n36648_o = av_0_in & one_d_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:253:16  */
  assign n36649_o = n36648_o | empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:70  */
  assign n36650_o = n36647_o & n36649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:254:30  */
  assign n36651_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:254:15  */
  assign n36652_o = n36650_o & n36651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:28  */
  assign n36653_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:48  */
  assign n36654_o = ~one_d_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:34  */
  assign n36655_o = n36653_o | n36654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:15  */
  assign n36656_o = n36652_o & n36655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:13  */
  assign n36658_o = n36656_o ? 1'b1 : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:35  */
  assign n36659_o = ~only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:64  */
  assign n36660_o = ~n36630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:41  */
  assign n36661_o = n36659_o & n36660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:262:30  */
  assign n36662_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:262:15  */
  assign n36663_o = n36661_o & n36662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:28  */
  assign n36664_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:48  */
  assign n36665_o = ~one_d_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:34  */
  assign n36666_o = n36664_o | n36665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:15  */
  assign n36667_o = n36663_o & n36666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:13  */
  assign n36669_o = n36667_o ? 1'b0 : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:249:11  */
  assign n36670_o = n36644_o ? n36658_o : n36669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:26  */
  assign n36672_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:25  */
  assign n36673_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:43  */
  assign n36674_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:31  */
  assign n36675_o = n36673_o & n36674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:11  */
  assign n36678_o = n36675_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:280:11  */
  assign n36680_o = re_in ? 1'b0 : reinject_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:25  */
  assign n36681_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:43  */
  assign n36682_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:31  */
  assign n36683_o = n36681_o & n36682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:11  */
  assign n36686_o = n36683_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:292:11  */
  assign n36688_o = re_in ? 1'b0 : reinject_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:9  */
  assign n36689_o = n36672_o ? n36680_o : n36686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:9  */
  assign n36690_o = n36672_o ? n36678_o : n36688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36724_o = ~n36594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36725_o = n36597_o & n36724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n36726_o = n36725_o ? data_0_in : last_addr_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n36727_q <= n36726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36728_o = ~n36594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36729_o = n36597_o & n36728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n36730_o = n36729_o ? comm_0_in : last_comm_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n36731_q <= n36730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36732_o = ~n36594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36733_o = n36601_o & n36732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n36734_o = n36733_o ? data_1_in : last_addr_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n36735_q <= n36734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36736_o = ~n36594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n36737_o = n36601_o & n36736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n36738_o = n36737_o ? comm_1_in : last_comm_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n36739_q <= n36738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n36594_o)
    if (n36594_o)
      n36740_q <= 1'b0;
    else
      n36740_q <= n36689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n36594_o)
    if (n36594_o)
      n36741_q <= 1'b0;
    else
      n36741_q <= n36690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n36594_o)
    if (n36594_o)
      n36742_q <= 1'b0;
    else
      n36742_q <= n36629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n36594_o)
    if (n36594_o)
      n36743_q <= 1'b0;
    else
      n36743_q <= n36630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n36744_o = n36643_o ? n36670_o : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n36594_o)
    if (n36594_o)
      n36745_q <= 1'b0;
    else
      n36745_q <= n36744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n36594_o)
    if (n36594_o)
      n36746_q <= 1'b0;
    else
      n36746_q <= n36642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:24  */
  assign n36757_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:25  */
  assign n36758_o = ~reinject_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:318:41  */
  assign n36759_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:318:37  */
  assign n36760_o = one_d_0_in & n36759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:319:52  */
  assign n36761_o = one_d_0_in & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:319:37  */
  assign n36762_o = empty_0_in | n36761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:67  */
  assign n36763_o = one_d_0_in & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:52  */
  assign n36764_o = empty_0_in | n36763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:36  */
  assign n36765_o = ~n36764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:32  */
  assign n36766_o = re_in & n36765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n36767_o = n36758_o ? data_0_in : last_addr_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n36768_o = n36758_o ? comm_0_in : last_comm_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n36770_o = n36758_o ? av_0_in : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n36772_o = n36758_o ? n36760_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n36774_o = n36758_o ? n36762_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n36776_o = n36758_o ? n36766_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:25  */
  assign n36777_o = ~reinject_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:339:41  */
  assign n36778_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:339:37  */
  assign n36779_o = one_d_1_in & n36778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:340:52  */
  assign n36780_o = one_d_1_in & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:340:37  */
  assign n36781_o = empty_1_in | n36780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:67  */
  assign n36782_o = one_d_1_in & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:52  */
  assign n36783_o = empty_1_in | n36782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:36  */
  assign n36784_o = ~n36783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:32  */
  assign n36785_o = re_in & n36784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n36786_o = n36777_o ? data_1_in : last_addr_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n36787_o = n36777_o ? comm_1_in : last_comm_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n36789_o = n36777_o ? av_1_in : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n36791_o = n36777_o ? n36779_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n36793_o = n36777_o ? n36781_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n36795_o = n36777_o ? n36785_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n36796_o = n36757_o ? n36767_o : n36786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n36797_o = n36757_o ? n36768_o : n36787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n36798_o = n36757_o ? n36770_o : n36789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n36799_o = n36757_o ? n36772_o : n36791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n36800_o = n36757_o ? n36774_o : n36793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n36802_o = n36757_o ? n36776_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n36804_o = n36757_o ? 1'b0 : n36795_o;
endmodule

module multiclk_fifo_1_1_8_38
  (input  clk_re,
   input  clk_we,
   input  rst_n,
   input  [37:0] data_in,
   input  we_in,
   input  re_in,
   output full_out,
   output one_p_out,
   output [37:0] data_out,
   output empty_out,
   output one_d_out);
  wire [37:0] data_to_fifo;
  wire we_to_fifo;
  wire full_from_fifo;
  wire one_p_from_fifo;
  wire re_to_fifo;
  wire [37:0] data_from_fifo;
  wire empty_from_fifo;
  wire one_d_from_fifo;
  wire empty_out_r;
  wire full_out_r;
  wire clk_fifo;
  wire regular_fifo_almost_full_o;
  wire regular_fifo_full_o;
  wire [37:0] regular_fifo_rd_data_o;
  wire regular_fifo_almost_empty_o;
  wire regular_fifo_empty_o;
  assign full_out = full_out_r;
  assign one_p_out = one_p_from_fifo;
  assign data_out = data_from_fifo;
  assign empty_out = empty_out_r;
  assign one_d_out = one_d_from_fifo;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:88:10  */
  assign data_to_fifo = data_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:89:10  */
  assign we_to_fifo = we_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:90:10  */
  assign full_from_fifo = regular_fifo_full_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:91:10  */
  assign one_p_from_fifo = regular_fifo_almost_full_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:92:10  */
  assign re_to_fifo = re_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:93:10  */
  assign data_from_fifo = regular_fifo_rd_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:94:10  */
  assign empty_from_fifo = regular_fifo_empty_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:95:10  */
  assign one_d_from_fifo = regular_fifo_almost_empty_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:96:10  */
  assign empty_out_r = empty_from_fifo; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:97:10  */
  assign full_out_r = full_from_fifo; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:99:10  */
  assign clk_fifo = clk_re; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:131:3  */
  basic_fifo_flags_beh_38_8_6_2 regular_fifo (
    .reset_n_i(rst_n),
    .clk_i(clk_fifo),
    .wr_en_i(we_to_fifo),
    .wr_data_i(data_to_fifo),
    .rd_en_i(re_to_fifo),
    .almost_full_o(regular_fifo_almost_full_o),
    .full_o(regular_fifo_full_o),
    .rd_data_o(regular_fifo_rd_data_o),
    .almost_empty_o(regular_fifo_almost_empty_o),
    .empty_o(regular_fifo_empty_o));
endmodule

module cfg_mem_static_6_1_32_6_5_0_4096_1_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n36538_o = 1'b0;
  localparam n36539_o = 1'b0;
  localparam n36540_o = 1'b0;
  localparam n36541_o = 1'b0;
  localparam [6:0] n36542_o = 7'b0000000;
  localparam [31:0] n36543_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n36544_o = 2'b00;
  localparam [5:0] n36545_o = 6'b000011;
  localparam [5:0] n36546_o = 6'b101000;
  localparam [5:0] n36547_o = 6'b000001;
  localparam [1:0] n36548_o = 2'b00;
  assign curr_slot_ends_out = n36538_o;
  assign curr_slot_own_out = n36539_o;
  assign next_slot_starts_out = n36540_o;
  assign next_slot_own_out = n36541_o;
  assign dbg_out = n36542_o;
  assign data_out = n36543_o;
  assign arb_type_out = n36544_o;
  assign n_agents_out = n36545_o;
  assign max_send_out = n36546_o;
  assign prior_out = n36547_o;
  assign pwr_mode_out = n36548_o;
endmodule

module tx_control_6_6_32_16_5_3_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [15:0] cfg_ret_addr_in,
   input  [31:0] cfg_data_in,
   input  cfg_re_in,
   input  curr_slot_own_in,
   input  curr_slot_ends_in,
   input  next_slot_own_in,
   input  next_slot_starts_in,
   input  [5:0] max_send_in,
   input  [5:0] n_agents_in,
   input  [5:0] prior_in,
   input  [1:0] arb_type_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  one_d_in,
   input  empty_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire prior_match;
  wire [5:0] prior;
  wire [5:0] dyn_arb_prior;
  wire [5:0] prior_counter_arb_r;
  wire [1:0] arb_type_r;
  wire can_write_r;
  wire can_write_r_r;
  wire new_turn;
  wire new_turn_stay_r;
  wire new_turn_ack;
  wire new_turn_ack_r;
  wire [11:0] switch_arb_r;
  wire [15:0] addr_r;
  wire writing;
  wire reading;
  wire [5:0] send_counter_r;
  wire av_out_s;
  wire cfg_rd_rdy_r;
  wire last_was_cfg_rd_r;
  wire [31:0] cfg_data_in_r;
  localparam n36216_o = 1'b1;
  wire n36221_o;
  wire n36224_o;
  wire n36225_o;
  wire n36226_o;
  wire [15:0] n36227_o;
  wire n36230_o;
  wire n36231_o;
  wire n36232_o;
  wire n36234_o;
  reg n36257_q;
  reg n36258_q;
  reg n36259_q;
  wire n36260_o;
  wire n36261_o;
  wire [15:0] n36262_o;
  reg [15:0] n36263_q;
  wire n36271_o;
  wire n36273_o;
  wire n36274_o;
  wire [5:0] n36276_o;
  wire [5:0] n36278_o;
  reg [5:0] n36283_q;
  wire n36285_o;
  wire n36287_o;
  wire n36288_o;
  wire n36290_o;
  wire n36291_o;
  wire n36292_o;
  wire n36293_o;
  wire n36294_o;
  wire n36295_o;
  wire n36296_o;
  wire n36297_o;
  wire n36298_o;
  wire n36299_o;
  wire n36300_o;
  wire n36301_o;
  wire n36304_o;
  wire n36306_o;
  wire n36307_o;
  wire n36308_o;
  wire n36309_o;
  wire n36310_o;
  wire n36313_o;
  wire n36315_o;
  wire n36316_o;
  wire n36318_o;
  reg n36324_q;
  wire n36325_o;
  wire n36326_o;
  wire n36328_o;
  wire n36329_o;
  wire n36330_o;
  wire n36331_o;
  localparam [31:0] n36332_o = 32'b00000000000000000000000000000000;
  wire [15:0] n36333_o;
  wire n36334_o;
  wire n36337_o;
  wire n36340_o;
  wire n36343_o;
  wire n36344_o;
  wire n36345_o;
  wire n36346_o;
  wire n36347_o;
  wire n36350_o;
  wire n36353_o;
  wire n36357_o;
  wire n36358_o;
  wire n36359_o;
  wire n36360_o;
  wire n36361_o;
  wire n36362_o;
  wire n36363_o;
  wire n36366_o;
  wire n36368_o;
  wire n36371_o;
  wire n36372_o;
  wire n36375_o;
  localparam [31:0] n36376_o = 32'b00000000000000000000000000000000;
  wire [15:0] n36377_o;
  wire [31:0] n36378_o;
  wire [31:0] n36379_o;
  wire n36381_o;
  wire n36382_o;
  wire n36383_o;
  wire n36384_o;
  wire n36387_o;
  wire n36390_o;
  wire n36393_o;
  wire [31:0] n36395_o;
  wire [4:0] n36397_o;
  wire n36399_o;
  wire n36401_o;
  wire n36403_o;
  wire n36405_o;
  wire [31:0] n36406_o;
  wire [4:0] n36407_o;
  wire n36408_o;
  wire n36410_o;
  wire n36411_o;
  wire n36412_o;
  wire n36414_o;
  wire [31:0] n36415_o;
  wire [4:0] n36417_o;
  wire n36418_o;
  wire n36420_o;
  wire n36421_o;
  wire n36423_o;
  wire n36425_o;
  wire [31:0] n36428_o;
  wire [31:0] n36429_o;
  wire [4:0] n36431_o;
  wire n36432_o;
  wire n36434_o;
  wire n36436_o;
  wire n36439_o;
  wire n36442_o;
  wire n36448_o;
  wire n36451_o;
  wire n36453_o;
  wire n36455_o;
  wire [31:0] n36456_o;
  wire n36458_o;
  wire n36459_o;
  wire n36460_o;
  wire [1:0] n36462_o;
  wire [31:0] n36463_o;
  wire [31:0] n36465_o;
  wire [11:0] n36466_o;
  wire [1:0] n36467_o;
  wire [11:0] n36469_o;
  wire [1:0] n36471_o;
  wire [11:0] n36472_o;
  wire [1:0] n36474_o;
  wire [11:0] n36475_o;
  wire [1:0] n36477_o;
  wire [11:0] n36478_o;
  wire n36479_o;
  wire n36481_o;
  wire n36482_o;
  wire n36483_o;
  wire [5:0] n36485_o;
  wire [5:0] n36487_o;
  wire n36489_o;
  wire n36491_o;
  wire [5:0] n36493_o;
  wire [5:0] n36494_o;
  wire [5:0] n36495_o;
  reg [5:0] n36506_q;
  reg [1:0] n36507_q;
  reg [11:0] n36508_q;
  wire [5:0] dyn_dyn_arb_1_n36509;
  wire [5:0] dyn_dyn_arb_1_arb_agent_out;
  wire n36514_o;
  wire [5:0] n36515_o;
  wire n36518_o;
  wire n36521_o;
  assign av_out = av_out_s;
  assign data_out = n36429_o;
  assign comm_out = n36431_o;
  assign lock_out = n36432_o;
  assign cfg_rd_rdy_out = n36216_o;
  assign re_out = reading;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:133:10  */
  assign prior_match = n36521_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:134:10  */
  assign prior = n36515_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:135:10  */
  assign dyn_arb_prior = dyn_dyn_arb_1_n36509; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:136:10  */
  assign prior_counter_arb_r = n36506_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:137:10  */
  assign arb_type_r = n36507_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:138:10  */
  assign can_write_r = n36324_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:139:10  */
  assign can_write_r_r = n36257_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:140:10  */
  assign new_turn = n36326_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:141:10  */
  assign new_turn_stay_r = n36258_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:142:10  */
  assign new_turn_ack = n36434_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:143:10  */
  assign new_turn_ack_r = n36259_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:147:12  */
  assign switch_arb_r = n36508_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:151:10  */
  assign addr_r = n36263_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:159:10  */
  assign writing = n36436_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:160:10  */
  assign reading = n36439_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:162:10  */
  assign send_counter_r = n36283_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:163:10  */
  assign av_out_s = n36442_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:167:10  */
  assign cfg_rd_rdy_r = 1'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:169:10  */
  assign last_was_cfg_rd_r = 1'b0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:170:10  */
  assign cfg_data_in_r = 32'b00000000000000000000000000000000; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:252:14  */
  assign n36221_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:30  */
  assign n36224_o = 1'b1 & av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:59  */
  assign n36225_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:46  */
  assign n36226_o = n36224_o & n36225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:291:26  */
  assign n36227_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:307:7  */
  assign n36230_o = new_turn ? 1'b1 : new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:48  */
  assign n36231_o = ~new_turn_ack_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:29  */
  assign n36232_o = new_turn_ack & n36231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:7  */
  assign n36234_o = n36232_o ? 1'b0 : n36230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n36221_o)
    if (n36221_o)
      n36257_q <= 1'b0;
    else
      n36257_q <= can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n36221_o)
    if (n36221_o)
      n36258_q <= 1'b0;
    else
      n36258_q <= n36234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n36221_o)
    if (n36221_o)
      n36259_q <= 1'b0;
    else
      n36259_q <= new_turn_ack;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:249:3  */
  assign n36260_o = ~n36221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:249:3  */
  assign n36261_o = n36226_o & n36260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  assign n36262_o = n36261_o ? n36227_o : addr_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk)
    n36263_q <= n36262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:323:14  */
  assign n36271_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:45  */
  assign n36273_o = ~curr_slot_own_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:24  */
  assign n36274_o = writing & n36273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:327:42  */
  assign n36276_o = send_counter_r + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:7  */
  assign n36278_o = n36274_o ? n36276_o : 6'b000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:325:5  */
  always @(posedge clk or posedge n36271_o)
    if (n36271_o)
      n36283_q <= 6'b000000;
    else
      n36283_q <= n36278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:340:14  */
  assign n36285_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:357:28  */
  assign n36287_o = $unsigned(send_counter_r) >= $unsigned(max_send_in);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:27  */
  assign n36288_o = ~av_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:33  */
  assign n36290_o = n36288_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:13  */
  assign n36291_o = n36287_o & n36290_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:359:39  */
  assign n36292_o = curr_slot_own_in & curr_slot_ends_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:36  */
  assign n36293_o = ~next_slot_own_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:42  */
  assign n36294_o = n36293_o & next_slot_starts_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:15  */
  assign n36295_o = n36292_o | n36294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:359:11  */
  assign n36296_o = n36291_o | n36295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:41  */
  assign n36297_o = ~writing;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:29  */
  assign n36298_o = lock_in & n36297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:11  */
  assign n36299_o = n36296_o | n36298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:362:22  */
  assign n36300_o = ~writing;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:362:11  */
  assign n36301_o = n36299_o | n36300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:357:9  */
  assign n36304_o = n36301_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:43  */
  assign n36306_o = ~lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:31  */
  assign n36307_o = prior_match & n36306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:24  */
  assign n36308_o = ~can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:48  */
  assign n36309_o = ~can_write_r_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:30  */
  assign n36310_o = n36308_o & n36309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:9  */
  assign n36313_o = n36310_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:7  */
  assign n36315_o = n36307_o ? n36313_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:351:7  */
  assign n36316_o = can_write_r ? n36304_o : n36315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:347:7  */
  assign n36318_o = curr_slot_own_in ? 1'b1 : n36316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:343:5  */
  always @(posedge clk or posedge n36285_o)
    if (n36285_o)
      n36324_q <= 1'b0;
    else
      n36324_q <= n36318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:381:31  */
  assign n36325_o = ~can_write_r_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:381:27  */
  assign n36326_o = can_write_r & n36325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:23  */
  assign n36328_o = ~cfg_rd_rdy_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:29  */
  assign n36329_o = n36328_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:402:29  */
  assign n36330_o = new_turn | new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:402:9  */
  assign n36331_o = n36329_o & n36330_o;
  assign n36333_o = n36332_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:20  */
  assign n36334_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n36337_o = n36334_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n36340_o = n36334_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n36343_o = n36334_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:26  */
  assign n36344_o = ~cfg_rd_rdy_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:32  */
  assign n36345_o = n36344_o & new_turn_ack_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:421:9  */
  assign n36346_o = n36345_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:20  */
  assign n36347_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:9  */
  assign n36350_o = n36347_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:9  */
  assign n36353_o = n36347_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:22  */
  assign n36357_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:28  */
  assign n36358_o = n36357_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:29  */
  assign n36359_o = new_turn | new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:54  */
  assign n36360_o = n36359_o | last_was_cfg_rd_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:9  */
  assign n36361_o = n36358_o & n36360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:20  */
  assign n36362_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:450:27  */
  assign n36363_o = ~last_was_cfg_rd_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n36366_o = n36362_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n36368_o = n36362_o ? n36363_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n36371_o = n36362_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:456:22  */
  assign n36372_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:456:11  */
  assign n36375_o = n36372_o ? 1'b1 : 1'b0;
  assign n36377_o = n36376_o[31:16];
  assign n36378_o = {n36377_o, addr_r};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:453:9  */
  assign n36379_o = av_in ? data_in : n36378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:453:9  */
  assign n36381_o = av_in ? n36375_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:22  */
  assign n36382_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:28  */
  assign n36383_o = n36382_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:20  */
  assign n36384_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n36387_o = n36384_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n36390_o = n36384_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n36393_o = n36384_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n36395_o = n36383_o ? data_in : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n36397_o = n36383_o ? comm_in : 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n36399_o = n36383_o ? n36387_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n36401_o = n36383_o ? n36390_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n36403_o = n36383_o ? n36393_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n36405_o = n36383_o ? av_in : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n36406_o = n36361_o ? n36379_o : n36395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n36407_o = n36361_o ? comm_in : n36397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n36408_o = n36361_o ? n36366_o : n36399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n36410_o = n36361_o ? n36368_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n36411_o = n36361_o ? n36371_o : n36401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n36412_o = n36361_o ? n36381_o : n36403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n36414_o = n36361_o ? 1'b1 : n36405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n36415_o = n36346_o ? cfg_data_in_r : n36406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n36417_o = n36346_o ? 5'b01001 : n36407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n36418_o = n36346_o ? n36350_o : n36408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n36420_o = n36346_o ? 1'b0 : n36410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n36421_o = n36346_o ? n36353_o : n36411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n36423_o = n36346_o ? 1'b0 : n36412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n36425_o = n36346_o ? 1'b0 : n36414_o;
  assign n36428_o = {n36333_o, cfg_ret_addr_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n36429_o = n36331_o ? n36428_o : n36415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n36431_o = n36331_o ? 5'b01001 : n36417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n36432_o = n36331_o ? n36337_o : n36418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n36434_o = n36331_o ? n36340_o : n36420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n36436_o = n36331_o ? n36343_o : n36421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n36439_o = n36331_o ? 1'b0 : n36423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n36442_o = n36331_o ? 1'b1 : n36425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:614:14  */
  assign n36448_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:22  */
  assign n36451_o = arb_type_in == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:25  */
  assign n36453_o = arb_type_in == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:25  */
  assign n36455_o = arb_type_in == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:25  */
  assign n36456_o = {20'b0, switch_arb_r};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:25  */
  assign n36458_o = n36456_o == 32'b00000000000000000000111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:48  */
  assign n36459_o = arb_type_r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:33  */
  assign n36460_o = ~n36459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:31  */
  assign n36462_o = {1'b0, n36460_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:40  */
  assign n36463_o = {20'b0, switch_arb_r};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:40  */
  assign n36465_o = n36463_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:27  */
  assign n36466_o = n36465_o[11:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:9  */
  assign n36467_o = n36458_o ? n36462_o : arb_type_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:9  */
  assign n36469_o = n36458_o ? 12'b000000000000 : n36466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:7  */
  assign n36471_o = n36455_o ? n36467_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:7  */
  assign n36472_o = n36455_o ? n36469_o : switch_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:7  */
  assign n36474_o = n36453_o ? 2'b01 : n36471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:7  */
  assign n36475_o = n36453_o ? switch_arb_r : n36472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:7  */
  assign n36477_o = n36451_o ? 2'b00 : n36474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:7  */
  assign n36478_o = n36451_o ? switch_arb_r : n36475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:18  */
  assign n36479_o = ~lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:39  */
  assign n36481_o = arb_type_r != 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:24  */
  assign n36482_o = n36479_o & n36481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:651:32  */
  assign n36483_o = prior_counter_arb_r == n_agents_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:655:81  */
  assign n36485_o = prior_counter_arb_r + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:651:9  */
  assign n36487_o = n36483_o ? 6'b000001 : n36485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:661:23  */
  assign n36489_o = arb_type_r == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:666:26  */
  assign n36491_o = arb_type_r == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:666:9  */
  assign n36493_o = n36491_o ? 6'b000001 : prior_counter_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:661:9  */
  assign n36494_o = n36489_o ? prior_counter_arb_r : n36493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:7  */
  assign n36495_o = n36482_o ? n36487_o : n36494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n36448_o)
    if (n36448_o)
      n36506_q <= 6'b000000;
    else
      n36506_q <= n36495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n36448_o)
    if (n36448_o)
      n36507_q <= 2'b00;
    else
      n36507_q <= n36477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n36448_o)
    if (n36448_o)
      n36508_q <= 12'b000000000000;
    else
      n36508_q <= n36478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:694:26  */
  assign dyn_dyn_arb_1_n36509 = dyn_dyn_arb_1_arb_agent_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:685:5  */
  dyn_arb_6_3 dyn_dyn_arb_1 (
    .clk(clk),
    .rst_n(rst_n),
    .bus_lock_in(lock_in),
    .arb_agent_out(dyn_dyn_arb_1_arb_agent_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:700:22  */
  assign n36514_o = arb_type_in == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:700:7  */
  assign n36515_o = n36514_o ? dyn_arb_prior : prior_counter_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:711:14  */
  assign n36518_o = prior == prior_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:711:5  */
  assign n36521_o = n36518_o ? 1'b1 : 1'b0;
endmodule

module round_robin_arb_4
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [3:0] req_i,
   input  ack_i,
   output [3:0] grant_comb_o,
   output [3:0] grant_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [3:0] n36166_o;
  wire [3:0] n36168_o;
  wire [3:0] n36169_o;
  wire [3:0] n36170_o;
  wire [3:0] n36171_o;
  wire [3:0] n36172_o;
  wire [3:0] n36173_o;
  wire [3:0] n36175_o;
  wire [3:0] n36176_o;
  wire [3:0] n36177_o;
  wire [3:0] n36179_o;
  wire [3:0] n36180_o;
  wire n36182_o;
  wire [3:0] n36183_o;
  wire [3:0] n36184_o;
  wire n36186_o;
  wire n36187_o;
  wire n36189_o;
  wire [3:0] n36190_o;
  wire [3:0] n36191_o;
  wire [7:0] n36192_o;
  wire [7:0] n36193_o;
  wire [3:0] n36194_o;
  wire [3:0] n36195_o;
  wire n36199_o;
  wire [7:0] n36202_o;
  wire [7:0] n36208_o;
  reg [7:0] n36209_q;
  assign grant_comb_o = n36194_o;
  assign grant_o = n36195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:10  */
  assign r = n36209_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:13  */
  assign rin = n36193_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:62  */
  assign n36166_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:72  */
  assign n36168_o = n36166_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:82  */
  assign n36169_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:77  */
  assign n36170_o = n36168_o | n36169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:28  */
  assign n36171_o = ~n36170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:24  */
  assign n36172_o = req_i & n36171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:59  */
  assign n36173_o = ~n36172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:75  */
  assign n36175_o = n36173_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:28  */
  assign n36176_o = n36172_o & n36175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:55  */
  assign n36177_o = ~req_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:67  */
  assign n36179_o = n36177_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:24  */
  assign n36180_o = req_i & n36179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:28  */
  assign n36182_o = n36172_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:5  */
  assign n36183_o = n36182_o ? n36176_o : n36180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:19  */
  assign n36184_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:26  */
  assign n36186_o = n36184_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:30  */
  assign n36187_o = n36186_o | ack_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:24  */
  assign n36189_o = n36183_o != 4'b0000;
  assign n36190_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:7  */
  assign n36191_o = n36189_o ? n36183_o : n36190_o;
  assign n36192_o = {n36191_o, n36183_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:5  */
  assign n36193_o = n36187_o ? n36192_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:84:23  */
  assign n36194_o = n36193_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:85:23  */
  assign n36195_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:95:18  */
  assign n36199_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:99:9  */
  assign n36202_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  assign n36208_o = en_i ? n36202_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  always @(posedge clk_i or posedge n36199_o)
    if (n36199_o)
      n36209_q <= 8'b00000000;
    else
      n36209_q <= n36208_o;
endmodule

module round_robin_arb_2
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [1:0] req_i,
   input  ack_i,
   output [1:0] grant_comb_o,
   output [1:0] grant_o);
  wire [3:0] r;
  wire [3:0] rin;
  wire [1:0] n36114_o;
  wire [1:0] n36116_o;
  wire [1:0] n36117_o;
  wire [1:0] n36118_o;
  wire [1:0] n36119_o;
  wire [1:0] n36120_o;
  wire [1:0] n36121_o;
  wire [1:0] n36123_o;
  wire [1:0] n36124_o;
  wire [1:0] n36125_o;
  wire [1:0] n36127_o;
  wire [1:0] n36128_o;
  wire n36130_o;
  wire [1:0] n36131_o;
  wire [1:0] n36132_o;
  wire n36134_o;
  wire n36135_o;
  wire n36137_o;
  wire [1:0] n36138_o;
  wire [1:0] n36139_o;
  wire [3:0] n36140_o;
  wire [3:0] n36141_o;
  wire [1:0] n36142_o;
  wire [1:0] n36143_o;
  wire n36147_o;
  wire [3:0] n36150_o;
  wire [3:0] n36156_o;
  reg [3:0] n36157_q;
  assign grant_comb_o = n36142_o;
  assign grant_o = n36143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:10  */
  assign r = n36157_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:13  */
  assign rin = n36141_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:62  */
  assign n36114_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:72  */
  assign n36116_o = n36114_o - 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:82  */
  assign n36117_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:77  */
  assign n36118_o = n36116_o | n36117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:28  */
  assign n36119_o = ~n36118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:24  */
  assign n36120_o = req_i & n36119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:59  */
  assign n36121_o = ~n36120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:75  */
  assign n36123_o = n36121_o + 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:28  */
  assign n36124_o = n36120_o & n36123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:55  */
  assign n36125_o = ~req_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:67  */
  assign n36127_o = n36125_o + 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:24  */
  assign n36128_o = req_i & n36127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:28  */
  assign n36130_o = n36120_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:5  */
  assign n36131_o = n36130_o ? n36124_o : n36128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:19  */
  assign n36132_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:26  */
  assign n36134_o = n36132_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:30  */
  assign n36135_o = n36134_o | ack_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:24  */
  assign n36137_o = n36131_o != 2'b00;
  assign n36138_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:7  */
  assign n36139_o = n36137_o ? n36131_o : n36138_o;
  assign n36140_o = {n36139_o, n36131_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:5  */
  assign n36141_o = n36135_o ? n36140_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:84:23  */
  assign n36142_o = n36141_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:85:23  */
  assign n36143_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:95:18  */
  assign n36147_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:99:9  */
  assign n36150_o = init_i ? 4'b0000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  assign n36156_o = en_i ? n36150_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  always @(posedge clk_i or posedge n36147_o)
    if (n36147_o)
      n36157_q <= 4'b0000;
    else
      n36157_q <= n36156_o;
endmodule

module hibi_dma_gif_mux
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [4:0] m0_gif_req_i_addr,
   input  [21:0] m0_gif_req_i_wdata,
   input  m0_gif_req_i_wr,
   input  m0_gif_req_i_rd,
   input  [4:0] m1_gif_req_i_addr,
   input  [21:0] m1_gif_req_i_wdata,
   input  m1_gif_req_i_wr,
   input  m1_gif_req_i_rd,
   input  [21:0] mux_gif_rsp_i_rdata,
   input  mux_gif_rsp_i_ack,
   output [21:0] m0_gif_rsp_o_rdata,
   output m0_gif_rsp_o_ack,
   output [21:0] m1_gif_rsp_o_rdata,
   output m1_gif_rsp_o_ack,
   output [4:0] mux_gif_req_o_addr,
   output [21:0] mux_gif_req_o_wdata,
   output mux_gif_req_o_wr,
   output mux_gif_req_o_rd);
  wire [28:0] n36024_o;
  wire [21:0] n36026_o;
  wire n36027_o;
  wire [28:0] n36028_o;
  wire [21:0] n36030_o;
  wire n36031_o;
  wire [4:0] n36033_o;
  wire [21:0] n36034_o;
  wire n36035_o;
  wire n36036_o;
  wire [22:0] n36037_o;
  wire [30:0] r;
  wire [30:0] rin;
  wire n36042_o;
  wire n36043_o;
  wire n36044_o;
  wire n36045_o;
  wire n36046_o;
  wire n36047_o;
  wire [28:0] n36048_o;
  wire [28:0] n36049_o;
  wire [1:0] n36050_o;
  wire [30:0] n36051_o;
  wire n36052_o;
  wire n36055_o;
  wire n36056_o;
  wire n36058_o;
  wire n36059_o;
  wire n36061_o;
  wire n36063_o;
  wire n36067_o;
  wire [1:0] n36068_o;
  wire n36069_o;
  reg n36070_o;
  wire n36071_o;
  reg n36072_o;
  wire [30:0] n36074_o;
  wire n36077_o;
  wire n36078_o;
  wire [28:0] n36079_o;
  wire [28:0] n36080_o;
  wire [21:0] n36081_o;
  wire [21:0] n36082_o;
  wire n36083_o;
  wire n36084_o;
  wire n36085_o;
  wire n36086_o;
  wire n36088_o;
  wire n36089_o;
  wire n36090_o;
  wire n36093_o;
  wire [30:0] n36096_o;
  wire [30:0] n36102_o;
  reg [30:0] n36103_q;
  wire [22:0] n36104_o;
  wire [22:0] n36105_o;
  assign m0_gif_rsp_o_rdata = n36026_o;
  assign m0_gif_rsp_o_ack = n36027_o;
  assign m1_gif_rsp_o_rdata = n36030_o;
  assign m1_gif_rsp_o_ack = n36031_o;
  assign mux_gif_req_o_addr = n36033_o;
  assign mux_gif_req_o_wdata = n36034_o;
  assign mux_gif_req_o_wr = n36035_o;
  assign mux_gif_req_o_rd = n36036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:42:5  */
  assign n36024_o = {m0_gif_req_i_rd, m0_gif_req_i_wr, m0_gif_req_i_wdata, m0_gif_req_i_addr};
  assign n36026_o = n36104_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  assign n36027_o = n36104_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:146:3  */
  assign n36028_o = {m1_gif_req_i_rd, m1_gif_req_i_wr, m1_gif_req_i_wdata, m1_gif_req_i_addr};
  assign n36030_o = n36105_o[21:0];
  assign n36031_o = n36105_o[22];
  assign n36033_o = n36079_o[4:0];
  assign n36034_o = n36079_o[26:5];
  assign n36035_o = n36079_o[27];
  assign n36036_o = n36079_o[28];
  assign n36037_o = {mux_gif_rsp_i_ack, mux_gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:57:10  */
  assign r = n36103_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:57:13  */
  assign rin = n36074_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:31  */
  assign n36042_o = n36024_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:50  */
  assign n36043_o = n36024_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:34  */
  assign n36044_o = n36042_o | n36043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:31  */
  assign n36045_o = n36028_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:50  */
  assign n36046_o = n36028_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:34  */
  assign n36047_o = n36045_o | n36046_o;
  assign n36048_o = r[30:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:75:5  */
  assign n36049_o = n36047_o ? n36028_o : n36048_o;
  assign n36050_o = r[1:0];
  assign n36051_o = {n36049_o, n36050_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:12  */
  assign n36052_o = n36051_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:35  */
  assign n36055_o = ~n36044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:41  */
  assign n36056_o = n36055_o & n36047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:22  */
  assign n36058_o = n36056_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:93:41  */
  assign n36059_o = n36044_o & n36047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:93:22  */
  assign n36061_o = n36059_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:86:7  */
  assign n36063_o = n36052_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:97:7  */
  assign n36067_o = n36052_o == 1'b1;
  assign n36068_o = {n36067_o, n36063_o};
  assign n36069_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:5  */
  always @*
    case (n36068_o)
      2'b10: n36070_o <= 1'b0;
      2'b01: n36070_o <= n36061_o;
    endcase
  assign n36071_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:5  */
  always @*
    case (n36068_o)
      2'b10: n36072_o <= 1'b1;
      2'b01: n36072_o <= n36058_o;
    endcase
  assign n36074_o = {n36049_o, n36072_o, n36070_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:47  */
  assign n36077_o = rin[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:55  */
  assign n36078_o = ~n36077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:38  */
  assign n36079_o = n36078_o ? n36024_o : n36080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:70  */
  assign n36080_o = rin[30:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:108:39  */
  assign n36081_o = n36037_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:109:39  */
  assign n36082_o = n36037_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:39  */
  assign n36083_o = n36037_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:50  */
  assign n36084_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:58  */
  assign n36085_o = ~n36084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:43  */
  assign n36086_o = n36085_o ? n36083_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:39  */
  assign n36088_o = n36037_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:50  */
  assign n36089_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:43  */
  assign n36090_o = n36089_o ? n36088_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:119:18  */
  assign n36093_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:123:9  */
  assign n36096_o = init_i ? 31'b0000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:121:5  */
  assign n36102_o = en_i ? n36096_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:121:5  */
  always @(posedge clk_i or posedge n36093_o)
    if (n36093_o)
      n36103_q <= 31'b0000000000000000000000000000000;
    else
      n36103_q <= n36102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:119:5  */
  assign n36104_o = {n36086_o, n36081_o};
  assign n36105_o = {n36090_o, n36082_o};
endmodule

module hibi_dma_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [4:0] n35869_o;
  wire [21:0] n35870_o;
  wire n35871_o;
  wire n35872_o;
  wire [22:0] n35873_o;
  wire n35875_o;
  wire [31:0] n35876_o;
  wire [4:0] n35877_o;
  wire n35878_o;
  wire [1:0] n35879_o;
  wire n35881_o;
  wire [39:0] n35882_o;
  wire [71:0] r;
  wire [71:0] rin;
  wire [2:0] n35894_o;
  wire n35895_o;
  wire n35896_o;
  wire [2:0] n35899_o;
  wire [2:0] n35900_o;
  wire n35901_o;
  wire n35903_o;
  wire n35904_o;
  wire n35905_o;
  wire n35906_o;
  wire n35907_o;
  wire n35908_o;
  wire n35909_o;
  wire n35912_o;
  wire [4:0] n35913_o;
  wire [4:0] n35914_o;
  wire n35916_o;
  wire [4:0] n35918_o;
  wire n35920_o;
  wire [2:0] n35923_o;
  wire [2:0] n35924_o;
  wire n35925_o;
  wire [2:0] n35926_o;
  wire n35927_o;
  wire [7:0] n35928_o;
  wire [7:0] n35929_o;
  wire [7:0] n35930_o;
  wire n35931_o;
  wire [1:0] n35932_o;
  wire [7:0] n35933_o;
  wire [7:0] n35934_o;
  wire n35935_o;
  wire n35936_o;
  wire n35937_o;
  wire n35938_o;
  wire n35940_o;
  wire [21:0] n35942_o;
  wire n35946_o;
  wire [31:0] n35947_o;
  wire n35949_o;
  wire n35950_o;
  wire [5:0] n35954_o;
  wire n35955_o;
  wire n35956_o;
  wire [4:0] n35957_o;
  wire [5:0] n35958_o;
  wire [5:0] n35959_o;
  wire n35961_o;
  wire n35963_o;
  wire [38:0] n35964_o;
  wire n35965_o;
  wire n35966_o;
  wire n35967_o;
  wire n35968_o;
  wire [21:0] n35971_o;
  wire [31:0] n35972_o;
  wire [2:0] n35974_o;
  wire [2:0] n35975_o;
  wire [31:0] n35976_o;
  wire [31:0] n35977_o;
  wire n35978_o;
  wire n35980_o;
  wire [4:0] n35981_o;
  wire [2:0] n35982_o;
  wire [2:0] n35983_o;
  reg [2:0] n35984_o;
  wire [4:0] n35985_o;
  wire [4:0] n35986_o;
  reg [4:0] n35987_o;
  wire [21:0] n35988_o;
  reg [21:0] n35989_o;
  reg n35990_o;
  reg n35991_o;
  reg n35992_o;
  wire n35993_o;
  reg n35994_o;
  wire [31:0] n35995_o;
  reg [31:0] n35996_o;
  wire [4:0] n35997_o;
  wire [4:0] n35998_o;
  reg [4:0] n35999_o;
  wire n36000_o;
  reg n36001_o;
  wire [38:0] n36006_o;
  wire n36007_o;
  wire [28:0] n36008_o;
  wire [71:0] n36009_o;
  wire n36013_o;
  wire [71:0] n36016_o;
  wire [71:0] n36022_o;
  reg [71:0] n36023_q;
  assign gif_req_o_addr = n35869_o;
  assign gif_req_o_wdata = n35870_o;
  assign gif_req_o_wr = n35871_o;
  assign gif_req_o_rd = n35872_o;
  assign agent_msg_txreq_o_av = n35875_o;
  assign agent_msg_txreq_o_data = n35876_o;
  assign agent_msg_txreq_o_comm = n35877_o;
  assign agent_msg_txreq_o_we = n35878_o;
  assign agent_msg_rxreq_o_re = n35881_o;
  assign n35869_o = n36008_o[4:0];
  assign n35870_o = n36008_o[26:5];
  assign n35871_o = n36008_o[27];
  assign n35872_o = n36008_o[28];
  assign n35873_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n35875_o = n36006_o[0];
  assign n35876_o = n36006_o[32:1];
  assign n35877_o = n36006_o[37:33];
  assign n35878_o = n36006_o[38];
  assign n35879_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n35881_o = n36007_o;
  assign n35882_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:66:10  */
  assign r = n36023_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:66:13  */
  assign rin = n36009_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:12  */
  assign n35894_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:44  */
  assign n35895_o = n35882_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:50  */
  assign n35896_o = ~n35895_o;
  assign n35899_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:23  */
  assign n35900_o = n35896_o ? 3'b001 : n35899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:23  */
  assign n35901_o = n35896_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:7  */
  assign n35903_o = n35894_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:44  */
  assign n35904_o = n35882_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:62  */
  assign n35905_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:73  */
  assign n35906_o = n35905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:104  */
  assign n35907_o = n35882_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:82  */
  assign n35908_o = n35906_o & n35907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:56  */
  assign n35909_o = n35904_o | n35908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:46  */
  assign n35912_o = n35882_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:96:70  */
  assign n35913_o = n35882_o[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:48  */
  assign n35914_o = n35882_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:53  */
  assign n35916_o = n35914_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:51  */
  assign n35918_o = n35882_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:56  */
  assign n35920_o = n35918_o == 5'b00101;
  assign n35923_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:27  */
  assign n35924_o = n35920_o ? 3'b011 : n35923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:27  */
  assign n35925_o = n35920_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:27  */
  assign n35926_o = n35916_o ? 3'b010 : n35924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:27  */
  assign n35927_o = n35916_o ? 1'b0 : n35925_o;
  assign n35928_o = {n35913_o, n35926_o};
  assign n35929_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:25  */
  assign n35930_o = n35912_o ? n35928_o : n35929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:25  */
  assign n35931_o = n35912_o ? n35927_o : 1'b0;
  assign n35932_o = {1'b1, n35931_o};
  assign n35933_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n35934_o = n35909_o ? n35933_o : n35930_o;
  assign n35935_o = n35932_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n35936_o = n35909_o ? 1'b0 : n35935_o;
  assign n35937_o = n35932_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n35938_o = n35909_o ? 1'b0 : n35937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:7  */
  assign n35940_o = n35894_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:107:70  */
  assign n35942_o = n35882_o[22:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:106:7  */
  assign n35946_o = n35894_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:111:66  */
  assign n35947_o = n35882_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:44  */
  assign n35949_o = n35879_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:49  */
  assign n35950_o = ~n35949_o;
  assign n35954_o = {1'b1, 5'b00010};
  assign n35955_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:23  */
  assign n35956_o = n35950_o ? 1'b1 : n35955_o;
  assign n35957_o = r[70:66];
  assign n35958_o = {1'b0, n35957_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:23  */
  assign n35959_o = n35950_o ? n35954_o : n35958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:111:7  */
  assign n35961_o = n35894_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:44  */
  assign n35963_o = n35879_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:61  */
  assign n35964_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:72  */
  assign n35965_o = n35964_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:103  */
  assign n35966_o = n35879_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:81  */
  assign n35967_o = n35965_o & n35966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:55  */
  assign n35968_o = n35963_o | n35967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:126:92  */
  assign n35971_o = n35873_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:126:66  */
  assign n35972_o = {10'b0, n35971_o};  //  uext
  assign n35974_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n35975_o = n35968_o ? n35974_o : 3'b000;
  assign n35976_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n35977_o = n35968_o ? n35976_o : n35972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n35978_o = n35968_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:121:7  */
  assign n35980_o = n35894_o == 3'b101;
  assign n35981_o = {n35980_o, n35961_o, n35946_o, n35940_o, n35903_o};
  assign n35982_o = n35934_o[2:0];
  assign n35983_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35984_o <= n35975_o;
      5'b01000: n35984_o <= 3'b101;
      5'b00100: n35984_o <= 3'b000;
      5'b00010: n35984_o <= n35982_o;
      5'b00001: n35984_o <= n35900_o;
    endcase
  assign n35985_o = n35934_o[7:3];
  assign n35986_o = r[7:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35987_o <= n35986_o;
      5'b01000: n35987_o <= n35986_o;
      5'b00100: n35987_o <= n35986_o;
      5'b00010: n35987_o <= n35985_o;
      5'b00001: n35987_o <= n35986_o;
    endcase
  assign n35988_o = r[29:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35989_o <= n35988_o;
      5'b01000: n35989_o <= n35988_o;
      5'b00100: n35989_o <= n35942_o;
      5'b00010: n35989_o <= n35988_o;
      5'b00001: n35989_o <= n35988_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35990_o <= 1'b0;
      5'b01000: n35990_o <= 1'b0;
      5'b00100: n35990_o <= 1'b1;
      5'b00010: n35990_o <= 1'b0;
      5'b00001: n35990_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35991_o <= 1'b0;
      5'b01000: n35991_o <= 1'b0;
      5'b00100: n35991_o <= 1'b0;
      5'b00010: n35991_o <= n35936_o;
      5'b00001: n35991_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35992_o <= 1'b0;
      5'b01000: n35992_o <= 1'b0;
      5'b00100: n35992_o <= 1'b0;
      5'b00010: n35992_o <= n35938_o;
      5'b00001: n35992_o <= n35901_o;
    endcase
  assign n35993_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35994_o <= 1'b0;
      5'b01000: n35994_o <= n35956_o;
      5'b00100: n35994_o <= n35993_o;
      5'b00010: n35994_o <= n35993_o;
      5'b00001: n35994_o <= n35993_o;
    endcase
  assign n35995_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35996_o <= n35977_o;
      5'b01000: n35996_o <= n35947_o;
      5'b00100: n35996_o <= n35995_o;
      5'b00010: n35996_o <= n35995_o;
      5'b00001: n35996_o <= n35995_o;
    endcase
  assign n35997_o = n35959_o[4:0];
  assign n35998_o = r[70:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n35999_o <= n35998_o;
      5'b01000: n35999_o <= n35997_o;
      5'b00100: n35999_o <= n35998_o;
      5'b00010: n35999_o <= n35998_o;
      5'b00001: n35999_o <= n35998_o;
    endcase
  assign n36000_o = n35959_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n35981_o)
      5'b10000: n36001_o <= n35978_o;
      5'b01000: n36001_o <= n36000_o;
      5'b00100: n36001_o <= 1'b0;
      5'b00010: n36001_o <= 1'b0;
      5'b00001: n36001_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:136:28  */
  assign n36006_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:137:28  */
  assign n36007_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:138:28  */
  assign n36008_o = r[31:3];
  assign n36009_o = {n36001_o, n35999_o, n35996_o, n35994_o, n35992_o, n35991_o, n35990_o, n35989_o, n35987_o, n35984_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:148:18  */
  assign n36013_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:152:9  */
  assign n36016_o = init_i ? 72'b000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  assign n36022_o = en_i ? n36016_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n36013_o)
    if (n36013_o)
      n36023_q <= 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n36023_q <= n36022_o;
endmodule

module hibi_dma_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [3:0] ctrl_i,
   input  [195:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [3:0] status_o,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [15:0] n33812_o;
  wire n33813_o;
  wire n33814_o;
  wire [31:0] n33815_o;
  wire n33817_o;
  wire [31:0] n33818_o;
  wire [4:0] n33819_o;
  wire n33820_o;
  wire [1:0] n33821_o;
  wire n33823_o;
  wire [39:0] n33824_o;
  wire [3:0] tx_arbi0_grant;
  wire [3:0] tx_arb_req;
  wire tx_arb_ack;
  wire [1384:0] r;
  wire [1384:0] rin;
  wire [3:0] tx_arbi0_grant_comb_o;
  wire [3:0] tx_arbi0_grant_o;
  wire n33840_o;
  wire n33844_o;
  wire n33848_o;
  wire [31:0] n33850_o;
  wire n33851_o;
  wire n33854_o;
  wire n33856_o;
  wire [31:0] n33857_o;
  wire n33858_o;
  wire n33859_o;
  wire n33860_o;
  wire n33861_o;
  wire n33862_o;
  wire n33863_o;
  wire n33864_o;
  wire n33867_o;
  wire n33869_o;
  wire [31:0] n33870_o;
  wire n33871_o;
  wire n33872_o;
  wire n33873_o;
  wire n33874_o;
  wire n33875_o;
  wire n33876_o;
  wire n33877_o;
  wire n33882_o;
  wire [31:0] n33883_o;
  wire n33885_o;
  wire n33886_o;
  wire n33888_o;
  wire n33889_o;
  wire [31:0] n33895_o;
  wire [1:0] n33896_o;
  wire [51:0] n33897_o;
  wire [1:0] n33898_o;
  wire n33900_o;
  wire [88:0] n33901_o;
  wire [44:0] n33902_o;
  wire [17:0] n33903_o;
  wire n33904_o;
  wire [88:0] n33905_o;
  wire n33906_o;
  wire [1:0] n33908_o;
  wire [88:0] n33910_o;
  wire [44:0] n33911_o;
  wire [2:0] n33912_o;
  wire [2:0] n33915_o;
  wire [31:0] n33918_o;
  wire [1211:0] n33919_o;
  wire [88:0] n33921_o;
  wire [44:0] n33922_o;
  wire [2:0] n33923_o;
  wire [2:0] n33925_o;
  wire [88:0] n33926_o;
  wire [44:0] n33927_o;
  wire [9:0] n33928_o;
  wire [9:0] n33930_o;
  wire [88:0] n33931_o;
  wire [44:0] n33932_o;
  wire [3:0] n33933_o;
  wire [3:0] n33935_o;
  wire [6:0] n33936_o;
  wire [9:0] n33937_o;
  wire [9:0] n33938_o;
  wire [6:0] n33939_o;
  wire [6:0] n33940_o;
  wire n33944_o;
  wire n33946_o;
  wire n33947_o;
  wire n33948_o;
  wire [1211:0] n33949_o;
  wire [1211:0] n33950_o;
  wire [2:0] n33952_o;
  wire [9:0] n33954_o;
  wire [57:0] n33956_o;
  wire [31:0] n33957_o;
  wire [51:0] n33959_o;
  wire n33960_o;
  wire n33961_o;
  wire n33962_o;
  wire n33963_o;
  wire n33964_o;
  wire [1:0] n33966_o;
  wire [51:0] n33968_o;
  wire [44:0] n33969_o;
  wire [2:0] n33970_o;
  wire [2:0] n33973_o;
  wire [31:0] n33976_o;
  wire [51:0] n33978_o;
  wire [44:0] n33979_o;
  wire [2:0] n33980_o;
  wire [2:0] n33982_o;
  wire [51:0] n33983_o;
  wire [44:0] n33984_o;
  wire [9:0] n33985_o;
  wire [9:0] n33987_o;
  wire [51:0] n33988_o;
  wire [44:0] n33989_o;
  wire [3:0] n33990_o;
  wire [3:0] n33992_o;
  wire [6:0] n33993_o;
  wire [9:0] n33994_o;
  wire [9:0] n33995_o;
  wire [6:0] n33996_o;
  wire [6:0] n33997_o;
  wire [2:0] n34000_o;
  wire [21:0] n34001_o;
  wire [9:0] n34002_o;
  wire [88:0] n34003_o;
  wire [38:0] n34004_o;
  wire n34005_o;
  wire [88:0] n34006_o;
  wire [38:0] n34007_o;
  wire n34008_o;
  wire n34009_o;
  wire n34010_o;
  wire [88:0] n34011_o;
  wire [44:0] n34012_o;
  wire [2:0] n34013_o;
  wire [2:0] n34015_o;
  wire [88:0] n34016_o;
  wire [44:0] n34017_o;
  wire [9:0] n34018_o;
  wire [9:0] n34020_o;
  wire [88:0] n34021_o;
  wire [44:0] n34022_o;
  wire [3:0] n34023_o;
  wire [3:0] n34025_o;
  wire [16:0] n34026_o;
  wire [16:0] n34027_o;
  wire [16:0] n34028_o;
  wire n34029_o;
  wire [51:0] n34030_o;
  wire [44:0] n34031_o;
  wire [17:0] n34032_o;
  wire n34033_o;
  wire [51:0] n34034_o;
  wire [44:0] n34035_o;
  wire [2:0] n34036_o;
  wire [2:0] n34038_o;
  wire [51:0] n34039_o;
  wire [44:0] n34040_o;
  wire [9:0] n34041_o;
  wire [9:0] n34043_o;
  wire [51:0] n34044_o;
  wire [44:0] n34045_o;
  wire [3:0] n34046_o;
  wire [3:0] n34048_o;
  wire [16:0] n34049_o;
  wire [16:0] n34050_o;
  wire [16:0] n34051_o;
  wire [16:0] n34052_o;
  wire [16:0] n34053_o;
  wire n34054_o;
  wire n34055_o;
  wire [48:0] n34056_o;
  wire [9:0] n34057_o;
  wire n34059_o;
  wire n34060_o;
  wire [48:0] n34063_o;
  wire [9:0] n34064_o;
  wire [48:0] n34065_o;
  wire [9:0] n34066_o;
  wire [48:0] n34067_o;
  wire [15:0] n34068_o;
  wire [48:0] n34069_o;
  wire n34070_o;
  wire n34071_o;
  wire [48:0] n34073_o;
  wire [9:0] n34074_o;
  wire n34076_o;
  wire [3:0] n34077_o;
  wire [3:0] n34078_o;
  wire [23:0] n34079_o;
  wire [16:0] n34080_o;
  wire [1:0] n34081_o;
  wire [23:0] n34082_o;
  wire [23:0] n34083_o;
  wire [16:0] n34084_o;
  wire [16:0] n34085_o;
  wire [1:0] n34086_o;
  wire [1:0] n34087_o;
  wire [2:0] n34091_o;
  wire n34092_o;
  wire n34093_o;
  wire n34094_o;
  wire [48:0] n34095_o;
  wire [9:0] n34096_o;
  wire n34098_o;
  wire n34099_o;
  wire [48:0] n34102_o;
  wire [9:0] n34103_o;
  wire [48:0] n34104_o;
  wire [9:0] n34105_o;
  wire [48:0] n34106_o;
  wire [15:0] n34107_o;
  wire [48:0] n34108_o;
  wire n34109_o;
  wire n34110_o;
  wire [48:0] n34112_o;
  wire [9:0] n34113_o;
  wire n34115_o;
  wire [3:0] n34116_o;
  wire [3:0] n34117_o;
  wire [23:0] n34118_o;
  wire [16:0] n34119_o;
  wire [1:0] n34120_o;
  wire [23:0] n34121_o;
  wire [23:0] n34122_o;
  wire [16:0] n34123_o;
  wire [16:0] n34124_o;
  wire [1:0] n34125_o;
  wire [1:0] n34126_o;
  wire [2:0] n34130_o;
  wire [255:0] n34131_o;
  wire n34132_o;
  wire n34133_o;
  wire n34134_o;
  wire [48:0] n34135_o;
  wire [9:0] n34136_o;
  wire n34138_o;
  wire n34139_o;
  wire [48:0] n34142_o;
  wire [9:0] n34143_o;
  wire [48:0] n34144_o;
  wire [9:0] n34145_o;
  wire [48:0] n34146_o;
  wire [15:0] n34147_o;
  wire [48:0] n34148_o;
  wire n34149_o;
  wire n34150_o;
  wire [48:0] n34152_o;
  wire [9:0] n34153_o;
  wire n34155_o;
  wire [3:0] n34156_o;
  wire [3:0] n34157_o;
  wire [23:0] n34158_o;
  wire [16:0] n34159_o;
  wire [1:0] n34160_o;
  wire [23:0] n34161_o;
  wire [23:0] n34162_o;
  wire [16:0] n34163_o;
  wire [16:0] n34164_o;
  wire [1:0] n34165_o;
  wire [1:0] n34166_o;
  wire [2:0] n34170_o;
  wire [255:0] n34171_o;
  wire n34172_o;
  wire n34173_o;
  wire n34174_o;
  wire [48:0] n34175_o;
  wire [9:0] n34176_o;
  wire n34178_o;
  wire n34179_o;
  wire [48:0] n34182_o;
  wire [9:0] n34183_o;
  wire [48:0] n34184_o;
  wire [9:0] n34185_o;
  wire [48:0] n34186_o;
  wire [15:0] n34187_o;
  wire [48:0] n34188_o;
  wire n34189_o;
  wire n34190_o;
  wire [48:0] n34192_o;
  wire [9:0] n34193_o;
  wire n34195_o;
  wire [3:0] n34196_o;
  wire [3:0] n34197_o;
  wire [23:0] n34198_o;
  wire [16:0] n34199_o;
  wire [1:0] n34200_o;
  wire [23:0] n34201_o;
  wire [23:0] n34202_o;
  wire [16:0] n34203_o;
  wire [16:0] n34204_o;
  wire [1:0] n34205_o;
  wire [1:0] n34206_o;
  wire [255:0] n34208_o;
  wire [2:0] n34210_o;
  wire [255:0] n34211_o;
  wire n34212_o;
  wire [1211:0] n34214_o;
  wire [302:0] n34220_o;
  wire n34221_o;
  wire [302:0] n34222_o;
  wire [44:0] n34223_o;
  wire [17:0] n34224_o;
  wire n34225_o;
  wire n34226_o;
  wire n34227_o;
  wire [302:0] n34230_o;
  wire n34231_o;
  wire [302:0] n34232_o;
  wire [44:0] n34233_o;
  wire [17:0] n34234_o;
  wire n34235_o;
  wire n34236_o;
  wire n34237_o;
  wire [302:0] n34239_o;
  wire n34240_o;
  wire [302:0] n34241_o;
  wire [44:0] n34242_o;
  wire [17:0] n34243_o;
  wire n34244_o;
  wire n34245_o;
  wire n34246_o;
  wire [302:0] n34248_o;
  wire n34249_o;
  wire [302:0] n34250_o;
  wire [44:0] n34251_o;
  wire [17:0] n34252_o;
  wire n34253_o;
  wire n34254_o;
  wire n34255_o;
  wire [3:0] n34256_o;
  wire [1384:0] n34257_o;
  wire [88:0] n34258_o;
  wire [2:0] n34259_o;
  wire n34261_o;
  wire [2:0] n34263_o;
  wire n34265_o;
  wire [1:0] n34267_o;
  wire [1384:0] n34269_o;
  wire [20:0] n34273_o;
  wire [19:0] n34274_o;
  wire [39:0] n34275_o;
  wire [1384:0] n34276_o;
  wire [88:0] n34277_o;
  wire [44:0] n34278_o;
  wire [9:0] n34279_o;
  wire n34281_o;
  wire [39:0] n34282_o;
  wire [1384:0] n34283_o;
  wire [3:0] n34284_o;
  wire [3:0] n34285_o;
  wire [19:0] n34288_o;
  wire [51:0] n34290_o;
  wire n34291_o;
  wire n34292_o;
  wire [2:0] n34296_o;
  wire n34297_o;
  wire n34298_o;
  wire n34300_o;
  wire n34301_o;
  wire [51:0] n34302_o;
  wire n34303_o;
  wire n34304_o;
  wire n34305_o;
  wire [2:0] n34309_o;
  wire n34310_o;
  wire n34311_o;
  wire n34312_o;
  wire n34313_o;
  wire n34315_o;
  wire n34316_o;
  wire [1:0] n34318_o;
  wire n34321_o;
  wire n34322_o;
  wire [88:0] n34323_o;
  wire [44:0] n34324_o;
  wire [17:0] n34325_o;
  wire [15:0] n34326_o;
  wire [15:0] n34328_o;
  wire [15:0] n34329_o;
  wire [15:0] n34330_o;
  wire [41:0] n34331_o;
  wire [1384:0] n34332_o;
  wire [88:0] n34333_o;
  wire [44:0] n34334_o;
  wire [3:0] n34335_o;
  wire n34337_o;
  wire [2:0] n34341_o;
  wire n34342_o;
  wire n34343_o;
  wire n34344_o;
  wire n34345_o;
  wire n34346_o;
  wire [15:0] n34347_o;
  wire [15:0] n34348_o;
  wire n34350_o;
  wire n34352_o;
  wire n34354_o;
  wire n34355_o;
  wire [1:0] n34359_o;
  wire [4:0] n34362_o;
  wire [9:0] n34366_o;
  wire [9:0] n34367_o;
  wire [9:0] n34368_o;
  wire [17:0] n34369_o;
  wire [31:0] n34370_o;
  wire n34371_o;
  wire [1384:0] n34372_o;
  wire [88:0] n34373_o;
  wire [44:0] n34374_o;
  wire [9:0] n34375_o;
  wire n34377_o;
  wire [9:0] n34378_o;
  wire [9:0] n34379_o;
  wire [9:0] n34380_o;
  wire [17:0] n34381_o;
  wire [31:0] n34382_o;
  wire n34383_o;
  wire [1384:0] n34384_o;
  wire [3:0] n34385_o;
  wire [3:0] n34386_o;
  wire n34387_o;
  wire [2:0] n34390_o;
  wire n34391_o;
  wire [6:0] n34392_o;
  wire [5:0] n34393_o;
  wire [2:0] n34394_o;
  wire [6:0] n34395_o;
  wire [6:0] n34396_o;
  wire [6:0] n34397_o;
  wire [6:0] n34398_o;
  wire n34399_o;
  wire n34400_o;
  wire [5:0] n34401_o;
  wire [5:0] n34402_o;
  wire n34404_o;
  wire n34405_o;
  wire n34406_o;
  wire [2:0] n34409_o;
  wire n34410_o;
  wire n34411_o;
  wire n34413_o;
  wire n34415_o;
  wire [88:0] n34416_o;
  wire [38:0] n34417_o;
  wire n34418_o;
  wire n34419_o;
  wire n34420_o;
  wire n34421_o;
  wire n34424_o;
  wire [17:0] n34425_o;
  wire [36:0] n34426_o;
  wire n34427_o;
  wire [1384:0] n34428_o;
  wire [88:0] n34429_o;
  wire [44:0] n34430_o;
  wire [3:0] n34431_o;
  wire n34433_o;
  wire [17:0] n34434_o;
  wire [36:0] n34435_o;
  wire n34436_o;
  wire [1384:0] n34437_o;
  wire [88:0] n34438_o;
  wire [44:0] n34439_o;
  wire [9:0] n34440_o;
  wire n34442_o;
  wire n34443_o;
  wire [1:0] n34445_o;
  wire [1211:0] n34447_o;
  wire [1211:0] n34450_o;
  wire [1211:0] n34451_o;
  wire [17:0] n34452_o;
  wire [36:0] n34453_o;
  wire n34454_o;
  wire [1384:0] n34455_o;
  wire [88:0] n34456_o;
  wire [44:0] n34457_o;
  wire [3:0] n34458_o;
  wire n34460_o;
  wire [1:0] n34463_o;
  wire [13:0] n34465_o;
  wire [13:0] n34466_o;
  wire [13:0] n34467_o;
  wire [17:0] n34468_o;
  wire [36:0] n34469_o;
  wire n34470_o;
  wire [1384:0] n34471_o;
  wire [88:0] n34472_o;
  wire [44:0] n34473_o;
  wire [13:0] n34477_o;
  wire [13:0] n34478_o;
  wire [13:0] n34479_o;
  wire [17:0] n34480_o;
  wire [36:0] n34481_o;
  wire n34482_o;
  wire [1384:0] n34483_o;
  wire [88:0] n34484_o;
  wire [44:0] n34485_o;
  wire [9:0] n34486_o;
  wire n34488_o;
  wire [1:0] n34490_o;
  wire [1:0] n34495_o;
  wire [2:0] n34500_o;
  wire [1211:0] n34501_o;
  wire [2:0] n34502_o;
  wire [2:0] n34503_o;
  wire [2:0] n34504_o;
  wire [2:0] n34505_o;
  wire [2:0] n34506_o;
  wire n34507_o;
  wire [1211:0] n34508_o;
  wire n34511_o;
  wire n34513_o;
  wire [6:0] n34514_o;
  reg [2:0] n34515_o;
  wire [9:0] n34516_o;
  wire [9:0] n34517_o;
  wire [9:0] n34518_o;
  wire [19:0] n34519_o;
  reg [19:0] n34520_o;
  wire [3:0] n34521_o;
  wire [3:0] n34522_o;
  wire [3:0] n34523_o;
  wire [3:0] n34524_o;
  reg [3:0] n34525_o;
  wire [2:0] n34526_o;
  wire [2:0] n34527_o;
  wire [2:0] n34528_o;
  wire [2:0] n34529_o;
  wire [2:0] n34530_o;
  reg [2:0] n34531_o;
  wire [15:0] n34532_o;
  wire [15:0] n34533_o;
  reg [15:0] n34534_o;
  wire n34535_o;
  wire n34536_o;
  reg n34537_o;
  wire n34538_o;
  reg n34539_o;
  wire n34540_o;
  reg n34541_o;
  wire [4:0] n34542_o;
  wire [4:0] n34543_o;
  reg [4:0] n34544_o;
  wire n34545_o;
  wire n34546_o;
  reg n34547_o;
  wire n34548_o;
  reg n34549_o;
  wire [1211:0] n34550_o;
  reg [1211:0] n34551_o;
  wire [31:0] n34563_o;
  reg n34566_o;
  wire [1:0] n34568_o;
  wire [1384:0] n34570_o;
  wire [51:0] n34571_o;
  wire [2:0] n34572_o;
  wire [1211:0] n34574_o;
  wire [302:0] n34580_o;
  wire n34581_o;
  wire [302:0] n34582_o;
  wire [44:0] n34583_o;
  wire [17:0] n34584_o;
  wire n34585_o;
  wire n34586_o;
  wire [302:0] n34589_o;
  wire n34590_o;
  wire [302:0] n34591_o;
  wire [44:0] n34592_o;
  wire [17:0] n34593_o;
  wire n34594_o;
  wire n34595_o;
  wire [302:0] n34597_o;
  wire n34598_o;
  wire [302:0] n34599_o;
  wire [44:0] n34600_o;
  wire [17:0] n34601_o;
  wire n34602_o;
  wire n34603_o;
  wire [302:0] n34605_o;
  wire n34606_o;
  wire [302:0] n34607_o;
  wire [44:0] n34608_o;
  wire [17:0] n34609_o;
  wire n34610_o;
  wire n34611_o;
  wire [3:0] n34612_o;
  wire n34614_o;
  wire [1211:0] n34617_o;
  wire [302:0] n34623_o;
  wire n34624_o;
  wire [302:0] n34625_o;
  wire [44:0] n34626_o;
  wire [17:0] n34627_o;
  wire n34628_o;
  wire n34629_o;
  wire [302:0] n34632_o;
  wire n34633_o;
  wire [302:0] n34634_o;
  wire [44:0] n34635_o;
  wire [17:0] n34636_o;
  wire n34637_o;
  wire n34638_o;
  wire [302:0] n34640_o;
  wire n34641_o;
  wire [302:0] n34642_o;
  wire [44:0] n34643_o;
  wire [17:0] n34644_o;
  wire n34645_o;
  wire n34646_o;
  wire [302:0] n34648_o;
  wire n34649_o;
  wire [302:0] n34650_o;
  wire [44:0] n34651_o;
  wire [17:0] n34652_o;
  wire n34653_o;
  wire n34654_o;
  wire [3:0] n34655_o;
  wire n34663_o;
  wire [1:0] n34670_o;
  wire n34674_o;
  wire n34676_o;
  wire [1:0] n34678_o;
  wire n34682_o;
  wire n34684_o;
  wire n34685_o;
  wire n34687_o;
  wire n34688_o;
  wire n34689_o;
  wire [1:0] n34691_o;
  wire n34695_o;
  wire n34697_o;
  wire n34698_o;
  wire n34700_o;
  wire n34701_o;
  wire n34702_o;
  wire [1:0] n34704_o;
  wire n34710_o;
  wire n34713_o;
  wire [18:0] n34715_o;
  wire n34716_o;
  wire [1384:0] n34717_o;
  wire [51:0] n34718_o;
  wire [1:0] n34719_o;
  wire [1:0] n34722_o;
  wire [44:0] n34725_o;
  wire n34726_o;
  wire [2:0] n34731_o;
  wire n34732_o;
  wire [50:0] n34733_o;
  wire [20:0] n34734_o;
  wire [50:0] n34735_o;
  wire [50:0] n34736_o;
  wire n34738_o;
  wire n34739_o;
  wire n34740_o;
  wire [2:0] n34743_o;
  wire n34744_o;
  wire n34745_o;
  wire n34747_o;
  wire n34748_o;
  wire [51:0] n34749_o;
  wire n34750_o;
  wire n34751_o;
  wire n34752_o;
  wire n34753_o;
  wire n34754_o;
  wire n34757_o;
  wire n34758_o;
  wire [1:0] n34759_o;
  wire [1:0] n34761_o;
  wire [17:0] n34763_o;
  wire n34764_o;
  wire [1384:0] n34765_o;
  wire [44:0] n34767_o;
  wire [17:0] n34768_o;
  wire n34769_o;
  wire n34770_o;
  wire [2:0] n34772_o;
  wire [17:0] n34773_o;
  wire n34774_o;
  wire [1384:0] n34775_o;
  wire [51:0] n34776_o;
  wire [1:0] n34777_o;
  wire [51:0] n34778_o;
  wire [1:0] n34779_o;
  wire n34780_o;
  wire [1:0] n34782_o;
  wire [51:0] n34784_o;
  wire [44:0] n34785_o;
  wire [1:0] n34788_o;
  wire [44:0] n34791_o;
  wire [17:0] n34792_o;
  wire [44:0] n34793_o;
  wire [44:0] n34794_o;
  wire [17:0] n34796_o;
  wire [2:0] n34797_o;
  wire [1384:0] n34798_o;
  wire [51:0] n34799_o;
  wire [44:0] n34800_o;
  wire [3:0] n34801_o;
  wire n34803_o;
  wire [16:0] n34808_o;
  wire [1:0] n34809_o;
  wire [1384:0] n34810_o;
  wire [88:0] n34811_o;
  wire n34812_o;
  wire n34813_o;
  wire [88:0] n34814_o;
  wire n34815_o;
  wire n34816_o;
  wire [2:0] n34820_o;
  wire n34821_o;
  wire n34822_o;
  wire [9:0] n34825_o;
  wire [9:0] n34826_o;
  wire [9:0] n34827_o;
  wire [9:0] n34828_o;
  wire [9:0] n34829_o;
  wire [16:0] n34830_o;
  wire [1:0] n34831_o;
  wire [1384:0] n34832_o;
  wire [51:0] n34833_o;
  wire [44:0] n34834_o;
  wire [9:0] n34835_o;
  wire n34837_o;
  wire [9:0] n34838_o;
  wire [9:0] n34839_o;
  wire [9:0] n34840_o;
  wire [9:0] n34841_o;
  wire [9:0] n34842_o;
  wire [16:0] n34843_o;
  wire [1:0] n34844_o;
  wire [1384:0] n34845_o;
  wire [3:0] n34846_o;
  wire [3:0] n34847_o;
  wire [6:0] n34848_o;
  wire [1:0] n34849_o;
  wire [2:0] n34850_o;
  wire [6:0] n34851_o;
  wire [6:0] n34852_o;
  wire [6:0] n34853_o;
  wire [6:0] n34854_o;
  wire [6:0] n34855_o;
  wire [6:0] n34856_o;
  wire n34857_o;
  wire [1:0] n34858_o;
  wire [1:0] n34859_o;
  wire n34860_o;
  wire n34861_o;
  wire [47:0] n34862_o;
  wire [2:0] n34863_o;
  wire [2:0] n34864_o;
  wire [19:0] n34865_o;
  wire [9:0] n34866_o;
  wire [9:0] n34867_o;
  wire [9:0] n34868_o;
  wire [9:0] n34869_o;
  wire [9:0] n34870_o;
  wire [19:0] n34871_o;
  wire [19:0] n34872_o;
  wire [6:0] n34873_o;
  wire [6:0] n34874_o;
  wire [16:0] n34875_o;
  wire [16:0] n34876_o;
  wire [16:0] n34877_o;
  wire n34878_o;
  wire n34879_o;
  wire n34880_o;
  wire n34881_o;
  wire n34882_o;
  wire [1:0] n34883_o;
  wire [1:0] n34884_o;
  wire n34885_o;
  wire n34886_o;
  wire [1211:0] n34887_o;
  wire n34889_o;
  wire n34890_o;
  wire [1384:0] n34891_o;
  wire [88:0] n34892_o;
  wire n34893_o;
  wire n34894_o;
  wire n34895_o;
  wire [88:0] n34896_o;
  wire n34897_o;
  wire n34898_o;
  wire n34899_o;
  wire [2:0] n34903_o;
  wire n34904_o;
  wire n34905_o;
  wire n34906_o;
  wire n34907_o;
  wire n34909_o;
  wire n34910_o;
  wire [1:0] n34912_o;
  wire n34915_o;
  wire n34916_o;
  wire [51:0] n34917_o;
  wire [44:0] n34918_o;
  wire [17:0] n34919_o;
  wire [15:0] n34920_o;
  wire [15:0] n34922_o;
  wire [15:0] n34923_o;
  wire [15:0] n34924_o;
  wire [5:0] n34925_o;
  wire [1384:0] n34926_o;
  wire [51:0] n34927_o;
  wire [44:0] n34928_o;
  wire [3:0] n34929_o;
  wire n34931_o;
  wire [9:0] n34938_o;
  wire [9:0] n34939_o;
  wire [9:0] n34940_o;
  wire [9:0] n34941_o;
  wire [9:0] n34942_o;
  wire n34943_o;
  wire [1:0] n34944_o;
  wire [1384:0] n34945_o;
  wire [51:0] n34946_o;
  wire [44:0] n34947_o;
  wire [9:0] n34948_o;
  wire n34950_o;
  wire [9:0] n34951_o;
  wire [9:0] n34952_o;
  wire [9:0] n34953_o;
  wire [9:0] n34954_o;
  wire [9:0] n34955_o;
  wire n34956_o;
  wire [1:0] n34957_o;
  wire [1384:0] n34958_o;
  wire [3:0] n34959_o;
  wire [3:0] n34960_o;
  wire n34961_o;
  wire [2:0] n34964_o;
  wire n34965_o;
  wire [9:0] n34966_o;
  wire [9:0] n34967_o;
  wire [9:0] n34968_o;
  wire [9:0] n34969_o;
  wire [9:0] n34970_o;
  wire n34971_o;
  wire [1:0] n34972_o;
  wire [1384:0] n34973_o;
  wire [51:0] n34974_o;
  wire [44:0] n34975_o;
  wire [9:0] n34976_o;
  wire n34978_o;
  wire [1:0] n34982_o;
  wire [1:0] n34987_o;
  wire [2:0] n34991_o;
  wire n34992_o;
  wire [17:0] n34993_o;
  wire [17:0] n34994_o;
  wire [1211:0] n34995_o;
  wire [25:0] n34996_o;
  wire [1212:0] n34997_o;
  wire [2:0] n34998_o;
  wire [6:0] n34999_o;
  wire [6:0] n35000_o;
  wire [6:0] n35001_o;
  wire [6:0] n35002_o;
  wire [6:0] n35003_o;
  wire [2:0] n35004_o;
  wire [25:0] n35005_o;
  wire [25:0] n35006_o;
  wire n35007_o;
  wire [1212:0] n35008_o;
  wire [1212:0] n35009_o;
  wire n35010_o;
  wire [6:0] n35011_o;
  wire [6:0] n35012_o;
  wire [6:0] n35013_o;
  wire [6:0] n35014_o;
  wire [6:0] n35015_o;
  wire [18:0] n35016_o;
  wire [25:0] n35017_o;
  wire [25:0] n35018_o;
  wire n35019_o;
  wire [1212:0] n35020_o;
  wire [1212:0] n35021_o;
  wire n35023_o;
  wire [1:0] n35026_o;
  wire [1:0] n35031_o;
  wire n35036_o;
  wire [5:0] n35037_o;
  wire [2:0] n35038_o;
  reg [2:0] n35039_o;
  wire [19:0] n35040_o;
  wire [9:0] n35041_o;
  wire [9:0] n35042_o;
  wire [9:0] n35043_o;
  wire [9:0] n35044_o;
  wire [9:0] n35045_o;
  wire [19:0] n35046_o;
  reg [19:0] n35047_o;
  wire [6:0] n35048_o;
  wire [6:0] n35049_o;
  wire [6:0] n35050_o;
  wire [6:0] n35051_o;
  wire [6:0] n35052_o;
  wire [6:0] n35053_o;
  wire [6:0] n35054_o;
  reg [6:0] n35055_o;
  wire [16:0] n35056_o;
  wire [16:0] n35057_o;
  wire [16:0] n35058_o;
  reg [16:0] n35059_o;
  wire n35060_o;
  wire n35061_o;
  wire n35062_o;
  reg n35063_o;
  wire n35064_o;
  wire n35065_o;
  wire n35066_o;
  reg n35067_o;
  wire [1:0] n35068_o;
  wire [1:0] n35069_o;
  reg [1:0] n35070_o;
  wire n35071_o;
  wire n35072_o;
  reg n35073_o;
  wire [1211:0] n35074_o;
  reg [1211:0] n35075_o;
  wire [1:0] n35086_o;
  wire [1384:0] n35088_o;
  wire [51:0] n35089_o;
  wire [44:0] n35090_o;
  wire [2:0] n35091_o;
  wire [2:0] n35094_o;
  wire [1384:0] n35097_o;
  wire [1:0] n35100_o;
  wire [1384:0] n35102_o;
  wire [88:0] n35103_o;
  wire [44:0] n35104_o;
  wire [2:0] n35105_o;
  wire [2:0] n35108_o;
  wire [1384:0] n35111_o;
  wire [1384:0] n35113_o;
  wire [88:0] n35114_o;
  wire [38:0] n35115_o;
  wire n35116_o;
  wire [1:0] n35118_o;
  wire [15:0] n35121_o;
  wire [31:0] n35122_o;
  wire [31:0] n35123_o;
  wire [88:0] n35124_o;
  wire n35125_o;
  wire [88:0] n35126_o;
  wire [44:0] n35127_o;
  wire [17:0] n35128_o;
  wire [51:0] n35129_o;
  wire [44:0] n35130_o;
  wire [17:0] n35131_o;
  wire [17:0] n35132_o;
  wire [302:0] n35133_o;
  wire n35134_o;
  wire [302:0] n35135_o;
  wire n35136_o;
  wire [302:0] n35137_o;
  wire n35138_o;
  wire [302:0] n35139_o;
  wire n35140_o;
  wire [3:0] n35141_o;
  wire [88:0] n35142_o;
  wire [38:0] n35143_o;
  wire [51:0] n35144_o;
  wire n35145_o;
  wire [15:0] n35146_o;
  wire n35147_o;
  wire n35148_o;
  wire [31:0] n35149_o;
  wire [49:0] n35150_o;
  wire [1384:0] n35151_o;
  wire n35156_o;
  wire [1384:0] n35159_o;
  wire [1384:0] n35165_o;
  reg [1384:0] n35166_q;
  wire [4:0] n35167_o;
  wire n35168_o;
  wire n35169_o;
  wire n35170_o;
  wire n35171_o;
  wire n35172_o;
  wire n35173_o;
  wire n35174_o;
  wire n35175_o;
  wire n35176_o;
  wire n35177_o;
  wire n35178_o;
  wire n35179_o;
  wire n35180_o;
  wire n35181_o;
  wire n35182_o;
  wire n35183_o;
  wire n35184_o;
  wire n35185_o;
  wire n35186_o;
  wire n35187_o;
  wire n35188_o;
  wire n35189_o;
  wire n35190_o;
  wire n35191_o;
  wire n35192_o;
  wire n35193_o;
  wire n35194_o;
  wire n35195_o;
  wire n35196_o;
  wire n35197_o;
  wire n35198_o;
  wire n35199_o;
  wire n35200_o;
  wire n35201_o;
  wire n35202_o;
  wire n35203_o;
  wire n35204_o;
  wire n35205_o;
  wire n35206_o;
  wire n35207_o;
  wire n35208_o;
  wire n35209_o;
  wire n35210_o;
  wire n35211_o;
  wire n35212_o;
  wire n35213_o;
  wire n35214_o;
  wire n35215_o;
  wire n35216_o;
  wire n35217_o;
  wire n35218_o;
  wire n35219_o;
  wire n35220_o;
  wire n35221_o;
  wire n35222_o;
  wire n35223_o;
  wire n35224_o;
  wire n35225_o;
  wire n35226_o;
  wire n35227_o;
  wire n35228_o;
  wire n35229_o;
  wire n35230_o;
  wire n35231_o;
  wire n35232_o;
  wire n35233_o;
  wire n35234_o;
  wire n35235_o;
  wire n35236_o;
  wire n35237_o;
  wire [31:0] n35238_o;
  wire n35239_o;
  wire [31:0] n35240_o;
  wire [31:0] n35241_o;
  wire n35242_o;
  wire [31:0] n35243_o;
  wire [31:0] n35244_o;
  wire n35245_o;
  wire [31:0] n35246_o;
  wire [31:0] n35247_o;
  wire n35248_o;
  wire [31:0] n35249_o;
  wire [31:0] n35250_o;
  wire n35251_o;
  wire [31:0] n35252_o;
  wire [31:0] n35253_o;
  wire n35254_o;
  wire [31:0] n35255_o;
  wire [31:0] n35256_o;
  wire n35257_o;
  wire [31:0] n35258_o;
  wire [31:0] n35259_o;
  wire n35260_o;
  wire [31:0] n35261_o;
  wire [46:0] n35262_o;
  wire [31:0] n35263_o;
  wire n35264_o;
  wire [31:0] n35265_o;
  wire [31:0] n35266_o;
  wire n35267_o;
  wire [31:0] n35268_o;
  wire [31:0] n35269_o;
  wire n35270_o;
  wire [31:0] n35271_o;
  wire [31:0] n35272_o;
  wire n35273_o;
  wire [31:0] n35274_o;
  wire [31:0] n35275_o;
  wire n35276_o;
  wire [31:0] n35277_o;
  wire [31:0] n35278_o;
  wire n35279_o;
  wire [31:0] n35280_o;
  wire [31:0] n35281_o;
  wire n35282_o;
  wire [31:0] n35283_o;
  wire [31:0] n35284_o;
  wire n35285_o;
  wire [31:0] n35286_o;
  wire [46:0] n35287_o;
  wire [31:0] n35288_o;
  wire n35289_o;
  wire [31:0] n35290_o;
  wire [31:0] n35291_o;
  wire n35292_o;
  wire [31:0] n35293_o;
  wire [31:0] n35294_o;
  wire n35295_o;
  wire [31:0] n35296_o;
  wire [31:0] n35297_o;
  wire n35298_o;
  wire [31:0] n35299_o;
  wire [31:0] n35300_o;
  wire n35301_o;
  wire [31:0] n35302_o;
  wire [31:0] n35303_o;
  wire n35304_o;
  wire [31:0] n35305_o;
  wire [31:0] n35306_o;
  wire n35307_o;
  wire [31:0] n35308_o;
  wire [31:0] n35309_o;
  wire n35310_o;
  wire [31:0] n35311_o;
  wire [46:0] n35312_o;
  wire [31:0] n35313_o;
  wire n35314_o;
  wire [31:0] n35315_o;
  wire [31:0] n35316_o;
  wire n35317_o;
  wire [31:0] n35318_o;
  wire [31:0] n35319_o;
  wire n35320_o;
  wire [31:0] n35321_o;
  wire [31:0] n35322_o;
  wire n35323_o;
  wire [31:0] n35324_o;
  wire [31:0] n35325_o;
  wire n35326_o;
  wire [31:0] n35327_o;
  wire [31:0] n35328_o;
  wire n35329_o;
  wire [31:0] n35330_o;
  wire [31:0] n35331_o;
  wire n35332_o;
  wire [31:0] n35333_o;
  wire [31:0] n35334_o;
  wire n35335_o;
  wire [31:0] n35336_o;
  wire [46:0] n35337_o;
  wire [1211:0] n35338_o;
  wire [4:0] n35339_o;
  wire n35340_o;
  wire n35341_o;
  wire n35342_o;
  wire n35343_o;
  wire n35344_o;
  wire n35345_o;
  wire n35346_o;
  wire n35347_o;
  wire n35348_o;
  wire n35349_o;
  wire n35350_o;
  wire n35351_o;
  wire n35352_o;
  wire n35353_o;
  wire n35354_o;
  wire n35355_o;
  wire n35356_o;
  wire n35357_o;
  wire n35358_o;
  wire n35359_o;
  wire n35360_o;
  wire n35361_o;
  wire n35362_o;
  wire n35363_o;
  wire n35364_o;
  wire n35365_o;
  wire n35366_o;
  wire n35367_o;
  wire n35368_o;
  wire n35369_o;
  wire n35370_o;
  wire n35371_o;
  wire n35372_o;
  wire n35373_o;
  wire n35374_o;
  wire n35375_o;
  wire n35376_o;
  wire n35377_o;
  wire n35378_o;
  wire n35379_o;
  wire n35380_o;
  wire n35381_o;
  wire n35382_o;
  wire n35383_o;
  wire n35384_o;
  wire n35385_o;
  wire n35386_o;
  wire n35387_o;
  wire n35388_o;
  wire n35389_o;
  wire n35390_o;
  wire n35391_o;
  wire n35392_o;
  wire n35393_o;
  wire n35394_o;
  wire n35395_o;
  wire n35396_o;
  wire n35397_o;
  wire n35398_o;
  wire n35399_o;
  wire n35400_o;
  wire n35401_o;
  wire n35402_o;
  wire n35403_o;
  wire n35404_o;
  wire n35405_o;
  wire n35406_o;
  wire n35407_o;
  wire n35408_o;
  wire n35409_o;
  wire [31:0] n35410_o;
  wire n35411_o;
  wire [31:0] n35412_o;
  wire [31:0] n35413_o;
  wire n35414_o;
  wire [31:0] n35415_o;
  wire [31:0] n35416_o;
  wire n35417_o;
  wire [31:0] n35418_o;
  wire [31:0] n35419_o;
  wire n35420_o;
  wire [31:0] n35421_o;
  wire [31:0] n35422_o;
  wire n35423_o;
  wire [31:0] n35424_o;
  wire [31:0] n35425_o;
  wire n35426_o;
  wire [31:0] n35427_o;
  wire [31:0] n35428_o;
  wire n35429_o;
  wire [31:0] n35430_o;
  wire [31:0] n35431_o;
  wire n35432_o;
  wire [31:0] n35433_o;
  wire [46:0] n35434_o;
  wire [31:0] n35435_o;
  wire n35436_o;
  wire [31:0] n35437_o;
  wire [31:0] n35438_o;
  wire n35439_o;
  wire [31:0] n35440_o;
  wire [31:0] n35441_o;
  wire n35442_o;
  wire [31:0] n35443_o;
  wire [31:0] n35444_o;
  wire n35445_o;
  wire [31:0] n35446_o;
  wire [31:0] n35447_o;
  wire n35448_o;
  wire [31:0] n35449_o;
  wire [31:0] n35450_o;
  wire n35451_o;
  wire [31:0] n35452_o;
  wire [31:0] n35453_o;
  wire n35454_o;
  wire [31:0] n35455_o;
  wire [31:0] n35456_o;
  wire n35457_o;
  wire [31:0] n35458_o;
  wire [46:0] n35459_o;
  wire [31:0] n35460_o;
  wire n35461_o;
  wire [31:0] n35462_o;
  wire [31:0] n35463_o;
  wire n35464_o;
  wire [31:0] n35465_o;
  wire [31:0] n35466_o;
  wire n35467_o;
  wire [31:0] n35468_o;
  wire [31:0] n35469_o;
  wire n35470_o;
  wire [31:0] n35471_o;
  wire [31:0] n35472_o;
  wire n35473_o;
  wire [31:0] n35474_o;
  wire [31:0] n35475_o;
  wire n35476_o;
  wire [31:0] n35477_o;
  wire [31:0] n35478_o;
  wire n35479_o;
  wire [31:0] n35480_o;
  wire [31:0] n35481_o;
  wire n35482_o;
  wire [31:0] n35483_o;
  wire [46:0] n35484_o;
  wire [31:0] n35485_o;
  wire n35486_o;
  wire [31:0] n35487_o;
  wire [31:0] n35488_o;
  wire n35489_o;
  wire [31:0] n35490_o;
  wire [31:0] n35491_o;
  wire n35492_o;
  wire [31:0] n35493_o;
  wire [31:0] n35494_o;
  wire n35495_o;
  wire [31:0] n35496_o;
  wire [31:0] n35497_o;
  wire n35498_o;
  wire [31:0] n35499_o;
  wire [31:0] n35500_o;
  wire n35501_o;
  wire [31:0] n35502_o;
  wire [31:0] n35503_o;
  wire n35504_o;
  wire [31:0] n35505_o;
  wire [31:0] n35506_o;
  wire n35507_o;
  wire [31:0] n35508_o;
  wire [46:0] n35509_o;
  wire [1211:0] n35510_o;
  wire [302:0] n35511_o;
  wire [302:0] n35512_o;
  wire [302:0] n35513_o;
  wire [302:0] n35514_o;
  wire [1:0] n35515_o;
  reg [302:0] n35516_o;
  wire [48:0] n35517_o;
  wire [48:0] n35518_o;
  wire [48:0] n35519_o;
  wire [48:0] n35520_o;
  wire [1:0] n35521_o;
  reg [48:0] n35522_o;
  wire [48:0] n35523_o;
  wire [48:0] n35524_o;
  wire [48:0] n35525_o;
  wire [48:0] n35526_o;
  wire [1:0] n35527_o;
  reg [48:0] n35528_o;
  wire n35529_o;
  wire n35530_o;
  wire n35531_o;
  wire n35532_o;
  wire n35533_o;
  wire n35534_o;
  wire n35535_o;
  wire n35536_o;
  wire [300:0] n35537_o;
  wire n35538_o;
  wire n35539_o;
  wire [301:0] n35540_o;
  wire n35541_o;
  wire n35542_o;
  wire [301:0] n35543_o;
  wire n35544_o;
  wire n35545_o;
  wire [301:0] n35546_o;
  wire n35547_o;
  wire n35548_o;
  wire n35549_o;
  wire [1211:0] n35550_o;
  wire n35551_o;
  wire n35552_o;
  wire n35553_o;
  wire n35554_o;
  wire n35555_o;
  wire n35556_o;
  wire n35557_o;
  wire n35558_o;
  wire [255:0] n35559_o;
  wire [44:0] n35560_o;
  wire [44:0] n35561_o;
  wire [257:0] n35562_o;
  wire [44:0] n35563_o;
  wire [44:0] n35564_o;
  wire [257:0] n35565_o;
  wire [44:0] n35566_o;
  wire [44:0] n35567_o;
  wire [257:0] n35568_o;
  wire [44:0] n35569_o;
  wire [44:0] n35570_o;
  wire [1:0] n35571_o;
  wire [1211:0] n35572_o;
  wire n35573_o;
  wire n35574_o;
  wire n35575_o;
  wire n35576_o;
  wire n35577_o;
  wire n35578_o;
  wire n35579_o;
  wire n35580_o;
  wire [301:0] n35581_o;
  wire n35582_o;
  wire n35583_o;
  wire [301:0] n35584_o;
  wire n35585_o;
  wire n35586_o;
  wire [301:0] n35587_o;
  wire n35588_o;
  wire n35589_o;
  wire [301:0] n35590_o;
  wire n35591_o;
  wire n35592_o;
  wire [1211:0] n35593_o;
  wire n35594_o;
  wire n35595_o;
  wire n35596_o;
  wire n35597_o;
  wire n35598_o;
  wire n35599_o;
  wire n35600_o;
  wire n35601_o;
  wire [300:0] n35602_o;
  wire n35603_o;
  wire n35604_o;
  wire [301:0] n35605_o;
  wire n35606_o;
  wire n35607_o;
  wire [301:0] n35608_o;
  wire n35609_o;
  wire n35610_o;
  wire [301:0] n35611_o;
  wire n35612_o;
  wire n35613_o;
  wire n35614_o;
  wire [1211:0] n35615_o;
  wire [302:0] n35616_o;
  wire [302:0] n35617_o;
  wire [302:0] n35618_o;
  wire [302:0] n35619_o;
  wire [1:0] n35620_o;
  reg [302:0] n35621_o;
  wire [302:0] n35622_o;
  wire [302:0] n35623_o;
  wire [302:0] n35624_o;
  wire [302:0] n35625_o;
  wire [1:0] n35626_o;
  reg [302:0] n35627_o;
  wire [302:0] n35628_o;
  wire [302:0] n35629_o;
  wire [302:0] n35630_o;
  wire [302:0] n35631_o;
  wire [1:0] n35632_o;
  reg [302:0] n35633_o;
  wire n35634_o;
  wire n35635_o;
  wire n35636_o;
  wire n35637_o;
  wire n35638_o;
  wire n35639_o;
  wire n35640_o;
  wire n35641_o;
  wire [255:0] n35642_o;
  wire [44:0] n35643_o;
  wire n35644_o;
  wire [44:0] n35645_o;
  wire [257:0] n35646_o;
  wire [44:0] n35647_o;
  wire n35648_o;
  wire [44:0] n35649_o;
  wire [257:0] n35650_o;
  wire [44:0] n35651_o;
  wire n35652_o;
  wire [44:0] n35653_o;
  wire [257:0] n35654_o;
  wire [44:0] n35655_o;
  wire n35656_o;
  wire [44:0] n35657_o;
  wire [1:0] n35658_o;
  wire [1211:0] n35659_o;
  wire [48:0] n35660_o;
  wire [48:0] n35661_o;
  wire [48:0] n35662_o;
  wire [48:0] n35663_o;
  wire [1:0] n35664_o;
  reg [48:0] n35665_o;
  wire n35666_o;
  wire n35667_o;
  wire n35668_o;
  wire n35669_o;
  wire n35670_o;
  wire n35671_o;
  wire n35672_o;
  wire n35673_o;
  wire [301:0] n35674_o;
  wire n35675_o;
  wire n35676_o;
  wire [301:0] n35677_o;
  wire n35678_o;
  wire n35679_o;
  wire [301:0] n35680_o;
  wire n35681_o;
  wire n35682_o;
  wire [301:0] n35683_o;
  wire n35684_o;
  wire n35685_o;
  wire [1211:0] n35686_o;
  wire n35687_o;
  wire n35688_o;
  wire n35689_o;
  wire n35690_o;
  wire n35691_o;
  wire n35692_o;
  wire n35693_o;
  wire n35694_o;
  wire [300:0] n35695_o;
  wire n35696_o;
  wire n35697_o;
  wire [301:0] n35698_o;
  wire n35699_o;
  wire n35700_o;
  wire [301:0] n35701_o;
  wire n35702_o;
  wire n35703_o;
  wire [301:0] n35704_o;
  wire n35705_o;
  wire n35706_o;
  wire n35707_o;
  wire [1211:0] n35708_o;
  wire n35709_o;
  wire n35710_o;
  wire n35711_o;
  wire n35712_o;
  wire n35713_o;
  wire n35714_o;
  wire n35715_o;
  wire n35716_o;
  wire [301:0] n35717_o;
  wire n35718_o;
  wire n35719_o;
  wire [301:0] n35720_o;
  wire n35721_o;
  wire n35722_o;
  wire [301:0] n35723_o;
  wire n35724_o;
  wire n35725_o;
  wire [301:0] n35726_o;
  wire n35727_o;
  wire n35728_o;
  wire [1211:0] n35729_o;
  wire n35730_o;
  wire n35731_o;
  wire n35732_o;
  wire n35733_o;
  wire n35734_o;
  wire n35735_o;
  wire n35736_o;
  wire n35737_o;
  wire [300:0] n35738_o;
  wire n35739_o;
  wire n35740_o;
  wire [301:0] n35741_o;
  wire n35742_o;
  wire n35743_o;
  wire [301:0] n35744_o;
  wire n35745_o;
  wire n35746_o;
  wire [301:0] n35747_o;
  wire n35748_o;
  wire n35749_o;
  wire n35750_o;
  wire [1211:0] n35751_o;
  wire [31:0] n35752_o;
  wire [31:0] n35753_o;
  wire [31:0] n35754_o;
  wire [31:0] n35755_o;
  wire [31:0] n35756_o;
  wire [31:0] n35757_o;
  wire [31:0] n35758_o;
  wire [31:0] n35759_o;
  wire [31:0] n35760_o;
  wire [31:0] n35761_o;
  wire [31:0] n35762_o;
  wire [31:0] n35763_o;
  wire [31:0] n35764_o;
  wire [31:0] n35765_o;
  wire [31:0] n35766_o;
  wire [31:0] n35767_o;
  wire [31:0] n35768_o;
  wire [31:0] n35769_o;
  wire [31:0] n35770_o;
  wire [31:0] n35771_o;
  wire [31:0] n35772_o;
  wire [31:0] n35773_o;
  wire [31:0] n35774_o;
  wire [31:0] n35775_o;
  wire [31:0] n35776_o;
  wire [31:0] n35777_o;
  wire [31:0] n35778_o;
  wire [31:0] n35779_o;
  wire [31:0] n35780_o;
  wire [31:0] n35781_o;
  wire [31:0] n35782_o;
  wire [31:0] n35783_o;
  wire [4:0] n35784_o;
  wire [1:0] n35785_o;
  reg [31:0] n35786_o;
  wire [1:0] n35787_o;
  reg [31:0] n35788_o;
  wire [1:0] n35789_o;
  reg [31:0] n35790_o;
  wire [1:0] n35791_o;
  reg [31:0] n35792_o;
  wire [1:0] n35793_o;
  reg [31:0] n35794_o;
  wire [1:0] n35795_o;
  reg [31:0] n35796_o;
  wire [1:0] n35797_o;
  reg [31:0] n35798_o;
  wire [1:0] n35799_o;
  reg [31:0] n35800_o;
  wire [1:0] n35801_o;
  reg [31:0] n35802_o;
  wire [1:0] n35803_o;
  reg [31:0] n35804_o;
  wire n35805_o;
  wire [31:0] n35806_o;
  wire [31:0] n35807_o;
  wire [31:0] n35808_o;
  wire [31:0] n35809_o;
  wire [31:0] n35810_o;
  wire [31:0] n35811_o;
  wire [31:0] n35812_o;
  wire [31:0] n35813_o;
  wire [31:0] n35814_o;
  wire [31:0] n35815_o;
  wire [31:0] n35816_o;
  wire [31:0] n35817_o;
  wire [31:0] n35818_o;
  wire [31:0] n35819_o;
  wire [31:0] n35820_o;
  wire [31:0] n35821_o;
  wire [31:0] n35822_o;
  wire [31:0] n35823_o;
  wire [31:0] n35824_o;
  wire [31:0] n35825_o;
  wire [31:0] n35826_o;
  wire [31:0] n35827_o;
  wire [31:0] n35828_o;
  wire [31:0] n35829_o;
  wire [31:0] n35830_o;
  wire [31:0] n35831_o;
  wire [31:0] n35832_o;
  wire [31:0] n35833_o;
  wire [31:0] n35834_o;
  wire [31:0] n35835_o;
  wire [31:0] n35836_o;
  wire [31:0] n35837_o;
  wire [31:0] n35838_o;
  wire [4:0] n35839_o;
  wire [1:0] n35840_o;
  reg [31:0] n35841_o;
  wire [1:0] n35842_o;
  reg [31:0] n35843_o;
  wire [1:0] n35844_o;
  reg [31:0] n35845_o;
  wire [1:0] n35846_o;
  reg [31:0] n35847_o;
  wire [1:0] n35848_o;
  reg [31:0] n35849_o;
  wire [1:0] n35850_o;
  reg [31:0] n35851_o;
  wire [1:0] n35852_o;
  reg [31:0] n35853_o;
  wire [1:0] n35854_o;
  reg [31:0] n35855_o;
  wire [1:0] n35856_o;
  reg [31:0] n35857_o;
  wire [1:0] n35858_o;
  reg [31:0] n35859_o;
  wire n35860_o;
  wire [31:0] n35861_o;
  wire [48:0] n35862_o;
  wire [48:0] n35863_o;
  wire [48:0] n35864_o;
  wire [48:0] n35865_o;
  wire [1:0] n35866_o;
  reg [48:0] n35867_o;
  assign status_o = n35141_o;
  assign mem_req_o_adr = n33812_o;
  assign mem_req_o_we = n33813_o;
  assign mem_req_o_ena = n33814_o;
  assign mem_req_o_dat = n33815_o;
  assign agent_txreq_o_av = n33817_o;
  assign agent_txreq_o_data = n33818_o;
  assign agent_txreq_o_comm = n33819_o;
  assign agent_txreq_o_we = n33820_o;
  assign agent_rxreq_o_re = n33823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  assign n33812_o = n35150_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:136:3  */
  assign n33813_o = n35150_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n33814_o = n35150_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:331:3  */
  assign n33815_o = n35150_o[49:18];
  assign n33817_o = n35143_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:34:12  */
  assign n33818_o = n35143_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n33819_o = n35143_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:91:14  */
  assign n33820_o = n35143_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:67:3  */
  assign n33821_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:80:3  */
  assign n33823_o = n35145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:68:14  */
  assign n33824_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:203:10  */
  assign tx_arb_req = n34256_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:204:10  */
  assign tx_arb_ack = n34566_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:206:10  */
  assign r = n35166_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:206:13  */
  assign rin = n35151_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:212:3  */
  round_robin_arb_4 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n33840_o = tx_arbi0_grant[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33844_o = n33840_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33848_o = n33840_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33850_o = n33840_o ? 32'b00000000000000000000000000000011 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n33851_o = tx_arbi0_grant[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33854_o = n33861_o ? 1'b0 : n33844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33856_o = n33862_o ? 1'b0 : n33848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33857_o = n33863_o ? 32'b00000000000000000000000000000010 : n33850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33858_o = n33851_o & n33844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33859_o = n33851_o & n33844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33860_o = n33851_o & n33844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33861_o = n33844_o & n33858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33862_o = n33844_o & n33859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33863_o = n33844_o & n33860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n33864_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33867_o = n33874_o ? 1'b0 : n33854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33869_o = n33875_o ? 1'b0 : n33856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33870_o = n33876_o ? 32'b00000000000000000000000000000001 : n33857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33871_o = n33864_o & n33854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33872_o = n33864_o & n33854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33873_o = n33864_o & n33854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33874_o = n33854_o & n33871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33875_o = n33854_o & n33872_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33876_o = n33854_o & n33873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n33877_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33882_o = n33888_o ? 1'b0 : n33869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33883_o = n33889_o ? 32'b00000000000000000000000000000000 : n33870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33885_o = n33877_o & n33867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33886_o = n33877_o & n33867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33888_o = n33867_o & n33885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n33889_o = n33867_o & n33886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:183:5  */
  assign n33895_o = n33882_o ? 32'b00000000000000000000000000000000 : n33883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:244:5  */
  assign n33896_o = n33895_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:245:45  */
  assign n33897_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:245:48  */
  assign n33898_o = n33897_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:19  */
  assign n33900_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:43  */
  assign n33901_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:46  */
  assign n33902_o = n33901_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:57  */
  assign n33903_o = n33902_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:65  */
  assign n33904_o = n33903_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:12  */
  assign n33905_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:15  */
  assign n33906_o = n33905_o[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:19  */
  assign n33908_o = 2'b11 - n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:57  */
  assign n33910_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:60  */
  assign n33911_o = n33910_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:71  */
  assign n33912_o = n33911_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:43  */
  assign n33915_o = 3'b111 - n33912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:254:51  */
  assign n33918_o = mem_rsp_i_dat[31:0];
  assign n33919_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:43  */
  assign n33921_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:46  */
  assign n33922_o = n33921_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:57  */
  assign n33923_o = n33922_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:70  */
  assign n33925_o = n33923_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:43  */
  assign n33926_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:46  */
  assign n33927_o = n33926_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:57  */
  assign n33928_o = n33927_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:68  */
  assign n33930_o = n33928_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:43  */
  assign n33931_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:46  */
  assign n33932_o = n33931_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:57  */
  assign n33933_o = n33932_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:69  */
  assign n33935_o = n33933_o - 4'b0001;
  assign n33936_o = {n33925_o, n33935_o};
  assign n33937_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33938_o = n33944_o ? n33930_o : n33937_o;
  assign n33939_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33940_o = n33946_o ? n33936_o : n33939_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33944_o = n33900_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33946_o = n33900_o & n33906_o;
  assign n33947_o = r[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33948_o = n33900_o ? n33904_o : n33947_o;
  assign n33949_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33950_o = n33900_o ? n35338_o : n33949_o;
  assign n33952_o = r[2:0];
  assign n33954_o = r[22:13];
  assign n33956_o = r[87:30];
  assign n33957_o = r[1384:1353];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:10  */
  assign n33959_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:13  */
  assign n33960_o = n33959_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:24  */
  assign n33961_o = n33960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:51  */
  assign n33962_o = n33824_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:54  */
  assign n33963_o = ~n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:33  */
  assign n33964_o = n33961_o & n33963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:17  */
  assign n33966_o = 2'b11 - n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:55  */
  assign n33968_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:58  */
  assign n33969_o = n33968_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:69  */
  assign n33970_o = n33969_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:41  */
  assign n33973_o = 3'b111 - n33970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:266:55  */
  assign n33976_o = n33824_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:43  */
  assign n33978_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:46  */
  assign n33979_o = n33978_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:57  */
  assign n33980_o = n33979_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:70  */
  assign n33982_o = n33980_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:43  */
  assign n33983_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:46  */
  assign n33984_o = n33983_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:57  */
  assign n33985_o = n33984_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:68  */
  assign n33987_o = n33985_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:43  */
  assign n33988_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:46  */
  assign n33989_o = n33988_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:57  */
  assign n33990_o = n33989_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:69  */
  assign n33992_o = n33990_o - 4'b0001;
  assign n33993_o = {n33982_o, n33992_o};
  assign n33994_o = r[101:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33995_o = n33964_o ? n33987_o : n33994_o;
  assign n33996_o = r[118:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33997_o = n33964_o ? n33993_o : n33996_o;
  assign n34000_o = r[91:89];
  assign n34001_o = r[140:119];
  assign n34002_o = r[111:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:10  */
  assign n34003_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:13  */
  assign n34004_o = n34003_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:24  */
  assign n34005_o = n34004_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:39  */
  assign n34006_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:42  */
  assign n34007_o = n34006_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:53  */
  assign n34008_o = n34007_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:56  */
  assign n34009_o = ~n34008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:33  */
  assign n34010_o = n34005_o & n34009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:43  */
  assign n34011_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:46  */
  assign n34012_o = n34011_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:57  */
  assign n34013_o = n34012_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:70  */
  assign n34015_o = n34013_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:43  */
  assign n34016_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:46  */
  assign n34017_o = n34016_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:57  */
  assign n34018_o = n34017_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:68  */
  assign n34020_o = n34018_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:43  */
  assign n34021_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:46  */
  assign n34022_o = n34021_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:57  */
  assign n34023_o = n34022_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:69  */
  assign n34025_o = n34023_o - 4'b0001;
  assign n34026_o = {n34015_o, n34025_o, n34020_o};
  assign n34027_o = {n33940_o, n33954_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34028_o = n34010_o ? n34026_o : n34027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:19  */
  assign n34029_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:12  */
  assign n34030_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:15  */
  assign n34031_o = n34030_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:26  */
  assign n34032_o = n34031_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:34  */
  assign n34033_o = n34032_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:43  */
  assign n34034_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:46  */
  assign n34035_o = n34034_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:57  */
  assign n34036_o = n34035_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:70  */
  assign n34038_o = n34036_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:43  */
  assign n34039_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:46  */
  assign n34040_o = n34039_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:57  */
  assign n34041_o = n34040_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:68  */
  assign n34043_o = n34041_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:43  */
  assign n34044_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:46  */
  assign n34045_o = n34044_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:57  */
  assign n34046_o = n34045_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:69  */
  assign n34048_o = n34046_o - 4'b0001;
  assign n34049_o = {n34038_o, n34048_o, n34043_o};
  assign n34050_o = {n33997_o, n34002_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34051_o = n34033_o ? n34049_o : n34050_o;
  assign n34052_o = {n33997_o, n34002_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34053_o = n34029_o ? n34051_o : n34052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n34054_o = ctrl_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n34055_o = n34054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n34056_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n34057_o = n34056_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n34059_o = n34057_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n34060_o = n34055_o & n34059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n34063_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n34064_o = n34063_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n34065_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n34066_o = n34065_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n34067_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n34068_o = n34067_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n34069_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n34070_o = n34069_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n34071_o = ~n34070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n34073_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n34074_o = n34073_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n34076_o = $unsigned(n34074_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n34077_o = cfg_i[182:179];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n34078_o = n34076_o ? n34077_o : 4'b1000;
  assign n34079_o = {n34078_o, n34066_o, n34064_o};
  assign n34080_o = {n34071_o, n34068_o};
  assign n34081_o = {1'b1, 1'b1};
  assign n34082_o = n35510_o[1188:1165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34083_o = n34060_o ? n34079_o : n34082_o;
  assign n34084_o = n35510_o[1208:1192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34085_o = n34060_o ? n34080_o : n34084_o;
  assign n34086_o = n35510_o[1211:1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34087_o = n34060_o ? n34081_o : n34086_o;
  assign n34091_o = n35510_o[1191:1189];
  assign n34092_o = n35510_o[1209];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n34093_o = ctrl_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n34094_o = n34093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n34095_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n34096_o = n34095_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n34098_o = n34096_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n34099_o = n34094_o & n34098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n34102_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n34103_o = n34102_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n34104_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n34105_o = n34104_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n34106_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n34107_o = n34106_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n34108_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n34109_o = n34108_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n34110_o = ~n34109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n34112_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n34113_o = n34112_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n34115_o = $unsigned(n34113_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n34116_o = cfg_i[133:130];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n34117_o = n34115_o ? n34116_o : 4'b1000;
  assign n34118_o = {n34117_o, n34105_o, n34103_o};
  assign n34119_o = {n34110_o, n34107_o};
  assign n34120_o = {1'b1, 1'b1};
  assign n34121_o = n35510_o[885:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34122_o = n34099_o ? n34118_o : n34121_o;
  assign n34123_o = n35510_o[905:889];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34124_o = n34099_o ? n34119_o : n34123_o;
  assign n34125_o = n35510_o[908:907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34126_o = n34099_o ? n34120_o : n34125_o;
  assign n34130_o = n35510_o[888:886];
  assign n34131_o = n35510_o[1164:909];
  assign n34132_o = n35510_o[906];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n34133_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n34134_o = n34133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n34135_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n34136_o = n34135_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n34138_o = n34136_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n34139_o = n34134_o & n34138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n34142_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n34143_o = n34142_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n34144_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n34145_o = n34144_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n34146_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n34147_o = n34146_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n34148_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n34149_o = n34148_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n34150_o = ~n34149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n34152_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n34153_o = n34152_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n34155_o = $unsigned(n34153_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n34156_o = cfg_i[84:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n34157_o = n34155_o ? n34156_o : 4'b1000;
  assign n34158_o = {n34157_o, n34145_o, n34143_o};
  assign n34159_o = {n34150_o, n34147_o};
  assign n34160_o = {1'b1, 1'b1};
  assign n34161_o = n35510_o[582:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34162_o = n34139_o ? n34158_o : n34161_o;
  assign n34163_o = n35510_o[602:586];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34164_o = n34139_o ? n34159_o : n34163_o;
  assign n34165_o = n35510_o[605:604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34166_o = n34139_o ? n34160_o : n34165_o;
  assign n34170_o = n35510_o[585:583];
  assign n34171_o = n35510_o[861:606];
  assign n34172_o = n35510_o[603];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n34173_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n34174_o = n34173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n34175_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n34176_o = n34175_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n34178_o = n34176_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n34179_o = n34174_o & n34178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n34182_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n34183_o = n34182_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n34184_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n34185_o = n34184_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n34186_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n34187_o = n34186_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n34188_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n34189_o = n34188_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n34190_o = ~n34189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n34192_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n34193_o = n34192_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n34195_o = $unsigned(n34193_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n34196_o = cfg_i[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n34197_o = n34195_o ? n34196_o : 4'b1000;
  assign n34198_o = {n34197_o, n34185_o, n34183_o};
  assign n34199_o = {n34190_o, n34187_o};
  assign n34200_o = {1'b1, 1'b1};
  assign n34201_o = n35510_o[279:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34202_o = n34179_o ? n34198_o : n34201_o;
  assign n34203_o = n35510_o[299:283];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34204_o = n34179_o ? n34199_o : n34203_o;
  assign n34205_o = n35510_o[302:301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n34206_o = n34179_o ? n34200_o : n34205_o;
  assign n34208_o = n35510_o[255:0];
  assign n34210_o = n35510_o[282:280];
  assign n34211_o = n35510_o[558:303];
  assign n34212_o = n35510_o[300];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:315:39  */
  assign n34214_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n34220_o = n34214_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n34221_o = n34220_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n34222_o = n34214_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n34223_o = n34222_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n34224_o = n34223_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n34225_o = n34224_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n34226_o = ~n34225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n34227_o = n34221_o & n34226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n34230_o = n34214_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n34231_o = n34230_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n34232_o = n34214_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n34233_o = n34232_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n34234_o = n34233_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n34235_o = n34234_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n34236_o = ~n34235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n34237_o = n34231_o & n34236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n34239_o = n34214_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n34240_o = n34239_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n34241_o = n34214_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n34242_o = n34241_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n34243_o = n34242_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n34244_o = n34243_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n34245_o = ~n34244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n34246_o = n34240_o & n34245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n34248_o = n34214_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n34249_o = n34248_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n34250_o = n34214_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n34251_o = n34250_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n34252_o = n34251_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n34253_o = n34252_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n34254_o = ~n34253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n34255_o = n34249_o & n34254_o;
  assign n34256_o = {n34255_o, n34246_o, n34237_o, n34227_o};
  assign n34257_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n33956_o, n34028_o, n33938_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:12  */
  assign n34258_o = n34257_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:15  */
  assign n34259_o = n34258_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:57  */
  assign n34261_o = n34256_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:31  */
  assign n34263_o = n34261_o ? 3'b001 : n33952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:7  */
  assign n34265_o = n34259_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n34267_o = 2'b11 - n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n34269_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n33956_o, n34028_o, n33938_o, n33952_o};
  assign n34273_o = n35516_o[300:280];
  assign n34274_o = n35516_o[275:256];
  assign n34275_o = r[87:48];
  assign n34276_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34275_o, n34273_o, 4'b1000, n34274_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:36  */
  assign n34277_o = n34276_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:39  */
  assign n34278_o = n34277_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:50  */
  assign n34279_o = n34278_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:61  */
  assign n34281_o = $unsigned(n34279_o) < $unsigned(10'b0000001000);
  assign n34282_o = r[87:48];
  assign n34283_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34282_o, n34273_o, 4'b1000, n34274_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:329:93  */
  assign n34284_o = n34283_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:31  */
  assign n34285_o = n34281_o ? n34284_o : 4'b1000;
  assign n34288_o = n35516_o[299:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:56  */
  assign n34290_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:59  */
  assign n34291_o = n34290_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:51  */
  assign n34292_o = mem_wait_i | n34291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n34296_o = n34292_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n34297_o = n34292_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n34298_o = n34292_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:7  */
  assign n34300_o = n34259_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:45  */
  assign n34301_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:57  */
  assign n34302_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:60  */
  assign n34303_o = n34302_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:69  */
  assign n34304_o = ~n34303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:51  */
  assign n34305_o = n34301_o & n34304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n34309_o = n34305_o ? 3'b011 : n33952_o;
  assign n34310_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n34311_o = n34305_o ? 1'b1 : n34310_o;
  assign n34312_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n34313_o = n34305_o ? 1'b1 : n34312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:7  */
  assign n34315_o = n34259_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:45  */
  assign n34316_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  assign n34318_o = 2'b11 - n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:54  */
  assign n34321_o = n35522_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:65  */
  assign n34322_o = ~n34321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:69  */
  assign n34323_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:72  */
  assign n34324_o = n34323_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:83  */
  assign n34325_o = n34324_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:91  */
  assign n34326_o = n34325_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:96  */
  assign n34328_o = n34326_o + 16'b0000000000000100;
  assign n34329_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:33  */
  assign n34330_o = n34322_o ? n34328_o : n34329_o;
  assign n34331_o = r[87:46];
  assign n34332_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34331_o, n34330_o, n34028_o, n33938_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:38  */
  assign n34333_o = n34332_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:41  */
  assign n34334_o = n34333_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:52  */
  assign n34335_o = n34334_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:64  */
  assign n34337_o = n34335_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n34341_o = n34346_o ? 3'b100 : n33952_o;
  assign n34342_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n34343_o = n34350_o ? 1'b0 : n34342_o;
  assign n34344_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n34345_o = n34352_o ? 1'b0 : n34344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n34346_o = n34316_o & n34337_o;
  assign n34347_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n34348_o = n34316_o ? n34330_o : n34347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n34350_o = n34316_o & n34337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n34352_o = n34316_o & n34337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:7  */
  assign n34354_o = n34259_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:45  */
  assign n34355_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:72  */
  assign n34359_o = 2'b11 - n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:85  */
  assign n34362_o = n35528_o[48:44];
  assign n34366_o = n34026_o[9:0];
  assign n34367_o = n34027_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34368_o = n34010_o ? n34366_o : n34367_o;
  assign n34369_o = r[47:30];
  assign n34370_o = r[80:49];
  assign n34371_o = r[87];
  assign n34372_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34371_o, 1'b1, n34362_o, n34370_o, 1'b1, n34369_o, 3'b000, 4'b1000, n34368_o, n33938_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:38  */
  assign n34373_o = n34372_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:41  */
  assign n34374_o = n34373_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:52  */
  assign n34375_o = n34374_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:63  */
  assign n34377_o = $unsigned(n34375_o) < $unsigned(10'b0000001000);
  assign n34378_o = n34026_o[9:0];
  assign n34379_o = n34027_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34380_o = n34010_o ? n34378_o : n34379_o;
  assign n34381_o = r[47:30];
  assign n34382_o = r[80:49];
  assign n34383_o = r[87];
  assign n34384_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34383_o, 1'b1, n34362_o, n34382_o, 1'b1, n34381_o, 3'b000, 4'b1000, n34380_o, n33938_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:369:93  */
  assign n34385_o = n34384_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:33  */
  assign n34386_o = n34377_o ? n34385_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:50  */
  assign n34387_o = n33821_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:33  */
  assign n34390_o = n34387_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:33  */
  assign n34391_o = n34387_o ? 1'b0 : 1'b1;
  assign n34392_o = {3'b000, n34386_o};
  assign n34393_o = {n34391_o, n34362_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n34394_o = n34355_o ? n34390_o : n33952_o;
  assign n34395_o = n34026_o[16:10];
  assign n34396_o = n34027_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34397_o = n34010_o ? n34395_o : n34396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n34398_o = n34355_o ? n34392_o : n34397_o;
  assign n34399_o = r[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n34400_o = n34355_o ? 1'b1 : n34399_o;
  assign n34401_o = r[86:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n34402_o = n34355_o ? n34393_o : n34401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:7  */
  assign n34404_o = n34259_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:48  */
  assign n34405_o = n33821_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:53  */
  assign n34406_o = ~n34405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:31  */
  assign n34409_o = n34406_o ? 3'b110 : n33952_o;
  assign n34410_o = r[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:31  */
  assign n34411_o = n34406_o ? 1'b1 : n34410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:7  */
  assign n34413_o = n34259_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:48  */
  assign n34415_o = n33821_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:65  */
  assign n34416_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:68  */
  assign n34417_o = n34416_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:79  */
  assign n34418_o = n34417_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:106  */
  assign n34419_o = n33821_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:88  */
  assign n34420_o = n34418_o & n34419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:59  */
  assign n34421_o = n34415_o | n34420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:31  */
  assign n34424_o = n34421_o ? 1'b0 : 1'b1;
  assign n34425_o = r[47:30];
  assign n34426_o = r[85:49];
  assign n34427_o = r[87];
  assign n34428_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34427_o, n34424_o, n34426_o, 1'b0, n34425_o, n34028_o, n33938_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:36  */
  assign n34429_o = n34428_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:39  */
  assign n34430_o = n34429_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:50  */
  assign n34431_o = n34430_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:62  */
  assign n34433_o = n34431_o == 4'b0001;
  assign n34434_o = r[47:30];
  assign n34435_o = r[85:49];
  assign n34436_o = r[87];
  assign n34437_o = {n33957_o, n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34436_o, n34424_o, n34435_o, 1'b0, n34434_o, n34028_o, n33938_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:72  */
  assign n34438_o = n34437_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:75  */
  assign n34439_o = n34438_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:86  */
  assign n34440_o = n34439_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:97  */
  assign n34442_o = n34440_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:66  */
  assign n34443_o = n34433_o & n34442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:43  */
  assign n34445_o = 2'b11 - n33896_o;
  assign n34447_o = {n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o};
  assign n34450_o = {n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:31  */
  assign n34451_o = n34443_o ? n35550_o : n34450_o;
  assign n34452_o = r[47:30];
  assign n34453_o = r[85:49];
  assign n34454_o = r[87];
  assign n34455_o = {n33957_o, n34451_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34454_o, n34424_o, n34453_o, 1'b0, n34452_o, n34028_o, n33938_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:36  */
  assign n34456_o = n34455_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:39  */
  assign n34457_o = n34456_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:50  */
  assign n34458_o = n34457_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:62  */
  assign n34460_o = n34458_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:43  */
  assign n34463_o = 2'b11 - n33896_o;
  assign n34465_o = n34026_o[13:0];
  assign n34466_o = n34027_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34467_o = n34010_o ? n34465_o : n34466_o;
  assign n34468_o = r[47:30];
  assign n34469_o = r[85:49];
  assign n34470_o = r[87];
  assign n34471_o = {n33957_o, n34451_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34470_o, n34424_o, n34469_o, 1'b0, n34468_o, 3'b000, n34467_o, n33938_o, n33952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:75  */
  assign n34472_o = n34471_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:78  */
  assign n34473_o = n34472_o[47:3];
  assign n34477_o = n34026_o[13:0];
  assign n34478_o = n34027_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34479_o = n34010_o ? n34477_o : n34478_o;
  assign n34480_o = r[47:30];
  assign n34481_o = r[85:49];
  assign n34482_o = r[87];
  assign n34483_o = {n33957_o, n35572_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34482_o, 1'b0, n34481_o, 1'b0, n34480_o, 3'b000, n34479_o, n33938_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:38  */
  assign n34484_o = n34483_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:41  */
  assign n34485_o = n34484_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:52  */
  assign n34486_o = n34485_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:63  */
  assign n34488_o = n34486_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:45  */
  assign n34490_o = 2'b11 - n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:45  */
  assign n34495_o = 2'b11 - n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:33  */
  assign n34500_o = n34488_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:33  */
  assign n34501_o = n34488_o ? n35615_o : n35572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n34502_o = n34460_o ? n34500_o : n33952_o;
  assign n34503_o = n34026_o[16:14];
  assign n34504_o = n34027_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34505_o = n34010_o ? n34503_o : n34504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n34506_o = n34460_o ? 3'b000 : n34505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n34507_o = n34460_o ? 1'b0 : n34424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n34508_o = n34460_o ? n34501_o : n34451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n34511_o = n34460_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:383:7  */
  assign n34513_o = n34259_o == 3'b110;
  assign n34514_o = {n34513_o, n34413_o, n34404_o, n34354_o, n34315_o, n34300_o, n34265_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34515_o <= n34502_o;
      7'b0100000: n34515_o <= n34409_o;
      7'b0010000: n34515_o <= n34394_o;
      7'b0001000: n34515_o <= n34341_o;
      7'b0000100: n34515_o <= n34309_o;
      7'b0000010: n34515_o <= n34296_o;
      7'b0000001: n34515_o <= n34263_o;
    endcase
  assign n34516_o = n34026_o[9:0];
  assign n34517_o = n34027_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34518_o = n34010_o ? n34516_o : n34517_o;
  assign n34519_o = {n34518_o, n33938_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34520_o <= n34519_o;
      7'b0100000: n34520_o <= n34519_o;
      7'b0010000: n34520_o <= n34519_o;
      7'b0001000: n34520_o <= n34519_o;
      7'b0000100: n34520_o <= n34519_o;
      7'b0000010: n34520_o <= n34274_o;
      7'b0000001: n34520_o <= n34519_o;
    endcase
  assign n34521_o = n34398_o[3:0];
  assign n34522_o = n34026_o[13:10];
  assign n34523_o = n34027_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34524_o = n34010_o ? n34522_o : n34523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34525_o <= n34524_o;
      7'b0100000: n34525_o <= n34524_o;
      7'b0010000: n34525_o <= n34521_o;
      7'b0001000: n34525_o <= n34524_o;
      7'b0000100: n34525_o <= n34524_o;
      7'b0000010: n34525_o <= n34285_o;
      7'b0000001: n34525_o <= n34524_o;
    endcase
  assign n34526_o = n34288_o[2:0];
  assign n34527_o = n34398_o[6:4];
  assign n34528_o = n34026_o[16:14];
  assign n34529_o = n34027_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n34530_o = n34010_o ? n34528_o : n34529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34531_o <= n34506_o;
      7'b0100000: n34531_o <= n34530_o;
      7'b0010000: n34531_o <= n34527_o;
      7'b0001000: n34531_o <= n34530_o;
      7'b0000100: n34531_o <= n34530_o;
      7'b0000010: n34531_o <= n34526_o;
      7'b0000001: n34531_o <= n34530_o;
    endcase
  assign n34532_o = n34288_o[18:3];
  assign n34533_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34534_o <= n34533_o;
      7'b0100000: n34534_o <= n34533_o;
      7'b0010000: n34534_o <= n34533_o;
      7'b0001000: n34534_o <= n34348_o;
      7'b0000100: n34534_o <= n34533_o;
      7'b0000010: n34534_o <= n34532_o;
      7'b0000001: n34534_o <= n34533_o;
    endcase
  assign n34535_o = n34288_o[19];
  assign n34536_o = r[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34537_o <= n34536_o;
      7'b0100000: n34537_o <= n34536_o;
      7'b0010000: n34537_o <= n34536_o;
      7'b0001000: n34537_o <= n34536_o;
      7'b0000100: n34537_o <= n34536_o;
      7'b0000010: n34537_o <= n34535_o;
      7'b0000001: n34537_o <= n34536_o;
    endcase
  assign n34538_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34539_o <= n34538_o;
      7'b0100000: n34539_o <= n34538_o;
      7'b0010000: n34539_o <= n34538_o;
      7'b0001000: n34539_o <= n34343_o;
      7'b0000100: n34539_o <= n34311_o;
      7'b0000010: n34539_o <= n34297_o;
      7'b0000001: n34539_o <= n34538_o;
    endcase
  assign n34540_o = r[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34541_o <= 1'b0;
      7'b0100000: n34541_o <= n34540_o;
      7'b0010000: n34541_o <= n34400_o;
      7'b0001000: n34541_o <= n34540_o;
      7'b0000100: n34541_o <= n34540_o;
      7'b0000010: n34541_o <= n34540_o;
      7'b0000001: n34541_o <= n34540_o;
    endcase
  assign n34542_o = n34402_o[4:0];
  assign n34543_o = r[85:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34544_o <= n34543_o;
      7'b0100000: n34544_o <= n34543_o;
      7'b0010000: n34544_o <= n34542_o;
      7'b0001000: n34544_o <= n34543_o;
      7'b0000100: n34544_o <= n34543_o;
      7'b0000010: n34544_o <= n34543_o;
      7'b0000001: n34544_o <= n34543_o;
    endcase
  assign n34545_o = n34402_o[5];
  assign n34546_o = r[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34547_o <= n34507_o;
      7'b0100000: n34547_o <= n34411_o;
      7'b0010000: n34547_o <= n34545_o;
      7'b0001000: n34547_o <= n34546_o;
      7'b0000100: n34547_o <= n34546_o;
      7'b0000010: n34547_o <= n34546_o;
      7'b0000001: n34547_o <= n34546_o;
    endcase
  assign n34548_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34549_o <= n34548_o;
      7'b0100000: n34549_o <= n34548_o;
      7'b0010000: n34549_o <= n34548_o;
      7'b0001000: n34549_o <= n34345_o;
      7'b0000100: n34549_o <= n34313_o;
      7'b0000010: n34549_o <= n34298_o;
      7'b0000001: n34549_o <= n34548_o;
    endcase
  assign n34550_o = {n34087_o, n34092_o, n34085_o, n34091_o, n34083_o, n34131_o, n34126_o, n34132_o, n34124_o, n34130_o, n34122_o, n34171_o, n34166_o, n34172_o, n34164_o, n34170_o, n34162_o, n34211_o, n34206_o, n34212_o, n34204_o, n34210_o, n34202_o, n34208_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34551_o <= n34508_o;
      7'b0100000: n34551_o <= n34550_o;
      7'b0010000: n34551_o <= n34550_o;
      7'b0001000: n34551_o <= n34550_o;
      7'b0000100: n34551_o <= n34550_o;
      7'b0000010: n34551_o <= n34550_o;
      7'b0000001: n34551_o <= n34550_o;
    endcase
  assign n34563_o = r[80:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n34514_o)
      7'b1000000: n34566_o <= n34511_o;
      7'b0100000: n34566_o <= 1'b0;
      7'b0010000: n34566_o <= 1'b0;
      7'b0001000: n34566_o <= 1'b0;
      7'b0000100: n34566_o <= 1'b0;
      7'b0000010: n34566_o <= 1'b0;
      7'b0000001: n34566_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:419:62  */
  assign n34568_o = n33824_o[2:1];
  assign n34570_o = {n33957_o, n34551_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:12  */
  assign n34571_o = n34570_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:15  */
  assign n34572_o = n34571_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:61  */
  assign n34574_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34580_o = n34574_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34581_o = n34580_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34582_o = n34574_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34583_o = n34582_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34584_o = n34583_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34585_o = n34584_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34586_o = n34581_o & n34585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34589_o = n34574_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34590_o = n34589_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34591_o = n34574_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34592_o = n34591_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34593_o = n34592_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34594_o = n34593_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34595_o = n34590_o & n34594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34597_o = n34574_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34598_o = n34597_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34599_o = n34574_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34600_o = n34599_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34601_o = n34600_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34602_o = n34601_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34603_o = n34598_o & n34602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34605_o = n34574_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34606_o = n34605_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34607_o = n34574_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34608_o = n34607_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34609_o = n34608_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34610_o = n34609_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34611_o = n34606_o & n34610_o;
  assign n34612_o = {n34611_o, n34603_o, n34595_o, n34586_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:72  */
  assign n34614_o = n34612_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:423:92  */
  assign n34617_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34623_o = n34617_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34624_o = n34623_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34625_o = n34617_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34626_o = n34625_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34627_o = n34626_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34628_o = n34627_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34629_o = n34624_o & n34628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34632_o = n34617_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34633_o = n34632_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34634_o = n34617_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34635_o = n34634_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34636_o = n34635_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34637_o = n34636_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34638_o = n34633_o & n34637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34640_o = n34617_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34641_o = n34640_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34642_o = n34617_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34643_o = n34642_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34644_o = n34643_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34645_o = n34644_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34646_o = n34641_o & n34645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n34648_o = n34617_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n34649_o = n34648_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n34650_o = n34617_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n34651_o = n34650_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n34652_o = n34651_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n34653_o = n34652_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n34654_o = n34649_o & n34653_o;
  assign n34655_o = {n34654_o, n34646_o, n34638_o, n34629_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n34663_o = n34655_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34670_o = n34663_o ? 2'b11 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34674_o = n34663_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n34676_o = n34655_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34678_o = n34687_o ? 2'b10 : n34670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34682_o = n34688_o ? 1'b0 : n34674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34684_o = n34676_o & n34674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34685_o = n34676_o & n34674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34687_o = n34674_o & n34684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34688_o = n34674_o & n34685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n34689_o = n34655_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34691_o = n34700_o ? 2'b01 : n34678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34695_o = n34701_o ? 1'b0 : n34682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34697_o = n34689_o & n34682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34698_o = n34689_o & n34682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34700_o = n34682_o & n34697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34701_o = n34682_o & n34698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n34702_o = n34655_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34704_o = n34713_o ? 2'b00 : n34691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34710_o = n34702_o & n34695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n34713_o = n34695_o & n34710_o;
  assign n34715_o = r[137:119];
  assign n34716_o = r[140];
  assign n34717_o = {n33957_o, n34551_o, n34716_o, n34704_o, n34715_o, n34053_o, n33995_o, n34000_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:99  */
  assign n34718_o = n34717_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:102  */
  assign n34719_o = n34718_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  assign n34722_o = 2'b11 - n34719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:118  */
  assign n34725_o = n35621_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:50  */
  assign n34726_o = n33824_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:33  */
  assign n34731_o = n34726_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:33  */
  assign n34732_o = n34726_o ? 1'b0 : 1'b1;
  assign n34733_o = {n34704_o, n34732_o, n34725_o, n34731_o};
  assign n34734_o = r[139:119];
  assign n34735_o = {n34734_o, n34053_o, n33995_o, n34000_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:31  */
  assign n34736_o = n34614_o ? n34733_o : n34735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:7  */
  assign n34738_o = n34572_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:48  */
  assign n34739_o = n33824_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:54  */
  assign n34740_o = ~n34739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:31  */
  assign n34743_o = n34740_o ? 3'b010 : n34000_o;
  assign n34744_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:31  */
  assign n34745_o = n34740_o ? 1'b1 : n34744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:7  */
  assign n34747_o = n34572_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:48  */
  assign n34748_o = n33824_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:66  */
  assign n34749_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:69  */
  assign n34750_o = n34749_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:80  */
  assign n34751_o = n34750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:107  */
  assign n34752_o = n33824_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:89  */
  assign n34753_o = n34751_o & n34752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:60  */
  assign n34754_o = n34748_o | n34753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:31  */
  assign n34757_o = n34754_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:48  */
  assign n34758_o = n33824_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:447:84  */
  assign n34759_o = n33824_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n34761_o = 2'b11 - n34568_o;
  assign n34763_o = r[136:119];
  assign n34764_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n34765_o = {n33957_o, n34551_o, n34764_o, n34759_o, n34757_o, n34763_o, n34053_o, n33995_o, n34000_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:64  */
  assign n34767_o = n35627_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:75  */
  assign n34768_o = n34767_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:83  */
  assign n34769_o = n34768_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:86  */
  assign n34770_o = ~n34769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:33  */
  assign n34772_o = n34770_o ? 3'b110 : n34000_o;
  assign n34773_o = r[136:119];
  assign n34774_o = r[140];
  assign n34775_o = {n33957_o, n34551_o, n34774_o, n34759_o, n34757_o, n34773_o, n34053_o, n33995_o, n34772_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:38  */
  assign n34776_o = n34775_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:41  */
  assign n34777_o = n34776_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:59  */
  assign n34778_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:62  */
  assign n34779_o = n34778_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:54  */
  assign n34780_o = n34777_o != n34779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:45  */
  assign n34782_o = 2'b11 - n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:74  */
  assign n34784_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:77  */
  assign n34785_o = n34784_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  assign n34788_o = 2'b11 - n34568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:100  */
  assign n34791_o = n35633_o[300:256];
  assign n34792_o = r[136:119];
  assign n34793_o = {n34792_o, n34053_o, n33995_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n34794_o = n34780_o ? n34791_o : n34793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34796_o = r[136:119];
  assign n34797_o = r[140:138];
  assign n34798_o = {n33957_o, n34551_o, n34797_o, n34757_o, n34796_o, n34053_o, n33995_o, n34000_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:38  */
  assign n34799_o = n34798_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:41  */
  assign n34800_o = n34799_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:52  */
  assign n34801_o = n34800_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:64  */
  assign n34803_o = n34801_o == 4'b0000;
  assign n34808_o = r[135:119];
  assign n34809_o = r[139:138];
  assign n34810_o = {n33957_o, n34551_o, 1'b1, n34809_o, 1'b0, 1'b1, n34808_o, n34053_o, n33995_o, 3'b100, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:60  */
  assign n34811_o = n34810_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:63  */
  assign n34812_o = n34811_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:55  */
  assign n34813_o = mem_wait_i | n34812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:83  */
  assign n34814_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:86  */
  assign n34815_o = n34814_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:78  */
  assign n34816_o = n34813_o | n34815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n34820_o = n34816_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n34821_o = n34816_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n34822_o = n34816_o ? 1'b0 : 1'b1;
  assign n34825_o = n34049_o[9:0];
  assign n34826_o = n34050_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34827_o = n34033_o ? n34825_o : n34826_o;
  assign n34828_o = n34052_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34829_o = n34029_o ? n34827_o : n34828_o;
  assign n34830_o = r[135:119];
  assign n34831_o = r[139:138];
  assign n34832_o = {n33957_o, n34551_o, n34822_o, n34831_o, 1'b0, n34821_o, n34830_o, 3'b000, 4'b1000, n34829_o, n33995_o, n34820_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:40  */
  assign n34833_o = n34832_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:43  */
  assign n34834_o = n34833_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:54  */
  assign n34835_o = n34834_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:65  */
  assign n34837_o = $unsigned(n34835_o) < $unsigned(10'b0000001000);
  assign n34838_o = n34049_o[9:0];
  assign n34839_o = n34050_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34840_o = n34033_o ? n34838_o : n34839_o;
  assign n34841_o = n34052_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34842_o = n34029_o ? n34840_o : n34841_o;
  assign n34843_o = r[135:119];
  assign n34844_o = r[139:138];
  assign n34845_o = {n33957_o, n34551_o, n34822_o, n34844_o, 1'b0, n34821_o, n34843_o, 3'b000, 4'b1000, n34842_o, n33995_o, n34820_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:473:98  */
  assign n34846_o = n34845_o[105:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:35  */
  assign n34847_o = n34837_o ? n34846_o : 4'b1000;
  assign n34848_o = {3'b000, n34847_o};
  assign n34849_o = {1'b0, n34821_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n34850_o = n34803_o ? n34820_o : n34000_o;
  assign n34851_o = n34049_o[16:10];
  assign n34852_o = n34050_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34853_o = n34033_o ? n34851_o : n34852_o;
  assign n34854_o = n34052_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34855_o = n34029_o ? n34853_o : n34854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n34856_o = n34803_o ? n34848_o : n34855_o;
  assign n34857_o = r[136];
  assign n34858_o = {n34757_o, n34857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n34859_o = n34803_o ? n34849_o : n34858_o;
  assign n34860_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n34861_o = n34803_o ? n34822_o : n34860_o;
  assign n34862_o = {n34794_o, n34772_o};
  assign n34863_o = n34862_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34864_o = n34758_o ? n34863_o : n34850_o;
  assign n34865_o = n34862_o[22:3];
  assign n34866_o = n34049_o[9:0];
  assign n34867_o = n34050_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34868_o = n34033_o ? n34866_o : n34867_o;
  assign n34869_o = n34052_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34870_o = n34029_o ? n34868_o : n34869_o;
  assign n34871_o = {n34870_o, n33995_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34872_o = n34758_o ? n34865_o : n34871_o;
  assign n34873_o = n34862_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34874_o = n34758_o ? n34873_o : n34856_o;
  assign n34875_o = n34862_o[46:30];
  assign n34876_o = r[135:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34877_o = n34758_o ? n34875_o : n34876_o;
  assign n34878_o = n34859_o[0];
  assign n34879_o = n34862_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34880_o = n34758_o ? n34879_o : n34878_o;
  assign n34881_o = n34859_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34882_o = n34758_o ? n34757_o : n34881_o;
  assign n34883_o = r[139:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34884_o = n34758_o ? n34759_o : n34883_o;
  assign n34885_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34886_o = n34758_o ? n34885_o : n34861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n34887_o = n34758_o ? n35659_o : n34551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:7  */
  assign n34889_o = n34572_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:45  */
  assign n34890_o = ~mem_wait_i;
  assign n34891_o = {n33957_o, n34551_o, n34001_o, n34053_o, n33995_o, n34000_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:57  */
  assign n34892_o = n34891_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:60  */
  assign n34893_o = n34892_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:69  */
  assign n34894_o = ~n34893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:51  */
  assign n34895_o = n34890_o & n34894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:81  */
  assign n34896_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:84  */
  assign n34897_o = n34896_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:93  */
  assign n34898_o = ~n34897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:75  */
  assign n34899_o = n34895_o & n34898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n34903_o = n34899_o ? 3'b100 : n34000_o;
  assign n34904_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n34905_o = n34899_o ? 1'b1 : n34904_o;
  assign n34906_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n34907_o = n34899_o ? 1'b1 : n34906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:7  */
  assign n34909_o = n34572_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:45  */
  assign n34910_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:41  */
  assign n34912_o = 2'b11 - n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:54  */
  assign n34915_o = n35665_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:65  */
  assign n34916_o = ~n34915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:74  */
  assign n34917_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:77  */
  assign n34918_o = n34917_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:88  */
  assign n34919_o = n34918_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:96  */
  assign n34920_o = n34919_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:101  */
  assign n34922_o = n34920_o + 16'b0000000000000100;
  assign n34923_o = r[134:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:33  */
  assign n34924_o = n34916_o ? n34922_o : n34923_o;
  assign n34925_o = r[140:135];
  assign n34926_o = {n33957_o, n34551_o, n34925_o, n34924_o, n34053_o, n33995_o, n34000_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:38  */
  assign n34927_o = n34926_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:41  */
  assign n34928_o = n34927_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:52  */
  assign n34929_o = n34928_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:64  */
  assign n34931_o = n34929_o == 4'b0000;
  assign n34938_o = n34049_o[9:0];
  assign n34939_o = n34050_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34940_o = n34033_o ? n34938_o : n34939_o;
  assign n34941_o = n34052_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34942_o = n34029_o ? n34940_o : n34941_o;
  assign n34943_o = r[135];
  assign n34944_o = r[139:138];
  assign n34945_o = {n33957_o, n34551_o, 1'b0, n34944_o, 1'b1, 1'b0, n34943_o, n34924_o, 3'b000, 4'b1000, n34942_o, n33995_o, 3'b010, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:40  */
  assign n34946_o = n34945_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:43  */
  assign n34947_o = n34946_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:54  */
  assign n34948_o = n34947_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:65  */
  assign n34950_o = $unsigned(n34948_o) < $unsigned(10'b0000001000);
  assign n34951_o = n34049_o[9:0];
  assign n34952_o = n34050_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34953_o = n34033_o ? n34951_o : n34952_o;
  assign n34954_o = n34052_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34955_o = n34029_o ? n34953_o : n34954_o;
  assign n34956_o = r[135];
  assign n34957_o = r[139:138];
  assign n34958_o = {n33957_o, n34551_o, 1'b0, n34957_o, 1'b1, 1'b0, n34956_o, n34924_o, 3'b000, 4'b1000, n34955_o, n33995_o, 3'b010, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:498:98  */
  assign n34959_o = n34958_o[95:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:35  */
  assign n34960_o = n34950_o ? n34959_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:52  */
  assign n34961_o = n33824_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:35  */
  assign n34964_o = n34961_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:35  */
  assign n34965_o = n34961_o ? 1'b0 : 1'b1;
  assign n34966_o = n34049_o[9:0];
  assign n34967_o = n34050_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n34968_o = n34033_o ? n34966_o : n34967_o;
  assign n34969_o = n34052_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n34970_o = n34029_o ? n34968_o : n34969_o;
  assign n34971_o = r[135];
  assign n34972_o = r[139:138];
  assign n34973_o = {n33957_o, n34551_o, 1'b0, n34972_o, n34965_o, 1'b0, n34971_o, n34924_o, 3'b000, n34960_o, n34970_o, n33995_o, n34964_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:40  */
  assign n34974_o = n34973_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:43  */
  assign n34975_o = n34974_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:54  */
  assign n34976_o = n34975_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:65  */
  assign n34978_o = n34976_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:47  */
  assign n34982_o = 2'b11 - n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:47  */
  assign n34987_o = 2'b11 - n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n34991_o = n34978_o ? 3'b000 : n34964_o;
  assign n34992_o = r[135];
  assign n34993_o = {1'b0, n34992_o, n34924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n34994_o = n34978_o ? 18'b000000000000000000 : n34993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n34995_o = n34978_o ? n35708_o : n34551_o;
  assign n34996_o = {n34965_o, n34994_o, 3'b000, n34960_o};
  assign n34997_o = {n34995_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n34998_o = n35010_o ? n34991_o : n34000_o;
  assign n34999_o = n34049_o[16:10];
  assign n35000_o = n34050_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n35001_o = n34033_o ? n34999_o : n35000_o;
  assign n35002_o = n34052_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n35003_o = n34029_o ? n35001_o : n35002_o;
  assign n35004_o = r[137:135];
  assign n35005_o = {n35004_o, n34924_o, n35003_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:33  */
  assign n35006_o = n34931_o ? n34996_o : n35005_o;
  assign n35007_o = r[140];
  assign n35008_o = {n34551_o, n35007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:33  */
  assign n35009_o = n34931_o ? n34997_o : n35008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n35010_o = n34910_o & n34931_o;
  assign n35011_o = n34049_o[16:10];
  assign n35012_o = n34050_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n35013_o = n34033_o ? n35011_o : n35012_o;
  assign n35014_o = n34052_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n35015_o = n34029_o ? n35013_o : n35014_o;
  assign n35016_o = r[137:119];
  assign n35017_o = {n35016_o, n35015_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n35018_o = n34910_o ? n35006_o : n35017_o;
  assign n35019_o = r[140];
  assign n35020_o = {n34551_o, n35019_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n35021_o = n34910_o ? n35009_o : n35020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:7  */
  assign n35023_o = n34572_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:41  */
  assign n35026_o = 2'b11 - n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:41  */
  assign n35031_o = 2'b11 - n33898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:516:7  */
  assign n35036_o = n34572_o == 3'b110;
  assign n35037_o = {n35036_o, n35023_o, n34909_o, n34889_o, n34747_o, n34738_o};
  assign n35038_o = n34736_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35039_o <= n34000_o;
      6'b010000: n35039_o <= n34998_o;
      6'b001000: n35039_o <= n34903_o;
      6'b000100: n35039_o <= n34864_o;
      6'b000010: n35039_o <= n34743_o;
      6'b000001: n35039_o <= n35038_o;
    endcase
  assign n35040_o = n34736_o[22:3];
  assign n35041_o = n34049_o[9:0];
  assign n35042_o = n34050_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n35043_o = n34033_o ? n35041_o : n35042_o;
  assign n35044_o = n34052_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n35045_o = n34029_o ? n35043_o : n35044_o;
  assign n35046_o = {n35045_o, n33995_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35047_o <= n35046_o;
      6'b010000: n35047_o <= n35046_o;
      6'b001000: n35047_o <= n35046_o;
      6'b000100: n35047_o <= n34872_o;
      6'b000010: n35047_o <= n35046_o;
      6'b000001: n35047_o <= n35040_o;
    endcase
  assign n35048_o = n34736_o[29:23];
  assign n35049_o = n35018_o[6:0];
  assign n35050_o = n34049_o[16:10];
  assign n35051_o = n34050_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n35052_o = n34033_o ? n35050_o : n35051_o;
  assign n35053_o = n34052_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n35054_o = n34029_o ? n35052_o : n35053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35055_o <= n35054_o;
      6'b010000: n35055_o <= n35049_o;
      6'b001000: n35055_o <= n35054_o;
      6'b000100: n35055_o <= n34874_o;
      6'b000010: n35055_o <= n35054_o;
      6'b000001: n35055_o <= n35048_o;
    endcase
  assign n35056_o = n34736_o[46:30];
  assign n35057_o = n35018_o[23:7];
  assign n35058_o = r[135:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35059_o <= n35058_o;
      6'b010000: n35059_o <= n35057_o;
      6'b001000: n35059_o <= n35058_o;
      6'b000100: n35059_o <= n34877_o;
      6'b000010: n35059_o <= n35058_o;
      6'b000001: n35059_o <= n35056_o;
    endcase
  assign n35060_o = n34736_o[47];
  assign n35061_o = n35018_o[24];
  assign n35062_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35063_o <= n35062_o;
      6'b010000: n35063_o <= n35061_o;
      6'b001000: n35063_o <= n34905_o;
      6'b000100: n35063_o <= n34880_o;
      6'b000010: n35063_o <= n35062_o;
      6'b000001: n35063_o <= n35060_o;
    endcase
  assign n35064_o = n34736_o[48];
  assign n35065_o = n35018_o[25];
  assign n35066_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35067_o <= 1'b0;
      6'b010000: n35067_o <= n35065_o;
      6'b001000: n35067_o <= n35066_o;
      6'b000100: n35067_o <= n34882_o;
      6'b000010: n35067_o <= n34745_o;
      6'b000001: n35067_o <= n35064_o;
    endcase
  assign n35068_o = n34736_o[50:49];
  assign n35069_o = r[139:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35070_o <= n35069_o;
      6'b010000: n35070_o <= n35069_o;
      6'b001000: n35070_o <= n35069_o;
      6'b000100: n35070_o <= n34884_o;
      6'b000010: n35070_o <= n35069_o;
      6'b000001: n35070_o <= n35068_o;
    endcase
  assign n35071_o = n35021_o[0];
  assign n35072_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35073_o <= n35072_o;
      6'b010000: n35073_o <= n35071_o;
      6'b001000: n35073_o <= n34907_o;
      6'b000100: n35073_o <= n34886_o;
      6'b000010: n35073_o <= n35072_o;
      6'b000001: n35073_o <= n35072_o;
    endcase
  assign n35074_o = n35021_o[1212:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n35037_o)
      6'b100000: n35075_o <= n35751_o;
      6'b010000: n35075_o <= n35074_o;
      6'b001000: n35075_o <= n34551_o;
      6'b000100: n35075_o <= n34887_o;
      6'b000010: n35075_o <= n34551_o;
      6'b000001: n35075_o <= n34551_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:41  */
  assign n35086_o = 2'b11 - n33898_o;
  assign n35088_o = {n33957_o, n35075_o, n35073_o, n35070_o, n35067_o, n35063_o, n35059_o, n35055_o, n35047_o, n35039_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:79  */
  assign n35089_o = n35088_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:82  */
  assign n35090_o = n35089_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:93  */
  assign n35091_o = n35090_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35094_o = 3'b111 - n35091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35097_o = {n33957_o, n35075_o, n35073_o, n35070_o, n35067_o, n35063_o, n35059_o, n35055_o, n35047_o, n35039_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:41  */
  assign n35100_o = 2'b11 - n33896_o;
  assign n35102_o = {n35806_o, n35075_o, n35073_o, n35070_o, n35067_o, n35063_o, n35059_o, n35055_o, n35047_o, n35039_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:79  */
  assign n35103_o = n35102_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:82  */
  assign n35104_o = n35103_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:93  */
  assign n35105_o = n35104_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35108_o = 3'b111 - n35105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35111_o = {n35806_o, n35075_o, n35073_o, n35070_o, n35067_o, n35063_o, n35059_o, n35055_o, n35047_o, n35039_o, n33948_o, n34549_o, n34547_o, n34544_o, n34563_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  assign n35113_o = {n35806_o, n35075_o, n35073_o, n35070_o, n35067_o, n35063_o, n35059_o, n35055_o, n35047_o, n35039_o, n33948_o, n34549_o, n34547_o, n34544_o, n35861_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:10  */
  assign n35114_o = n35113_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:13  */
  assign n35115_o = n35114_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:24  */
  assign n35116_o = n35115_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:70  */
  assign n35118_o = 2'b11 - n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:83  */
  assign n35121_o = n35867_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:49  */
  assign n35122_o = {16'b0, n35121_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:5  */
  assign n35123_o = n35116_o ? n35122_o : n35861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:10  */
  assign n35124_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:13  */
  assign n35125_o = n35124_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:20  */
  assign n35126_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:23  */
  assign n35127_o = n35126_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:34  */
  assign n35128_o = n35127_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:20  */
  assign n35129_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:23  */
  assign n35130_o = n35129_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:34  */
  assign n35131_o = n35130_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:5  */
  assign n35132_o = n35125_o ? n35128_o : n35131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n35133_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n35134_o = n35133_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n35135_o = r[1049:747];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n35136_o = n35135_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n35137_o = r[746:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n35138_o = n35137_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n35139_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n35140_o = n35139_o[302];
  assign n35141_o = {n35134_o, n35136_o, n35138_o, n35140_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:565:25  */
  assign n35142_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:565:28  */
  assign n35143_o = n35142_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:566:25  */
  assign n35144_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:566:28  */
  assign n35145_o = n35144_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:56  */
  assign n35146_o = n35132_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:77  */
  assign n35147_o = n35132_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:96  */
  assign n35148_o = n35132_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:109  */
  assign n35149_o = r[1384:1353];
  assign n35150_o = {n35149_o, n35148_o, n35147_o, n35146_o};
  assign n35151_o = {n35806_o, n35075_o, n35073_o, n35070_o, n35067_o, n35063_o, n35059_o, n35055_o, n35047_o, n35039_o, n33948_o, n34549_o, n34547_o, n34544_o, n35123_o, n34541_o, n34539_o, n34537_o, n34534_o, n34531_o, n34525_o, n34520_o, n34515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:578:18  */
  assign n35156_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:582:9  */
  assign n35159_o = init_i ? 1385'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:580:5  */
  assign n35165_o = en_i ? n35159_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:580:5  */
  always @(posedge clk_i or posedge n35156_o)
    if (n35156_o)
      n35166_q <= 1385'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n35166_q <= n35165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:43  */
  assign n35167_o = {n33908_o, n33915_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35168_o = n35167_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35169_o = ~n35168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35170_o = n35167_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35171_o = ~n35170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35172_o = n35169_o & n35171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35173_o = n35169_o & n35170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35174_o = n35168_o & n35171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35175_o = n35168_o & n35170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35176_o = n35167_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35177_o = ~n35176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35178_o = n35172_o & n35177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35179_o = n35172_o & n35176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35180_o = n35173_o & n35177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35181_o = n35173_o & n35176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35182_o = n35174_o & n35177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35183_o = n35174_o & n35176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35184_o = n35175_o & n35177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35185_o = n35175_o & n35176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35186_o = n35167_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35187_o = ~n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35188_o = n35178_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35189_o = n35178_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35190_o = n35179_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35191_o = n35179_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35192_o = n35180_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35193_o = n35180_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35194_o = n35181_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35195_o = n35181_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35196_o = n35182_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35197_o = n35182_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35198_o = n35183_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35199_o = n35183_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35200_o = n35184_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35201_o = n35184_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35202_o = n35185_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35203_o = n35185_o & n35186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35204_o = n35167_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35205_o = ~n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35206_o = n35188_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35207_o = n35188_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35208_o = n35189_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35209_o = n35189_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35210_o = n35190_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35211_o = n35190_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35212_o = n35191_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35213_o = n35191_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35214_o = n35192_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35215_o = n35192_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35216_o = n35193_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35217_o = n35193_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35218_o = n35194_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35219_o = n35194_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35220_o = n35195_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35221_o = n35195_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35222_o = n35196_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35223_o = n35196_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35224_o = n35197_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35225_o = n35197_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35226_o = n35198_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35227_o = n35198_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35228_o = n35199_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35229_o = n35199_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35230_o = n35200_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35231_o = n35200_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35232_o = n35201_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35233_o = n35201_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35234_o = n35202_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35235_o = n35202_o & n35204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35236_o = n35203_o & n35205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35237_o = n35203_o & n35204_o;
  assign n35238_o = n33919_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35239_o = n35206_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35240_o = n35239_o ? n33918_o : n35238_o;
  assign n35241_o = n33919_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35242_o = n35207_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35243_o = n35242_o ? n33918_o : n35241_o;
  assign n35244_o = n33919_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35245_o = n35208_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35246_o = n35245_o ? n33918_o : n35244_o;
  assign n35247_o = n33919_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35248_o = n35209_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35249_o = n35248_o ? n33918_o : n35247_o;
  assign n35250_o = n33919_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35251_o = n35210_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35252_o = n35251_o ? n33918_o : n35250_o;
  assign n35253_o = n33919_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35254_o = n35211_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35255_o = n35254_o ? n33918_o : n35253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:90  */
  assign n35256_o = n33919_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35257_o = n35212_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35258_o = n35257_o ? n33918_o : n35256_o;
  assign n35259_o = n33919_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35260_o = n35213_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35261_o = n35260_o ? n33918_o : n35259_o;
  assign n35262_o = n33919_o[302:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:152:12  */
  assign n35263_o = n33919_o[334:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35264_o = n35214_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35265_o = n35264_o ? n33918_o : n35263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:152:12  */
  assign n35266_o = n33919_o[366:335];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35267_o = n35215_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35268_o = n35267_o ? n33918_o : n35266_o;
  assign n35269_o = n33919_o[398:367];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35270_o = n35216_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35271_o = n35270_o ? n33918_o : n35269_o;
  assign n35272_o = n33919_o[430:399];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35273_o = n35217_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35274_o = n35273_o ? n33918_o : n35272_o;
  assign n35275_o = n33919_o[462:431];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35276_o = n35218_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35277_o = n35276_o ? n33918_o : n35275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n35278_o = n33919_o[494:463];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35279_o = n35219_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35280_o = n35279_o ? n33918_o : n35278_o;
  assign n35281_o = n33919_o[526:495];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35282_o = n35220_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35283_o = n35282_o ? n33918_o : n35281_o;
  assign n35284_o = n33919_o[558:527];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35285_o = n35221_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35286_o = n35285_o ? n33918_o : n35284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:44  */
  assign n35287_o = n33919_o[605:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:245:23  */
  assign n35288_o = n33919_o[637:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35289_o = n35222_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35290_o = n35289_o ? n33918_o : n35288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:183:5  */
  assign n35291_o = n33919_o[669:638];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35292_o = n35223_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35293_o = n35292_o ? n33918_o : n35291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n35294_o = n33919_o[701:670];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35295_o = n35224_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35296_o = n35295_o ? n33918_o : n35294_o;
  assign n35297_o = n33919_o[733:702];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35298_o = n35225_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35299_o = n35298_o ? n33918_o : n35297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:176:12  */
  assign n35300_o = n33919_o[765:734];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35301_o = n35226_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35302_o = n35301_o ? n33918_o : n35300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:237:14  */
  assign n35303_o = n33919_o[797:766];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35304_o = n35227_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35305_o = n35304_o ? n33918_o : n35303_o;
  assign n35306_o = n33919_o[829:798];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35307_o = n35228_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35308_o = n35307_o ? n33918_o : n35306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:234:14  */
  assign n35309_o = n33919_o[861:830];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35310_o = n35229_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35311_o = n35310_o ? n33918_o : n35309_o;
  assign n35312_o = n33919_o[908:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:232:14  */
  assign n35313_o = n33919_o[940:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35314_o = n35230_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35315_o = n35314_o ? n33918_o : n35313_o;
  assign n35316_o = n33919_o[972:941];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35317_o = n35231_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35318_o = n35317_o ? n33918_o : n35316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:578:5  */
  assign n35319_o = n33919_o[1004:973];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35320_o = n35232_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35321_o = n35320_o ? n33918_o : n35319_o;
  assign n35322_o = n33919_o[1036:1005];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35323_o = n35233_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35324_o = n35323_o ? n33918_o : n35322_o;
  assign n35325_o = n33919_o[1068:1037];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35326_o = n35234_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35327_o = n35326_o ? n33918_o : n35325_o;
  assign n35328_o = n33919_o[1100:1069];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35329_o = n35235_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35330_o = n35329_o ? n33918_o : n35328_o;
  assign n35331_o = n33919_o[1132:1101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35332_o = n35236_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35333_o = n35332_o ? n33918_o : n35331_o;
  assign n35334_o = n33919_o[1164:1133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35335_o = n35237_o & n33906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:7  */
  assign n35336_o = n35335_o ? n33918_o : n35334_o;
  assign n35337_o = n33919_o[1211:1165];
  assign n35338_o = {n35337_o, n35336_o, n35333_o, n35330_o, n35327_o, n35324_o, n35321_o, n35318_o, n35315_o, n35312_o, n35311_o, n35308_o, n35305_o, n35302_o, n35299_o, n35296_o, n35293_o, n35290_o, n35287_o, n35286_o, n35283_o, n35280_o, n35277_o, n35274_o, n35271_o, n35268_o, n35265_o, n35262_o, n35261_o, n35258_o, n35255_o, n35252_o, n35249_o, n35246_o, n35243_o, n35240_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:41  */
  assign n35339_o = {n33966_o, n33973_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35340_o = n35339_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35341_o = ~n35340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35342_o = n35339_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35343_o = ~n35342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35344_o = n35341_o & n35343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35345_o = n35341_o & n35342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35346_o = n35340_o & n35343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35347_o = n35340_o & n35342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35348_o = n35339_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35349_o = ~n35348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35350_o = n35344_o & n35349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35351_o = n35344_o & n35348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35352_o = n35345_o & n35349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35353_o = n35345_o & n35348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35354_o = n35346_o & n35349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35355_o = n35346_o & n35348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35356_o = n35347_o & n35349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35357_o = n35347_o & n35348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35358_o = n35339_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35359_o = ~n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35360_o = n35350_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35361_o = n35350_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35362_o = n35351_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35363_o = n35351_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35364_o = n35352_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35365_o = n35352_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35366_o = n35353_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35367_o = n35353_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35368_o = n35354_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35369_o = n35354_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35370_o = n35355_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35371_o = n35355_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35372_o = n35356_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35373_o = n35356_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35374_o = n35357_o & n35359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35375_o = n35357_o & n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35376_o = n35339_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35377_o = ~n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35378_o = n35360_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35379_o = n35360_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35380_o = n35361_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35381_o = n35361_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35382_o = n35362_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35383_o = n35362_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35384_o = n35363_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35385_o = n35363_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35386_o = n35364_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35387_o = n35364_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35388_o = n35365_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35389_o = n35365_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35390_o = n35366_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35391_o = n35366_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35392_o = n35367_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35393_o = n35367_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35394_o = n35368_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35395_o = n35368_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35396_o = n35369_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35397_o = n35369_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35398_o = n35370_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35399_o = n35370_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35400_o = n35371_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35401_o = n35371_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35402_o = n35372_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35403_o = n35372_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35404_o = n35373_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35405_o = n35373_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35406_o = n35374_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35407_o = n35374_o & n35376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35408_o = n35375_o & n35377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35409_o = n35375_o & n35376_o;
  assign n35410_o = n33950_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35411_o = n35378_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35412_o = n35411_o ? n33976_o : n35410_o;
  assign n35413_o = n33950_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35414_o = n35379_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35415_o = n35414_o ? n33976_o : n35413_o;
  assign n35416_o = n33950_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35417_o = n35380_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35418_o = n35417_o ? n33976_o : n35416_o;
  assign n35419_o = n33950_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35420_o = n35381_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35421_o = n35420_o ? n33976_o : n35419_o;
  assign n35422_o = n33950_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35423_o = n35382_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35424_o = n35423_o ? n33976_o : n35422_o;
  assign n35425_o = n33950_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35426_o = n35383_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35427_o = n35426_o ? n33976_o : n35425_o;
  assign n35428_o = n33950_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35429_o = n35384_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35430_o = n35429_o ? n33976_o : n35428_o;
  assign n35431_o = n33950_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35432_o = n35385_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35433_o = n35432_o ? n33976_o : n35431_o;
  assign n35434_o = n33950_o[302:256];
  assign n35435_o = n33950_o[334:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35436_o = n35386_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35437_o = n35436_o ? n33976_o : n35435_o;
  assign n35438_o = n33950_o[366:335];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35439_o = n35387_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35440_o = n35439_o ? n33976_o : n35438_o;
  assign n35441_o = n33950_o[398:367];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35442_o = n35388_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35443_o = n35442_o ? n33976_o : n35441_o;
  assign n35444_o = n33950_o[430:399];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35445_o = n35389_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35446_o = n35445_o ? n33976_o : n35444_o;
  assign n35447_o = n33950_o[462:431];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35448_o = n35390_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35449_o = n35448_o ? n33976_o : n35447_o;
  assign n35450_o = n33950_o[494:463];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35451_o = n35391_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35452_o = n35451_o ? n33976_o : n35450_o;
  assign n35453_o = n33950_o[526:495];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35454_o = n35392_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35455_o = n35454_o ? n33976_o : n35453_o;
  assign n35456_o = n33950_o[558:527];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35457_o = n35393_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35458_o = n35457_o ? n33976_o : n35456_o;
  assign n35459_o = n33950_o[605:559];
  assign n35460_o = n33950_o[637:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35461_o = n35394_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35462_o = n35461_o ? n33976_o : n35460_o;
  assign n35463_o = n33950_o[669:638];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35464_o = n35395_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35465_o = n35464_o ? n33976_o : n35463_o;
  assign n35466_o = n33950_o[701:670];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35467_o = n35396_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35468_o = n35467_o ? n33976_o : n35466_o;
  assign n35469_o = n33950_o[733:702];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35470_o = n35397_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35471_o = n35470_o ? n33976_o : n35469_o;
  assign n35472_o = n33950_o[765:734];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35473_o = n35398_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35474_o = n35473_o ? n33976_o : n35472_o;
  assign n35475_o = n33950_o[797:766];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35476_o = n35399_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35477_o = n35476_o ? n33976_o : n35475_o;
  assign n35478_o = n33950_o[829:798];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35479_o = n35400_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35480_o = n35479_o ? n33976_o : n35478_o;
  assign n35481_o = n33950_o[861:830];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35482_o = n35401_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35483_o = n35482_o ? n33976_o : n35481_o;
  assign n35484_o = n33950_o[908:862];
  assign n35485_o = n33950_o[940:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35486_o = n35402_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35487_o = n35486_o ? n33976_o : n35485_o;
  assign n35488_o = n33950_o[972:941];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35489_o = n35403_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35490_o = n35489_o ? n33976_o : n35488_o;
  assign n35491_o = n33950_o[1004:973];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35492_o = n35404_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35493_o = n35492_o ? n33976_o : n35491_o;
  assign n35494_o = n33950_o[1036:1005];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35495_o = n35405_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35496_o = n35495_o ? n33976_o : n35494_o;
  assign n35497_o = n33950_o[1068:1037];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35498_o = n35406_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35499_o = n35498_o ? n33976_o : n35497_o;
  assign n35500_o = n33950_o[1100:1069];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35501_o = n35407_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35502_o = n35501_o ? n33976_o : n35500_o;
  assign n35503_o = n33950_o[1132:1101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35504_o = n35408_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35505_o = n35504_o ? n33976_o : n35503_o;
  assign n35506_o = n33950_o[1164:1133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35507_o = n35409_o & n33964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35508_o = n35507_o ? n33976_o : n35506_o;
  assign n35509_o = n33950_o[1211:1165];
  assign n35510_o = {n35509_o, n35508_o, n35505_o, n35502_o, n35499_o, n35496_o, n35493_o, n35490_o, n35487_o, n35484_o, n35483_o, n35480_o, n35477_o, n35474_o, n35471_o, n35468_o, n35465_o, n35462_o, n35459_o, n35458_o, n35455_o, n35452_o, n35449_o, n35446_o, n35443_o, n35440_o, n35437_o, n35434_o, n35433_o, n35430_o, n35427_o, n35424_o, n35421_o, n35418_o, n35415_o, n35412_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:42  */
  assign n35511_o = n34269_o[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:18  */
  assign n35512_o = n34269_o[746:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n35513_o = n34269_o[1049:747];
  assign n35514_o = n34269_o[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n35515_o = n34267_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  always @*
    case (n35515_o)
      2'b00: n35516_o <= n35511_o;
      2'b01: n35516_o <= n35512_o;
      2'b10: n35516_o <= n35513_o;
      2'b11: n35516_o <= n35514_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:78  */
  assign n35517_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n35518_o = cfg_i[97:49];
  assign n35519_o = cfg_i[146:98];
  assign n35520_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  assign n35521_o = n34318_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  always @*
    case (n35521_o)
      2'b00: n35522_o <= n35517_o;
      2'b01: n35522_o <= n35518_o;
      2'b10: n35522_o <= n35519_o;
      2'b11: n35522_o <= n35520_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:42  */
  assign n35523_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  assign n35524_o = cfg_i[97:49];
  assign n35525_o = cfg_i[146:98];
  assign n35526_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:72  */
  assign n35527_o = n34359_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:72  */
  always @*
    case (n35527_o)
      2'b00: n35528_o <= n35523_o;
      2'b01: n35528_o <= n35524_o;
      2'b10: n35528_o <= n35525_o;
      2'b11: n35528_o <= n35526_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35529_o = n34445_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35530_o = ~n35529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35531_o = n34445_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35532_o = ~n35531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35533_o = n35530_o & n35532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35534_o = n35530_o & n35531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35535_o = n35529_o & n35532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35536_o = n35529_o & n35531_o;
  assign n35537_o = n34447_o[300:0];
  assign n35538_o = n34447_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35539_o = n35533_o ? 1'b0 : n35538_o;
  assign n35540_o = n34447_o[603:302];
  assign n35541_o = n34447_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35542_o = n35534_o ? 1'b0 : n35541_o;
  assign n35543_o = n34447_o[906:605];
  assign n35544_o = n34447_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35545_o = n35535_o ? 1'b0 : n35544_o;
  assign n35546_o = n34447_o[1209:908];
  assign n35547_o = n34447_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n35548_o = n35536_o ? 1'b0 : n35547_o;
  assign n35549_o = n34447_o[1211];
  assign n35550_o = {n35549_o, n35548_o, n35546_o, n35545_o, n35543_o, n35542_o, n35540_o, n35539_o, n35537_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35551_o = n34463_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35552_o = ~n35551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35553_o = n34463_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35554_o = ~n35553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35555_o = n35552_o & n35554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35556_o = n35552_o & n35553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35557_o = n35551_o & n35554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35558_o = n35551_o & n35553_o;
  assign n35559_o = n34451_o[255:0];
  assign n35560_o = n34451_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35561_o = n35555_o ? n34473_o : n35560_o;
  assign n35562_o = n34451_o[558:301];
  assign n35563_o = n34451_o[603:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35564_o = n35556_o ? n34473_o : n35563_o;
  assign n35565_o = n34451_o[861:604];
  assign n35566_o = n34451_o[906:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35567_o = n35557_o ? n34473_o : n35566_o;
  assign n35568_o = n34451_o[1164:907];
  assign n35569_o = n34451_o[1209:1165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n35570_o = n35558_o ? n34473_o : n35569_o;
  assign n35571_o = n34451_o[1211:1210];
  assign n35572_o = {n35571_o, n35570_o, n35568_o, n35567_o, n35565_o, n35564_o, n35562_o, n35561_o, n35559_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35573_o = n34490_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35574_o = ~n35573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35575_o = n34490_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35576_o = ~n35575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35577_o = n35574_o & n35576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35578_o = n35574_o & n35575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35579_o = n35573_o & n35576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35580_o = n35573_o & n35575_o;
  assign n35581_o = n35572_o[301:0];
  assign n35582_o = n35572_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35583_o = n35577_o ? 1'b0 : n35582_o;
  assign n35584_o = n35572_o[604:303];
  assign n35585_o = n35572_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35586_o = n35578_o ? 1'b0 : n35585_o;
  assign n35587_o = n35572_o[907:606];
  assign n35588_o = n35572_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35589_o = n35579_o ? 1'b0 : n35588_o;
  assign n35590_o = n35572_o[1210:909];
  assign n35591_o = n35572_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n35592_o = n35580_o ? 1'b0 : n35591_o;
  assign n35593_o = {n35592_o, n35590_o, n35589_o, n35587_o, n35586_o, n35584_o, n35583_o, n35581_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35594_o = n34495_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35595_o = ~n35594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35596_o = n34495_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35597_o = ~n35596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35598_o = n35595_o & n35597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35599_o = n35595_o & n35596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35600_o = n35594_o & n35597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35601_o = n35594_o & n35596_o;
  assign n35602_o = n35593_o[300:0];
  assign n35603_o = n35593_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35604_o = n35598_o ? 1'b0 : n35603_o;
  assign n35605_o = n35593_o[603:302];
  assign n35606_o = n35593_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35607_o = n35599_o ? 1'b0 : n35606_o;
  assign n35608_o = n35593_o[906:605];
  assign n35609_o = n35593_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35610_o = n35600_o ? 1'b0 : n35609_o;
  assign n35611_o = n35593_o[1209:908];
  assign n35612_o = n35593_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35613_o = n35601_o ? 1'b0 : n35612_o;
  assign n35614_o = n35593_o[1211];
  assign n35615_o = {n35614_o, n35613_o, n35611_o, n35610_o, n35608_o, n35607_o, n35605_o, n35604_o, n35602_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:46  */
  assign n35616_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n35617_o = r[746:444];
  assign n35618_o = r[1049:747];
  assign n35619_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  assign n35620_o = n34722_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  always @*
    case (n35620_o)
      2'b00: n35621_o <= n35616_o;
      2'b01: n35621_o <= n35617_o;
      2'b10: n35621_o <= n35618_o;
      2'b11: n35621_o <= n35619_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:77  */
  assign n35622_o = n34765_o[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  assign n35623_o = n34765_o[746:444];
  assign n35624_o = n34765_o[1049:747];
  assign n35625_o = n34765_o[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n35626_o = n34761_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  always @*
    case (n35626_o)
      2'b00: n35627_o <= n35622_o;
      2'b01: n35627_o <= n35623_o;
      2'b10: n35627_o <= n35624_o;
      2'b11: n35627_o <= n35625_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:47  */
  assign n35628_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n35629_o = r[746:444];
  assign n35630_o = r[1049:747];
  assign n35631_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  assign n35632_o = n34788_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  always @*
    case (n35632_o)
      2'b00: n35633_o <= n35628_o;
      2'b01: n35633_o <= n35629_o;
      2'b10: n35633_o <= n35630_o;
      2'b11: n35633_o <= n35631_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35634_o = n34782_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35635_o = ~n35634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35636_o = n34782_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35637_o = ~n35636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35638_o = n35635_o & n35637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35639_o = n35635_o & n35636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35640_o = n35634_o & n35637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35641_o = n35634_o & n35636_o;
  assign n35642_o = n34551_o[255:0];
  assign n35643_o = n34551_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35644_o = n35638_o & n34780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35645_o = n35644_o ? n34785_o : n35643_o;
  assign n35646_o = n34551_o[558:301];
  assign n35647_o = n34551_o[603:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35648_o = n35639_o & n34780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35649_o = n35648_o ? n34785_o : n35647_o;
  assign n35650_o = n34551_o[861:604];
  assign n35651_o = n34551_o[906:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35652_o = n35640_o & n34780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35653_o = n35652_o ? n34785_o : n35651_o;
  assign n35654_o = n34551_o[1164:907];
  assign n35655_o = n34551_o[1209:1165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35656_o = n35641_o & n34780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35657_o = n35656_o ? n34785_o : n35655_o;
  assign n35658_o = n34551_o[1211:1210];
  assign n35659_o = {n35658_o, n35657_o, n35654_o, n35653_o, n35650_o, n35649_o, n35646_o, n35645_o, n35642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:46  */
  assign n35660_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n35661_o = cfg_i[97:49];
  assign n35662_o = cfg_i[146:98];
  assign n35663_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:41  */
  assign n35664_o = n34912_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:41  */
  always @*
    case (n35664_o)
      2'b00: n35665_o <= n35660_o;
      2'b01: n35665_o <= n35661_o;
      2'b10: n35665_o <= n35662_o;
      2'b11: n35665_o <= n35663_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35666_o = n34982_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35667_o = ~n35666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35668_o = n34982_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35669_o = ~n35668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35670_o = n35667_o & n35669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35671_o = n35667_o & n35668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35672_o = n35666_o & n35669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35673_o = n35666_o & n35668_o;
  assign n35674_o = n34551_o[301:0];
  assign n35675_o = n34551_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35676_o = n35670_o ? 1'b0 : n35675_o;
  assign n35677_o = n34551_o[604:303];
  assign n35678_o = n34551_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35679_o = n35671_o ? 1'b0 : n35678_o;
  assign n35680_o = n34551_o[907:606];
  assign n35681_o = n34551_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35682_o = n35672_o ? 1'b0 : n35681_o;
  assign n35683_o = n34551_o[1210:909];
  assign n35684_o = n34551_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n35685_o = n35673_o ? 1'b0 : n35684_o;
  assign n35686_o = {n35685_o, n35683_o, n35682_o, n35680_o, n35679_o, n35677_o, n35676_o, n35674_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35687_o = n34987_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35688_o = ~n35687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35689_o = n34987_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35690_o = ~n35689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35691_o = n35688_o & n35690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35692_o = n35688_o & n35689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35693_o = n35687_o & n35690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35694_o = n35687_o & n35689_o;
  assign n35695_o = n35686_o[300:0];
  assign n35696_o = n35686_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35697_o = n35691_o ? 1'b0 : n35696_o;
  assign n35698_o = n35686_o[603:302];
  assign n35699_o = n35686_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35700_o = n35692_o ? 1'b0 : n35699_o;
  assign n35701_o = n35686_o[906:605];
  assign n35702_o = n35686_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35703_o = n35693_o ? 1'b0 : n35702_o;
  assign n35704_o = n35686_o[1209:908];
  assign n35705_o = n35686_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n35706_o = n35694_o ? 1'b0 : n35705_o;
  assign n35707_o = n35686_o[1211];
  assign n35708_o = {n35707_o, n35706_o, n35704_o, n35703_o, n35701_o, n35700_o, n35698_o, n35697_o, n35695_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35709_o = n35026_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35710_o = ~n35709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35711_o = n35026_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35712_o = ~n35711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35713_o = n35710_o & n35712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35714_o = n35710_o & n35711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35715_o = n35709_o & n35712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35716_o = n35709_o & n35711_o;
  assign n35717_o = n34551_o[301:0];
  assign n35718_o = n34551_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35719_o = n35713_o ? 1'b0 : n35718_o;
  assign n35720_o = n34551_o[604:303];
  assign n35721_o = n34551_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35722_o = n35714_o ? 1'b0 : n35721_o;
  assign n35723_o = n34551_o[907:606];
  assign n35724_o = n34551_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35725_o = n35715_o ? 1'b0 : n35724_o;
  assign n35726_o = n34551_o[1210:909];
  assign n35727_o = n34551_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n35728_o = n35716_o ? 1'b0 : n35727_o;
  assign n35729_o = {n35728_o, n35726_o, n35725_o, n35723_o, n35722_o, n35720_o, n35719_o, n35717_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35730_o = n35031_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35731_o = ~n35730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35732_o = n35031_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35733_o = ~n35732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35734_o = n35731_o & n35733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35735_o = n35731_o & n35732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35736_o = n35730_o & n35733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35737_o = n35730_o & n35732_o;
  assign n35738_o = n35729_o[300:0];
  assign n35739_o = n35729_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35740_o = n35734_o ? 1'b0 : n35739_o;
  assign n35741_o = n35729_o[603:302];
  assign n35742_o = n35729_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35743_o = n35735_o ? 1'b0 : n35742_o;
  assign n35744_o = n35729_o[906:605];
  assign n35745_o = n35729_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35746_o = n35736_o ? 1'b0 : n35745_o;
  assign n35747_o = n35729_o[1209:908];
  assign n35748_o = n35729_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35749_o = n35737_o ? 1'b0 : n35748_o;
  assign n35750_o = n35729_o[1211];
  assign n35751_o = {n35750_o, n35749_o, n35747_o, n35746_o, n35744_o, n35743_o, n35741_o, n35740_o, n35738_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:42  */
  assign n35752_o = n35097_o[172:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n35753_o = n35097_o[204:173];
  assign n35754_o = n35097_o[236:205];
  assign n35755_o = n35097_o[268:237];
  assign n35756_o = n35097_o[300:269];
  assign n35757_o = n35097_o[332:301];
  assign n35758_o = n35097_o[364:333];
  assign n35759_o = n35097_o[396:365];
  assign n35760_o = n35097_o[475:444];
  assign n35761_o = n35097_o[507:476];
  assign n35762_o = n35097_o[539:508];
  assign n35763_o = n35097_o[571:540];
  assign n35764_o = n35097_o[603:572];
  assign n35765_o = n35097_o[635:604];
  assign n35766_o = n35097_o[667:636];
  assign n35767_o = n35097_o[699:668];
  assign n35768_o = n35097_o[778:747];
  assign n35769_o = n35097_o[810:779];
  assign n35770_o = n35097_o[842:811];
  assign n35771_o = n35097_o[874:843];
  assign n35772_o = n35097_o[906:875];
  assign n35773_o = n35097_o[938:907];
  assign n35774_o = n35097_o[970:939];
  assign n35775_o = n35097_o[1002:971];
  assign n35776_o = n35097_o[1081:1050];
  assign n35777_o = n35097_o[1113:1082];
  assign n35778_o = n35097_o[1145:1114];
  assign n35779_o = n35097_o[1177:1146];
  assign n35780_o = n35097_o[1209:1178];
  assign n35781_o = n35097_o[1241:1210];
  assign n35782_o = n35097_o[1273:1242];
  assign n35783_o = n35097_o[1305:1274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35784_o = {n35086_o, n35094_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35785_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35785_o)
      2'b00: n35786_o <= n35752_o;
      2'b01: n35786_o <= n35753_o;
      2'b10: n35786_o <= n35754_o;
      2'b11: n35786_o <= n35755_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35787_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35787_o)
      2'b00: n35788_o <= n35756_o;
      2'b01: n35788_o <= n35757_o;
      2'b10: n35788_o <= n35758_o;
      2'b11: n35788_o <= n35759_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35789_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35789_o)
      2'b00: n35790_o <= n35760_o;
      2'b01: n35790_o <= n35761_o;
      2'b10: n35790_o <= n35762_o;
      2'b11: n35790_o <= n35763_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35791_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35791_o)
      2'b00: n35792_o <= n35764_o;
      2'b01: n35792_o <= n35765_o;
      2'b10: n35792_o <= n35766_o;
      2'b11: n35792_o <= n35767_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35793_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35793_o)
      2'b00: n35794_o <= n35768_o;
      2'b01: n35794_o <= n35769_o;
      2'b10: n35794_o <= n35770_o;
      2'b11: n35794_o <= n35771_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35795_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35795_o)
      2'b00: n35796_o <= n35772_o;
      2'b01: n35796_o <= n35773_o;
      2'b10: n35796_o <= n35774_o;
      2'b11: n35796_o <= n35775_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35797_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35797_o)
      2'b00: n35798_o <= n35776_o;
      2'b01: n35798_o <= n35777_o;
      2'b10: n35798_o <= n35778_o;
      2'b11: n35798_o <= n35779_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35799_o = n35784_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35799_o)
      2'b00: n35800_o <= n35780_o;
      2'b01: n35800_o <= n35781_o;
      2'b10: n35800_o <= n35782_o;
      2'b11: n35800_o <= n35783_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35801_o = n35784_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35801_o)
      2'b00: n35802_o <= n35786_o;
      2'b01: n35802_o <= n35788_o;
      2'b10: n35802_o <= n35790_o;
      2'b11: n35802_o <= n35792_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35803_o = n35784_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n35803_o)
      2'b00: n35804_o <= n35794_o;
      2'b01: n35804_o <= n35796_o;
      2'b10: n35804_o <= n35798_o;
      2'b11: n35804_o <= n35800_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35805_o = n35784_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35806_o = n35805_o ? n35804_o : n35802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:66  */
  assign n35807_o = n35111_o[172:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:42  */
  assign n35808_o = n35111_o[204:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n35809_o = n35111_o[236:205];
  assign n35810_o = n35111_o[268:237];
  assign n35811_o = n35111_o[300:269];
  assign n35812_o = n35111_o[332:301];
  assign n35813_o = n35111_o[364:333];
  assign n35814_o = n35111_o[396:365];
  assign n35815_o = n35111_o[475:444];
  assign n35816_o = n35111_o[507:476];
  assign n35817_o = n35111_o[539:508];
  assign n35818_o = n35111_o[571:540];
  assign n35819_o = n35111_o[603:572];
  assign n35820_o = n35111_o[635:604];
  assign n35821_o = n35111_o[667:636];
  assign n35822_o = n35111_o[699:668];
  assign n35823_o = n35111_o[778:747];
  assign n35824_o = n35111_o[810:779];
  assign n35825_o = n35111_o[842:811];
  assign n35826_o = n35111_o[874:843];
  assign n35827_o = n35111_o[906:875];
  assign n35828_o = n35111_o[938:907];
  assign n35829_o = n35111_o[970:939];
  assign n35830_o = n35111_o[1002:971];
  assign n35831_o = n35111_o[1081:1050];
  assign n35832_o = n35111_o[1113:1082];
  assign n35833_o = n35111_o[1145:1114];
  assign n35834_o = n35111_o[1177:1146];
  assign n35835_o = n35111_o[1209:1178];
  assign n35836_o = n35111_o[1241:1210];
  assign n35837_o = n35111_o[1273:1242];
  assign n35838_o = n35111_o[1305:1274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35839_o = {n35100_o, n35108_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35840_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35840_o)
      2'b00: n35841_o <= n35807_o;
      2'b01: n35841_o <= n35808_o;
      2'b10: n35841_o <= n35809_o;
      2'b11: n35841_o <= n35810_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35842_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35842_o)
      2'b00: n35843_o <= n35811_o;
      2'b01: n35843_o <= n35812_o;
      2'b10: n35843_o <= n35813_o;
      2'b11: n35843_o <= n35814_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35844_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35844_o)
      2'b00: n35845_o <= n35815_o;
      2'b01: n35845_o <= n35816_o;
      2'b10: n35845_o <= n35817_o;
      2'b11: n35845_o <= n35818_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35846_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35846_o)
      2'b00: n35847_o <= n35819_o;
      2'b01: n35847_o <= n35820_o;
      2'b10: n35847_o <= n35821_o;
      2'b11: n35847_o <= n35822_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35848_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35848_o)
      2'b00: n35849_o <= n35823_o;
      2'b01: n35849_o <= n35824_o;
      2'b10: n35849_o <= n35825_o;
      2'b11: n35849_o <= n35826_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35850_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35850_o)
      2'b00: n35851_o <= n35827_o;
      2'b01: n35851_o <= n35828_o;
      2'b10: n35851_o <= n35829_o;
      2'b11: n35851_o <= n35830_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35852_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35852_o)
      2'b00: n35853_o <= n35831_o;
      2'b01: n35853_o <= n35832_o;
      2'b10: n35853_o <= n35833_o;
      2'b11: n35853_o <= n35834_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35854_o = n35839_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35854_o)
      2'b00: n35855_o <= n35835_o;
      2'b01: n35855_o <= n35836_o;
      2'b10: n35855_o <= n35837_o;
      2'b11: n35855_o <= n35838_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35856_o = n35839_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35856_o)
      2'b00: n35857_o <= n35841_o;
      2'b01: n35857_o <= n35843_o;
      2'b10: n35857_o <= n35845_o;
      2'b11: n35857_o <= n35847_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35858_o = n35839_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n35858_o)
      2'b00: n35859_o <= n35849_o;
      2'b01: n35859_o <= n35851_o;
      2'b10: n35859_o <= n35853_o;
      2'b11: n35859_o <= n35855_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35860_o = n35839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35861_o = n35860_o ? n35859_o : n35857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:66  */
  assign n35862_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:42  */
  assign n35863_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n35864_o = cfg_i[146:98];
  assign n35865_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:70  */
  assign n35866_o = n35118_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:70  */
  always @*
    case (n35866_o)
      2'b00: n35867_o <= n35862_o;
      2'b01: n35867_o <= n35863_o;
      2'b10: n35867_o <= n35864_o;
      2'b11: n35867_o <= n35865_o;
    endcase
endmodule

module hibi_dma_trigger_4
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [3:0] trigger_i,
   input  [3:0] mask_i,
   output trigger_o,
   output start_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [1:0] n33721_o;
  wire n33724_o;
  wire n33725_o;
  wire n33726_o;
  wire n33727_o;
  wire n33729_o;
  wire n33730_o;
  wire n33731_o;
  wire n33732_o;
  wire n33734_o;
  wire n33735_o;
  wire n33736_o;
  wire n33737_o;
  wire n33738_o;
  wire n33739_o;
  wire n33740_o;
  wire n33741_o;
  wire [7:0] n33742_o;
  wire [3:0] n33743_o;
  wire n33744_o;
  wire n33747_o;
  wire [1:0] n33749_o;
  wire [2:0] n33753_o;
  wire [1:0] n33754_o;
  wire [1:0] n33755_o;
  wire n33756_o;
  wire n33757_o;
  wire [2:0] n33758_o;
  wire [2:0] n33759_o;
  wire [2:0] n33760_o;
  wire n33762_o;
  wire [2:0] n33765_o;
  wire [2:0] n33766_o;
  wire [2:0] n33767_o;
  wire n33769_o;
  wire [1:0] n33771_o;
  wire n33773_o;
  wire n33774_o;
  wire [4:0] n33778_o;
  wire [1:0] n33779_o;
  wire [4:0] n33780_o;
  wire [4:0] n33781_o;
  wire n33783_o;
  wire [3:0] n33784_o;
  wire [1:0] n33785_o;
  wire [1:0] n33786_o;
  reg [1:0] n33787_o;
  wire n33788_o;
  wire n33789_o;
  reg n33790_o;
  wire [4:0] n33791_o;
  reg [4:0] n33792_o;
  wire n33793_o;
  wire n33794_o;
  wire [7:0] n33795_o;
  wire n33799_o;
  wire [7:0] n33802_o;
  wire [7:0] n33808_o;
  reg [7:0] n33809_q;
  assign trigger_o = n33793_o;
  assign start_o = n33794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:61:10  */
  assign r = n33809_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:61:13  */
  assign rin = n33795_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:92:14  */
  assign n33721_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n33724_o = trigger_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n33725_o = mask_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:99:17  */
  assign n33726_o = r[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n33727_o = n33724_o ? n33725_o : n33726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n33729_o = trigger_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n33730_o = mask_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n33731_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n33732_o = n33729_o ? n33730_o : n33731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n33734_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n33735_o = mask_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:34:12  */
  assign n33736_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n33737_o = n33734_o ? n33735_o : n33736_o;
  assign n33738_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n33739_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n33740_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n33741_o = n33739_o ? n33740_o : n33738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n33742_o = {1'b0, n33727_o, n33732_o, n33737_o, n33741_o, 1'b0, n33721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:10  */
  assign n33743_o = n33742_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:17  */
  assign n33744_o = n33743_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:5  */
  assign n33747_o = n33744_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:18  */
  assign n33749_o = r[1:0];
  assign n33753_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:33  */
  assign n33754_o = n33753_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:98:27  */
  assign n33755_o = n33747_o ? n33754_o : 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:26  */
  assign n33756_o = n33753_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:98:27  */
  assign n33757_o = n33747_o ? n33756_o : 1'b0;
  assign n33758_o = {n33757_o, n33755_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n33759_o = {1'b0, n33721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:97:25  */
  assign n33760_o = start_i ? n33758_o : n33759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:97:7  */
  assign n33762_o = n33749_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  assign n33765_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:705:3  */
  assign n33766_o = {1'b0, n33721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:106:25  */
  assign n33767_o = n33747_o ? n33765_o : n33766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:106:7  */
  assign n33769_o = n33749_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:111:25  */
  assign n33771_o = busy_i ? 2'b11 : n33721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:111:7  */
  assign n33773_o = n33749_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:35  */
  assign n33774_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:553:3  */
  assign n33778_o = {1'b1, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:25  */
  assign n33779_o = n33774_o ? 2'b00 : n33721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  assign n33780_o = {1'b0, n33727_o, n33732_o, n33737_o, n33741_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:25  */
  assign n33781_o = n33774_o ? n33778_o : n33780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:7  */
  assign n33783_o = n33749_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:483:3  */
  assign n33784_o = {n33783_o, n33773_o, n33769_o, n33762_o};
  assign n33785_o = n33760_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  assign n33786_o = n33767_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n33784_o)
      4'b1000: n33787_o <= n33779_o;
      4'b0100: n33787_o <= n33771_o;
      4'b0010: n33787_o <= n33786_o;
      4'b0001: n33787_o <= n33785_o;
    endcase
  assign n33788_o = n33760_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  assign n33789_o = n33767_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n33784_o)
      4'b1000: n33790_o <= 1'b0;
      4'b0100: n33790_o <= 1'b0;
      4'b0010: n33790_o <= n33789_o;
      4'b0001: n33790_o <= n33788_o;
    endcase
  assign n33791_o = {1'b0, n33727_o, n33732_o, n33737_o, n33741_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n33784_o)
      4'b1000: n33792_o <= n33781_o;
      4'b0100: n33792_o <= n33791_o;
      4'b0010: n33792_o <= n33791_o;
      4'b0001: n33792_o <= n33791_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:127:20  */
  assign n33793_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:128:20  */
  assign n33794_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  assign n33795_o = {n33792_o, n33790_o, n33787_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:138:18  */
  assign n33799_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:142:9  */
  assign n33802_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  assign n33808_o = en_i ? n33802_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n33799_o)
    if (n33799_o)
      n33809_q <= 8'b00000000;
    else
      n33809_q <= n33808_o;
endmodule

module hibi_dma_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gif_req_i_addr,
   input  [21:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [3:0] logic2reg_i_hibi_dma_status,
   input  [15:0] logic2reg_i_hibi_dma_gpio,
   output [21:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [5:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [17:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [17:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [18:0] reg2logic_o_hibi_dma_cfg2,
   output [17:0] reg2logic_o_hibi_dma_mem_addr2,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr2,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask2,
   output [18:0] reg2logic_o_hibi_dma_cfg3,
   output [17:0] reg2logic_o_hibi_dma_mem_addr3,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr3,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask3,
   output [17:0] reg2logic_o_hibi_dma_gpio,
   output [17:0] reg2logic_o_hibi_dma_gpio_dir);
  wire [28:0] n32471_o;
  wire [21:0] n32473_o;
  wire n32474_o;
  wire [19:0] n32475_o;
  wire [2:0] n32477_o;
  wire [1:0] n32478_o;
  wire [5:0] n32479_o;
  wire [18:0] n32480_o;
  wire [17:0] n32481_o;
  wire [17:0] n32482_o;
  wire [5:0] n32483_o;
  wire [18:0] n32484_o;
  wire [17:0] n32485_o;
  wire [17:0] n32486_o;
  wire [5:0] n32487_o;
  wire [18:0] n32488_o;
  wire [17:0] n32489_o;
  wire [17:0] n32490_o;
  wire [5:0] n32491_o;
  wire [18:0] n32492_o;
  wire [17:0] n32493_o;
  wire [17:0] n32494_o;
  wire [5:0] n32495_o;
  wire [17:0] n32496_o;
  wire [17:0] n32497_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [15:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [3:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [15:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [3:0] hibi_dma_trigger_mask1;
  wire [16:0] hibi_dma_cfg2;
  wire [15:0] hibi_dma_mem_addr2;
  wire [15:0] hibi_dma_hibi_addr2;
  wire [3:0] hibi_dma_trigger_mask2;
  wire [16:0] hibi_dma_cfg3;
  wire [15:0] hibi_dma_mem_addr3;
  wire [15:0] hibi_dma_hibi_addr3;
  wire [3:0] hibi_dma_trigger_mask3;
  wire [15:0] hibi_dma_gpio_dir;
  wire n32499_o;
  wire [4:0] n32501_o;
  wire n32503_o;
  wire n32504_o;
  wire n32505_o;
  wire n32506_o;
  wire n32512_o;
  reg n32513_q;
  wire n32514_o;
  wire [4:0] n32515_o;
  wire n32517_o;
  wire n32518_o;
  wire n32520_o;
  wire [4:0] n32521_o;
  wire n32523_o;
  wire n32524_o;
  wire n32526_o;
  wire [4:0] n32527_o;
  wire n32529_o;
  wire n32530_o;
  wire n32532_o;
  wire [4:0] n32533_o;
  wire n32535_o;
  wire n32536_o;
  wire n32538_o;
  wire [4:0] n32539_o;
  wire n32541_o;
  wire n32542_o;
  wire n32544_o;
  wire [4:0] n32545_o;
  wire n32547_o;
  wire n32548_o;
  wire n32550_o;
  wire n32551_o;
  wire n32552_o;
  wire n32553_o;
  wire n32555_o;
  wire [4:0] n32557_o;
  wire n32559_o;
  wire n32560_o;
  wire n32561_o;
  wire [9:0] n32562_o;
  wire n32563_o;
  wire [4:0] n32564_o;
  wire n32565_o;
  wire [16:0] n32566_o;
  wire [16:0] n32572_o;
  reg [16:0] n32573_q;
  wire n32574_o;
  wire [4:0] n32575_o;
  wire n32577_o;
  wire n32578_o;
  wire n32580_o;
  wire [4:0] n32581_o;
  wire n32583_o;
  wire n32584_o;
  wire n32587_o;
  wire [4:0] n32589_o;
  wire n32591_o;
  wire n32592_o;
  wire n32593_o;
  wire [15:0] n32594_o;
  wire [15:0] n32600_o;
  reg [15:0] n32601_q;
  wire n32602_o;
  wire [4:0] n32603_o;
  wire n32605_o;
  wire n32606_o;
  wire n32608_o;
  wire [4:0] n32609_o;
  wire n32611_o;
  wire n32612_o;
  wire n32615_o;
  wire [4:0] n32617_o;
  wire n32619_o;
  wire n32620_o;
  wire n32621_o;
  wire [15:0] n32622_o;
  wire [15:0] n32628_o;
  reg [15:0] n32629_q;
  wire n32630_o;
  wire [4:0] n32631_o;
  wire n32633_o;
  wire n32634_o;
  wire n32636_o;
  wire [4:0] n32637_o;
  wire n32639_o;
  wire n32640_o;
  wire n32643_o;
  wire [4:0] n32645_o;
  wire n32647_o;
  wire n32648_o;
  wire n32649_o;
  wire [3:0] n32650_o;
  wire [3:0] n32656_o;
  reg [3:0] n32657_q;
  wire n32658_o;
  wire [4:0] n32659_o;
  wire n32661_o;
  wire n32662_o;
  wire n32664_o;
  wire [4:0] n32665_o;
  wire n32667_o;
  wire n32668_o;
  wire n32671_o;
  wire [4:0] n32673_o;
  wire n32675_o;
  wire n32676_o;
  wire n32677_o;
  wire [9:0] n32678_o;
  wire n32679_o;
  wire [4:0] n32680_o;
  wire n32681_o;
  wire [16:0] n32682_o;
  wire [16:0] n32688_o;
  reg [16:0] n32689_q;
  wire n32690_o;
  wire [4:0] n32691_o;
  wire n32693_o;
  wire n32694_o;
  wire n32696_o;
  wire [4:0] n32697_o;
  wire n32699_o;
  wire n32700_o;
  wire n32703_o;
  wire [4:0] n32705_o;
  wire n32707_o;
  wire n32708_o;
  wire n32709_o;
  wire [15:0] n32710_o;
  wire [15:0] n32716_o;
  reg [15:0] n32717_q;
  wire n32718_o;
  wire [4:0] n32719_o;
  wire n32721_o;
  wire n32722_o;
  wire n32724_o;
  wire [4:0] n32725_o;
  wire n32727_o;
  wire n32728_o;
  wire n32731_o;
  wire [4:0] n32733_o;
  wire n32735_o;
  wire n32736_o;
  wire n32737_o;
  wire [15:0] n32738_o;
  wire [15:0] n32744_o;
  reg [15:0] n32745_q;
  wire n32746_o;
  wire [4:0] n32747_o;
  wire n32749_o;
  wire n32750_o;
  wire n32752_o;
  wire [4:0] n32753_o;
  wire n32755_o;
  wire n32756_o;
  wire n32759_o;
  wire [4:0] n32761_o;
  wire n32763_o;
  wire n32764_o;
  wire n32765_o;
  wire [3:0] n32766_o;
  wire [3:0] n32772_o;
  reg [3:0] n32773_q;
  wire n32774_o;
  wire [4:0] n32775_o;
  wire n32777_o;
  wire n32778_o;
  wire n32780_o;
  wire [4:0] n32781_o;
  wire n32783_o;
  wire n32784_o;
  wire n32787_o;
  wire [4:0] n32789_o;
  wire n32791_o;
  wire n32792_o;
  wire n32793_o;
  wire [9:0] n32794_o;
  wire n32795_o;
  wire [4:0] n32796_o;
  wire n32797_o;
  wire [16:0] n32798_o;
  wire [16:0] n32804_o;
  reg [16:0] n32805_q;
  wire n32806_o;
  wire [4:0] n32807_o;
  wire n32809_o;
  wire n32810_o;
  wire n32812_o;
  wire [4:0] n32813_o;
  wire n32815_o;
  wire n32816_o;
  wire n32819_o;
  wire [4:0] n32821_o;
  wire n32823_o;
  wire n32824_o;
  wire n32825_o;
  wire [15:0] n32826_o;
  wire [15:0] n32832_o;
  reg [15:0] n32833_q;
  wire n32834_o;
  wire [4:0] n32835_o;
  wire n32837_o;
  wire n32838_o;
  wire n32840_o;
  wire [4:0] n32841_o;
  wire n32843_o;
  wire n32844_o;
  wire n32847_o;
  wire [4:0] n32849_o;
  wire n32851_o;
  wire n32852_o;
  wire n32853_o;
  wire [15:0] n32854_o;
  wire [15:0] n32860_o;
  reg [15:0] n32861_q;
  wire n32862_o;
  wire [4:0] n32863_o;
  wire n32865_o;
  wire n32866_o;
  wire n32868_o;
  wire [4:0] n32869_o;
  wire n32871_o;
  wire n32872_o;
  wire n32875_o;
  wire [4:0] n32877_o;
  wire n32879_o;
  wire n32880_o;
  wire n32881_o;
  wire [3:0] n32882_o;
  wire [3:0] n32888_o;
  reg [3:0] n32889_q;
  wire n32890_o;
  wire [4:0] n32891_o;
  wire n32893_o;
  wire n32894_o;
  wire n32896_o;
  wire [4:0] n32897_o;
  wire n32899_o;
  wire n32900_o;
  wire n32903_o;
  wire [4:0] n32905_o;
  wire n32907_o;
  wire n32908_o;
  wire n32909_o;
  wire [9:0] n32910_o;
  wire n32911_o;
  wire [4:0] n32912_o;
  wire n32913_o;
  wire [16:0] n32914_o;
  wire [16:0] n32920_o;
  reg [16:0] n32921_q;
  wire n32922_o;
  wire [4:0] n32923_o;
  wire n32925_o;
  wire n32926_o;
  wire n32928_o;
  wire [4:0] n32929_o;
  wire n32931_o;
  wire n32932_o;
  wire n32935_o;
  wire [4:0] n32937_o;
  wire n32939_o;
  wire n32940_o;
  wire n32941_o;
  wire [15:0] n32942_o;
  wire [15:0] n32948_o;
  reg [15:0] n32949_q;
  wire n32950_o;
  wire [4:0] n32951_o;
  wire n32953_o;
  wire n32954_o;
  wire n32956_o;
  wire [4:0] n32957_o;
  wire n32959_o;
  wire n32960_o;
  wire n32963_o;
  wire [4:0] n32965_o;
  wire n32967_o;
  wire n32968_o;
  wire n32969_o;
  wire [15:0] n32970_o;
  wire [15:0] n32976_o;
  reg [15:0] n32977_q;
  wire n32978_o;
  wire [4:0] n32979_o;
  wire n32981_o;
  wire n32982_o;
  wire n32984_o;
  wire [4:0] n32985_o;
  wire n32987_o;
  wire n32988_o;
  wire n32991_o;
  wire [4:0] n32993_o;
  wire n32995_o;
  wire n32996_o;
  wire n32997_o;
  wire [3:0] n32998_o;
  wire [3:0] n33004_o;
  reg [3:0] n33005_q;
  wire n33006_o;
  wire [4:0] n33007_o;
  wire n33009_o;
  wire n33010_o;
  wire n33012_o;
  wire [4:0] n33013_o;
  wire n33015_o;
  wire n33016_o;
  wire n33018_o;
  wire [4:0] n33019_o;
  wire n33021_o;
  wire n33022_o;
  wire n33024_o;
  wire [4:0] n33025_o;
  wire n33027_o;
  wire n33028_o;
  wire n33030_o;
  wire n33031_o;
  wire n33032_o;
  wire n33033_o;
  wire n33034_o;
  wire n33035_o;
  wire n33036_o;
  wire n33037_o;
  wire n33038_o;
  wire n33039_o;
  wire n33040_o;
  wire n33041_o;
  wire n33042_o;
  wire n33043_o;
  wire n33044_o;
  wire n33045_o;
  wire n33047_o;
  wire [4:0] n33049_o;
  wire n33051_o;
  wire n33052_o;
  wire n33053_o;
  wire n33054_o;
  wire n33055_o;
  wire n33056_o;
  wire n33057_o;
  wire n33058_o;
  wire n33059_o;
  wire n33060_o;
  wire n33061_o;
  wire n33062_o;
  wire n33063_o;
  wire n33064_o;
  wire n33065_o;
  wire n33066_o;
  wire n33067_o;
  wire n33068_o;
  wire n33069_o;
  wire [15:0] n33070_o;
  wire [15:0] n33076_o;
  reg [15:0] n33077_q;
  wire n33078_o;
  wire [4:0] n33079_o;
  wire n33081_o;
  wire n33082_o;
  wire n33084_o;
  wire [4:0] n33085_o;
  wire n33087_o;
  wire n33088_o;
  wire n33091_o;
  wire n33095_o;
  wire n33096_o;
  wire n33097_o;
  wire n33098_o;
  wire [4:0] n33099_o;
  localparam [21:0] n33100_o = 22'b0000000000000000000000;
  wire n33101_o;
  wire [20:0] n33102_o;
  wire n33104_o;
  localparam [21:0] n33105_o = 22'b0000000000000000000000;
  wire [3:0] n33106_o;
  wire [3:0] n33107_o;
  wire n33108_o;
  wire [3:0] n33110_o;
  wire [3:0] n33111_o;
  wire n33112_o;
  wire [3:0] n33114_o;
  wire [3:0] n33115_o;
  wire n33116_o;
  wire [3:0] n33118_o;
  wire [3:0] n33119_o;
  wire n33120_o;
  wire [17:0] n33121_o;
  wire n33123_o;
  localparam [21:0] n33124_o = 22'b0000000000000000000000;
  wire [17:0] n33132_o;
  wire n33134_o;
  localparam [21:0] n33135_o = 22'b0000000000000000000000;
  wire [9:0] n33136_o;
  wire n33138_o;
  wire [4:0] n33140_o;
  wire [4:0] n33141_o;
  wire n33143_o;
  wire n33145_o;
  localparam [21:0] n33146_o = 22'b0000000000000000000000;
  wire [15:0] n33147_o;
  wire [5:0] n33148_o;
  wire n33150_o;
  localparam [21:0] n33151_o = 22'b0000000000000000000000;
  wire [15:0] n33152_o;
  wire [5:0] n33153_o;
  wire n33155_o;
  localparam [21:0] n33156_o = 22'b0000000000000000000000;
  wire [3:0] n33157_o;
  wire [17:0] n33158_o;
  wire n33160_o;
  localparam [21:0] n33161_o = 22'b0000000000000000000000;
  wire [9:0] n33162_o;
  wire n33164_o;
  wire [4:0] n33166_o;
  wire [4:0] n33167_o;
  wire n33169_o;
  wire n33171_o;
  localparam [21:0] n33172_o = 22'b0000000000000000000000;
  wire [15:0] n33173_o;
  wire [5:0] n33174_o;
  wire n33176_o;
  localparam [21:0] n33177_o = 22'b0000000000000000000000;
  wire [15:0] n33178_o;
  wire [5:0] n33179_o;
  wire n33181_o;
  localparam [21:0] n33182_o = 22'b0000000000000000000000;
  wire [3:0] n33183_o;
  wire [17:0] n33184_o;
  wire n33186_o;
  localparam [21:0] n33187_o = 22'b0000000000000000000000;
  wire [9:0] n33188_o;
  wire n33190_o;
  wire [4:0] n33192_o;
  wire [4:0] n33193_o;
  wire n33195_o;
  wire n33197_o;
  localparam [21:0] n33198_o = 22'b0000000000000000000000;
  wire [15:0] n33199_o;
  wire [5:0] n33200_o;
  wire n33202_o;
  localparam [21:0] n33203_o = 22'b0000000000000000000000;
  wire [15:0] n33204_o;
  wire [5:0] n33205_o;
  wire n33207_o;
  localparam [21:0] n33208_o = 22'b0000000000000000000000;
  wire [3:0] n33209_o;
  wire [17:0] n33210_o;
  wire n33212_o;
  localparam [21:0] n33213_o = 22'b0000000000000000000000;
  wire [9:0] n33214_o;
  wire n33216_o;
  wire [4:0] n33218_o;
  wire [4:0] n33219_o;
  wire n33221_o;
  wire n33223_o;
  localparam [21:0] n33224_o = 22'b0000000000000000000000;
  wire [15:0] n33225_o;
  wire [5:0] n33226_o;
  wire n33228_o;
  localparam [21:0] n33229_o = 22'b0000000000000000000000;
  wire [15:0] n33230_o;
  wire [5:0] n33231_o;
  wire n33233_o;
  localparam [21:0] n33234_o = 22'b0000000000000000000000;
  wire [3:0] n33235_o;
  wire [17:0] n33236_o;
  wire n33238_o;
  localparam [21:0] n33239_o = 22'b0000000000000000000000;
  wire [15:0] n33240_o;
  wire [15:0] n33241_o;
  wire n33242_o;
  wire [15:0] n33244_o;
  wire [15:0] n33245_o;
  wire n33246_o;
  wire [15:0] n33248_o;
  wire [15:0] n33249_o;
  wire n33250_o;
  wire [15:0] n33252_o;
  wire [15:0] n33253_o;
  wire n33254_o;
  wire [15:0] n33256_o;
  wire [15:0] n33257_o;
  wire n33258_o;
  wire [15:0] n33260_o;
  wire [15:0] n33261_o;
  wire n33262_o;
  wire [15:0] n33264_o;
  wire [15:0] n33265_o;
  wire n33266_o;
  wire [15:0] n33268_o;
  wire [15:0] n33269_o;
  wire n33270_o;
  wire [15:0] n33272_o;
  wire [15:0] n33273_o;
  wire n33274_o;
  wire [15:0] n33276_o;
  wire [15:0] n33277_o;
  wire n33278_o;
  wire [15:0] n33280_o;
  wire [15:0] n33281_o;
  wire n33282_o;
  wire [15:0] n33284_o;
  wire [15:0] n33285_o;
  wire n33286_o;
  wire [15:0] n33288_o;
  wire [15:0] n33289_o;
  wire n33290_o;
  wire [15:0] n33292_o;
  wire [15:0] n33293_o;
  wire n33294_o;
  wire [15:0] n33296_o;
  wire [15:0] n33297_o;
  wire n33298_o;
  wire [15:0] n33300_o;
  wire [15:0] n33301_o;
  wire n33302_o;
  wire [5:0] n33303_o;
  wire n33305_o;
  localparam [21:0] n33306_o = 22'b0000000000000000000000;
  wire n33307_o;
  wire n33309_o;
  wire n33311_o;
  wire n33313_o;
  wire n33315_o;
  wire n33317_o;
  wire n33319_o;
  wire n33321_o;
  wire n33323_o;
  wire n33325_o;
  wire n33327_o;
  wire n33329_o;
  wire n33331_o;
  wire n33333_o;
  wire n33335_o;
  wire n33337_o;
  wire [5:0] n33338_o;
  wire n33340_o;
  localparam [21:0] n33341_o = 22'b0000000000000000000000;
  wire [20:0] n33342_o;
  wire n33343_o;
  wire n33344_o;
  wire n33345_o;
  wire n33346_o;
  wire n33347_o;
  wire n33348_o;
  wire n33349_o;
  wire n33350_o;
  wire n33351_o;
  wire n33352_o;
  wire n33353_o;
  wire n33354_o;
  wire n33355_o;
  wire n33356_o;
  wire n33357_o;
  wire n33358_o;
  wire n33359_o;
  reg n33360_o;
  wire n33361_o;
  wire n33362_o;
  wire n33363_o;
  wire n33364_o;
  wire n33365_o;
  wire n33366_o;
  wire n33367_o;
  wire n33368_o;
  wire n33369_o;
  wire n33370_o;
  wire n33371_o;
  wire n33372_o;
  wire n33373_o;
  wire n33374_o;
  wire n33375_o;
  wire n33376_o;
  wire n33377_o;
  wire n33378_o;
  reg n33379_o;
  wire n33380_o;
  wire n33381_o;
  wire n33382_o;
  wire n33383_o;
  wire n33384_o;
  wire n33385_o;
  wire n33386_o;
  wire n33387_o;
  wire n33388_o;
  wire n33389_o;
  wire n33390_o;
  wire n33391_o;
  wire n33392_o;
  wire n33393_o;
  wire n33394_o;
  wire n33395_o;
  wire n33396_o;
  wire n33397_o;
  reg n33398_o;
  wire n33399_o;
  wire n33400_o;
  wire n33401_o;
  wire n33402_o;
  wire n33403_o;
  wire n33404_o;
  wire n33405_o;
  wire n33406_o;
  wire n33407_o;
  wire n33408_o;
  wire n33409_o;
  wire n33410_o;
  wire n33411_o;
  wire n33412_o;
  wire n33413_o;
  wire n33414_o;
  wire n33415_o;
  wire n33416_o;
  reg n33417_o;
  wire n33418_o;
  wire n33419_o;
  wire n33420_o;
  wire n33421_o;
  wire n33422_o;
  wire n33423_o;
  wire n33424_o;
  wire n33425_o;
  wire n33426_o;
  wire n33427_o;
  wire n33428_o;
  wire n33429_o;
  wire n33430_o;
  wire n33431_o;
  wire n33432_o;
  wire n33433_o;
  wire n33434_o;
  wire n33435_o;
  wire n33436_o;
  wire n33437_o;
  reg n33438_o;
  wire n33439_o;
  wire n33440_o;
  wire n33441_o;
  wire n33442_o;
  wire n33443_o;
  wire n33444_o;
  wire n33445_o;
  wire n33446_o;
  wire n33447_o;
  wire n33448_o;
  wire n33449_o;
  wire n33450_o;
  wire n33451_o;
  wire n33452_o;
  wire n33453_o;
  wire n33454_o;
  wire n33455_o;
  wire n33456_o;
  wire n33457_o;
  wire n33458_o;
  reg n33459_o;
  wire n33460_o;
  wire n33461_o;
  wire n33462_o;
  wire n33463_o;
  wire n33464_o;
  wire n33465_o;
  wire n33466_o;
  wire n33467_o;
  wire n33468_o;
  wire n33469_o;
  wire n33470_o;
  wire n33471_o;
  wire n33472_o;
  wire n33473_o;
  wire n33474_o;
  wire n33475_o;
  wire n33476_o;
  wire n33477_o;
  wire n33478_o;
  wire n33479_o;
  reg n33480_o;
  wire n33481_o;
  wire n33482_o;
  wire n33483_o;
  wire n33484_o;
  wire n33485_o;
  wire n33486_o;
  wire n33487_o;
  wire n33488_o;
  wire n33489_o;
  wire n33490_o;
  wire n33491_o;
  wire n33492_o;
  wire n33493_o;
  wire n33494_o;
  wire n33495_o;
  wire n33496_o;
  wire n33497_o;
  wire n33498_o;
  wire n33499_o;
  wire n33500_o;
  reg n33501_o;
  wire n33502_o;
  wire n33503_o;
  wire n33504_o;
  wire n33505_o;
  wire n33506_o;
  wire n33507_o;
  wire n33508_o;
  wire n33509_o;
  wire n33510_o;
  wire n33511_o;
  wire n33512_o;
  wire n33513_o;
  wire n33514_o;
  wire n33515_o;
  wire n33516_o;
  wire n33517_o;
  wire n33518_o;
  wire n33519_o;
  wire n33520_o;
  wire n33521_o;
  reg n33522_o;
  wire n33523_o;
  wire n33524_o;
  wire n33525_o;
  wire n33526_o;
  wire n33527_o;
  wire n33528_o;
  wire n33529_o;
  wire n33530_o;
  wire n33531_o;
  wire n33532_o;
  wire n33533_o;
  wire n33534_o;
  wire n33535_o;
  wire n33536_o;
  wire n33537_o;
  wire n33538_o;
  wire n33539_o;
  wire n33540_o;
  wire n33541_o;
  wire n33542_o;
  reg n33543_o;
  wire n33544_o;
  wire n33545_o;
  wire n33546_o;
  wire n33547_o;
  wire n33548_o;
  wire n33549_o;
  wire n33550_o;
  wire n33551_o;
  wire n33552_o;
  wire n33553_o;
  wire n33554_o;
  wire n33555_o;
  wire n33556_o;
  wire n33557_o;
  wire n33558_o;
  wire n33559_o;
  wire n33560_o;
  wire n33561_o;
  wire n33562_o;
  wire n33563_o;
  reg n33564_o;
  wire n33565_o;
  wire n33566_o;
  wire n33567_o;
  wire n33568_o;
  wire n33569_o;
  wire n33570_o;
  wire n33571_o;
  wire n33572_o;
  wire n33573_o;
  wire n33574_o;
  wire n33575_o;
  wire n33576_o;
  wire n33577_o;
  wire n33578_o;
  wire n33579_o;
  wire n33580_o;
  wire n33581_o;
  wire n33582_o;
  wire n33583_o;
  wire n33584_o;
  reg n33585_o;
  wire n33586_o;
  wire n33587_o;
  wire n33588_o;
  wire n33589_o;
  wire n33590_o;
  wire n33591_o;
  wire n33592_o;
  wire n33593_o;
  wire n33594_o;
  wire n33595_o;
  wire n33596_o;
  wire n33597_o;
  wire n33598_o;
  wire n33599_o;
  wire n33600_o;
  wire n33601_o;
  wire n33602_o;
  wire n33603_o;
  wire n33604_o;
  wire n33605_o;
  reg n33606_o;
  wire n33607_o;
  wire n33608_o;
  wire n33609_o;
  wire n33610_o;
  wire n33611_o;
  wire n33612_o;
  wire n33613_o;
  wire n33614_o;
  wire n33615_o;
  wire n33616_o;
  wire n33617_o;
  wire n33618_o;
  wire n33619_o;
  wire n33620_o;
  wire n33621_o;
  wire n33622_o;
  wire n33623_o;
  wire n33624_o;
  wire n33625_o;
  wire n33626_o;
  reg n33627_o;
  wire n33628_o;
  wire n33629_o;
  wire n33630_o;
  wire n33631_o;
  wire n33632_o;
  wire n33633_o;
  wire n33634_o;
  wire n33635_o;
  wire n33636_o;
  wire n33637_o;
  wire n33638_o;
  wire n33639_o;
  wire n33640_o;
  wire n33641_o;
  wire n33642_o;
  wire n33643_o;
  wire n33644_o;
  wire n33645_o;
  wire n33646_o;
  wire n33647_o;
  reg n33648_o;
  wire n33649_o;
  wire n33650_o;
  wire n33651_o;
  wire n33652_o;
  wire n33653_o;
  wire n33654_o;
  wire n33655_o;
  wire n33656_o;
  wire n33657_o;
  wire n33658_o;
  wire n33659_o;
  wire n33660_o;
  wire n33661_o;
  wire n33662_o;
  wire n33663_o;
  wire n33664_o;
  reg n33665_o;
  wire [4:0] n33666_o;
  wire [4:0] n33667_o;
  wire [4:0] n33668_o;
  wire [4:0] n33669_o;
  wire [4:0] n33670_o;
  wire [4:0] n33671_o;
  wire [4:0] n33672_o;
  wire [4:0] n33673_o;
  wire [4:0] n33674_o;
  wire [4:0] n33675_o;
  wire [4:0] n33676_o;
  wire [4:0] n33677_o;
  wire [4:0] n33678_o;
  wire [4:0] n33679_o;
  wire [4:0] n33680_o;
  wire [4:0] n33681_o;
  wire [4:0] n33682_o;
  wire [4:0] n33683_o;
  reg [4:0] n33684_o;
  wire n33685_o;
  wire n33686_o;
  wire n33687_o;
  wire n33688_o;
  wire n33689_o;
  wire n33690_o;
  wire n33691_o;
  wire n33692_o;
  wire n33693_o;
  wire n33694_o;
  wire n33695_o;
  wire n33696_o;
  wire n33697_o;
  wire n33698_o;
  wire n33699_o;
  wire n33700_o;
  wire n33701_o;
  wire n33702_o;
  reg n33703_o;
  wire [21:0] n33704_o;
  wire [21:0] n33705_o;
  wire [21:0] n33706_o;
  wire [22:0] n33707_o;
  wire [22:0] n33709_o;
  reg [22:0] n33712_q;
  wire [290:0] n33713_o;
  assign gif_rsp_o_rdata = n32473_o;
  assign gif_rsp_o_ack = n32474_o;
  assign reg2logic_o_hibi_dma_ctrl = n32477_o;
  assign reg2logic_o_hibi_dma_status = n32478_o;
  assign reg2logic_o_hibi_dma_trigger = n32479_o;
  assign reg2logic_o_hibi_dma_cfg0 = n32480_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n32481_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n32482_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n32483_o;
  assign reg2logic_o_hibi_dma_cfg1 = n32484_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n32485_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n32486_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n32487_o;
  assign reg2logic_o_hibi_dma_cfg2 = n32488_o;
  assign reg2logic_o_hibi_dma_mem_addr2 = n32489_o;
  assign reg2logic_o_hibi_dma_hibi_addr2 = n32490_o;
  assign reg2logic_o_hibi_dma_trigger_mask2 = n32491_o;
  assign reg2logic_o_hibi_dma_cfg3 = n32492_o;
  assign reg2logic_o_hibi_dma_mem_addr3 = n32493_o;
  assign reg2logic_o_hibi_dma_hibi_addr3 = n32494_o;
  assign reg2logic_o_hibi_dma_trigger_mask3 = n32495_o;
  assign reg2logic_o_hibi_dma_gpio = n32496_o;
  assign reg2logic_o_hibi_dma_gpio_dir = n32497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32471_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32473_o = n33712_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:177:14  */
  assign n32474_o = n33712_q[22];
  assign n32475_o = {logic2reg_i_hibi_dma_gpio, logic2reg_i_hibi_dma_status};
  assign n32477_o = n33713_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:175:14  */
  assign n32478_o = n33713_o[4:3];
  assign n32479_o = n33713_o[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n32480_o = n33713_o[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n32481_o = n33713_o[47:30];
  assign n32482_o = n33713_o[65:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n32483_o = n33713_o[71:66];
  assign n32484_o = n33713_o[90:72];
  assign n32485_o = n33713_o[108:91];
  assign n32486_o = n33713_o[126:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n32487_o = n33713_o[132:127];
  assign n32488_o = n33713_o[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32489_o = n33713_o[169:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32490_o = n33713_o[187:170];
  assign n32491_o = n33713_o[193:188];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32492_o = n33713_o[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:36  */
  assign n32493_o = n33713_o[230:213];
  assign n32494_o = n33713_o[248:231];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:36  */
  assign n32495_o = n33713_o[254:249];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:25  */
  assign n32496_o = n33713_o[272:255];
  assign n32497_o = n33713_o[290:273];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n32513_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n32573_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n32601_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n32629_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n32657_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n32689_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n32717_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n32745_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n32773_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:65:10  */
  assign hibi_dma_cfg2 = n32805_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:66:10  */
  assign hibi_dma_mem_addr2 = n32833_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:67:10  */
  assign hibi_dma_hibi_addr2 = n32861_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:68:10  */
  assign hibi_dma_trigger_mask2 = n32889_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:69:10  */
  assign hibi_dma_cfg3 = n32921_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:70:10  */
  assign hibi_dma_mem_addr3 = n32949_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:71:10  */
  assign hibi_dma_hibi_addr3 = n32977_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:72:10  */
  assign hibi_dma_trigger_mask3 = n33005_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:73:10  */
  assign hibi_dma_gpio_dir = n33077_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:84:18  */
  assign n32499_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:20  */
  assign n32501_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:25  */
  assign n32503_o = n32501_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:73  */
  assign n32504_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:59  */
  assign n32505_o = n32503_o & n32504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:88:44  */
  assign n32506_o = n32471_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:86:5  */
  assign n32512_o = n32505_o ? n32506_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:86:5  */
  always @(posedge clk_i or posedge n32499_o)
    if (n32499_o)
      n32513_q <= 1'b0;
    else
      n32513_q <= n32512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:47  */
  assign n32514_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:65  */
  assign n32515_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:70  */
  assign n32517_o = n32515_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:50  */
  assign n32518_o = n32517_o ? n32514_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:47  */
  assign n32520_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:65  */
  assign n32521_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:70  */
  assign n32523_o = n32521_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:50  */
  assign n32524_o = n32523_o ? n32520_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:49  */
  assign n32526_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:67  */
  assign n32527_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:72  */
  assign n32529_o = n32527_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:52  */
  assign n32530_o = n32529_o ? n32526_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:49  */
  assign n32532_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:67  */
  assign n32533_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:72  */
  assign n32535_o = n32533_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:52  */
  assign n32536_o = n32535_o ? n32532_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:50  */
  assign n32538_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:68  */
  assign n32539_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:73  */
  assign n32541_o = n32539_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:53  */
  assign n32542_o = n32541_o ? n32538_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:50  */
  assign n32544_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:68  */
  assign n32545_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:73  */
  assign n32547_o = n32545_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:53  */
  assign n32548_o = n32547_o ? n32544_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:124:60  */
  assign n32550_o = n32471_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:125:60  */
  assign n32551_o = n32471_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:126:60  */
  assign n32552_o = n32471_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:127:60  */
  assign n32553_o = n32471_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:137:18  */
  assign n32555_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:20  */
  assign n32557_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:25  */
  assign n32559_o = n32557_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:73  */
  assign n32560_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:59  */
  assign n32561_o = n32559_o & n32560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:141:47  */
  assign n32562_o = n32471_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:142:51  */
  assign n32563_o = n32471_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:143:50  */
  assign n32564_o = n32471_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:144:52  */
  assign n32565_o = n32471_o[26];
  assign n32566_o = {n32565_o, n32564_o, n32563_o, n32562_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:139:5  */
  assign n32572_o = n32561_o ? n32566_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:139:5  */
  always @(posedge clk_i or posedge n32555_o)
    if (n32555_o)
      n32573_q <= 17'b00001010000000000;
    else
      n32573_q <= n32572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:47  */
  assign n32574_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:65  */
  assign n32575_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:70  */
  assign n32577_o = n32575_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:50  */
  assign n32578_o = n32577_o ? n32574_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:47  */
  assign n32580_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:65  */
  assign n32581_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:70  */
  assign n32583_o = n32581_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:50  */
  assign n32584_o = n32583_o ? n32580_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:184:18  */
  assign n32587_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:20  */
  assign n32589_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:25  */
  assign n32591_o = n32589_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:78  */
  assign n32592_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:64  */
  assign n32593_o = n32591_o & n32592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:188:51  */
  assign n32594_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:186:5  */
  assign n32600_o = n32593_o ? n32594_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:186:5  */
  always @(posedge clk_i or posedge n32587_o)
    if (n32587_o)
      n32601_q <= 16'b0000000000000000;
    else
      n32601_q <= n32600_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:52  */
  assign n32602_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:70  */
  assign n32603_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:75  */
  assign n32605_o = n32603_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:55  */
  assign n32606_o = n32605_o ? n32602_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:52  */
  assign n32608_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:70  */
  assign n32609_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:75  */
  assign n32611_o = n32609_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:55  */
  assign n32612_o = n32611_o ? n32608_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:219:18  */
  assign n32615_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:20  */
  assign n32617_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:25  */
  assign n32619_o = n32617_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:79  */
  assign n32620_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:65  */
  assign n32621_o = n32619_o & n32620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:223:52  */
  assign n32622_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:221:5  */
  assign n32628_o = n32621_o ? n32622_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:221:5  */
  always @(posedge clk_i or posedge n32615_o)
    if (n32615_o)
      n32629_q <= 16'b0000000000000000;
    else
      n32629_q <= n32628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:53  */
  assign n32630_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:71  */
  assign n32631_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:76  */
  assign n32633_o = n32631_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:56  */
  assign n32634_o = n32633_o ? n32630_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:53  */
  assign n32636_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:71  */
  assign n32637_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:76  */
  assign n32639_o = n32637_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:56  */
  assign n32640_o = n32639_o ? n32636_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:254:18  */
  assign n32643_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:20  */
  assign n32645_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:25  */
  assign n32647_o = n32645_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:82  */
  assign n32648_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:68  */
  assign n32649_o = n32647_o & n32648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:258:55  */
  assign n32650_o = n32471_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:256:5  */
  assign n32656_o = n32649_o ? n32650_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:256:5  */
  always @(posedge clk_i or posedge n32643_o)
    if (n32643_o)
      n32657_q <= 4'b0000;
    else
      n32657_q <= n32656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:56  */
  assign n32658_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:74  */
  assign n32659_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:79  */
  assign n32661_o = n32659_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:59  */
  assign n32662_o = n32661_o ? n32658_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:56  */
  assign n32664_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:74  */
  assign n32665_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:79  */
  assign n32667_o = n32665_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:59  */
  assign n32668_o = n32667_o ? n32664_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:289:18  */
  assign n32671_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:20  */
  assign n32673_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:25  */
  assign n32675_o = n32673_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:73  */
  assign n32676_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:59  */
  assign n32677_o = n32675_o & n32676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:293:47  */
  assign n32678_o = n32471_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:294:51  */
  assign n32679_o = n32471_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:295:50  */
  assign n32680_o = n32471_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:296:52  */
  assign n32681_o = n32471_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n32682_o = {n32681_o, n32680_o, n32679_o, n32678_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:291:5  */
  assign n32688_o = n32677_o ? n32682_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:291:5  */
  always @(posedge clk_i or posedge n32671_o)
    if (n32671_o)
      n32689_q <= 17'b00001010000000000;
    else
      n32689_q <= n32688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:47  */
  assign n32690_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:65  */
  assign n32691_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:70  */
  assign n32693_o = n32691_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:50  */
  assign n32694_o = n32693_o ? n32690_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:47  */
  assign n32696_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:65  */
  assign n32697_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:70  */
  assign n32699_o = n32697_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:50  */
  assign n32700_o = n32699_o ? n32696_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:336:18  */
  assign n32703_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:20  */
  assign n32705_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:25  */
  assign n32707_o = n32705_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:78  */
  assign n32708_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:64  */
  assign n32709_o = n32707_o & n32708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:340:51  */
  assign n32710_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  assign n32716_o = n32709_o ? n32710_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  always @(posedge clk_i or posedge n32703_o)
    if (n32703_o)
      n32717_q <= 16'b0000000000000000;
    else
      n32717_q <= n32716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:52  */
  assign n32718_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:70  */
  assign n32719_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:75  */
  assign n32721_o = n32719_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:55  */
  assign n32722_o = n32721_o ? n32718_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:52  */
  assign n32724_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:70  */
  assign n32725_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:75  */
  assign n32727_o = n32725_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:55  */
  assign n32728_o = n32727_o ? n32724_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:371:18  */
  assign n32731_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:20  */
  assign n32733_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:25  */
  assign n32735_o = n32733_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:79  */
  assign n32736_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:65  */
  assign n32737_o = n32735_o & n32736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:375:52  */
  assign n32738_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:373:5  */
  assign n32744_o = n32737_o ? n32738_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:373:5  */
  always @(posedge clk_i or posedge n32731_o)
    if (n32731_o)
      n32745_q <= 16'b0000000000000000;
    else
      n32745_q <= n32744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:53  */
  assign n32746_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:71  */
  assign n32747_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:76  */
  assign n32749_o = n32747_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:56  */
  assign n32750_o = n32749_o ? n32746_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:53  */
  assign n32752_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:71  */
  assign n32753_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:76  */
  assign n32755_o = n32753_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:56  */
  assign n32756_o = n32755_o ? n32752_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:406:18  */
  assign n32759_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:20  */
  assign n32761_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:25  */
  assign n32763_o = n32761_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:82  */
  assign n32764_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:68  */
  assign n32765_o = n32763_o & n32764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:410:55  */
  assign n32766_o = n32471_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  assign n32772_o = n32765_o ? n32766_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  always @(posedge clk_i or posedge n32759_o)
    if (n32759_o)
      n32773_q <= 4'b0000;
    else
      n32773_q <= n32772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:56  */
  assign n32774_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:74  */
  assign n32775_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:79  */
  assign n32777_o = n32775_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:59  */
  assign n32778_o = n32777_o ? n32774_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:56  */
  assign n32780_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:74  */
  assign n32781_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:79  */
  assign n32783_o = n32781_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:59  */
  assign n32784_o = n32783_o ? n32780_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:441:18  */
  assign n32787_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:20  */
  assign n32789_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:25  */
  assign n32791_o = n32789_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:73  */
  assign n32792_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:59  */
  assign n32793_o = n32791_o & n32792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:445:47  */
  assign n32794_o = n32471_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:446:51  */
  assign n32795_o = n32471_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:447:50  */
  assign n32796_o = n32471_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:448:52  */
  assign n32797_o = n32471_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n32798_o = {n32797_o, n32796_o, n32795_o, n32794_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  assign n32804_o = n32793_o ? n32798_o : hibi_dma_cfg2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  always @(posedge clk_i or posedge n32787_o)
    if (n32787_o)
      n32805_q <= 17'b00001010000000000;
    else
      n32805_q <= n32804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:47  */
  assign n32806_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:65  */
  assign n32807_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:70  */
  assign n32809_o = n32807_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:50  */
  assign n32810_o = n32809_o ? n32806_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:47  */
  assign n32812_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:65  */
  assign n32813_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:70  */
  assign n32815_o = n32813_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:50  */
  assign n32816_o = n32815_o ? n32812_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:488:18  */
  assign n32819_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:20  */
  assign n32821_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:25  */
  assign n32823_o = n32821_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:78  */
  assign n32824_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:64  */
  assign n32825_o = n32823_o & n32824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:492:51  */
  assign n32826_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:490:5  */
  assign n32832_o = n32825_o ? n32826_o : hibi_dma_mem_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:490:5  */
  always @(posedge clk_i or posedge n32819_o)
    if (n32819_o)
      n32833_q <= 16'b0000000000000000;
    else
      n32833_q <= n32832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:52  */
  assign n32834_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:70  */
  assign n32835_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:75  */
  assign n32837_o = n32835_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:55  */
  assign n32838_o = n32837_o ? n32834_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:52  */
  assign n32840_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:70  */
  assign n32841_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:75  */
  assign n32843_o = n32841_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:55  */
  assign n32844_o = n32843_o ? n32840_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:523:18  */
  assign n32847_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:20  */
  assign n32849_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:25  */
  assign n32851_o = n32849_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:79  */
  assign n32852_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:65  */
  assign n32853_o = n32851_o & n32852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:527:52  */
  assign n32854_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  assign n32860_o = n32853_o ? n32854_o : hibi_dma_hibi_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  always @(posedge clk_i or posedge n32847_o)
    if (n32847_o)
      n32861_q <= 16'b0000000000000000;
    else
      n32861_q <= n32860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:53  */
  assign n32862_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:71  */
  assign n32863_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:76  */
  assign n32865_o = n32863_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:56  */
  assign n32866_o = n32865_o ? n32862_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:53  */
  assign n32868_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:71  */
  assign n32869_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:76  */
  assign n32871_o = n32869_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:56  */
  assign n32872_o = n32871_o ? n32868_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:558:18  */
  assign n32875_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:20  */
  assign n32877_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:25  */
  assign n32879_o = n32877_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:82  */
  assign n32880_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:68  */
  assign n32881_o = n32879_o & n32880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:562:55  */
  assign n32882_o = n32471_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:560:5  */
  assign n32888_o = n32881_o ? n32882_o : hibi_dma_trigger_mask2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:560:5  */
  always @(posedge clk_i or posedge n32875_o)
    if (n32875_o)
      n32889_q <= 4'b0000;
    else
      n32889_q <= n32888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:56  */
  assign n32890_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:74  */
  assign n32891_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:79  */
  assign n32893_o = n32891_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:59  */
  assign n32894_o = n32893_o ? n32890_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:56  */
  assign n32896_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:74  */
  assign n32897_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:79  */
  assign n32899_o = n32897_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:59  */
  assign n32900_o = n32899_o ? n32896_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:593:18  */
  assign n32903_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:20  */
  assign n32905_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:25  */
  assign n32907_o = n32905_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:73  */
  assign n32908_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:59  */
  assign n32909_o = n32907_o & n32908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:597:47  */
  assign n32910_o = n32471_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:598:51  */
  assign n32911_o = n32471_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:599:50  */
  assign n32912_o = n32471_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:600:52  */
  assign n32913_o = n32471_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:91:14  */
  assign n32914_o = {n32913_o, n32912_o, n32911_o, n32910_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:595:5  */
  assign n32920_o = n32909_o ? n32914_o : hibi_dma_cfg3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:595:5  */
  always @(posedge clk_i or posedge n32903_o)
    if (n32903_o)
      n32921_q <= 17'b00001010000000000;
    else
      n32921_q <= n32920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:47  */
  assign n32922_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:65  */
  assign n32923_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:70  */
  assign n32925_o = n32923_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:50  */
  assign n32926_o = n32925_o ? n32922_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:47  */
  assign n32928_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:65  */
  assign n32929_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:70  */
  assign n32931_o = n32929_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:50  */
  assign n32932_o = n32931_o ? n32928_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:640:18  */
  assign n32935_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:20  */
  assign n32937_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:25  */
  assign n32939_o = n32937_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:78  */
  assign n32940_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:64  */
  assign n32941_o = n32939_o & n32940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:644:51  */
  assign n32942_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:642:5  */
  assign n32948_o = n32941_o ? n32942_o : hibi_dma_mem_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:642:5  */
  always @(posedge clk_i or posedge n32935_o)
    if (n32935_o)
      n32949_q <= 16'b0000000000000000;
    else
      n32949_q <= n32948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:52  */
  assign n32950_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:70  */
  assign n32951_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:75  */
  assign n32953_o = n32951_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:55  */
  assign n32954_o = n32953_o ? n32950_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:52  */
  assign n32956_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:70  */
  assign n32957_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:75  */
  assign n32959_o = n32957_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:55  */
  assign n32960_o = n32959_o ? n32956_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:675:18  */
  assign n32963_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:20  */
  assign n32965_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:25  */
  assign n32967_o = n32965_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:79  */
  assign n32968_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:65  */
  assign n32969_o = n32967_o & n32968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:679:52  */
  assign n32970_o = n32471_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:677:5  */
  assign n32976_o = n32969_o ? n32970_o : hibi_dma_hibi_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:677:5  */
  always @(posedge clk_i or posedge n32963_o)
    if (n32963_o)
      n32977_q <= 16'b0000000000000000;
    else
      n32977_q <= n32976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:53  */
  assign n32978_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:71  */
  assign n32979_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:76  */
  assign n32981_o = n32979_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:56  */
  assign n32982_o = n32981_o ? n32978_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:53  */
  assign n32984_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:71  */
  assign n32985_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:76  */
  assign n32987_o = n32985_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:56  */
  assign n32988_o = n32987_o ? n32984_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:710:18  */
  assign n32991_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:20  */
  assign n32993_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:25  */
  assign n32995_o = n32993_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:82  */
  assign n32996_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:68  */
  assign n32997_o = n32995_o & n32996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:714:55  */
  assign n32998_o = n32471_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  assign n33004_o = n32997_o ? n32998_o : hibi_dma_trigger_mask3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  always @(posedge clk_i or posedge n32991_o)
    if (n32991_o)
      n33005_q <= 4'b0000;
    else
      n33005_q <= n33004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:56  */
  assign n33006_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:74  */
  assign n33007_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:79  */
  assign n33009_o = n33007_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:59  */
  assign n33010_o = n33009_o ? n33006_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:56  */
  assign n33012_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:74  */
  assign n33013_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:79  */
  assign n33015_o = n33013_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:59  */
  assign n33016_o = n33015_o ? n33012_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:47  */
  assign n33018_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:65  */
  assign n33019_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:70  */
  assign n33021_o = n33019_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:50  */
  assign n33022_o = n33021_o ? n33018_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:47  */
  assign n33024_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:65  */
  assign n33025_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:70  */
  assign n33027_o = n33025_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:50  */
  assign n33028_o = n33027_o ? n33024_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:743:57  */
  assign n33030_o = n32471_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:744:57  */
  assign n33031_o = n32471_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:745:57  */
  assign n33032_o = n32471_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:746:57  */
  assign n33033_o = n32471_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:747:57  */
  assign n33034_o = n32471_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:748:57  */
  assign n33035_o = n32471_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:749:57  */
  assign n33036_o = n32471_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:750:57  */
  assign n33037_o = n32471_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:751:57  */
  assign n33038_o = n32471_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:752:57  */
  assign n33039_o = n32471_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:753:57  */
  assign n33040_o = n32471_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:754:57  */
  assign n33041_o = n32471_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:755:57  */
  assign n33042_o = n32471_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:756:57  */
  assign n33043_o = n32471_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:757:57  */
  assign n33044_o = n32471_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:758:57  */
  assign n33045_o = n32471_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:768:18  */
  assign n33047_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:20  */
  assign n33049_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:25  */
  assign n33051_o = n33049_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:77  */
  assign n33052_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:63  */
  assign n33053_o = n33051_o & n33052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:772:52  */
  assign n33054_o = n32471_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:773:52  */
  assign n33055_o = n32471_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:774:52  */
  assign n33056_o = n32471_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:775:52  */
  assign n33057_o = n32471_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:776:52  */
  assign n33058_o = n32471_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:777:52  */
  assign n33059_o = n32471_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:778:52  */
  assign n33060_o = n32471_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:779:52  */
  assign n33061_o = n32471_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:780:52  */
  assign n33062_o = n32471_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:781:52  */
  assign n33063_o = n32471_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:782:52  */
  assign n33064_o = n32471_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:783:52  */
  assign n33065_o = n32471_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:784:52  */
  assign n33066_o = n32471_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:785:52  */
  assign n33067_o = n32471_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:786:52  */
  assign n33068_o = n32471_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:787:52  */
  assign n33069_o = n32471_o[20];
  assign n33070_o = {n33069_o, n33068_o, n33067_o, n33066_o, n33065_o, n33064_o, n33063_o, n33062_o, n33061_o, n33060_o, n33059_o, n33058_o, n33057_o, n33056_o, n33055_o, n33054_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:770:5  */
  assign n33076_o = n33053_o ? n33070_o : hibi_dma_gpio_dir;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:770:5  */
  always @(posedge clk_i or posedge n33047_o)
    if (n33047_o)
      n33077_q <= 16'b0000000000000000;
    else
      n33077_q <= n33076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:51  */
  assign n33078_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:69  */
  assign n33079_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:74  */
  assign n33081_o = n33079_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:54  */
  assign n33082_o = n33081_o ? n33078_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:51  */
  assign n33084_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:69  */
  assign n33085_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:74  */
  assign n33087_o = n33085_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:54  */
  assign n33088_o = n33087_o ? n33084_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:860:18  */
  assign n33091_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:34  */
  assign n33095_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:50  */
  assign n33096_o = n32471_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:37  */
  assign n33097_o = n33095_o | n33096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:866:20  */
  assign n33098_o = n32471_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:24  */
  assign n33099_o = n32471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:870:49  */
  assign n33101_o = hibi_dma_ctrl;
  assign n33102_o = n33100_o[21:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:868:11  */
  assign n33104_o = n33099_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:47  */
  assign n33106_o = n32475_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:63  */
  assign n33107_o = n33106_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:66  */
  assign n33108_o = n33107_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:47  */
  assign n33110_o = n32475_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:63  */
  assign n33111_o = n33110_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:66  */
  assign n33112_o = n33111_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:47  */
  assign n33114_o = n32475_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:63  */
  assign n33115_o = n33114_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:66  */
  assign n33116_o = n33115_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:47  */
  assign n33118_o = n32475_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:63  */
  assign n33119_o = n33118_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:66  */
  assign n33120_o = n33119_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:48  */
  assign n33121_o = n33105_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:871:11  */
  assign n33123_o = n33099_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:120:17  */
  assign n33132_o = n33124_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:877:11  */
  assign n33134_o = n33099_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:885:58  */
  assign n33136_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:886:50  */
  assign n33138_o = hibi_dma_cfg0[10];
  assign n33140_o = n33135_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:887:60  */
  assign n33141_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:888:50  */
  assign n33143_o = hibi_dma_cfg0[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:883:11  */
  assign n33145_o = n33099_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:891:64  */
  assign n33147_o = hibi_dma_mem_addr0[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:35:12  */
  assign n33148_o = n33146_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:889:11  */
  assign n33150_o = n33099_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:894:65  */
  assign n33152_o = hibi_dma_hibi_addr0[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:48  */
  assign n33153_o = n33151_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:892:11  */
  assign n33155_o = n33099_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:897:67  */
  assign n33157_o = hibi_dma_trigger_mask0[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:26  */
  assign n33158_o = n33156_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:895:11  */
  assign n33160_o = n33099_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:900:58  */
  assign n33162_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:901:50  */
  assign n33164_o = hibi_dma_cfg1[10];
  assign n33166_o = n33161_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:902:60  */
  assign n33167_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:903:50  */
  assign n33169_o = hibi_dma_cfg1[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:898:11  */
  assign n33171_o = n33099_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:906:64  */
  assign n33173_o = hibi_dma_mem_addr1[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:113:14  */
  assign n33174_o = n33172_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:904:11  */
  assign n33176_o = n33099_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:909:65  */
  assign n33178_o = hibi_dma_hibi_addr1[15:0];
  assign n33179_o = n33177_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:907:11  */
  assign n33181_o = n33099_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:912:67  */
  assign n33183_o = hibi_dma_trigger_mask1[3:0];
  assign n33184_o = n33182_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:910:11  */
  assign n33186_o = n33099_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:915:58  */
  assign n33188_o = hibi_dma_cfg2[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:916:50  */
  assign n33190_o = hibi_dma_cfg2[10];
  assign n33192_o = n33187_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:917:60  */
  assign n33193_o = hibi_dma_cfg2[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:918:50  */
  assign n33195_o = hibi_dma_cfg2[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:913:11  */
  assign n33197_o = n33099_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:921:64  */
  assign n33199_o = hibi_dma_mem_addr2[15:0];
  assign n33200_o = n33198_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:919:11  */
  assign n33202_o = n33099_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:924:65  */
  assign n33204_o = hibi_dma_hibi_addr2[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n33205_o = n33203_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:922:11  */
  assign n33207_o = n33099_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:927:67  */
  assign n33209_o = hibi_dma_trigger_mask2[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n33210_o = n33208_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:925:11  */
  assign n33212_o = n33099_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:930:58  */
  assign n33214_o = hibi_dma_cfg3[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:931:50  */
  assign n33216_o = hibi_dma_cfg3[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n33218_o = n33213_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:932:60  */
  assign n33219_o = hibi_dma_cfg3[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:933:50  */
  assign n33221_o = hibi_dma_cfg3[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:928:11  */
  assign n33223_o = n33099_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:936:64  */
  assign n33225_o = hibi_dma_mem_addr3[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n33226_o = n33224_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:934:11  */
  assign n33228_o = n33099_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:939:65  */
  assign n33230_o = hibi_dma_hibi_addr3[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n33231_o = n33229_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:937:11  */
  assign n33233_o = n33099_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:942:67  */
  assign n33235_o = hibi_dma_trigger_mask3[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:35  */
  assign n33236_o = n33234_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:940:11  */
  assign n33238_o = n33099_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:47  */
  assign n33240_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:61  */
  assign n33241_o = n33240_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:64  */
  assign n33242_o = n33241_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:47  */
  assign n33244_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:61  */
  assign n33245_o = n33244_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:64  */
  assign n33246_o = n33245_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:47  */
  assign n33248_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:61  */
  assign n33249_o = n33248_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:64  */
  assign n33250_o = n33249_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:47  */
  assign n33252_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:61  */
  assign n33253_o = n33252_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:64  */
  assign n33254_o = n33253_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:47  */
  assign n33256_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:61  */
  assign n33257_o = n33256_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:64  */
  assign n33258_o = n33257_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:47  */
  assign n33260_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:61  */
  assign n33261_o = n33260_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:64  */
  assign n33262_o = n33261_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:47  */
  assign n33264_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:61  */
  assign n33265_o = n33264_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:64  */
  assign n33266_o = n33265_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:47  */
  assign n33268_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:61  */
  assign n33269_o = n33268_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:64  */
  assign n33270_o = n33269_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:47  */
  assign n33272_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:61  */
  assign n33273_o = n33272_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:64  */
  assign n33274_o = n33273_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:47  */
  assign n33276_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:61  */
  assign n33277_o = n33276_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:64  */
  assign n33278_o = n33277_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:48  */
  assign n33280_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:62  */
  assign n33281_o = n33280_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:65  */
  assign n33282_o = n33281_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:48  */
  assign n33284_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:62  */
  assign n33285_o = n33284_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:65  */
  assign n33286_o = n33285_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:48  */
  assign n33288_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:62  */
  assign n33289_o = n33288_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:65  */
  assign n33290_o = n33289_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:48  */
  assign n33292_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:62  */
  assign n33293_o = n33292_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:65  */
  assign n33294_o = n33293_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:48  */
  assign n33296_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:62  */
  assign n33297_o = n33296_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:65  */
  assign n33298_o = n33297_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:48  */
  assign n33300_o = n32475_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:62  */
  assign n33301_o = n33300_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:65  */
  assign n33302_o = n33301_o[15];
  assign n33303_o = n33239_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:943:11  */
  assign n33305_o = n33099_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:963:53  */
  assign n33307_o = hibi_dma_gpio_dir[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:964:53  */
  assign n33309_o = hibi_dma_gpio_dir[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:965:53  */
  assign n33311_o = hibi_dma_gpio_dir[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:966:53  */
  assign n33313_o = hibi_dma_gpio_dir[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:967:53  */
  assign n33315_o = hibi_dma_gpio_dir[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:968:53  */
  assign n33317_o = hibi_dma_gpio_dir[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:969:53  */
  assign n33319_o = hibi_dma_gpio_dir[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:970:53  */
  assign n33321_o = hibi_dma_gpio_dir[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:971:53  */
  assign n33323_o = hibi_dma_gpio_dir[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:972:53  */
  assign n33325_o = hibi_dma_gpio_dir[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:973:54  */
  assign n33327_o = hibi_dma_gpio_dir[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:974:54  */
  assign n33329_o = hibi_dma_gpio_dir[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:975:54  */
  assign n33331_o = hibi_dma_gpio_dir[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:976:54  */
  assign n33333_o = hibi_dma_gpio_dir[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:977:54  */
  assign n33335_o = hibi_dma_gpio_dir[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:978:54  */
  assign n33337_o = hibi_dma_gpio_dir[15];
  assign n33338_o = n33306_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:961:11  */
  assign n33340_o = n33099_o == 5'b10100;
  assign n33342_o = {n33340_o, n33305_o, n33238_o, n33233_o, n33228_o, n33223_o, n33212_o, n33207_o, n33202_o, n33197_o, n33186_o, n33181_o, n33176_o, n33171_o, n33160_o, n33155_o, n33150_o, n33145_o, n33134_o, n33123_o, n33104_o};
  assign n33343_o = n33136_o[0];
  assign n33344_o = n33147_o[0];
  assign n33345_o = n33152_o[0];
  assign n33346_o = n33157_o[0];
  assign n33347_o = n33162_o[0];
  assign n33348_o = n33173_o[0];
  assign n33349_o = n33178_o[0];
  assign n33350_o = n33183_o[0];
  assign n33351_o = n33188_o[0];
  assign n33352_o = n33199_o[0];
  assign n33353_o = n33204_o[0];
  assign n33354_o = n33209_o[0];
  assign n33355_o = n33214_o[0];
  assign n33356_o = n33225_o[0];
  assign n33357_o = n33230_o[0];
  assign n33358_o = n33235_o[0];
  assign n33359_o = n33341_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33360_o <= n33307_o;
      21'b010000000000000000000: n33360_o <= n33242_o;
      21'b001000000000000000000: n33360_o <= n33358_o;
      21'b000100000000000000000: n33360_o <= n33357_o;
      21'b000010000000000000000: n33360_o <= n33356_o;
      21'b000001000000000000000: n33360_o <= n33355_o;
      21'b000000100000000000000: n33360_o <= n33354_o;
      21'b000000010000000000000: n33360_o <= n33353_o;
      21'b000000001000000000000: n33360_o <= n33352_o;
      21'b000000000100000000000: n33360_o <= n33351_o;
      21'b000000000010000000000: n33360_o <= n33350_o;
      21'b000000000001000000000: n33360_o <= n33349_o;
      21'b000000000000100000000: n33360_o <= n33348_o;
      21'b000000000000010000000: n33360_o <= n33347_o;
      21'b000000000000001000000: n33360_o <= n33346_o;
      21'b000000000000000100000: n33360_o <= n33345_o;
      21'b000000000000000010000: n33360_o <= n33344_o;
      21'b000000000000000001000: n33360_o <= n33343_o;
      21'b000000000000000000100: n33360_o <= 1'b0;
      21'b000000000000000000010: n33360_o <= n33108_o;
      21'b000000000000000000001: n33360_o <= n33101_o;
    endcase
  assign n33361_o = n33102_o[0];
  assign n33362_o = n33136_o[1];
  assign n33363_o = n33147_o[1];
  assign n33364_o = n33152_o[1];
  assign n33365_o = n33157_o[1];
  assign n33366_o = n33162_o[1];
  assign n33367_o = n33173_o[1];
  assign n33368_o = n33178_o[1];
  assign n33369_o = n33183_o[1];
  assign n33370_o = n33188_o[1];
  assign n33371_o = n33199_o[1];
  assign n33372_o = n33204_o[1];
  assign n33373_o = n33209_o[1];
  assign n33374_o = n33214_o[1];
  assign n33375_o = n33225_o[1];
  assign n33376_o = n33230_o[1];
  assign n33377_o = n33235_o[1];
  assign n33378_o = n33341_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33379_o <= n33309_o;
      21'b010000000000000000000: n33379_o <= n33246_o;
      21'b001000000000000000000: n33379_o <= n33377_o;
      21'b000100000000000000000: n33379_o <= n33376_o;
      21'b000010000000000000000: n33379_o <= n33375_o;
      21'b000001000000000000000: n33379_o <= n33374_o;
      21'b000000100000000000000: n33379_o <= n33373_o;
      21'b000000010000000000000: n33379_o <= n33372_o;
      21'b000000001000000000000: n33379_o <= n33371_o;
      21'b000000000100000000000: n33379_o <= n33370_o;
      21'b000000000010000000000: n33379_o <= n33369_o;
      21'b000000000001000000000: n33379_o <= n33368_o;
      21'b000000000000100000000: n33379_o <= n33367_o;
      21'b000000000000010000000: n33379_o <= n33366_o;
      21'b000000000000001000000: n33379_o <= n33365_o;
      21'b000000000000000100000: n33379_o <= n33364_o;
      21'b000000000000000010000: n33379_o <= n33363_o;
      21'b000000000000000001000: n33379_o <= n33362_o;
      21'b000000000000000000100: n33379_o <= 1'b0;
      21'b000000000000000000010: n33379_o <= n33112_o;
      21'b000000000000000000001: n33379_o <= n33361_o;
    endcase
  assign n33380_o = n33102_o[1];
  assign n33381_o = n33136_o[2];
  assign n33382_o = n33147_o[2];
  assign n33383_o = n33152_o[2];
  assign n33384_o = n33157_o[2];
  assign n33385_o = n33162_o[2];
  assign n33386_o = n33173_o[2];
  assign n33387_o = n33178_o[2];
  assign n33388_o = n33183_o[2];
  assign n33389_o = n33188_o[2];
  assign n33390_o = n33199_o[2];
  assign n33391_o = n33204_o[2];
  assign n33392_o = n33209_o[2];
  assign n33393_o = n33214_o[2];
  assign n33394_o = n33225_o[2];
  assign n33395_o = n33230_o[2];
  assign n33396_o = n33235_o[2];
  assign n33397_o = n33341_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33398_o <= n33311_o;
      21'b010000000000000000000: n33398_o <= n33250_o;
      21'b001000000000000000000: n33398_o <= n33396_o;
      21'b000100000000000000000: n33398_o <= n33395_o;
      21'b000010000000000000000: n33398_o <= n33394_o;
      21'b000001000000000000000: n33398_o <= n33393_o;
      21'b000000100000000000000: n33398_o <= n33392_o;
      21'b000000010000000000000: n33398_o <= n33391_o;
      21'b000000001000000000000: n33398_o <= n33390_o;
      21'b000000000100000000000: n33398_o <= n33389_o;
      21'b000000000010000000000: n33398_o <= n33388_o;
      21'b000000000001000000000: n33398_o <= n33387_o;
      21'b000000000000100000000: n33398_o <= n33386_o;
      21'b000000000000010000000: n33398_o <= n33385_o;
      21'b000000000000001000000: n33398_o <= n33384_o;
      21'b000000000000000100000: n33398_o <= n33383_o;
      21'b000000000000000010000: n33398_o <= n33382_o;
      21'b000000000000000001000: n33398_o <= n33381_o;
      21'b000000000000000000100: n33398_o <= 1'b0;
      21'b000000000000000000010: n33398_o <= n33116_o;
      21'b000000000000000000001: n33398_o <= n33380_o;
    endcase
  assign n33399_o = n33102_o[2];
  assign n33400_o = n33136_o[3];
  assign n33401_o = n33147_o[3];
  assign n33402_o = n33152_o[3];
  assign n33403_o = n33157_o[3];
  assign n33404_o = n33162_o[3];
  assign n33405_o = n33173_o[3];
  assign n33406_o = n33178_o[3];
  assign n33407_o = n33183_o[3];
  assign n33408_o = n33188_o[3];
  assign n33409_o = n33199_o[3];
  assign n33410_o = n33204_o[3];
  assign n33411_o = n33209_o[3];
  assign n33412_o = n33214_o[3];
  assign n33413_o = n33225_o[3];
  assign n33414_o = n33230_o[3];
  assign n33415_o = n33235_o[3];
  assign n33416_o = n33341_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33417_o <= n33313_o;
      21'b010000000000000000000: n33417_o <= n33254_o;
      21'b001000000000000000000: n33417_o <= n33415_o;
      21'b000100000000000000000: n33417_o <= n33414_o;
      21'b000010000000000000000: n33417_o <= n33413_o;
      21'b000001000000000000000: n33417_o <= n33412_o;
      21'b000000100000000000000: n33417_o <= n33411_o;
      21'b000000010000000000000: n33417_o <= n33410_o;
      21'b000000001000000000000: n33417_o <= n33409_o;
      21'b000000000100000000000: n33417_o <= n33408_o;
      21'b000000000010000000000: n33417_o <= n33407_o;
      21'b000000000001000000000: n33417_o <= n33406_o;
      21'b000000000000100000000: n33417_o <= n33405_o;
      21'b000000000000010000000: n33417_o <= n33404_o;
      21'b000000000000001000000: n33417_o <= n33403_o;
      21'b000000000000000100000: n33417_o <= n33402_o;
      21'b000000000000000010000: n33417_o <= n33401_o;
      21'b000000000000000001000: n33417_o <= n33400_o;
      21'b000000000000000000100: n33417_o <= 1'b0;
      21'b000000000000000000010: n33417_o <= n33120_o;
      21'b000000000000000000001: n33417_o <= n33399_o;
    endcase
  assign n33418_o = n33102_o[3];
  assign n33419_o = n33121_o[0];
  assign n33420_o = n33132_o[0];
  assign n33421_o = n33136_o[4];
  assign n33422_o = n33147_o[4];
  assign n33423_o = n33152_o[4];
  assign n33424_o = n33158_o[0];
  assign n33425_o = n33162_o[4];
  assign n33426_o = n33173_o[4];
  assign n33427_o = n33178_o[4];
  assign n33428_o = n33184_o[0];
  assign n33429_o = n33188_o[4];
  assign n33430_o = n33199_o[4];
  assign n33431_o = n33204_o[4];
  assign n33432_o = n33210_o[0];
  assign n33433_o = n33214_o[4];
  assign n33434_o = n33225_o[4];
  assign n33435_o = n33230_o[4];
  assign n33436_o = n33236_o[0];
  assign n33437_o = n33341_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33438_o <= n33315_o;
      21'b010000000000000000000: n33438_o <= n33258_o;
      21'b001000000000000000000: n33438_o <= n33436_o;
      21'b000100000000000000000: n33438_o <= n33435_o;
      21'b000010000000000000000: n33438_o <= n33434_o;
      21'b000001000000000000000: n33438_o <= n33433_o;
      21'b000000100000000000000: n33438_o <= n33432_o;
      21'b000000010000000000000: n33438_o <= n33431_o;
      21'b000000001000000000000: n33438_o <= n33430_o;
      21'b000000000100000000000: n33438_o <= n33429_o;
      21'b000000000010000000000: n33438_o <= n33428_o;
      21'b000000000001000000000: n33438_o <= n33427_o;
      21'b000000000000100000000: n33438_o <= n33426_o;
      21'b000000000000010000000: n33438_o <= n33425_o;
      21'b000000000000001000000: n33438_o <= n33424_o;
      21'b000000000000000100000: n33438_o <= n33423_o;
      21'b000000000000000010000: n33438_o <= n33422_o;
      21'b000000000000000001000: n33438_o <= n33421_o;
      21'b000000000000000000100: n33438_o <= n33420_o;
      21'b000000000000000000010: n33438_o <= n33419_o;
      21'b000000000000000000001: n33438_o <= n33418_o;
    endcase
  assign n33439_o = n33102_o[4];
  assign n33440_o = n33121_o[1];
  assign n33441_o = n33132_o[1];
  assign n33442_o = n33136_o[5];
  assign n33443_o = n33147_o[5];
  assign n33444_o = n33152_o[5];
  assign n33445_o = n33158_o[1];
  assign n33446_o = n33162_o[5];
  assign n33447_o = n33173_o[5];
  assign n33448_o = n33178_o[5];
  assign n33449_o = n33184_o[1];
  assign n33450_o = n33188_o[5];
  assign n33451_o = n33199_o[5];
  assign n33452_o = n33204_o[5];
  assign n33453_o = n33210_o[1];
  assign n33454_o = n33214_o[5];
  assign n33455_o = n33225_o[5];
  assign n33456_o = n33230_o[5];
  assign n33457_o = n33236_o[1];
  assign n33458_o = n33341_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33459_o <= n33317_o;
      21'b010000000000000000000: n33459_o <= n33262_o;
      21'b001000000000000000000: n33459_o <= n33457_o;
      21'b000100000000000000000: n33459_o <= n33456_o;
      21'b000010000000000000000: n33459_o <= n33455_o;
      21'b000001000000000000000: n33459_o <= n33454_o;
      21'b000000100000000000000: n33459_o <= n33453_o;
      21'b000000010000000000000: n33459_o <= n33452_o;
      21'b000000001000000000000: n33459_o <= n33451_o;
      21'b000000000100000000000: n33459_o <= n33450_o;
      21'b000000000010000000000: n33459_o <= n33449_o;
      21'b000000000001000000000: n33459_o <= n33448_o;
      21'b000000000000100000000: n33459_o <= n33447_o;
      21'b000000000000010000000: n33459_o <= n33446_o;
      21'b000000000000001000000: n33459_o <= n33445_o;
      21'b000000000000000100000: n33459_o <= n33444_o;
      21'b000000000000000010000: n33459_o <= n33443_o;
      21'b000000000000000001000: n33459_o <= n33442_o;
      21'b000000000000000000100: n33459_o <= n33441_o;
      21'b000000000000000000010: n33459_o <= n33440_o;
      21'b000000000000000000001: n33459_o <= n33439_o;
    endcase
  assign n33460_o = n33102_o[5];
  assign n33461_o = n33121_o[2];
  assign n33462_o = n33132_o[2];
  assign n33463_o = n33136_o[6];
  assign n33464_o = n33147_o[6];
  assign n33465_o = n33152_o[6];
  assign n33466_o = n33158_o[2];
  assign n33467_o = n33162_o[6];
  assign n33468_o = n33173_o[6];
  assign n33469_o = n33178_o[6];
  assign n33470_o = n33184_o[2];
  assign n33471_o = n33188_o[6];
  assign n33472_o = n33199_o[6];
  assign n33473_o = n33204_o[6];
  assign n33474_o = n33210_o[2];
  assign n33475_o = n33214_o[6];
  assign n33476_o = n33225_o[6];
  assign n33477_o = n33230_o[6];
  assign n33478_o = n33236_o[2];
  assign n33479_o = n33341_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33480_o <= n33319_o;
      21'b010000000000000000000: n33480_o <= n33266_o;
      21'b001000000000000000000: n33480_o <= n33478_o;
      21'b000100000000000000000: n33480_o <= n33477_o;
      21'b000010000000000000000: n33480_o <= n33476_o;
      21'b000001000000000000000: n33480_o <= n33475_o;
      21'b000000100000000000000: n33480_o <= n33474_o;
      21'b000000010000000000000: n33480_o <= n33473_o;
      21'b000000001000000000000: n33480_o <= n33472_o;
      21'b000000000100000000000: n33480_o <= n33471_o;
      21'b000000000010000000000: n33480_o <= n33470_o;
      21'b000000000001000000000: n33480_o <= n33469_o;
      21'b000000000000100000000: n33480_o <= n33468_o;
      21'b000000000000010000000: n33480_o <= n33467_o;
      21'b000000000000001000000: n33480_o <= n33466_o;
      21'b000000000000000100000: n33480_o <= n33465_o;
      21'b000000000000000010000: n33480_o <= n33464_o;
      21'b000000000000000001000: n33480_o <= n33463_o;
      21'b000000000000000000100: n33480_o <= n33462_o;
      21'b000000000000000000010: n33480_o <= n33461_o;
      21'b000000000000000000001: n33480_o <= n33460_o;
    endcase
  assign n33481_o = n33102_o[6];
  assign n33482_o = n33121_o[3];
  assign n33483_o = n33132_o[3];
  assign n33484_o = n33136_o[7];
  assign n33485_o = n33147_o[7];
  assign n33486_o = n33152_o[7];
  assign n33487_o = n33158_o[3];
  assign n33488_o = n33162_o[7];
  assign n33489_o = n33173_o[7];
  assign n33490_o = n33178_o[7];
  assign n33491_o = n33184_o[3];
  assign n33492_o = n33188_o[7];
  assign n33493_o = n33199_o[7];
  assign n33494_o = n33204_o[7];
  assign n33495_o = n33210_o[3];
  assign n33496_o = n33214_o[7];
  assign n33497_o = n33225_o[7];
  assign n33498_o = n33230_o[7];
  assign n33499_o = n33236_o[3];
  assign n33500_o = n33341_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33501_o <= n33321_o;
      21'b010000000000000000000: n33501_o <= n33270_o;
      21'b001000000000000000000: n33501_o <= n33499_o;
      21'b000100000000000000000: n33501_o <= n33498_o;
      21'b000010000000000000000: n33501_o <= n33497_o;
      21'b000001000000000000000: n33501_o <= n33496_o;
      21'b000000100000000000000: n33501_o <= n33495_o;
      21'b000000010000000000000: n33501_o <= n33494_o;
      21'b000000001000000000000: n33501_o <= n33493_o;
      21'b000000000100000000000: n33501_o <= n33492_o;
      21'b000000000010000000000: n33501_o <= n33491_o;
      21'b000000000001000000000: n33501_o <= n33490_o;
      21'b000000000000100000000: n33501_o <= n33489_o;
      21'b000000000000010000000: n33501_o <= n33488_o;
      21'b000000000000001000000: n33501_o <= n33487_o;
      21'b000000000000000100000: n33501_o <= n33486_o;
      21'b000000000000000010000: n33501_o <= n33485_o;
      21'b000000000000000001000: n33501_o <= n33484_o;
      21'b000000000000000000100: n33501_o <= n33483_o;
      21'b000000000000000000010: n33501_o <= n33482_o;
      21'b000000000000000000001: n33501_o <= n33481_o;
    endcase
  assign n33502_o = n33102_o[7];
  assign n33503_o = n33121_o[4];
  assign n33504_o = n33132_o[4];
  assign n33505_o = n33136_o[8];
  assign n33506_o = n33147_o[8];
  assign n33507_o = n33152_o[8];
  assign n33508_o = n33158_o[4];
  assign n33509_o = n33162_o[8];
  assign n33510_o = n33173_o[8];
  assign n33511_o = n33178_o[8];
  assign n33512_o = n33184_o[4];
  assign n33513_o = n33188_o[8];
  assign n33514_o = n33199_o[8];
  assign n33515_o = n33204_o[8];
  assign n33516_o = n33210_o[4];
  assign n33517_o = n33214_o[8];
  assign n33518_o = n33225_o[8];
  assign n33519_o = n33230_o[8];
  assign n33520_o = n33236_o[4];
  assign n33521_o = n33341_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33522_o <= n33323_o;
      21'b010000000000000000000: n33522_o <= n33274_o;
      21'b001000000000000000000: n33522_o <= n33520_o;
      21'b000100000000000000000: n33522_o <= n33519_o;
      21'b000010000000000000000: n33522_o <= n33518_o;
      21'b000001000000000000000: n33522_o <= n33517_o;
      21'b000000100000000000000: n33522_o <= n33516_o;
      21'b000000010000000000000: n33522_o <= n33515_o;
      21'b000000001000000000000: n33522_o <= n33514_o;
      21'b000000000100000000000: n33522_o <= n33513_o;
      21'b000000000010000000000: n33522_o <= n33512_o;
      21'b000000000001000000000: n33522_o <= n33511_o;
      21'b000000000000100000000: n33522_o <= n33510_o;
      21'b000000000000010000000: n33522_o <= n33509_o;
      21'b000000000000001000000: n33522_o <= n33508_o;
      21'b000000000000000100000: n33522_o <= n33507_o;
      21'b000000000000000010000: n33522_o <= n33506_o;
      21'b000000000000000001000: n33522_o <= n33505_o;
      21'b000000000000000000100: n33522_o <= n33504_o;
      21'b000000000000000000010: n33522_o <= n33503_o;
      21'b000000000000000000001: n33522_o <= n33502_o;
    endcase
  assign n33523_o = n33102_o[8];
  assign n33524_o = n33121_o[5];
  assign n33525_o = n33132_o[5];
  assign n33526_o = n33136_o[9];
  assign n33527_o = n33147_o[9];
  assign n33528_o = n33152_o[9];
  assign n33529_o = n33158_o[5];
  assign n33530_o = n33162_o[9];
  assign n33531_o = n33173_o[9];
  assign n33532_o = n33178_o[9];
  assign n33533_o = n33184_o[5];
  assign n33534_o = n33188_o[9];
  assign n33535_o = n33199_o[9];
  assign n33536_o = n33204_o[9];
  assign n33537_o = n33210_o[5];
  assign n33538_o = n33214_o[9];
  assign n33539_o = n33225_o[9];
  assign n33540_o = n33230_o[9];
  assign n33541_o = n33236_o[5];
  assign n33542_o = n33341_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33543_o <= n33325_o;
      21'b010000000000000000000: n33543_o <= n33278_o;
      21'b001000000000000000000: n33543_o <= n33541_o;
      21'b000100000000000000000: n33543_o <= n33540_o;
      21'b000010000000000000000: n33543_o <= n33539_o;
      21'b000001000000000000000: n33543_o <= n33538_o;
      21'b000000100000000000000: n33543_o <= n33537_o;
      21'b000000010000000000000: n33543_o <= n33536_o;
      21'b000000001000000000000: n33543_o <= n33535_o;
      21'b000000000100000000000: n33543_o <= n33534_o;
      21'b000000000010000000000: n33543_o <= n33533_o;
      21'b000000000001000000000: n33543_o <= n33532_o;
      21'b000000000000100000000: n33543_o <= n33531_o;
      21'b000000000000010000000: n33543_o <= n33530_o;
      21'b000000000000001000000: n33543_o <= n33529_o;
      21'b000000000000000100000: n33543_o <= n33528_o;
      21'b000000000000000010000: n33543_o <= n33527_o;
      21'b000000000000000001000: n33543_o <= n33526_o;
      21'b000000000000000000100: n33543_o <= n33525_o;
      21'b000000000000000000010: n33543_o <= n33524_o;
      21'b000000000000000000001: n33543_o <= n33523_o;
    endcase
  assign n33544_o = n33102_o[9];
  assign n33545_o = n33121_o[6];
  assign n33546_o = n33132_o[6];
  assign n33547_o = n33140_o[0];
  assign n33548_o = n33147_o[10];
  assign n33549_o = n33152_o[10];
  assign n33550_o = n33158_o[6];
  assign n33551_o = n33166_o[0];
  assign n33552_o = n33173_o[10];
  assign n33553_o = n33178_o[10];
  assign n33554_o = n33184_o[6];
  assign n33555_o = n33192_o[0];
  assign n33556_o = n33199_o[10];
  assign n33557_o = n33204_o[10];
  assign n33558_o = n33210_o[6];
  assign n33559_o = n33218_o[0];
  assign n33560_o = n33225_o[10];
  assign n33561_o = n33230_o[10];
  assign n33562_o = n33236_o[6];
  assign n33563_o = n33341_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33564_o <= n33327_o;
      21'b010000000000000000000: n33564_o <= n33282_o;
      21'b001000000000000000000: n33564_o <= n33562_o;
      21'b000100000000000000000: n33564_o <= n33561_o;
      21'b000010000000000000000: n33564_o <= n33560_o;
      21'b000001000000000000000: n33564_o <= n33559_o;
      21'b000000100000000000000: n33564_o <= n33558_o;
      21'b000000010000000000000: n33564_o <= n33557_o;
      21'b000000001000000000000: n33564_o <= n33556_o;
      21'b000000000100000000000: n33564_o <= n33555_o;
      21'b000000000010000000000: n33564_o <= n33554_o;
      21'b000000000001000000000: n33564_o <= n33553_o;
      21'b000000000000100000000: n33564_o <= n33552_o;
      21'b000000000000010000000: n33564_o <= n33551_o;
      21'b000000000000001000000: n33564_o <= n33550_o;
      21'b000000000000000100000: n33564_o <= n33549_o;
      21'b000000000000000010000: n33564_o <= n33548_o;
      21'b000000000000000001000: n33564_o <= n33547_o;
      21'b000000000000000000100: n33564_o <= n33546_o;
      21'b000000000000000000010: n33564_o <= n33545_o;
      21'b000000000000000000001: n33564_o <= n33544_o;
    endcase
  assign n33565_o = n33102_o[10];
  assign n33566_o = n33121_o[7];
  assign n33567_o = n33132_o[7];
  assign n33568_o = n33140_o[1];
  assign n33569_o = n33147_o[11];
  assign n33570_o = n33152_o[11];
  assign n33571_o = n33158_o[7];
  assign n33572_o = n33166_o[1];
  assign n33573_o = n33173_o[11];
  assign n33574_o = n33178_o[11];
  assign n33575_o = n33184_o[7];
  assign n33576_o = n33192_o[1];
  assign n33577_o = n33199_o[11];
  assign n33578_o = n33204_o[11];
  assign n33579_o = n33210_o[7];
  assign n33580_o = n33218_o[1];
  assign n33581_o = n33225_o[11];
  assign n33582_o = n33230_o[11];
  assign n33583_o = n33236_o[7];
  assign n33584_o = n33341_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33585_o <= n33329_o;
      21'b010000000000000000000: n33585_o <= n33286_o;
      21'b001000000000000000000: n33585_o <= n33583_o;
      21'b000100000000000000000: n33585_o <= n33582_o;
      21'b000010000000000000000: n33585_o <= n33581_o;
      21'b000001000000000000000: n33585_o <= n33580_o;
      21'b000000100000000000000: n33585_o <= n33579_o;
      21'b000000010000000000000: n33585_o <= n33578_o;
      21'b000000001000000000000: n33585_o <= n33577_o;
      21'b000000000100000000000: n33585_o <= n33576_o;
      21'b000000000010000000000: n33585_o <= n33575_o;
      21'b000000000001000000000: n33585_o <= n33574_o;
      21'b000000000000100000000: n33585_o <= n33573_o;
      21'b000000000000010000000: n33585_o <= n33572_o;
      21'b000000000000001000000: n33585_o <= n33571_o;
      21'b000000000000000100000: n33585_o <= n33570_o;
      21'b000000000000000010000: n33585_o <= n33569_o;
      21'b000000000000000001000: n33585_o <= n33568_o;
      21'b000000000000000000100: n33585_o <= n33567_o;
      21'b000000000000000000010: n33585_o <= n33566_o;
      21'b000000000000000000001: n33585_o <= n33565_o;
    endcase
  assign n33586_o = n33102_o[11];
  assign n33587_o = n33121_o[8];
  assign n33588_o = n33132_o[8];
  assign n33589_o = n33140_o[2];
  assign n33590_o = n33147_o[12];
  assign n33591_o = n33152_o[12];
  assign n33592_o = n33158_o[8];
  assign n33593_o = n33166_o[2];
  assign n33594_o = n33173_o[12];
  assign n33595_o = n33178_o[12];
  assign n33596_o = n33184_o[8];
  assign n33597_o = n33192_o[2];
  assign n33598_o = n33199_o[12];
  assign n33599_o = n33204_o[12];
  assign n33600_o = n33210_o[8];
  assign n33601_o = n33218_o[2];
  assign n33602_o = n33225_o[12];
  assign n33603_o = n33230_o[12];
  assign n33604_o = n33236_o[8];
  assign n33605_o = n33341_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33606_o <= n33331_o;
      21'b010000000000000000000: n33606_o <= n33290_o;
      21'b001000000000000000000: n33606_o <= n33604_o;
      21'b000100000000000000000: n33606_o <= n33603_o;
      21'b000010000000000000000: n33606_o <= n33602_o;
      21'b000001000000000000000: n33606_o <= n33601_o;
      21'b000000100000000000000: n33606_o <= n33600_o;
      21'b000000010000000000000: n33606_o <= n33599_o;
      21'b000000001000000000000: n33606_o <= n33598_o;
      21'b000000000100000000000: n33606_o <= n33597_o;
      21'b000000000010000000000: n33606_o <= n33596_o;
      21'b000000000001000000000: n33606_o <= n33595_o;
      21'b000000000000100000000: n33606_o <= n33594_o;
      21'b000000000000010000000: n33606_o <= n33593_o;
      21'b000000000000001000000: n33606_o <= n33592_o;
      21'b000000000000000100000: n33606_o <= n33591_o;
      21'b000000000000000010000: n33606_o <= n33590_o;
      21'b000000000000000001000: n33606_o <= n33589_o;
      21'b000000000000000000100: n33606_o <= n33588_o;
      21'b000000000000000000010: n33606_o <= n33587_o;
      21'b000000000000000000001: n33606_o <= n33586_o;
    endcase
  assign n33607_o = n33102_o[12];
  assign n33608_o = n33121_o[9];
  assign n33609_o = n33132_o[9];
  assign n33610_o = n33140_o[3];
  assign n33611_o = n33147_o[13];
  assign n33612_o = n33152_o[13];
  assign n33613_o = n33158_o[9];
  assign n33614_o = n33166_o[3];
  assign n33615_o = n33173_o[13];
  assign n33616_o = n33178_o[13];
  assign n33617_o = n33184_o[9];
  assign n33618_o = n33192_o[3];
  assign n33619_o = n33199_o[13];
  assign n33620_o = n33204_o[13];
  assign n33621_o = n33210_o[9];
  assign n33622_o = n33218_o[3];
  assign n33623_o = n33225_o[13];
  assign n33624_o = n33230_o[13];
  assign n33625_o = n33236_o[9];
  assign n33626_o = n33341_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33627_o <= n33333_o;
      21'b010000000000000000000: n33627_o <= n33294_o;
      21'b001000000000000000000: n33627_o <= n33625_o;
      21'b000100000000000000000: n33627_o <= n33624_o;
      21'b000010000000000000000: n33627_o <= n33623_o;
      21'b000001000000000000000: n33627_o <= n33622_o;
      21'b000000100000000000000: n33627_o <= n33621_o;
      21'b000000010000000000000: n33627_o <= n33620_o;
      21'b000000001000000000000: n33627_o <= n33619_o;
      21'b000000000100000000000: n33627_o <= n33618_o;
      21'b000000000010000000000: n33627_o <= n33617_o;
      21'b000000000001000000000: n33627_o <= n33616_o;
      21'b000000000000100000000: n33627_o <= n33615_o;
      21'b000000000000010000000: n33627_o <= n33614_o;
      21'b000000000000001000000: n33627_o <= n33613_o;
      21'b000000000000000100000: n33627_o <= n33612_o;
      21'b000000000000000010000: n33627_o <= n33611_o;
      21'b000000000000000001000: n33627_o <= n33610_o;
      21'b000000000000000000100: n33627_o <= n33609_o;
      21'b000000000000000000010: n33627_o <= n33608_o;
      21'b000000000000000000001: n33627_o <= n33607_o;
    endcase
  assign n33628_o = n33102_o[13];
  assign n33629_o = n33121_o[10];
  assign n33630_o = n33132_o[10];
  assign n33631_o = n33140_o[4];
  assign n33632_o = n33147_o[14];
  assign n33633_o = n33152_o[14];
  assign n33634_o = n33158_o[10];
  assign n33635_o = n33166_o[4];
  assign n33636_o = n33173_o[14];
  assign n33637_o = n33178_o[14];
  assign n33638_o = n33184_o[10];
  assign n33639_o = n33192_o[4];
  assign n33640_o = n33199_o[14];
  assign n33641_o = n33204_o[14];
  assign n33642_o = n33210_o[10];
  assign n33643_o = n33218_o[4];
  assign n33644_o = n33225_o[14];
  assign n33645_o = n33230_o[14];
  assign n33646_o = n33236_o[10];
  assign n33647_o = n33341_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33648_o <= n33335_o;
      21'b010000000000000000000: n33648_o <= n33298_o;
      21'b001000000000000000000: n33648_o <= n33646_o;
      21'b000100000000000000000: n33648_o <= n33645_o;
      21'b000010000000000000000: n33648_o <= n33644_o;
      21'b000001000000000000000: n33648_o <= n33643_o;
      21'b000000100000000000000: n33648_o <= n33642_o;
      21'b000000010000000000000: n33648_o <= n33641_o;
      21'b000000001000000000000: n33648_o <= n33640_o;
      21'b000000000100000000000: n33648_o <= n33639_o;
      21'b000000000010000000000: n33648_o <= n33638_o;
      21'b000000000001000000000: n33648_o <= n33637_o;
      21'b000000000000100000000: n33648_o <= n33636_o;
      21'b000000000000010000000: n33648_o <= n33635_o;
      21'b000000000000001000000: n33648_o <= n33634_o;
      21'b000000000000000100000: n33648_o <= n33633_o;
      21'b000000000000000010000: n33648_o <= n33632_o;
      21'b000000000000000001000: n33648_o <= n33631_o;
      21'b000000000000000000100: n33648_o <= n33630_o;
      21'b000000000000000000010: n33648_o <= n33629_o;
      21'b000000000000000000001: n33648_o <= n33628_o;
    endcase
  assign n33649_o = n33102_o[14];
  assign n33650_o = n33121_o[11];
  assign n33651_o = n33132_o[11];
  assign n33652_o = n33147_o[15];
  assign n33653_o = n33152_o[15];
  assign n33654_o = n33158_o[11];
  assign n33655_o = n33173_o[15];
  assign n33656_o = n33178_o[15];
  assign n33657_o = n33184_o[11];
  assign n33658_o = n33199_o[15];
  assign n33659_o = n33204_o[15];
  assign n33660_o = n33210_o[11];
  assign n33661_o = n33225_o[15];
  assign n33662_o = n33230_o[15];
  assign n33663_o = n33236_o[11];
  assign n33664_o = n33341_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33665_o <= n33337_o;
      21'b010000000000000000000: n33665_o <= n33302_o;
      21'b001000000000000000000: n33665_o <= n33663_o;
      21'b000100000000000000000: n33665_o <= n33662_o;
      21'b000010000000000000000: n33665_o <= n33661_o;
      21'b000001000000000000000: n33665_o <= n33216_o;
      21'b000000100000000000000: n33665_o <= n33660_o;
      21'b000000010000000000000: n33665_o <= n33659_o;
      21'b000000001000000000000: n33665_o <= n33658_o;
      21'b000000000100000000000: n33665_o <= n33190_o;
      21'b000000000010000000000: n33665_o <= n33657_o;
      21'b000000000001000000000: n33665_o <= n33656_o;
      21'b000000000000100000000: n33665_o <= n33655_o;
      21'b000000000000010000000: n33665_o <= n33164_o;
      21'b000000000000001000000: n33665_o <= n33654_o;
      21'b000000000000000100000: n33665_o <= n33653_o;
      21'b000000000000000010000: n33665_o <= n33652_o;
      21'b000000000000000001000: n33665_o <= n33138_o;
      21'b000000000000000000100: n33665_o <= n33651_o;
      21'b000000000000000000010: n33665_o <= n33650_o;
      21'b000000000000000000001: n33665_o <= n33649_o;
    endcase
  assign n33666_o = n33102_o[19:15];
  assign n33667_o = n33121_o[16:12];
  assign n33668_o = n33132_o[16:12];
  assign n33669_o = n33148_o[4:0];
  assign n33670_o = n33153_o[4:0];
  assign n33671_o = n33158_o[16:12];
  assign n33672_o = n33174_o[4:0];
  assign n33673_o = n33179_o[4:0];
  assign n33674_o = n33184_o[16:12];
  assign n33675_o = n33200_o[4:0];
  assign n33676_o = n33205_o[4:0];
  assign n33677_o = n33210_o[16:12];
  assign n33678_o = n33226_o[4:0];
  assign n33679_o = n33231_o[4:0];
  assign n33680_o = n33236_o[16:12];
  assign n33681_o = n33303_o[4:0];
  assign n33682_o = n33338_o[4:0];
  assign n33683_o = n33341_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33684_o <= n33682_o;
      21'b010000000000000000000: n33684_o <= n33681_o;
      21'b001000000000000000000: n33684_o <= n33680_o;
      21'b000100000000000000000: n33684_o <= n33679_o;
      21'b000010000000000000000: n33684_o <= n33678_o;
      21'b000001000000000000000: n33684_o <= n33219_o;
      21'b000000100000000000000: n33684_o <= n33677_o;
      21'b000000010000000000000: n33684_o <= n33676_o;
      21'b000000001000000000000: n33684_o <= n33675_o;
      21'b000000000100000000000: n33684_o <= n33193_o;
      21'b000000000010000000000: n33684_o <= n33674_o;
      21'b000000000001000000000: n33684_o <= n33673_o;
      21'b000000000000100000000: n33684_o <= n33672_o;
      21'b000000000000010000000: n33684_o <= n33167_o;
      21'b000000000000001000000: n33684_o <= n33671_o;
      21'b000000000000000100000: n33684_o <= n33670_o;
      21'b000000000000000010000: n33684_o <= n33669_o;
      21'b000000000000000001000: n33684_o <= n33141_o;
      21'b000000000000000000100: n33684_o <= n33668_o;
      21'b000000000000000000010: n33684_o <= n33667_o;
      21'b000000000000000000001: n33684_o <= n33666_o;
    endcase
  assign n33685_o = n33102_o[20];
  assign n33686_o = n33121_o[17];
  assign n33687_o = n33132_o[17];
  assign n33688_o = n33148_o[5];
  assign n33689_o = n33153_o[5];
  assign n33690_o = n33158_o[17];
  assign n33691_o = n33174_o[5];
  assign n33692_o = n33179_o[5];
  assign n33693_o = n33184_o[17];
  assign n33694_o = n33200_o[5];
  assign n33695_o = n33205_o[5];
  assign n33696_o = n33210_o[17];
  assign n33697_o = n33226_o[5];
  assign n33698_o = n33231_o[5];
  assign n33699_o = n33236_o[17];
  assign n33700_o = n33303_o[5];
  assign n33701_o = n33338_o[5];
  assign n33702_o = n33341_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n33342_o)
      21'b100000000000000000000: n33703_o <= n33701_o;
      21'b010000000000000000000: n33703_o <= n33700_o;
      21'b001000000000000000000: n33703_o <= n33699_o;
      21'b000100000000000000000: n33703_o <= n33698_o;
      21'b000010000000000000000: n33703_o <= n33697_o;
      21'b000001000000000000000: n33703_o <= n33221_o;
      21'b000000100000000000000: n33703_o <= n33696_o;
      21'b000000010000000000000: n33703_o <= n33695_o;
      21'b000000001000000000000: n33703_o <= n33694_o;
      21'b000000000100000000000: n33703_o <= n33195_o;
      21'b000000000010000000000: n33703_o <= n33693_o;
      21'b000000000001000000000: n33703_o <= n33692_o;
      21'b000000000000100000000: n33703_o <= n33691_o;
      21'b000000000000010000000: n33703_o <= n33169_o;
      21'b000000000000001000000: n33703_o <= n33690_o;
      21'b000000000000000100000: n33703_o <= n33689_o;
      21'b000000000000000010000: n33703_o <= n33688_o;
      21'b000000000000000001000: n33703_o <= n33143_o;
      21'b000000000000000000100: n33703_o <= n33687_o;
      21'b000000000000000000010: n33703_o <= n33686_o;
      21'b000000000000000000001: n33703_o <= n33685_o;
    endcase
  assign n33704_o = {n33703_o, n33684_o, n33665_o, n33648_o, n33627_o, n33606_o, n33585_o, n33564_o, n33543_o, n33522_o, n33501_o, n33480_o, n33459_o, n33438_o, n33417_o, n33398_o, n33379_o, n33360_o};
  assign n33705_o = n33712_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:866:7  */
  assign n33706_o = n33098_o ? n33704_o : n33705_o;
  assign n33707_o = {n33097_o, n33706_o};
  assign n33709_o = {1'b0, 22'b0000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:863:5  */
  always @(posedge clk_i or posedge n33091_o)
    if (n33091_o)
      n33712_q <= n33709_o;
    else
      n33712_q <= n33707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:860:5  */
  assign n33713_o = {hibi_dma_gpio_dir, n33088_o, n33082_o, n33045_o, n33044_o, n33043_o, n33042_o, n33041_o, n33040_o, n33039_o, n33038_o, n33037_o, n33036_o, n33035_o, n33034_o, n33033_o, n33032_o, n33031_o, n33030_o, n33028_o, n33022_o, hibi_dma_trigger_mask3, n33016_o, n33010_o, hibi_dma_hibi_addr3, n32988_o, n32982_o, hibi_dma_mem_addr3, n32960_o, n32954_o, hibi_dma_cfg3, n32932_o, n32926_o, hibi_dma_trigger_mask2, n32900_o, n32894_o, hibi_dma_hibi_addr2, n32872_o, n32866_o, hibi_dma_mem_addr2, n32844_o, n32838_o, hibi_dma_cfg2, n32816_o, n32810_o, hibi_dma_trigger_mask1, n32784_o, n32778_o, hibi_dma_hibi_addr1, n32756_o, n32750_o, hibi_dma_mem_addr1, n32728_o, n32722_o, hibi_dma_cfg1, n32700_o, n32694_o, hibi_dma_trigger_mask0, n32668_o, n32662_o, hibi_dma_hibi_addr0, n32640_o, n32634_o, hibi_dma_mem_addr0, n32612_o, n32606_o, hibi_dma_cfg0, n32584_o, n32578_o, n32553_o, n32552_o, n32551_o, n32550_o, n32548_o, n32542_o, n32536_o, n32530_o, hibi_dma_ctrl, n32524_o, n32518_o};
endmodule

module simd_mul
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  start_i,
   input  [1:0] mul_i_size,
   input  mul_i_dt,
   input  mul_i_mac,
   input  mul_i_op,
   input  mul_i_long,
   input  [63:0] mul_i_op_a,
   input  [63:0] mul_i_op_b,
   input  [63:0] mul_i_op_c,
   output [63:0] mul_o_result,
   output ready_o);
  wire [197:0] n30626_o;
  wire [63:0] n30628_o;
  wire [132:0] mult;
  wire [67:0] muli0_mul;
  wire [170:0] r;
  wire [170:0] rin;
  wire muli0_mul_o_valid;
  wire [2:0] muli0_mul_o_ovflw;
  wire [63:0] muli0_mul_o_result;
  wire [31:0] n30630_o;
  wire [31:0] n30631_o;
  wire n30632_o;
  wire n30633_o;
  wire n30634_o;
  wire n30635_o;
  wire n30636_o;
  wire [63:0] n30637_o;
  wire [67:0] n30638_o;
  wire [2:0] n30648_o;
  wire [1:0] n30652_o;
  wire n30656_o;
  wire n30660_o;
  wire [1:0] n30663_o;
  reg [2:0] n30664_o;
  reg [2:0] n30665_o;
  wire [1:0] n30666_o;
  wire [63:0] n30668_o;
  wire [159:0] n30669_o;
  wire [170:0] n30670_o;
  wire [5:0] n30671_o;
  wire [2:0] n30672_o;
  wire [31:0] n30686_o;
  wire [31:0] n30689_o;
  wire [63:0] n30690_o;
  wire [63:0] n30708_o;
  wire [159:0] n30709_o;
  wire [170:0] n30710_o;
  wire [5:0] n30711_o;
  wire [2:0] n30712_o;
  wire [31:0] n30726_o;
  wire [31:0] n30729_o;
  wire [63:0] n30730_o;
  wire [63:0] n30748_o;
  wire [159:0] n30749_o;
  wire [170:0] n30750_o;
  wire [5:0] n30751_o;
  wire [2:0] n30752_o;
  wire [31:0] n30766_o;
  wire [31:0] n30769_o;
  wire [63:0] n30770_o;
  wire n30787_o;
  wire n30789_o;
  wire n30791_o;
  wire [3:0] n30797_o;
  wire [3:0] n30798_o;
  wire [3:0] n30799_o;
  wire [3:0] n30800_o;
  wire [3:0] n30801_o;
  wire [3:0] n30802_o;
  wire [15:0] n30803_o;
  wire [7:0] n30804_o;
  wire [23:0] n30805_o;
  wire [31:0] n30808_o;
  wire n30810_o;
  wire [3:0] n30816_o;
  wire [3:0] n30817_o;
  wire [3:0] n30818_o;
  wire [3:0] n30819_o;
  wire [3:0] n30820_o;
  wire [3:0] n30821_o;
  wire [15:0] n30822_o;
  wire [7:0] n30823_o;
  wire [23:0] n30824_o;
  wire [31:0] n30827_o;
  wire n30829_o;
  wire [3:0] n30835_o;
  wire [3:0] n30836_o;
  wire [3:0] n30837_o;
  wire [3:0] n30838_o;
  wire [3:0] n30839_o;
  wire [3:0] n30840_o;
  wire [15:0] n30841_o;
  wire [7:0] n30842_o;
  wire [23:0] n30843_o;
  wire [31:0] n30846_o;
  wire [31:0] n30856_o;
  wire [31:0] n30866_o;
  wire [31:0] n30876_o;
  wire [95:0] n30877_o;
  wire [95:0] n30878_o;
  wire [95:0] n30879_o;
  wire n30881_o;
  wire [63:0] n30883_o;
  wire [159:0] n30884_o;
  wire [170:0] n30885_o;
  wire [1:0] n30886_o;
  wire [31:0] n30900_o;
  wire [31:0] n30903_o;
  wire [63:0] n30904_o;
  wire [63:0] n30922_o;
  wire [159:0] n30923_o;
  wire [170:0] n30924_o;
  wire [1:0] n30925_o;
  wire [31:0] n30939_o;
  wire [31:0] n30942_o;
  wire [63:0] n30943_o;
  wire [63:0] n30961_o;
  wire [159:0] n30962_o;
  wire [170:0] n30963_o;
  wire [1:0] n30964_o;
  wire [31:0] n30978_o;
  wire [31:0] n30981_o;
  wire [63:0] n30982_o;
  wire n30999_o;
  wire n31001_o;
  wire n31003_o;
  wire [3:0] n31009_o;
  wire [3:0] n31010_o;
  wire [3:0] n31011_o;
  wire [3:0] n31012_o;
  wire [15:0] n31013_o;
  wire [31:0] n31016_o;
  wire n31018_o;
  wire [3:0] n31024_o;
  wire [3:0] n31025_o;
  wire [3:0] n31026_o;
  wire [3:0] n31027_o;
  wire [15:0] n31028_o;
  wire [31:0] n31031_o;
  wire n31033_o;
  wire [3:0] n31039_o;
  wire [3:0] n31040_o;
  wire [3:0] n31041_o;
  wire [3:0] n31042_o;
  wire [15:0] n31043_o;
  wire [31:0] n31046_o;
  wire [31:0] n31056_o;
  wire [31:0] n31066_o;
  wire [31:0] n31076_o;
  wire [95:0] n31077_o;
  wire [95:0] n31078_o;
  wire [95:0] n31079_o;
  wire n31081_o;
  wire [63:0] n31083_o;
  wire [159:0] n31084_o;
  wire [170:0] n31085_o;
  wire n31086_o;
  wire [31:0] n31100_o;
  wire [31:0] n31103_o;
  wire [63:0] n31104_o;
  wire [63:0] n31122_o;
  wire [63:0] n31123_o;
  wire [63:0] n31124_o;
  wire [170:0] n31125_o;
  wire n31126_o;
  wire [31:0] n31140_o;
  wire [31:0] n31143_o;
  wire [63:0] n31144_o;
  wire [63:0] n31162_o;
  wire [63:0] n31163_o;
  wire [31:0] n31164_o;
  wire [170:0] n31165_o;
  wire n31166_o;
  wire [31:0] n31180_o;
  wire [31:0] n31183_o;
  wire [63:0] n31184_o;
  wire [1:0] n31201_o;
  wire [31:0] n31202_o;
  wire [31:0] n31203_o;
  reg [31:0] n31204_o;
  wire [31:0] n31205_o;
  wire [31:0] n31206_o;
  reg [31:0] n31207_o;
  wire [31:0] n31208_o;
  wire [31:0] n31209_o;
  reg [31:0] n31210_o;
  wire [10:0] n31217_o;
  wire [95:0] n31218_o;
  wire [10:0] n31219_o;
  wire [10:0] n31220_o;
  wire [95:0] n31221_o;
  wire [95:0] n31222_o;
  wire n31230_o;
  wire [5:0] n31231_o;
  wire [2:0] n31232_o;
  wire [2:0] n31234_o;
  wire [1:0] n31235_o;
  wire [63:0] n31237_o;
  wire [3:0] n31238_o;
  wire [163:0] n31239_o;
  wire [170:0] n31240_o;
  wire [5:0] n31241_o;
  wire [2:0] n31242_o;
  wire [31:0] n31256_o;
  wire [31:0] n31259_o;
  wire [63:0] n31260_o;
  wire [63:0] n31278_o;
  wire [3:0] n31279_o;
  wire [163:0] n31280_o;
  wire [170:0] n31281_o;
  wire [5:0] n31282_o;
  wire [2:0] n31283_o;
  wire [31:0] n31297_o;
  wire [31:0] n31300_o;
  wire [63:0] n31301_o;
  wire [63:0] n31319_o;
  wire [3:0] n31320_o;
  wire [163:0] n31321_o;
  wire [170:0] n31322_o;
  wire [5:0] n31323_o;
  wire [2:0] n31324_o;
  wire [31:0] n31338_o;
  wire [31:0] n31341_o;
  wire [63:0] n31342_o;
  wire n31359_o;
  wire n31361_o;
  wire n31363_o;
  wire [3:0] n31369_o;
  wire [3:0] n31370_o;
  wire [3:0] n31371_o;
  wire [3:0] n31372_o;
  wire [3:0] n31373_o;
  wire [3:0] n31374_o;
  wire [15:0] n31375_o;
  wire [7:0] n31376_o;
  wire [23:0] n31377_o;
  wire [31:0] n31380_o;
  wire n31382_o;
  wire [3:0] n31388_o;
  wire [3:0] n31389_o;
  wire [3:0] n31390_o;
  wire [3:0] n31391_o;
  wire [3:0] n31392_o;
  wire [3:0] n31393_o;
  wire [15:0] n31394_o;
  wire [7:0] n31395_o;
  wire [23:0] n31396_o;
  wire [31:0] n31399_o;
  wire n31401_o;
  wire [3:0] n31407_o;
  wire [3:0] n31408_o;
  wire [3:0] n31409_o;
  wire [3:0] n31410_o;
  wire [3:0] n31411_o;
  wire [3:0] n31412_o;
  wire [15:0] n31413_o;
  wire [7:0] n31414_o;
  wire [23:0] n31415_o;
  wire [31:0] n31418_o;
  wire [31:0] n31428_o;
  wire [31:0] n31438_o;
  wire [31:0] n31448_o;
  wire [95:0] n31449_o;
  wire [95:0] n31450_o;
  wire [95:0] n31451_o;
  wire n31453_o;
  wire [63:0] n31455_o;
  wire [3:0] n31456_o;
  wire [163:0] n31457_o;
  wire [170:0] n31458_o;
  wire [1:0] n31459_o;
  wire [31:0] n31473_o;
  wire [31:0] n31476_o;
  wire [63:0] n31477_o;
  wire [63:0] n31495_o;
  wire [3:0] n31496_o;
  wire [163:0] n31497_o;
  wire [170:0] n31498_o;
  wire [1:0] n31499_o;
  wire [31:0] n31513_o;
  wire [31:0] n31516_o;
  wire [63:0] n31517_o;
  wire [63:0] n31535_o;
  wire [3:0] n31536_o;
  wire [163:0] n31537_o;
  wire [170:0] n31538_o;
  wire [1:0] n31539_o;
  wire [31:0] n31553_o;
  wire [31:0] n31556_o;
  wire [63:0] n31557_o;
  wire n31574_o;
  wire n31576_o;
  wire n31578_o;
  wire [3:0] n31584_o;
  wire [3:0] n31585_o;
  wire [3:0] n31586_o;
  wire [3:0] n31587_o;
  wire [15:0] n31588_o;
  wire [31:0] n31591_o;
  wire n31593_o;
  wire [3:0] n31599_o;
  wire [3:0] n31600_o;
  wire [3:0] n31601_o;
  wire [3:0] n31602_o;
  wire [15:0] n31603_o;
  wire [31:0] n31606_o;
  wire n31608_o;
  wire [3:0] n31614_o;
  wire [3:0] n31615_o;
  wire [3:0] n31616_o;
  wire [3:0] n31617_o;
  wire [15:0] n31618_o;
  wire [31:0] n31621_o;
  wire [31:0] n31631_o;
  wire [31:0] n31641_o;
  wire [31:0] n31651_o;
  wire [95:0] n31652_o;
  wire [95:0] n31653_o;
  wire [95:0] n31654_o;
  wire n31656_o;
  wire [63:0] n31658_o;
  wire [3:0] n31659_o;
  wire [163:0] n31660_o;
  wire [170:0] n31661_o;
  wire n31662_o;
  wire [31:0] n31676_o;
  wire [31:0] n31679_o;
  wire [63:0] n31680_o;
  wire [63:0] n31698_o;
  wire [3:0] n31699_o;
  wire [67:0] n31700_o;
  wire [63:0] n31701_o;
  wire [170:0] n31702_o;
  wire n31703_o;
  wire [31:0] n31717_o;
  wire [31:0] n31720_o;
  wire [63:0] n31721_o;
  wire [63:0] n31739_o;
  wire [3:0] n31740_o;
  wire [67:0] n31741_o;
  wire [31:0] n31742_o;
  wire [170:0] n31743_o;
  wire n31744_o;
  wire [31:0] n31758_o;
  wire [31:0] n31761_o;
  wire [63:0] n31762_o;
  wire [1:0] n31779_o;
  wire [31:0] n31780_o;
  wire [31:0] n31781_o;
  reg [31:0] n31782_o;
  wire [31:0] n31783_o;
  wire [31:0] n31784_o;
  reg [31:0] n31785_o;
  wire [31:0] n31786_o;
  wire [31:0] n31787_o;
  reg [31:0] n31788_o;
  wire [3:0] n31795_o;
  wire [67:0] n31796_o;
  wire [170:0] n31797_o;
  wire [5:0] n31798_o;
  wire [2:0] n31799_o;
  wire n31801_o;
  wire [2:0] n31803_o;
  wire [2:0] n31804_o;
  wire n31805_o;
  wire [5:0] n31806_o;
  wire [2:0] n31807_o;
  wire [2:0] n31809_o;
  wire [1:0] n31810_o;
  wire [63:0] n31812_o;
  wire [5:0] n31813_o;
  wire [2:0] n31814_o;
  wire [7:0] n31815_o;
  wire [31:0] n31829_o;
  wire [31:0] n31832_o;
  wire [63:0] n31833_o;
  wire [31:0] n31855_o;
  wire [31:0] n31858_o;
  wire [63:0] n31859_o;
  wire n31862_o;
  wire [63:0] n31864_o;
  wire [1:0] n31865_o;
  wire [15:0] n31866_o;
  wire [31:0] n31880_o;
  wire [31:0] n31883_o;
  wire [63:0] n31884_o;
  wire [31:0] n31906_o;
  wire [31:0] n31909_o;
  wire [63:0] n31910_o;
  wire n31913_o;
  wire [63:0] n31915_o;
  wire n31916_o;
  wire [31:0] n31917_o;
  wire [31:0] n31931_o;
  wire [31:0] n31934_o;
  wire [63:0] n31935_o;
  wire [31:0] n31957_o;
  wire [31:0] n31960_o;
  wire [63:0] n31961_o;
  wire [1:0] n31963_o;
  reg [63:0] n31964_o;
  wire [2:0] n31965_o;
  wire [2:0] n31966_o;
  wire [63:0] n31967_o;
  wire [63:0] n31968_o;
  wire n31970_o;
  wire [5:0] n31971_o;
  wire [2:0] n31972_o;
  wire [2:0] n31974_o;
  wire [5:0] n31976_o;
  wire [2:0] n31977_o;
  wire n31979_o;
  wire [3:0] n31982_o;
  wire [3:0] n31983_o;
  wire [3:0] n31984_o;
  wire [1:0] n31985_o;
  wire [63:0] n31987_o;
  wire [5:0] n31988_o;
  wire [2:0] n31989_o;
  wire [7:0] n31990_o;
  wire [31:0] n32004_o;
  wire [31:0] n32007_o;
  wire [63:0] n32008_o;
  wire [31:0] n32030_o;
  wire [31:0] n32033_o;
  wire [63:0] n32034_o;
  wire n32037_o;
  wire [63:0] n32039_o;
  wire [1:0] n32040_o;
  wire [15:0] n32041_o;
  wire [31:0] n32055_o;
  wire [31:0] n32058_o;
  wire [63:0] n32059_o;
  wire [31:0] n32081_o;
  wire [31:0] n32084_o;
  wire [63:0] n32085_o;
  wire n32088_o;
  wire [63:0] n32090_o;
  wire n32091_o;
  wire [31:0] n32092_o;
  wire [31:0] n32106_o;
  wire [31:0] n32109_o;
  wire [63:0] n32110_o;
  wire [31:0] n32132_o;
  wire [31:0] n32135_o;
  wire [63:0] n32136_o;
  wire [1:0] n32138_o;
  reg [63:0] n32139_o;
  wire n32141_o;
  wire n32144_o;
  wire [3:0] n32145_o;
  wire [2:0] n32146_o;
  wire [2:0] n32147_o;
  wire [2:0] n32148_o;
  reg [2:0] n32149_o;
  wire n32150_o;
  wire n32151_o;
  wire n32152_o;
  reg n32153_o;
  wire [2:0] n32154_o;
  wire [2:0] n32155_o;
  reg [2:0] n32156_o;
  wire [2:0] n32157_o;
  wire [2:0] n32158_o;
  reg [2:0] n32159_o;
  wire n32160_o;
  wire n32161_o;
  reg n32162_o;
  wire [63:0] n32163_o;
  reg [63:0] n32164_o;
  wire [31:0] n32165_o;
  wire [31:0] n32166_o;
  reg [31:0] n32167_o;
  wire [31:0] n32168_o;
  wire [31:0] n32169_o;
  reg [31:0] n32170_o;
  wire [31:0] n32171_o;
  wire [31:0] n32172_o;
  reg [31:0] n32173_o;
  wire n32188_o;
  wire [31:0] n32189_o;
  wire [31:0] n32190_o;
  wire [31:0] n32191_o;
  wire [63:0] n32192_o;
  wire n32193_o;
  wire n32194_o;
  wire n32195_o;
  wire n32196_o;
  wire [63:0] n32197_o;
  wire n32198_o;
  wire [170:0] n32199_o;
  wire n32203_o;
  wire [170:0] n32206_o;
  wire [170:0] n32212_o;
  reg [170:0] n32213_q;
  wire [132:0] n32214_o;
  wire [7:0] n32215_o;
  wire [7:0] n32216_o;
  wire [7:0] n32217_o;
  wire [7:0] n32218_o;
  wire [7:0] n32219_o;
  wire [7:0] n32220_o;
  wire [7:0] n32221_o;
  wire [7:0] n32222_o;
  wire [1:0] n32223_o;
  reg [7:0] n32224_o;
  wire [1:0] n32225_o;
  reg [7:0] n32226_o;
  wire n32227_o;
  wire [7:0] n32228_o;
  wire [7:0] n32229_o;
  wire [7:0] n32230_o;
  wire [7:0] n32231_o;
  wire [7:0] n32232_o;
  wire [7:0] n32233_o;
  wire [7:0] n32234_o;
  wire [7:0] n32235_o;
  wire [7:0] n32236_o;
  wire [1:0] n32237_o;
  reg [7:0] n32238_o;
  wire [1:0] n32239_o;
  reg [7:0] n32240_o;
  wire n32241_o;
  wire [7:0] n32242_o;
  wire [7:0] n32243_o;
  wire [7:0] n32244_o;
  wire [7:0] n32245_o;
  wire [7:0] n32246_o;
  wire [7:0] n32247_o;
  wire [7:0] n32248_o;
  wire [7:0] n32249_o;
  wire [7:0] n32250_o;
  wire [1:0] n32251_o;
  reg [7:0] n32252_o;
  wire [1:0] n32253_o;
  reg [7:0] n32254_o;
  wire n32255_o;
  wire [7:0] n32256_o;
  wire [15:0] n32257_o;
  wire [15:0] n32258_o;
  wire [15:0] n32259_o;
  wire [15:0] n32260_o;
  wire [1:0] n32261_o;
  reg [15:0] n32262_o;
  wire [15:0] n32263_o;
  wire [15:0] n32264_o;
  wire [15:0] n32265_o;
  wire [15:0] n32266_o;
  wire [1:0] n32267_o;
  reg [15:0] n32268_o;
  wire [15:0] n32269_o;
  wire [15:0] n32270_o;
  wire [15:0] n32271_o;
  wire [15:0] n32272_o;
  wire [1:0] n32273_o;
  reg [15:0] n32274_o;
  wire [31:0] n32275_o;
  wire [31:0] n32276_o;
  wire [31:0] n32277_o;
  wire [31:0] n32278_o;
  wire [31:0] n32279_o;
  wire [31:0] n32280_o;
  wire [31:0] n32281_o;
  wire [31:0] n32282_o;
  wire [31:0] n32283_o;
  wire [7:0] n32284_o;
  wire [7:0] n32285_o;
  wire [7:0] n32286_o;
  wire [7:0] n32287_o;
  wire [7:0] n32288_o;
  wire [7:0] n32289_o;
  wire [7:0] n32290_o;
  wire [7:0] n32291_o;
  wire [1:0] n32292_o;
  reg [7:0] n32293_o;
  wire [1:0] n32294_o;
  reg [7:0] n32295_o;
  wire n32296_o;
  wire [7:0] n32297_o;
  wire [7:0] n32298_o;
  wire [7:0] n32299_o;
  wire [7:0] n32300_o;
  wire [7:0] n32301_o;
  wire [7:0] n32302_o;
  wire [7:0] n32303_o;
  wire [7:0] n32304_o;
  wire [7:0] n32305_o;
  wire [1:0] n32306_o;
  reg [7:0] n32307_o;
  wire [1:0] n32308_o;
  reg [7:0] n32309_o;
  wire n32310_o;
  wire [7:0] n32311_o;
  wire [7:0] n32312_o;
  wire [7:0] n32313_o;
  wire [7:0] n32314_o;
  wire [7:0] n32315_o;
  wire [7:0] n32316_o;
  wire [7:0] n32317_o;
  wire [7:0] n32318_o;
  wire [7:0] n32319_o;
  wire [1:0] n32320_o;
  reg [7:0] n32321_o;
  wire [1:0] n32322_o;
  reg [7:0] n32323_o;
  wire n32324_o;
  wire [7:0] n32325_o;
  wire [15:0] n32326_o;
  wire [15:0] n32327_o;
  wire [15:0] n32328_o;
  wire [15:0] n32329_o;
  wire [1:0] n32330_o;
  reg [15:0] n32331_o;
  wire [15:0] n32332_o;
  wire [15:0] n32333_o;
  wire [15:0] n32334_o;
  wire [15:0] n32335_o;
  wire [1:0] n32336_o;
  reg [15:0] n32337_o;
  wire [15:0] n32338_o;
  wire [15:0] n32339_o;
  wire [15:0] n32340_o;
  wire [15:0] n32341_o;
  wire [1:0] n32342_o;
  reg [15:0] n32343_o;
  wire [31:0] n32344_o;
  wire [31:0] n32345_o;
  wire [31:0] n32346_o;
  wire [31:0] n32347_o;
  wire [31:0] n32348_o;
  wire [31:0] n32349_o;
  wire [31:0] n32350_o;
  wire [31:0] n32351_o;
  wire [31:0] n32352_o;
  wire n32353_o;
  wire n32354_o;
  wire n32355_o;
  wire n32356_o;
  wire n32357_o;
  wire n32358_o;
  wire n32359_o;
  wire n32360_o;
  wire n32361_o;
  wire n32362_o;
  wire n32363_o;
  wire n32364_o;
  wire n32365_o;
  wire n32366_o;
  wire n32367_o;
  wire n32368_o;
  wire n32369_o;
  wire n32370_o;
  wire [7:0] n32371_o;
  wire [7:0] n32372_o;
  wire [7:0] n32373_o;
  wire [7:0] n32374_o;
  wire [7:0] n32375_o;
  wire [7:0] n32376_o;
  wire [7:0] n32377_o;
  wire [7:0] n32378_o;
  wire [7:0] n32379_o;
  wire [7:0] n32380_o;
  wire [7:0] n32381_o;
  wire [7:0] n32382_o;
  wire [7:0] n32383_o;
  wire [7:0] n32384_o;
  wire [7:0] n32385_o;
  wire [7:0] n32386_o;
  wire [63:0] n32387_o;
  wire n32388_o;
  wire n32389_o;
  wire n32390_o;
  wire n32391_o;
  wire n32392_o;
  wire n32393_o;
  wire n32394_o;
  wire n32395_o;
  wire [15:0] n32396_o;
  wire [15:0] n32397_o;
  wire [15:0] n32398_o;
  wire [15:0] n32399_o;
  wire [15:0] n32400_o;
  wire [15:0] n32401_o;
  wire [15:0] n32402_o;
  wire [15:0] n32403_o;
  wire [63:0] n32404_o;
  wire n32405_o;
  wire n32406_o;
  wire [31:0] n32407_o;
  wire [31:0] n32408_o;
  wire [31:0] n32409_o;
  wire [31:0] n32410_o;
  wire [63:0] n32411_o;
  wire n32412_o;
  wire n32413_o;
  wire n32414_o;
  wire n32415_o;
  wire n32416_o;
  wire n32417_o;
  wire n32418_o;
  wire n32419_o;
  wire n32420_o;
  wire n32421_o;
  wire n32422_o;
  wire n32423_o;
  wire n32424_o;
  wire n32425_o;
  wire n32426_o;
  wire n32427_o;
  wire n32428_o;
  wire n32429_o;
  wire [7:0] n32430_o;
  wire [7:0] n32431_o;
  wire [7:0] n32432_o;
  wire [7:0] n32433_o;
  wire [7:0] n32434_o;
  wire [7:0] n32435_o;
  wire [7:0] n32436_o;
  wire [7:0] n32437_o;
  wire [7:0] n32438_o;
  wire [7:0] n32439_o;
  wire [7:0] n32440_o;
  wire [7:0] n32441_o;
  wire [7:0] n32442_o;
  wire [7:0] n32443_o;
  wire [7:0] n32444_o;
  wire [7:0] n32445_o;
  wire [63:0] n32446_o;
  wire n32447_o;
  wire n32448_o;
  wire n32449_o;
  wire n32450_o;
  wire n32451_o;
  wire n32452_o;
  wire n32453_o;
  wire n32454_o;
  wire [15:0] n32455_o;
  wire [15:0] n32456_o;
  wire [15:0] n32457_o;
  wire [15:0] n32458_o;
  wire [15:0] n32459_o;
  wire [15:0] n32460_o;
  wire [15:0] n32461_o;
  wire [15:0] n32462_o;
  wire [63:0] n32463_o;
  wire n32464_o;
  wire n32465_o;
  wire [31:0] n32466_o;
  wire [31:0] n32467_o;
  wire [31:0] n32468_o;
  wire [31:0] n32469_o;
  wire [63:0] n32470_o;
  assign mul_o_result = n30628_o;
  assign ready_o = n32198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  assign n30626_o = {mul_i_op_c, mul_i_op_b, mul_i_op_a, mul_i_long, mul_i_op, mul_i_mac, mul_i_dt, mul_i_size};
  assign n30628_o = n32197_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:58:10  */
  assign mult = n32214_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:59:10  */
  assign muli0_mul = n30638_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:61:10  */
  assign r = n32213_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:61:13  */
  assign rin = n32199_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:67:3  */
  mul32x32 muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .mul_i_op_a(n30630_o),
    .mul_i_op_b(n30631_o),
    .mul_i_sign(n30632_o),
    .mul_i_start(n30633_o),
    .mul_i_mac(n30634_o),
    .mul_i_op(n30635_o),
    .mul_i_long(n30636_o),
    .mul_i_acc(n30637_o),
    .mul_o_valid(muli0_mul_o_valid),
    .mul_o_ovflw(muli0_mul_o_ovflw),
    .mul_o_result(muli0_mul_o_result));
  assign n30630_o = mult[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30631_o = mult[63:32];
  assign n30632_o = mult[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30633_o = mult[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30634_o = mult[66];
  assign n30635_o = mult[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30636_o = mult[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:15  */
  assign n30637_o = mult[132:69];
  assign n30638_o = {muli0_mul_o_result, muli0_mul_o_ovflw, muli0_mul_o_valid};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:12  */
  assign n30648_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:35  */
  assign n30652_o = n30626_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:101:26  */
  assign n30656_o = n30652_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:104:26  */
  assign n30660_o = n30652_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:64:14  */
  assign n30663_o = {n30660_o, n30656_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:24  */
  always @*
    case (n30663_o)
      2'b10: n30664_o <= 3'b011;
      2'b01: n30664_o <= 3'b111;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:24  */
  always @*
    case (n30663_o)
      2'b10: n30665_o <= 3'b011;
      2'b01: n30665_o <= 3'b111;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:35  */
  assign n30666_o = n30626_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:61  */
  assign n30668_o = n30626_o[69:6];
  assign n30669_o = r[170:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:61:14  */
  assign n30670_o = {n30669_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:69  */
  assign n30671_o = n30670_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:75  */
  assign n30672_o = n30671_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30686_o = n30668_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30689_o = n30668_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30690_o = {n30689_o, n30686_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:61  */
  assign n30708_o = n30626_o[133:70];
  assign n30709_o = r[170:11];
  assign n30710_o = {n30709_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:69  */
  assign n30711_o = n30710_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:75  */
  assign n30712_o = n30711_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30726_o = n30708_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30729_o = n30708_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30730_o = {n30729_o, n30726_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:61  */
  assign n30748_o = n30626_o[197:134];
  assign n30749_o = r[170:11];
  assign n30750_o = {n30749_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:69  */
  assign n30751_o = n30750_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:75  */
  assign n30752_o = n30751_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30766_o = n30748_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30769_o = n30748_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30770_o = {n30769_o, n30766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:37  */
  assign n30787_o = n30626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:40  */
  assign n30789_o = n30787_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:119:72  */
  assign n30791_o = n32228_o[7];
  assign n30797_o = {n30791_o, n30791_o, n30791_o, n30791_o};
  assign n30798_o = {n30791_o, n30791_o, n30791_o, n30791_o};
  assign n30799_o = {n30791_o, n30791_o, n30791_o, n30791_o};
  assign n30800_o = {n30791_o, n30791_o, n30791_o, n30791_o};
  assign n30801_o = {n30791_o, n30791_o, n30791_o, n30791_o};
  assign n30802_o = {n30791_o, n30791_o, n30791_o, n30791_o};
  assign n30803_o = {n30797_o, n30798_o, n30799_o, n30800_o};
  assign n30804_o = {n30801_o, n30802_o};
  assign n30805_o = {n30803_o, n30804_o};
  assign n30808_o = {n30805_o, n32228_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:120:72  */
  assign n30810_o = n32242_o[7];
  assign n30816_o = {n30810_o, n30810_o, n30810_o, n30810_o};
  assign n30817_o = {n30810_o, n30810_o, n30810_o, n30810_o};
  assign n30818_o = {n30810_o, n30810_o, n30810_o, n30810_o};
  assign n30819_o = {n30810_o, n30810_o, n30810_o, n30810_o};
  assign n30820_o = {n30810_o, n30810_o, n30810_o, n30810_o};
  assign n30821_o = {n30810_o, n30810_o, n30810_o, n30810_o};
  assign n30822_o = {n30816_o, n30817_o, n30818_o, n30819_o};
  assign n30823_o = {n30820_o, n30821_o};
  assign n30824_o = {n30822_o, n30823_o};
  assign n30827_o = {n30824_o, n32242_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:121:72  */
  assign n30829_o = n32256_o[7];
  assign n30835_o = {n30829_o, n30829_o, n30829_o, n30829_o};
  assign n30836_o = {n30829_o, n30829_o, n30829_o, n30829_o};
  assign n30837_o = {n30829_o, n30829_o, n30829_o, n30829_o};
  assign n30838_o = {n30829_o, n30829_o, n30829_o, n30829_o};
  assign n30839_o = {n30829_o, n30829_o, n30829_o, n30829_o};
  assign n30840_o = {n30829_o, n30829_o, n30829_o, n30829_o};
  assign n30841_o = {n30835_o, n30836_o, n30837_o, n30838_o};
  assign n30842_o = {n30839_o, n30840_o};
  assign n30843_o = {n30841_o, n30842_o};
  assign n30846_o = {n30843_o, n32256_o};
  assign n30856_o = {24'b000000000000000000000000, n32228_o};
  assign n30866_o = {24'b000000000000000000000000, n32242_o};
  assign n30876_o = {24'b000000000000000000000000, n32256_o};
  assign n30877_o = {n30876_o, n30866_o, n30856_o};
  assign n30878_o = {n30846_o, n30827_o, n30808_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:28  */
  assign n30879_o = n30789_o ? n30878_o : n30877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:113:26  */
  assign n30881_o = n30666_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:129:61  */
  assign n30883_o = n30626_o[69:6];
  assign n30884_o = r[170:11];
  assign n30885_o = {n30884_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:129:79  */
  assign n30886_o = n30885_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30900_o = n30883_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30903_o = n30883_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30904_o = {n30903_o, n30900_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:130:61  */
  assign n30922_o = n30626_o[133:70];
  assign n30923_o = r[170:11];
  assign n30924_o = {n30923_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:130:79  */
  assign n30925_o = n30924_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30939_o = n30922_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30942_o = n30922_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30943_o = {n30942_o, n30939_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:131:61  */
  assign n30961_o = n30626_o[197:134];
  assign n30962_o = r[170:11];
  assign n30963_o = {n30962_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:131:79  */
  assign n30964_o = n30963_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30978_o = n30961_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30981_o = n30961_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30982_o = {n30981_o, n30978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:37  */
  assign n30999_o = n30626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:40  */
  assign n31001_o = n30999_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:134:72  */
  assign n31003_o = n32262_o[15];
  assign n31009_o = {n31003_o, n31003_o, n31003_o, n31003_o};
  assign n31010_o = {n31003_o, n31003_o, n31003_o, n31003_o};
  assign n31011_o = {n31003_o, n31003_o, n31003_o, n31003_o};
  assign n31012_o = {n31003_o, n31003_o, n31003_o, n31003_o};
  assign n31013_o = {n31009_o, n31010_o, n31011_o, n31012_o};
  assign n31016_o = {n31013_o, n32262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:135:72  */
  assign n31018_o = n32268_o[15];
  assign n31024_o = {n31018_o, n31018_o, n31018_o, n31018_o};
  assign n31025_o = {n31018_o, n31018_o, n31018_o, n31018_o};
  assign n31026_o = {n31018_o, n31018_o, n31018_o, n31018_o};
  assign n31027_o = {n31018_o, n31018_o, n31018_o, n31018_o};
  assign n31028_o = {n31024_o, n31025_o, n31026_o, n31027_o};
  assign n31031_o = {n31028_o, n32268_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:136:72  */
  assign n31033_o = n32274_o[15];
  assign n31039_o = {n31033_o, n31033_o, n31033_o, n31033_o};
  assign n31040_o = {n31033_o, n31033_o, n31033_o, n31033_o};
  assign n31041_o = {n31033_o, n31033_o, n31033_o, n31033_o};
  assign n31042_o = {n31033_o, n31033_o, n31033_o, n31033_o};
  assign n31043_o = {n31039_o, n31040_o, n31041_o, n31042_o};
  assign n31046_o = {n31043_o, n32274_o};
  assign n31056_o = {16'b0000000000000000, n32262_o};
  assign n31066_o = {16'b0000000000000000, n32268_o};
  assign n31076_o = {16'b0000000000000000, n32274_o};
  assign n31077_o = {n31076_o, n31066_o, n31056_o};
  assign n31078_o = {n31046_o, n31031_o, n31016_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:28  */
  assign n31079_o = n31001_o ? n31078_o : n31077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:128:26  */
  assign n31081_o = n30666_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:144:63  */
  assign n31083_o = n30626_o[69:6];
  assign n31084_o = r[170:11];
  assign n31085_o = {n31084_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:144:81  */
  assign n31086_o = n31085_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31100_o = n31083_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31103_o = n31083_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n31104_o = {n31103_o, n31100_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:145:63  */
  assign n31122_o = n30626_o[133:70];
  assign n31123_o = r[74:11];
  assign n31124_o = r[170:107];
  assign n31125_o = {n31124_o, n32277_o, n31123_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:145:81  */
  assign n31126_o = n31125_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31140_o = n31122_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31143_o = n31122_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n31144_o = {n31143_o, n31140_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:146:63  */
  assign n31162_o = n30626_o[197:134];
  assign n31163_o = r[74:11];
  assign n31164_o = r[170:139];
  assign n31165_o = {n31164_o, n32280_o, n32277_o, n31163_o, 1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:146:81  */
  assign n31166_o = n31165_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31180_o = n31162_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31183_o = n31162_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n31184_o = {n31183_o, n31180_o};
  assign n31201_o = {n31081_o, n30881_o};
  assign n31202_o = n30879_o[31:0];
  assign n31203_o = n31079_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n31201_o)
      2'b10: n31204_o <= n31203_o;
      2'b01: n31204_o <= n31202_o;
    endcase
  assign n31205_o = n30879_o[63:32];
  assign n31206_o = n31079_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n31201_o)
      2'b10: n31207_o <= n31206_o;
      2'b01: n31207_o <= n31205_o;
    endcase
  assign n31208_o = n30879_o[95:64];
  assign n31209_o = n31079_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n31201_o)
      2'b10: n31210_o <= n31209_o;
      2'b01: n31210_o <= n31208_o;
    endcase
  assign n31217_o = {1'b1, n30665_o, n30664_o, 1'b0, 3'b001};
  assign n31218_o = {n31210_o, n31207_o, n31204_o};
  assign n31219_o = r[10:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:22  */
  assign n31220_o = start_i ? n31217_o : n31219_o;
  assign n31221_o = r[170:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:22  */
  assign n31222_o = start_i ? n31218_o : n31221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:7  */
  assign n31230_o = n30648_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:48  */
  assign n31231_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:54  */
  assign n31232_o = n31231_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:59  */
  assign n31234_o = n31232_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:33  */
  assign n31235_o = n30626_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:61  */
  assign n31237_o = n30626_o[69:6];
  assign n31238_o = r[3:0];
  assign n31239_o = r[170:7];
  assign n31240_o = {n31239_o, n31234_o, n31238_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:69  */
  assign n31241_o = n31240_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:75  */
  assign n31242_o = n31241_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31256_o = n31237_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31259_o = n31237_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n31260_o = {n31259_o, n31256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:61  */
  assign n31278_o = n30626_o[133:70];
  assign n31279_o = r[3:0];
  assign n31280_o = r[170:7];
  assign n31281_o = {n31280_o, n31234_o, n31279_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:69  */
  assign n31282_o = n31281_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:75  */
  assign n31283_o = n31282_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31297_o = n31278_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31300_o = n31278_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n31301_o = {n31300_o, n31297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:61  */
  assign n31319_o = n30626_o[197:134];
  assign n31320_o = r[3:0];
  assign n31321_o = r[170:7];
  assign n31322_o = {n31321_o, n31234_o, n31320_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:69  */
  assign n31323_o = n31322_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:75  */
  assign n31324_o = n31323_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31338_o = n31319_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31341_o = n31319_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n31342_o = {n31341_o, n31338_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:35  */
  assign n31359_o = n30626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:38  */
  assign n31361_o = n31359_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:160:72  */
  assign n31363_o = n32297_o[7];
  assign n31369_o = {n31363_o, n31363_o, n31363_o, n31363_o};
  assign n31370_o = {n31363_o, n31363_o, n31363_o, n31363_o};
  assign n31371_o = {n31363_o, n31363_o, n31363_o, n31363_o};
  assign n31372_o = {n31363_o, n31363_o, n31363_o, n31363_o};
  assign n31373_o = {n31363_o, n31363_o, n31363_o, n31363_o};
  assign n31374_o = {n31363_o, n31363_o, n31363_o, n31363_o};
  assign n31375_o = {n31369_o, n31370_o, n31371_o, n31372_o};
  assign n31376_o = {n31373_o, n31374_o};
  assign n31377_o = {n31375_o, n31376_o};
  assign n31380_o = {n31377_o, n32297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:161:72  */
  assign n31382_o = n32311_o[7];
  assign n31388_o = {n31382_o, n31382_o, n31382_o, n31382_o};
  assign n31389_o = {n31382_o, n31382_o, n31382_o, n31382_o};
  assign n31390_o = {n31382_o, n31382_o, n31382_o, n31382_o};
  assign n31391_o = {n31382_o, n31382_o, n31382_o, n31382_o};
  assign n31392_o = {n31382_o, n31382_o, n31382_o, n31382_o};
  assign n31393_o = {n31382_o, n31382_o, n31382_o, n31382_o};
  assign n31394_o = {n31388_o, n31389_o, n31390_o, n31391_o};
  assign n31395_o = {n31392_o, n31393_o};
  assign n31396_o = {n31394_o, n31395_o};
  assign n31399_o = {n31396_o, n32311_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:162:72  */
  assign n31401_o = n32325_o[7];
  assign n31407_o = {n31401_o, n31401_o, n31401_o, n31401_o};
  assign n31408_o = {n31401_o, n31401_o, n31401_o, n31401_o};
  assign n31409_o = {n31401_o, n31401_o, n31401_o, n31401_o};
  assign n31410_o = {n31401_o, n31401_o, n31401_o, n31401_o};
  assign n31411_o = {n31401_o, n31401_o, n31401_o, n31401_o};
  assign n31412_o = {n31401_o, n31401_o, n31401_o, n31401_o};
  assign n31413_o = {n31407_o, n31408_o, n31409_o, n31410_o};
  assign n31414_o = {n31411_o, n31412_o};
  assign n31415_o = {n31413_o, n31414_o};
  assign n31418_o = {n31415_o, n32325_o};
  assign n31428_o = {24'b000000000000000000000000, n32297_o};
  assign n31438_o = {24'b000000000000000000000000, n32311_o};
  assign n31448_o = {24'b000000000000000000000000, n32325_o};
  assign n31449_o = {n31448_o, n31438_o, n31428_o};
  assign n31450_o = {n31418_o, n31399_o, n31380_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:26  */
  assign n31451_o = n31361_o ? n31450_o : n31449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:154:24  */
  assign n31453_o = n31235_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:170:61  */
  assign n31455_o = n30626_o[69:6];
  assign n31456_o = r[3:0];
  assign n31457_o = r[170:7];
  assign n31458_o = {n31457_o, n31234_o, n31456_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:170:79  */
  assign n31459_o = n31458_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31473_o = n31455_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31476_o = n31455_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n31477_o = {n31476_o, n31473_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:171:61  */
  assign n31495_o = n30626_o[133:70];
  assign n31496_o = r[3:0];
  assign n31497_o = r[170:7];
  assign n31498_o = {n31497_o, n31234_o, n31496_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:171:79  */
  assign n31499_o = n31498_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31513_o = n31495_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31516_o = n31495_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n31517_o = {n31516_o, n31513_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:172:61  */
  assign n31535_o = n30626_o[197:134];
  assign n31536_o = r[3:0];
  assign n31537_o = r[170:7];
  assign n31538_o = {n31537_o, n31234_o, n31536_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:172:79  */
  assign n31539_o = n31538_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31553_o = n31535_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31556_o = n31535_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n31557_o = {n31556_o, n31553_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:35  */
  assign n31574_o = n30626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:38  */
  assign n31576_o = n31574_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:175:72  */
  assign n31578_o = n32331_o[15];
  assign n31584_o = {n31578_o, n31578_o, n31578_o, n31578_o};
  assign n31585_o = {n31578_o, n31578_o, n31578_o, n31578_o};
  assign n31586_o = {n31578_o, n31578_o, n31578_o, n31578_o};
  assign n31587_o = {n31578_o, n31578_o, n31578_o, n31578_o};
  assign n31588_o = {n31584_o, n31585_o, n31586_o, n31587_o};
  assign n31591_o = {n31588_o, n32331_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:176:72  */
  assign n31593_o = n32337_o[15];
  assign n31599_o = {n31593_o, n31593_o, n31593_o, n31593_o};
  assign n31600_o = {n31593_o, n31593_o, n31593_o, n31593_o};
  assign n31601_o = {n31593_o, n31593_o, n31593_o, n31593_o};
  assign n31602_o = {n31593_o, n31593_o, n31593_o, n31593_o};
  assign n31603_o = {n31599_o, n31600_o, n31601_o, n31602_o};
  assign n31606_o = {n31603_o, n32337_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:177:72  */
  assign n31608_o = n32343_o[15];
  assign n31614_o = {n31608_o, n31608_o, n31608_o, n31608_o};
  assign n31615_o = {n31608_o, n31608_o, n31608_o, n31608_o};
  assign n31616_o = {n31608_o, n31608_o, n31608_o, n31608_o};
  assign n31617_o = {n31608_o, n31608_o, n31608_o, n31608_o};
  assign n31618_o = {n31614_o, n31615_o, n31616_o, n31617_o};
  assign n31621_o = {n31618_o, n32343_o};
  assign n31631_o = {16'b0000000000000000, n32331_o};
  assign n31641_o = {16'b0000000000000000, n32337_o};
  assign n31651_o = {16'b0000000000000000, n32343_o};
  assign n31652_o = {n31651_o, n31641_o, n31631_o};
  assign n31653_o = {n31621_o, n31606_o, n31591_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:26  */
  assign n31654_o = n31576_o ? n31653_o : n31652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:169:24  */
  assign n31656_o = n31235_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:185:63  */
  assign n31658_o = n30626_o[69:6];
  assign n31659_o = r[3:0];
  assign n31660_o = r[170:7];
  assign n31661_o = {n31660_o, n31234_o, n31659_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:185:81  */
  assign n31662_o = n31661_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31676_o = n31658_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31679_o = n31658_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n31680_o = {n31679_o, n31676_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:186:63  */
  assign n31698_o = n30626_o[133:70];
  assign n31699_o = r[3:0];
  assign n31700_o = r[74:7];
  assign n31701_o = r[170:107];
  assign n31702_o = {n31701_o, n32346_o, n31700_o, n31234_o, n31699_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:186:81  */
  assign n31703_o = n31702_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31717_o = n31698_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31720_o = n31698_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n31721_o = {n31720_o, n31717_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:187:63  */
  assign n31739_o = n30626_o[197:134];
  assign n31740_o = r[3:0];
  assign n31741_o = r[74:7];
  assign n31742_o = r[170:139];
  assign n31743_o = {n31742_o, n32349_o, n32346_o, n31741_o, n31234_o, n31740_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:187:81  */
  assign n31744_o = n31743_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31758_o = n31739_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31761_o = n31739_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n31762_o = {n31761_o, n31758_o};
  assign n31779_o = {n31656_o, n31453_o};
  assign n31780_o = n31451_o[31:0];
  assign n31781_o = n31654_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n31779_o)
      2'b10: n31782_o <= n31781_o;
      2'b01: n31782_o <= n31780_o;
    endcase
  assign n31783_o = n31451_o[63:32];
  assign n31784_o = n31654_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n31779_o)
      2'b10: n31785_o <= n31784_o;
      2'b01: n31785_o <= n31783_o;
    endcase
  assign n31786_o = n31451_o[95:64];
  assign n31787_o = n31654_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n31779_o)
      2'b10: n31788_o <= n31787_o;
      2'b01: n31788_o <= n31786_o;
    endcase
  assign n31795_o = r[3:0];
  assign n31796_o = r[74:7];
  assign n31797_o = {n31788_o, n31785_o, n31782_o, n31796_o, n31234_o, n31795_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:27  */
  assign n31798_o = n31797_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:33  */
  assign n31799_o = n31798_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:38  */
  assign n31801_o = n31799_o == 3'b000;
  assign n31803_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:22  */
  assign n31804_o = n31801_o ? 3'b010 : n31803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:35  */
  assign n31805_o = muli0_mul[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:48  */
  assign n31806_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:54  */
  assign n31807_o = n31806_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:61  */
  assign n31809_o = n31807_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:198:35  */
  assign n31810_o = n30626_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:57  */
  assign n31812_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:65  */
  assign n31813_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:71  */
  assign n31814_o = n31813_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:95  */
  assign n31815_o = muli0_mul[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31829_o = n31812_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31832_o = n31812_o[63:32];
  assign n31833_o = {n31832_o, n31829_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n31855_o = n32387_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n31858_o = n32387_o[63:32];
  assign n31859_o = {n31858_o, n31855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:199:26  */
  assign n31862_o = n31810_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:57  */
  assign n31864_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:77  */
  assign n31865_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:107  */
  assign n31866_o = muli0_mul[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31880_o = n31864_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31883_o = n31864_o[63:32];
  assign n31884_o = {n31883_o, n31880_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n31906_o = n32404_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n31909_o = n32404_o[63:32];
  assign n31910_o = {n31909_o, n31906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:201:26  */
  assign n31913_o = n31810_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:59  */
  assign n31915_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:79  */
  assign n31916_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:109  */
  assign n31917_o = muli0_mul[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31931_o = n31915_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n31934_o = n31915_o[63:32];
  assign n31935_o = {n31934_o, n31931_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n31957_o = n32411_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n31960_o = n32411_o[63:32];
  assign n31961_o = {n31960_o, n31957_o};
  assign n31963_o = {n31913_o, n31862_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:198:24  */
  always @*
    case (n31963_o)
      2'b10: n31964_o <= n31910_o;
      2'b01: n31964_o <= n31859_o;
    endcase
  assign n31965_o = r[9:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:22  */
  assign n31966_o = n31805_o ? n31809_o : n31965_o;
  assign n31967_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:22  */
  assign n31968_o = n31805_o ? n31964_o : n31967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:7  */
  assign n31970_o = n30648_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:48  */
  assign n31971_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:54  */
  assign n31972_o = n31971_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:61  */
  assign n31974_o = n31972_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:27  */
  assign n31976_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:33  */
  assign n31977_o = n31976_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:40  */
  assign n31979_o = n31977_o == 3'b000;
  assign n31982_o = {1'b1, 3'b011};
  assign n31983_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:22  */
  assign n31984_o = n31979_o ? n31982_o : n31983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:216:33  */
  assign n31985_o = n30626_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:57  */
  assign n31987_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:65  */
  assign n31988_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:71  */
  assign n31989_o = n31988_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:95  */
  assign n31990_o = muli0_mul[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n32004_o = n31987_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n32007_o = n31987_o[63:32];
  assign n32008_o = {n32007_o, n32004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n32030_o = n32446_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n32033_o = n32446_o[63:32];
  assign n32034_o = {n32033_o, n32030_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:217:24  */
  assign n32037_o = n31985_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:57  */
  assign n32039_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:77  */
  assign n32040_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:107  */
  assign n32041_o = muli0_mul[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n32055_o = n32039_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n32058_o = n32039_o[63:32];
  assign n32059_o = {n32058_o, n32055_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n32081_o = n32463_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n32084_o = n32463_o[63:32];
  assign n32085_o = {n32084_o, n32081_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:219:24  */
  assign n32088_o = n31985_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:59  */
  assign n32090_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:79  */
  assign n32091_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:109  */
  assign n32092_o = muli0_mul[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n32106_o = n32090_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n32109_o = n32090_o[63:32];
  assign n32110_o = {n32109_o, n32106_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n32132_o = n32470_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n32135_o = n32470_o[63:32];
  assign n32136_o = {n32135_o, n32132_o};
  assign n32138_o = {n32088_o, n32037_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:216:22  */
  always @*
    case (n32138_o)
      2'b10: n32139_o <= n32085_o;
      2'b01: n32139_o <= n32034_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:7  */
  assign n32141_o = n30648_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:225:7  */
  assign n32144_o = n30648_o == 3'b011;
  assign n32145_o = {n32144_o, n32141_o, n31970_o, n31230_o};
  assign n32146_o = n31220_o[2:0];
  assign n32147_o = n31984_o[2:0];
  assign n32148_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32149_o <= 3'b000;
      4'b0100: n32149_o <= n32147_o;
      4'b0010: n32149_o <= n31804_o;
      4'b0001: n32149_o <= n32146_o;
    endcase
  assign n32150_o = n31220_o[3];
  assign n32151_o = n31984_o[3];
  assign n32152_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32153_o <= n32152_o;
      4'b0100: n32153_o <= n32151_o;
      4'b0010: n32153_o <= n32152_o;
      4'b0001: n32153_o <= n32150_o;
    endcase
  assign n32154_o = n31220_o[6:4];
  assign n32155_o = r[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32156_o <= n32155_o;
      4'b0100: n32156_o <= n32155_o;
      4'b0010: n32156_o <= n31234_o;
      4'b0001: n32156_o <= n32154_o;
    endcase
  assign n32157_o = n31220_o[9:7];
  assign n32158_o = r[9:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32159_o <= n32158_o;
      4'b0100: n32159_o <= n31974_o;
      4'b0010: n32159_o <= n31966_o;
      4'b0001: n32159_o <= n32157_o;
    endcase
  assign n32160_o = n31220_o[10];
  assign n32161_o = r[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32162_o <= n32161_o;
      4'b0100: n32162_o <= 1'b0;
      4'b0010: n32162_o <= n32161_o;
      4'b0001: n32162_o <= n32160_o;
    endcase
  assign n32163_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32164_o <= n32163_o;
      4'b0100: n32164_o <= n32139_o;
      4'b0010: n32164_o <= n31968_o;
      4'b0001: n32164_o <= n32163_o;
    endcase
  assign n32165_o = n31222_o[31:0];
  assign n32166_o = r[106:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32167_o <= n32166_o;
      4'b0100: n32167_o <= n32166_o;
      4'b0010: n32167_o <= n31782_o;
      4'b0001: n32167_o <= n32165_o;
    endcase
  assign n32168_o = n31222_o[63:32];
  assign n32169_o = r[138:107];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32170_o <= n32169_o;
      4'b0100: n32170_o <= n32169_o;
      4'b0010: n32170_o <= n31785_o;
      4'b0001: n32170_o <= n32168_o;
    endcase
  assign n32171_o = n31222_o[95:64];
  assign n32172_o = r[170:139];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n32145_o)
      4'b1000: n32173_o <= n32172_o;
      4'b0100: n32173_o <= n32172_o;
      4'b0010: n32173_o <= n31788_o;
      4'b0001: n32173_o <= n32171_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:233:23  */
  assign n32188_o = r[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:234:23  */
  assign n32189_o = r[106:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:235:23  */
  assign n32190_o = r[138:107];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:236:55  */
  assign n32191_o = r[170:139];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:236:39  */
  assign n32192_o = {{32{n32191_o[31]}}, n32191_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:237:27  */
  assign n32193_o = n30626_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:238:27  */
  assign n32194_o = n30626_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:239:27  */
  assign n32195_o = n30626_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:240:27  */
  assign n32196_o = n30626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:245:23  */
  assign n32197_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:246:23  */
  assign n32198_o = r[3];
  assign n32199_o = {n32173_o, n32170_o, n32167_o, n32164_o, n32162_o, n32159_o, n32156_o, n32153_o, n32149_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:256:18  */
  assign n32203_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:260:9  */
  assign n32206_o = init_i ? "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  assign n32212_o = en_i ? n32206_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  always @(posedge clk_i or posedge n32203_o)
    if (n32203_o)
      n32213_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    else
      n32213_q <= n32212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:256:5  */
  assign n32214_o = {n32192_o, n32193_o, n32194_o, n32195_o, n32188_o, n32196_o, n32190_o, n32189_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:74:20  */
  assign n32215_o = n30690_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:20:5  */
  assign n32216_o = n30690_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:19:5  */
  assign n32217_o = n30690_o[23:16];
  assign n32218_o = n30690_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  assign n32219_o = n30690_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:254:3  */
  assign n32220_o = n30690_o[47:40];
  assign n32221_o = n30690_o[55:48];
  assign n32222_o = n30690_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32223_o = n30672_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32223_o)
      2'b00: n32224_o <= n32215_o;
      2'b01: n32224_o <= n32216_o;
      2'b10: n32224_o <= n32217_o;
      2'b11: n32224_o <= n32218_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32225_o = n30672_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32225_o)
      2'b00: n32226_o <= n32219_o;
      2'b01: n32226_o <= n32220_o;
      2'b10: n32226_o <= n32221_o;
      2'b11: n32226_o <= n32222_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32227_o = n30672_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32228_o = n32227_o ? n32226_o : n32224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32229_o = n30730_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32230_o = n30730_o[15:8];
  assign n32231_o = n30730_o[23:16];
  assign n32232_o = n30730_o[31:24];
  assign n32233_o = n30730_o[39:32];
  assign n32234_o = n30730_o[47:40];
  assign n32235_o = n30730_o[55:48];
  assign n32236_o = n30730_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32237_o = n30712_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32237_o)
      2'b00: n32238_o <= n32229_o;
      2'b01: n32238_o <= n32230_o;
      2'b10: n32238_o <= n32231_o;
      2'b11: n32238_o <= n32232_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32239_o = n30712_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32239_o)
      2'b00: n32240_o <= n32233_o;
      2'b01: n32240_o <= n32234_o;
      2'b10: n32240_o <= n32235_o;
      2'b11: n32240_o <= n32236_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32241_o = n30712_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32242_o = n32241_o ? n32240_o : n32238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32243_o = n30770_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32244_o = n30770_o[15:8];
  assign n32245_o = n30770_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32246_o = n30770_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32247_o = n30770_o[39:32];
  assign n32248_o = n30770_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32249_o = n30770_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:38  */
  assign n32250_o = n30770_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32251_o = n30752_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32251_o)
      2'b00: n32252_o <= n32243_o;
      2'b01: n32252_o <= n32244_o;
      2'b10: n32252_o <= n32245_o;
      2'b11: n32252_o <= n32246_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32253_o = n30752_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32253_o)
      2'b00: n32254_o <= n32247_o;
      2'b01: n32254_o <= n32248_o;
      2'b10: n32254_o <= n32249_o;
      2'b11: n32254_o <= n32250_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32255_o = n30752_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32256_o = n32255_o ? n32254_o : n32252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32257_o = n30904_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32258_o = n30904_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:23  */
  assign n32259_o = n30904_o[47:32];
  assign n32260_o = n30904_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32261_o = n30886_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n32261_o)
      2'b00: n32262_o <= n32257_o;
      2'b01: n32262_o <= n32258_o;
      2'b10: n32262_o <= n32259_o;
      2'b11: n32262_o <= n32260_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32263_o = n30943_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32264_o = n30943_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:206:17  */
  assign n32265_o = n30943_o[47:32];
  assign n32266_o = n30943_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32267_o = n30925_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n32267_o)
      2'b00: n32268_o <= n32263_o;
      2'b01: n32268_o <= n32264_o;
      2'b10: n32268_o <= n32265_o;
      2'b11: n32268_o <= n32266_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32269_o = n30982_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32270_o = n30982_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n32271_o = n30982_o[47:32];
  assign n32272_o = n30982_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32273_o = n30964_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n32273_o)
      2'b00: n32274_o <= n32269_o;
      2'b01: n32274_o <= n32270_o;
      2'b10: n32274_o <= n32271_o;
      2'b11: n32274_o <= n32272_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32275_o = n31104_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32276_o = n31104_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32277_o = n31086_o ? n32276_o : n32275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32278_o = n31144_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32279_o = n31144_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32280_o = n31126_o ? n32279_o : n32278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32281_o = n31184_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32282_o = n31184_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32283_o = n31166_o ? n32282_o : n32281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32284_o = n31260_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32285_o = n31260_o[15:8];
  assign n32286_o = n31260_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:198:14  */
  assign n32287_o = n31260_o[31:24];
  assign n32288_o = n31260_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:197:14  */
  assign n32289_o = n31260_o[47:40];
  assign n32290_o = n31260_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n32291_o = n31260_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32292_o = n31242_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32292_o)
      2'b00: n32293_o <= n32284_o;
      2'b01: n32293_o <= n32285_o;
      2'b10: n32293_o <= n32286_o;
      2'b11: n32293_o <= n32287_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32294_o = n31242_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32294_o)
      2'b00: n32295_o <= n32288_o;
      2'b01: n32295_o <= n32289_o;
      2'b10: n32295_o <= n32290_o;
      2'b11: n32295_o <= n32291_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32296_o = n31242_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32297_o = n32296_o ? n32295_o : n32293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32298_o = n31301_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32299_o = n31301_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n32300_o = n31301_o[23:16];
  assign n32301_o = n31301_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32302_o = n31301_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32303_o = n31301_o[47:40];
  assign n32304_o = n31301_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32305_o = n31301_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32306_o = n31283_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32306_o)
      2'b00: n32307_o <= n32298_o;
      2'b01: n32307_o <= n32299_o;
      2'b10: n32307_o <= n32300_o;
      2'b11: n32307_o <= n32301_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32308_o = n31283_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32308_o)
      2'b00: n32309_o <= n32302_o;
      2'b01: n32309_o <= n32303_o;
      2'b10: n32309_o <= n32304_o;
      2'b11: n32309_o <= n32305_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32310_o = n31283_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32311_o = n32310_o ? n32309_o : n32307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32312_o = n31342_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32313_o = n31342_o[15:8];
  assign n32314_o = n31342_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n32315_o = n31342_o[31:24];
  assign n32316_o = n31342_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n32317_o = n31342_o[47:40];
  assign n32318_o = n31342_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:184:17  */
  assign n32319_o = n31342_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32320_o = n31324_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32320_o)
      2'b00: n32321_o <= n32312_o;
      2'b01: n32321_o <= n32313_o;
      2'b10: n32321_o <= n32314_o;
      2'b11: n32321_o <= n32315_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32322_o = n31324_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n32322_o)
      2'b00: n32323_o <= n32316_o;
      2'b01: n32323_o <= n32317_o;
      2'b10: n32323_o <= n32318_o;
      2'b11: n32323_o <= n32319_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32324_o = n31324_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32325_o = n32324_o ? n32323_o : n32321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32326_o = n31477_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n32327_o = n31477_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32328_o = n31477_o[47:32];
  assign n32329_o = n31477_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32330_o = n31459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n32330_o)
      2'b00: n32331_o <= n32326_o;
      2'b01: n32331_o <= n32327_o;
      2'b10: n32331_o <= n32328_o;
      2'b11: n32331_o <= n32329_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32332_o = n31517_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32333_o = n31517_o[31:16];
  assign n32334_o = n31517_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:176:14  */
  assign n32335_o = n31517_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32336_o = n31499_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n32336_o)
      2'b00: n32337_o <= n32332_o;
      2'b01: n32337_o <= n32333_o;
      2'b10: n32337_o <= n32334_o;
      2'b11: n32337_o <= n32335_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32338_o = n31557_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32339_o = n31557_o[31:16];
  assign n32340_o = n31557_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n32341_o = n31557_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32342_o = n31539_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n32342_o)
      2'b00: n32343_o <= n32338_o;
      2'b01: n32343_o <= n32339_o;
      2'b10: n32343_o <= n32340_o;
      2'b11: n32343_o <= n32341_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32344_o = n31680_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n32345_o = n31680_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32346_o = n31662_o ? n32345_o : n32344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32347_o = n31721_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32348_o = n31721_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32349_o = n31703_o ? n32348_o : n32347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32350_o = n31762_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32351_o = n31762_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n32352_o = n31744_o ? n32351_o : n32350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32353_o = n31814_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32354_o = ~n32353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32355_o = n31814_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32356_o = ~n32355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32357_o = n32354_o & n32356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32358_o = n32354_o & n32355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32359_o = n32353_o & n32356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32360_o = n32353_o & n32355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32361_o = n31814_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32362_o = ~n32361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32363_o = n32357_o & n32362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32364_o = n32357_o & n32361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32365_o = n32358_o & n32362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32366_o = n32358_o & n32361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32367_o = n32359_o & n32362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32368_o = n32359_o & n32361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32369_o = n32360_o & n32362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32370_o = n32360_o & n32361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:22  */
  assign n32371_o = n31833_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32372_o = n32363_o ? n31815_o : n32371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:162:17  */
  assign n32373_o = n31833_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32374_o = n32364_o ? n31815_o : n32373_o;
  assign n32375_o = n31833_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32376_o = n32365_o ? n31815_o : n32375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n32377_o = n31833_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32378_o = n32366_o ? n31815_o : n32377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32379_o = n31833_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32380_o = n32367_o ? n31815_o : n32379_o;
  assign n32381_o = n31833_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32382_o = n32368_o ? n31815_o : n32381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:155:14  */
  assign n32383_o = n31833_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32384_o = n32369_o ? n31815_o : n32383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:154:14  */
  assign n32385_o = n31833_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32386_o = n32370_o ? n31815_o : n32385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:153:14  */
  assign n32387_o = {n32386_o, n32384_o, n32382_o, n32380_o, n32378_o, n32376_o, n32374_o, n32372_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32388_o = n31865_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32389_o = ~n32388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32390_o = n31865_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32391_o = ~n32390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32392_o = n32389_o & n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32393_o = n32389_o & n32390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32394_o = n32388_o & n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32395_o = n32388_o & n32390_o;
  assign n32396_o = n31884_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32397_o = n32392_o ? n31866_o : n32396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n32398_o = n31884_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32399_o = n32393_o ? n31866_o : n32398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32400_o = n31884_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32401_o = n32394_o ? n31866_o : n32400_o;
  assign n32402_o = n31884_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32403_o = n32395_o ? n31866_o : n32402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:38  */
  assign n32404_o = {n32403_o, n32401_o, n32399_o, n32397_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32405_o = n31916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32406_o = ~n32405_o;
  assign n32407_o = n31935_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32408_o = n32406_o ? n31917_o : n32407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:26  */
  assign n32409_o = n31935_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32410_o = n32405_o ? n31917_o : n32409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:16  */
  assign n32411_o = {n32410_o, n32408_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32412_o = n31989_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32413_o = ~n32412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32414_o = n31989_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32415_o = ~n32414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32416_o = n32413_o & n32415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32417_o = n32413_o & n32414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32418_o = n32412_o & n32415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32419_o = n32412_o & n32414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32420_o = n31989_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32421_o = ~n32420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32422_o = n32416_o & n32421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32423_o = n32416_o & n32420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32424_o = n32417_o & n32421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32425_o = n32417_o & n32420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32426_o = n32418_o & n32421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32427_o = n32418_o & n32420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32428_o = n32419_o & n32421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32429_o = n32419_o & n32420_o;
  assign n32430_o = n32008_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32431_o = n32422_o ? n31990_o : n32430_o;
  assign n32432_o = n32008_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32433_o = n32423_o ? n31990_o : n32432_o;
  assign n32434_o = n32008_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32435_o = n32424_o ? n31990_o : n32434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n32436_o = n32008_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32437_o = n32425_o ? n31990_o : n32436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n32438_o = n32008_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32439_o = n32426_o ? n31990_o : n32438_o;
  assign n32440_o = n32008_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32441_o = n32427_o ? n31990_o : n32440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n32442_o = n32008_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32443_o = n32428_o ? n31990_o : n32442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n32444_o = n32008_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n32445_o = n32429_o ? n31990_o : n32444_o;
  assign n32446_o = {n32445_o, n32443_o, n32441_o, n32439_o, n32437_o, n32435_o, n32433_o, n32431_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32447_o = n32040_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32448_o = ~n32447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32449_o = n32040_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32450_o = ~n32449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32451_o = n32448_o & n32450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32452_o = n32448_o & n32449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32453_o = n32447_o & n32450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32454_o = n32447_o & n32449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:16  */
  assign n32455_o = n32059_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32456_o = n32451_o ? n32041_o : n32455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n32457_o = n32059_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32458_o = n32452_o ? n32041_o : n32457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n32459_o = n32059_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32460_o = n32453_o ? n32041_o : n32459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:184:17  */
  assign n32461_o = n32059_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n32462_o = n32454_o ? n32041_o : n32461_o;
  assign n32463_o = {n32462_o, n32460_o, n32458_o, n32456_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32464_o = n32091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32465_o = ~n32464_o;
  assign n32466_o = n32110_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32467_o = n32465_o ? n32092_o : n32466_o;
  assign n32468_o = n32110_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n32469_o = n32464_o ? n32092_o : n32468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32470_o = {n32469_o, n32467_o};
endmodule

module shuffle
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  [63:0] veca_i,
   input  [63:0] vecb_i,
   input  [7:0] vn_i,
   input  [3:0] ssss_i,
   input  [1:0] vwidth_i,
   output ready_o,
   output [63:0] data_o);
  wire [68:0] r;
  wire [68:0] rin;
  wire [31:0] n30349_o;
  wire [31:0] n30352_o;
  wire [63:0] n30353_o;
  wire [31:0] n30360_o;
  wire [31:0] n30363_o;
  wire [63:0] n30364_o;
  wire [1:0] n30365_o;
  wire [63:0] n30369_o;
  wire [68:0] n30370_o;
  wire [1:0] n30371_o;
  wire [1:0] n30373_o;
  wire [4:0] n30374_o;
  wire [4:0] n30375_o;
  wire [4:0] n30376_o;
  wire n30379_o;
  wire n30381_o;
  wire [1:0] n30382_o;
  wire n30384_o;
  wire [1:0] n30387_o;
  wire [1:0] n30389_o;
  wire [1:0] n30390_o;
  wire [1:0] n30391_o;
  wire [1:0] n30392_o;
  wire [1:0] n30393_o;
  wire n30394_o;
  wire n30395_o;
  wire n30397_o;
  wire n30400_o;
  wire [2:0] n30401_o;
  wire [1:0] n30402_o;
  wire [1:0] n30403_o;
  reg [1:0] n30404_o;
  wire [1:0] n30405_o;
  wire [1:0] n30406_o;
  reg [1:0] n30407_o;
  wire n30408_o;
  wire n30409_o;
  reg n30410_o;
  wire [63:0] n30413_o;
  reg n30416_o;
  wire [1:0] n30418_o;
  wire n30422_o;
  wire [63:0] n30423_o;
  wire [1:0] n30424_o;
  wire [1:0] n30425_o;
  wire [1:0] n30426_o;
  wire [1:0] n30427_o;
  wire [1:0] n30428_o;
  wire [1:0] n30429_o;
  wire [1:0] n30430_o;
  wire [1:0] n30431_o;
  wire [3:0] n30432_o;
  wire [3:0] n30433_o;
  wire [3:0] n30434_o;
  wire [3:0] n30435_o;
  wire [7:0] n30436_o;
  wire [7:0] n30437_o;
  wire [1:0] n30438_o;
  wire [1:0] n30439_o;
  wire [1:0] n30440_o;
  wire [1:0] n30441_o;
  wire [1:0] n30442_o;
  wire [1:0] n30443_o;
  wire [1:0] n30444_o;
  wire [1:0] n30445_o;
  wire [3:0] n30446_o;
  wire [3:0] n30447_o;
  wire [3:0] n30448_o;
  wire [3:0] n30449_o;
  wire [7:0] n30450_o;
  wire [7:0] n30451_o;
  wire [1:0] n30452_o;
  wire [1:0] n30453_o;
  wire [1:0] n30454_o;
  wire [1:0] n30455_o;
  wire [1:0] n30456_o;
  wire [1:0] n30457_o;
  wire [1:0] n30458_o;
  wire [1:0] n30459_o;
  wire [3:0] n30460_o;
  wire [3:0] n30461_o;
  wire [3:0] n30462_o;
  wire [3:0] n30463_o;
  wire [7:0] n30464_o;
  wire [7:0] n30465_o;
  wire [1:0] n30466_o;
  wire [1:0] n30467_o;
  wire [1:0] n30468_o;
  wire [1:0] n30469_o;
  wire [1:0] n30470_o;
  wire [1:0] n30471_o;
  wire [1:0] n30472_o;
  wire [1:0] n30473_o;
  wire [3:0] n30474_o;
  wire [3:0] n30475_o;
  wire [3:0] n30476_o;
  wire [3:0] n30477_o;
  wire [7:0] n30478_o;
  wire [7:0] n30479_o;
  wire [63:0] n30480_o;
  wire n30482_o;
  wire [63:0] n30483_o;
  wire n30485_o;
  wire [63:0] n30486_o;
  wire n30488_o;
  wire [2:0] n30489_o;
  reg [63:0] n30490_o;
  wire [1:0] n30491_o;
  wire [1:0] n30492_o;
  wire n30494_o;
  wire [1:0] n30495_o;
  wire n30497_o;
  wire [1:0] n30498_o;
  wire n30500_o;
  wire [1:0] n30501_o;
  wire [2:0] n30502_o;
  reg [1:0] n30503_o;
  wire [15:0] n30504_o;
  wire n30506_o;
  wire [15:0] n30507_o;
  wire n30509_o;
  wire [15:0] n30510_o;
  wire n30512_o;
  wire [15:0] n30513_o;
  wire [2:0] n30514_o;
  reg [15:0] n30515_o;
  wire [47:0] n30516_o;
  wire [63:0] n30517_o;
  wire [63:0] n30518_o;
  wire [1:0] n30519_o;
  wire [1:0] n30520_o;
  wire [1:0] n30521_o;
  wire [1:0] n30522_o;
  wire [1:0] n30523_o;
  wire [1:0] n30524_o;
  wire [1:0] n30525_o;
  wire [1:0] n30526_o;
  wire [3:0] n30527_o;
  wire [3:0] n30528_o;
  wire [3:0] n30529_o;
  wire [3:0] n30530_o;
  wire [7:0] n30531_o;
  wire [7:0] n30532_o;
  wire [1:0] n30533_o;
  wire [1:0] n30534_o;
  wire [1:0] n30535_o;
  wire [1:0] n30536_o;
  wire [1:0] n30537_o;
  wire [1:0] n30538_o;
  wire [1:0] n30539_o;
  wire [1:0] n30540_o;
  wire [3:0] n30541_o;
  wire [3:0] n30542_o;
  wire [3:0] n30543_o;
  wire [3:0] n30544_o;
  wire [7:0] n30545_o;
  wire [7:0] n30546_o;
  wire [1:0] n30547_o;
  wire [1:0] n30548_o;
  wire [1:0] n30549_o;
  wire [1:0] n30550_o;
  wire [1:0] n30551_o;
  wire [1:0] n30552_o;
  wire [1:0] n30553_o;
  wire [1:0] n30554_o;
  wire [3:0] n30555_o;
  wire [3:0] n30556_o;
  wire [3:0] n30557_o;
  wire [3:0] n30558_o;
  wire [7:0] n30559_o;
  wire [7:0] n30560_o;
  wire [1:0] n30561_o;
  wire [1:0] n30562_o;
  wire [1:0] n30563_o;
  wire [1:0] n30564_o;
  wire [1:0] n30565_o;
  wire [1:0] n30566_o;
  wire [1:0] n30567_o;
  wire [1:0] n30568_o;
  wire [3:0] n30569_o;
  wire [3:0] n30570_o;
  wire [3:0] n30571_o;
  wire [3:0] n30572_o;
  wire [7:0] n30573_o;
  wire [7:0] n30574_o;
  wire [63:0] n30575_o;
  wire n30577_o;
  wire [63:0] n30578_o;
  wire n30580_o;
  wire [63:0] n30581_o;
  wire n30583_o;
  wire [63:0] n30584_o;
  wire [2:0] n30585_o;
  reg [63:0] n30586_o;
  wire [31:0] n30593_o;
  wire [31:0] n30596_o;
  wire [63:0] n30597_o;
  wire n30598_o;
  wire [68:0] n30599_o;
  wire n30609_o;
  wire [68:0] n30612_o;
  wire [68:0] n30618_o;
  reg [68:0] n30619_q;
  wire n30620_o;
  wire n30621_o;
  wire n30622_o;
  wire n30623_o;
  wire [1:0] n30624_o;
  reg n30625_o;
  assign ready_o = n30598_o;
  assign data_o = n30597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:48:10  */
  assign r = n30619_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:48:13  */
  assign rin = n30599_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30349_o = veca_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30352_o = veca_i[63:32];
  assign n30353_o = {n30352_o, n30349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30360_o = vecb_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30363_o = vecb_i[63:32];
  assign n30364_o = {n30363_o, n30360_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:12  */
  assign n30365_o = r[1:0];
  assign n30369_o = r[68:5];
  assign n30370_o = {n30369_o, 1'b0, 2'b00, 2'b01};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:89:39  */
  assign n30371_o = n30370_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:89:45  */
  assign n30373_o = n30371_o + 2'b01;
  assign n30374_o = {1'b0, n30373_o, 2'b01};
  assign n30375_o = r[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:23  */
  assign n30376_o = start_i ? n30374_o : n30375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:23  */
  assign n30379_o = start_i ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:7  */
  assign n30381_o = n30365_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:28  */
  assign n30382_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:34  */
  assign n30384_o = n30382_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:97:39  */
  assign n30387_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:97:45  */
  assign n30389_o = n30387_o + 2'b01;
  assign n30390_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n30391_o = n30384_o ? 2'b10 : n30390_o;
  assign n30392_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n30393_o = n30384_o ? n30392_o : n30389_o;
  assign n30394_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n30395_o = n30384_o ? 1'b1 : n30394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:7  */
  assign n30397_o = n30365_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:101:7  */
  assign n30400_o = n30365_o == 2'b10;
  assign n30401_o = {n30400_o, n30397_o, n30381_o};
  assign n30402_o = n30376_o[1:0];
  assign n30403_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n30401_o)
      3'b100: n30404_o <= 2'b00;
      3'b010: n30404_o <= n30391_o;
      3'b001: n30404_o <= n30402_o;
    endcase
  assign n30405_o = n30376_o[3:2];
  assign n30406_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n30401_o)
      3'b100: n30407_o <= n30406_o;
      3'b010: n30407_o <= n30393_o;
      3'b001: n30407_o <= n30405_o;
    endcase
  assign n30408_o = n30376_o[4];
  assign n30409_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n30401_o)
      3'b100: n30410_o <= n30409_o;
      3'b010: n30410_o <= n30395_o;
      3'b001: n30410_o <= n30408_o;
    endcase
  assign n30413_o = r[68:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n30401_o)
      3'b100: n30416_o <= 1'b0;
      3'b010: n30416_o <= 1'b1;
      3'b001: n30416_o <= n30379_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:28  */
  assign n30418_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:36  */
  assign n30422_o = ~n30625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:5  */
  assign n30423_o = n30422_o ? n30364_o : n30353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30424_o = n30423_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30425_o = n30423_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30426_o = n30423_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30427_o = n30423_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30428_o = n30423_o[33:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30429_o = n30423_o[41:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30430_o = n30423_o[49:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30431_o = n30423_o[57:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30432_o = n30423_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30433_o = n30423_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30434_o = n30423_o[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30435_o = n30423_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30436_o = n30423_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30437_o = n30423_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30438_o = n30423_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30439_o = n30423_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30440_o = n30423_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30441_o = n30423_o[27:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30442_o = n30423_o[35:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30443_o = n30423_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30444_o = n30423_o[51:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30445_o = n30423_o[59:58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30446_o = n30423_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30447_o = n30423_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30448_o = n30423_o[39:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30449_o = n30423_o[55:52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30450_o = n30423_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30451_o = n30423_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30452_o = n30423_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30453_o = n30423_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30454_o = n30423_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30455_o = n30423_o[29:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30456_o = n30423_o[37:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30457_o = n30423_o[45:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30458_o = n30423_o[53:52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30459_o = n30423_o[61:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30460_o = n30423_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30461_o = n30423_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30462_o = n30423_o[43:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30463_o = n30423_o[59:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30464_o = n30423_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30465_o = n30423_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30466_o = n30423_o[7:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30467_o = n30423_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30468_o = n30423_o[23:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30469_o = n30423_o[31:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30470_o = n30423_o[39:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30471_o = n30423_o[47:46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30472_o = n30423_o[55:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n30473_o = n30423_o[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30474_o = n30423_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30475_o = n30423_o[31:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30476_o = n30423_o[47:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n30477_o = n30423_o[63:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30478_o = n30423_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n30479_o = n30423_o[63:56];
  assign n30480_o = {n30473_o, n30472_o, n30471_o, n30470_o, n30469_o, n30468_o, n30467_o, n30466_o, n30459_o, n30458_o, n30457_o, n30456_o, n30455_o, n30454_o, n30453_o, n30452_o, n30445_o, n30444_o, n30443_o, n30442_o, n30441_o, n30440_o, n30439_o, n30438_o, n30431_o, n30430_o, n30429_o, n30428_o, n30427_o, n30426_o, n30425_o, n30424_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:144:7  */
  assign n30482_o = vwidth_i == 2'b00;
  assign n30483_o = {n30477_o, n30476_o, n30475_o, n30474_o, n30463_o, n30462_o, n30461_o, n30460_o, n30449_o, n30448_o, n30447_o, n30446_o, n30435_o, n30434_o, n30433_o, n30432_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:145:7  */
  assign n30485_o = vwidth_i == 2'b01;
  assign n30486_o = {n30479_o, n30478_o, n30465_o, n30464_o, n30451_o, n30450_o, n30437_o, n30436_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:146:7  */
  assign n30488_o = vwidth_i == 2'b10;
  assign n30489_o = {n30488_o, n30485_o, n30482_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:143:5  */
  always @*
    case (n30489_o)
      3'b100: n30490_o <= n30486_o;
      3'b010: n30490_o <= n30483_o;
      3'b001: n30490_o <= n30480_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:153:12  */
  assign n30491_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:154:33  */
  assign n30492_o = vn_i[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:154:7  */
  assign n30494_o = n30491_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:155:33  */
  assign n30495_o = vn_i[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:155:7  */
  assign n30497_o = n30491_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:156:33  */
  assign n30498_o = vn_i[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:156:7  */
  assign n30500_o = n30491_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:157:33  */
  assign n30501_o = vn_i[7:6];
  assign n30502_o = {n30500_o, n30497_o, n30494_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:153:5  */
  always @*
    case (n30502_o)
      3'b100: n30503_o <= n30498_o;
      3'b010: n30503_o <= n30495_o;
      3'b001: n30503_o <= n30492_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:161:39  */
  assign n30504_o = n30490_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:161:7  */
  assign n30506_o = n30503_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:162:39  */
  assign n30507_o = n30490_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:162:7  */
  assign n30509_o = n30503_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:163:39  */
  assign n30510_o = n30490_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:163:7  */
  assign n30512_o = n30503_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:164:39  */
  assign n30513_o = n30490_o[63:48];
  assign n30514_o = {n30512_o, n30509_o, n30506_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:160:5  */
  always @*
    case (n30514_o)
      3'b100: n30515_o <= n30510_o;
      3'b010: n30515_o <= n30507_o;
      3'b001: n30515_o <= n30504_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:168:45  */
  assign n30516_o = r[68:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:168:32  */
  assign n30517_o = {n30515_o, n30516_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:167:5  */
  assign n30518_o = n30416_o ? n30517_o : n30413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30519_o = r[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30520_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30521_o = r[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30522_o = r[12:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30523_o = r[14:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30524_o = r[16:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30525_o = r[18:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30526_o = r[20:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30527_o = r[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30528_o = r[12:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30529_o = r[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30530_o = r[20:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30531_o = r[12:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30532_o = r[20:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30533_o = r[22:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30534_o = r[24:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30535_o = r[26:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30536_o = r[28:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30537_o = r[30:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30538_o = r[32:31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30539_o = r[34:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30540_o = r[36:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30541_o = r[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30542_o = r[28:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30543_o = r[32:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30544_o = r[36:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30545_o = r[28:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30546_o = r[36:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30547_o = r[38:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30548_o = r[40:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30549_o = r[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30550_o = r[44:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30551_o = r[46:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30552_o = r[48:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30553_o = r[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30554_o = r[52:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30555_o = r[40:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30556_o = r[44:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30557_o = r[48:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30558_o = r[52:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30559_o = r[44:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30560_o = r[52:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30561_o = r[54:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30562_o = r[56:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30563_o = r[58:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30564_o = r[60:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30565_o = r[62:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30566_o = r[64:63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30567_o = r[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n30568_o = r[68:67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30569_o = r[56:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30570_o = r[60:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30571_o = r[64:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n30572_o = r[68:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30573_o = r[60:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n30574_o = r[68:61];
  assign n30575_o = {n30568_o, n30554_o, n30540_o, n30526_o, n30567_o, n30553_o, n30539_o, n30525_o, n30566_o, n30552_o, n30538_o, n30524_o, n30565_o, n30551_o, n30537_o, n30523_o, n30564_o, n30550_o, n30536_o, n30522_o, n30563_o, n30549_o, n30535_o, n30521_o, n30562_o, n30548_o, n30534_o, n30520_o, n30561_o, n30547_o, n30533_o, n30519_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:198:7  */
  assign n30577_o = vwidth_i == 2'b00;
  assign n30578_o = {n30572_o, n30558_o, n30544_o, n30530_o, n30571_o, n30557_o, n30543_o, n30529_o, n30570_o, n30556_o, n30542_o, n30528_o, n30569_o, n30555_o, n30541_o, n30527_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:199:7  */
  assign n30580_o = vwidth_i == 2'b01;
  assign n30581_o = {n30574_o, n30560_o, n30546_o, n30532_o, n30573_o, n30559_o, n30545_o, n30531_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:200:7  */
  assign n30583_o = vwidth_i == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:201:36  */
  assign n30584_o = r[68:5];
  assign n30585_o = {n30583_o, n30580_o, n30577_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:205:61  */
  always @*
    case (n30585_o)
      3'b100: n30586_o <= n30581_o;
      3'b010: n30586_o <= n30578_o;
      3'b001: n30586_o <= n30575_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30593_o = n30586_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30596_o = n30586_o[63:32];
  assign n30597_o = {n30596_o, n30593_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:211:18  */
  assign n30598_o = r[4];
  assign n30599_o = {n30518_o, n30410_o, n30407_o, n30404_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:221:18  */
  assign n30609_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:225:9  */
  assign n30612_o = init_i ? "000000000000000000000000000000000000000000000000000000000000000010000" : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  assign n30618_o = en_i ? n30612_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  always @(posedge clk_i or posedge n30609_o)
    if (n30609_o)
      n30619_q <= "000000000000000000000000000000000000000000000000000000000000000010000";
    else
      n30619_q <= n30618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:23:5  */
  assign n30620_o = ssss_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:22:5  */
  assign n30621_o = ssss_i[1];
  assign n30622_o = ssss_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  assign n30623_o = ssss_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  assign n30624_o = n30418_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  always @*
    case (n30624_o)
      2'b00: n30625_o <= n30620_o;
      2'b01: n30625_o <= n30621_o;
      2'b10: n30625_o <= n30622_o;
      2'b11: n30625_o <= n30623_o;
    endcase
endmodule

module fsl_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [2:0] fsl_ctrl_i_link,
   input  fsl_ctrl_i_blocking,
   input  fsl_ctrl_i_ctrl,
   input  fsl_ctrl_i_wr,
   input  fsl_ctrl_i_rd,
   input  [31:0] fsl_data_i,
   input  [33:0] fsl_rsp_i,
   output [31:0] fsl_result_o_data,
   output fsl_result_o_valid,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data,
   output ready_o);
  wire [6:0] n30250_o;
  wire [31:0] n30252_o;
  wire n30253_o;
  wire n30256_o;
  wire n30257_o;
  wire n30258_o;
  wire n30259_o;
  wire [31:0] n30260_o;
  wire n30266_o;
  wire n30267_o;
  wire n30268_o;
  wire n30269_o;
  wire [31:0] n30270_o;
  wire n30271_o;
  wire n30272_o;
  wire n30273_o;
  wire [2:0] n30276_o;
  wire [1:0] n30283_o;
  localparam [2:0] n30285_o = 3'b000;
  wire n30289_o;
  wire n30290_o;
  wire n30291_o;
  wire n30292_o;
  wire n30293_o;
  wire n30294_o;
  wire [32:0] n30308_o;
  wire [35:0] n30309_o;
  wire n30310_o;
  wire n30311_o;
  wire n30312_o;
  wire n30313_o;
  wire n30314_o;
  wire n30315_o;
  wire n30316_o;
  wire n30317_o;
  wire n30318_o;
  wire n30319_o;
  wire n30320_o;
  wire n30321_o;
  wire n30322_o;
  wire [2:0] n30323_o;
  assign fsl_result_o_data = n30252_o;
  assign fsl_result_o_valid = n30253_o;
  assign fsl_sel_o = n30294_o;
  assign fsl_req_o_blocking = n30256_o;
  assign fsl_req_o_ctrl = n30257_o;
  assign fsl_req_o_wr = n30258_o;
  assign fsl_req_o_rd = n30259_o;
  assign fsl_req_o_data = n30260_o;
  assign ready_o = n30273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30250_o = {fsl_ctrl_i_rd, fsl_ctrl_i_wr, fsl_ctrl_i_ctrl, fsl_ctrl_i_blocking, fsl_ctrl_i_link};
  assign n30252_o = n30308_o[31:0];
  assign n30253_o = n30308_o[32];
  assign n30256_o = n30309_o[0];
  assign n30257_o = n30309_o[1];
  assign n30258_o = n30309_o[2];
  assign n30259_o = n30309_o[3];
  assign n30260_o = n30309_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:64:40  */
  assign n30266_o = n30250_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:65:40  */
  assign n30267_o = n30250_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:66:40  */
  assign n30268_o = n30250_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:67:40  */
  assign n30269_o = n30250_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:70:36  */
  assign n30270_o = fsl_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:71:36  */
  assign n30271_o = fsl_rsp_i[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:73:40  */
  assign n30272_o = fsl_rsp_i[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:73:29  */
  assign n30273_o = ~n30272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:34  */
  assign n30276_o = n30250_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:12  */
  assign n30283_o = n30276_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:39  */
  assign n30289_o = n30323_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:89  */
  assign n30290_o = n30250_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:112  */
  assign n30291_o = n30250_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:98  */
  assign n30292_o = n30290_o | n30291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:73  */
  assign n30293_o = en_i & n30292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:57  */
  assign n30294_o = n30293_o ? n30289_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:85:5  */
  assign n30308_o = {n30271_o, n30270_o};
  assign n30309_o = {fsl_data_i, n30269_o, n30268_o, n30267_o, n30266_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30310_o = n30283_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30311_o = ~n30310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30312_o = n30283_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30313_o = ~n30312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30314_o = n30311_o & n30313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30315_o = n30311_o & n30312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30316_o = n30310_o & n30313_o;
  assign n30317_o = n30285_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30318_o = n30314_o ? 1'b1 : n30317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:89:9  */
  assign n30319_o = n30285_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30320_o = n30315_o ? 1'b1 : n30319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:87:11  */
  assign n30321_o = n30285_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n30322_o = n30316_o ? 1'b1 : n30321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:83:3  */
  assign n30323_o = {n30322_o, n30320_o, n30318_o};
endmodule

module vecrf_register_32_2_4
  (input  clk_i,
   input  reset_n_i,
   input  [3:0] vecrf_i_adr_a,
   input  [3:0] vecrf_i_adr_b,
   input  [3:0] vecrf_i_adr_d,
   input  [63:0] vecrf_i_dat_w,
   input  [3:0] vecrf_i_adr_w,
   input  [1:0] vecrf_i_wre,
   input  vecrf_i_ena,
   output [63:0] vecrf_o_dat_a,
   output [63:0] vecrf_o_dat_b,
   output [63:0] vecrf_o_dat_d);
  wire [82:0] n29816_o;
  wire [63:0] n29818_o;
  wire [63:0] n29819_o;
  wire [63:0] n29820_o;
  wire [607:0] vec_reg_n1_reg_r;
  wire [607:0] vec_reg_n1_reg_rin;
  wire n29823_o;
  wire [3:0] n29824_o;
  wire [3:0] n29827_o;
  wire [31:0] n29829_o;
  wire [511:0] n29830_o;
  wire [3:0] n29835_o;
  wire [3:0] n29838_o;
  wire [3:0] n29842_o;
  wire [3:0] n29845_o;
  wire [3:0] n29849_o;
  wire [3:0] n29852_o;
  wire [31:0] n29855_o;
  wire [31:0] n29856_o;
  wire [31:0] n29857_o;
  wire [607:0] n29858_o;
  wire n29862_o;
  wire n29864_o;
  wire [607:0] n29870_o;
  reg [607:0] n29871_q;
  wire [607:0] vec_reg_n2_reg_r;
  wire [607:0] vec_reg_n2_reg_rin;
  wire n29874_o;
  wire [3:0] n29875_o;
  wire [3:0] n29878_o;
  wire [31:0] n29880_o;
  wire [511:0] n29881_o;
  wire [3:0] n29886_o;
  wire [3:0] n29889_o;
  wire [3:0] n29893_o;
  wire [3:0] n29896_o;
  wire [3:0] n29900_o;
  wire [3:0] n29903_o;
  wire [31:0] n29906_o;
  wire [31:0] n29907_o;
  wire [31:0] n29908_o;
  wire [607:0] n29909_o;
  wire n29913_o;
  wire n29915_o;
  wire [607:0] n29921_o;
  reg [607:0] n29922_q;
  wire [191:0] n29923_o;
  wire n29924_o;
  wire n29925_o;
  wire n29926_o;
  wire n29927_o;
  wire n29928_o;
  wire n29929_o;
  wire n29930_o;
  wire n29931_o;
  wire n29932_o;
  wire n29933_o;
  wire n29934_o;
  wire n29935_o;
  wire n29936_o;
  wire n29937_o;
  wire n29938_o;
  wire n29939_o;
  wire n29940_o;
  wire n29941_o;
  wire n29942_o;
  wire n29943_o;
  wire n29944_o;
  wire n29945_o;
  wire n29946_o;
  wire n29947_o;
  wire n29948_o;
  wire n29949_o;
  wire n29950_o;
  wire n29951_o;
  wire n29952_o;
  wire n29953_o;
  wire n29954_o;
  wire n29955_o;
  wire n29956_o;
  wire n29957_o;
  wire n29958_o;
  wire n29959_o;
  wire [31:0] n29960_o;
  wire n29961_o;
  wire [31:0] n29962_o;
  wire [31:0] n29963_o;
  wire n29964_o;
  wire [31:0] n29965_o;
  wire [31:0] n29966_o;
  wire n29967_o;
  wire [31:0] n29968_o;
  wire [31:0] n29969_o;
  wire n29970_o;
  wire [31:0] n29971_o;
  wire [31:0] n29972_o;
  wire n29973_o;
  wire [31:0] n29974_o;
  wire [31:0] n29975_o;
  wire n29976_o;
  wire [31:0] n29977_o;
  wire [31:0] n29978_o;
  wire n29979_o;
  wire [31:0] n29980_o;
  wire [31:0] n29981_o;
  wire n29982_o;
  wire [31:0] n29983_o;
  wire [31:0] n29984_o;
  wire n29985_o;
  wire [31:0] n29986_o;
  wire [31:0] n29987_o;
  wire n29988_o;
  wire [31:0] n29989_o;
  wire [31:0] n29990_o;
  wire n29991_o;
  wire [31:0] n29992_o;
  wire [31:0] n29993_o;
  wire n29994_o;
  wire [31:0] n29995_o;
  wire [31:0] n29996_o;
  wire n29997_o;
  wire [31:0] n29998_o;
  wire [31:0] n29999_o;
  wire n30000_o;
  wire [31:0] n30001_o;
  wire [31:0] n30002_o;
  wire n30003_o;
  wire [31:0] n30004_o;
  wire [31:0] n30005_o;
  wire n30006_o;
  wire [31:0] n30007_o;
  wire [511:0] n30008_o;
  wire [31:0] n30009_o;
  wire [31:0] n30010_o;
  wire [31:0] n30011_o;
  wire [31:0] n30012_o;
  wire [31:0] n30013_o;
  wire [31:0] n30014_o;
  wire [31:0] n30015_o;
  wire [31:0] n30016_o;
  wire [31:0] n30017_o;
  wire [31:0] n30018_o;
  wire [31:0] n30019_o;
  wire [31:0] n30020_o;
  wire [31:0] n30021_o;
  wire [31:0] n30022_o;
  wire [31:0] n30023_o;
  wire [31:0] n30024_o;
  wire [1:0] n30025_o;
  reg [31:0] n30026_o;
  wire [1:0] n30027_o;
  reg [31:0] n30028_o;
  wire [1:0] n30029_o;
  reg [31:0] n30030_o;
  wire [1:0] n30031_o;
  reg [31:0] n30032_o;
  wire [1:0] n30033_o;
  reg [31:0] n30034_o;
  wire [31:0] n30035_o;
  wire [31:0] n30036_o;
  wire [31:0] n30037_o;
  wire [31:0] n30038_o;
  wire [31:0] n30039_o;
  wire [31:0] n30040_o;
  wire [31:0] n30041_o;
  wire [31:0] n30042_o;
  wire [31:0] n30043_o;
  wire [31:0] n30044_o;
  wire [31:0] n30045_o;
  wire [31:0] n30046_o;
  wire [31:0] n30047_o;
  wire [31:0] n30048_o;
  wire [31:0] n30049_o;
  wire [31:0] n30050_o;
  wire [1:0] n30051_o;
  reg [31:0] n30052_o;
  wire [1:0] n30053_o;
  reg [31:0] n30054_o;
  wire [1:0] n30055_o;
  reg [31:0] n30056_o;
  wire [1:0] n30057_o;
  reg [31:0] n30058_o;
  wire [1:0] n30059_o;
  reg [31:0] n30060_o;
  wire [31:0] n30061_o;
  wire [31:0] n30062_o;
  wire [31:0] n30063_o;
  wire [31:0] n30064_o;
  wire [31:0] n30065_o;
  wire [31:0] n30066_o;
  wire [31:0] n30067_o;
  wire [31:0] n30068_o;
  wire [31:0] n30069_o;
  wire [31:0] n30070_o;
  wire [31:0] n30071_o;
  wire [31:0] n30072_o;
  wire [31:0] n30073_o;
  wire [31:0] n30074_o;
  wire [31:0] n30075_o;
  wire [31:0] n30076_o;
  wire [1:0] n30077_o;
  reg [31:0] n30078_o;
  wire [1:0] n30079_o;
  reg [31:0] n30080_o;
  wire [1:0] n30081_o;
  reg [31:0] n30082_o;
  wire [1:0] n30083_o;
  reg [31:0] n30084_o;
  wire [1:0] n30085_o;
  reg [31:0] n30086_o;
  wire n30087_o;
  wire n30088_o;
  wire n30089_o;
  wire n30090_o;
  wire n30091_o;
  wire n30092_o;
  wire n30093_o;
  wire n30094_o;
  wire n30095_o;
  wire n30096_o;
  wire n30097_o;
  wire n30098_o;
  wire n30099_o;
  wire n30100_o;
  wire n30101_o;
  wire n30102_o;
  wire n30103_o;
  wire n30104_o;
  wire n30105_o;
  wire n30106_o;
  wire n30107_o;
  wire n30108_o;
  wire n30109_o;
  wire n30110_o;
  wire n30111_o;
  wire n30112_o;
  wire n30113_o;
  wire n30114_o;
  wire n30115_o;
  wire n30116_o;
  wire n30117_o;
  wire n30118_o;
  wire n30119_o;
  wire n30120_o;
  wire n30121_o;
  wire n30122_o;
  wire [31:0] n30123_o;
  wire n30124_o;
  wire [31:0] n30125_o;
  wire [31:0] n30126_o;
  wire n30127_o;
  wire [31:0] n30128_o;
  wire [31:0] n30129_o;
  wire n30130_o;
  wire [31:0] n30131_o;
  wire [31:0] n30132_o;
  wire n30133_o;
  wire [31:0] n30134_o;
  wire [31:0] n30135_o;
  wire n30136_o;
  wire [31:0] n30137_o;
  wire [31:0] n30138_o;
  wire n30139_o;
  wire [31:0] n30140_o;
  wire [31:0] n30141_o;
  wire n30142_o;
  wire [31:0] n30143_o;
  wire [31:0] n30144_o;
  wire n30145_o;
  wire [31:0] n30146_o;
  wire [31:0] n30147_o;
  wire n30148_o;
  wire [31:0] n30149_o;
  wire [31:0] n30150_o;
  wire n30151_o;
  wire [31:0] n30152_o;
  wire [31:0] n30153_o;
  wire n30154_o;
  wire [31:0] n30155_o;
  wire [31:0] n30156_o;
  wire n30157_o;
  wire [31:0] n30158_o;
  wire [31:0] n30159_o;
  wire n30160_o;
  wire [31:0] n30161_o;
  wire [31:0] n30162_o;
  wire n30163_o;
  wire [31:0] n30164_o;
  wire [31:0] n30165_o;
  wire n30166_o;
  wire [31:0] n30167_o;
  wire [31:0] n30168_o;
  wire n30169_o;
  wire [31:0] n30170_o;
  wire [511:0] n30171_o;
  wire [31:0] n30172_o;
  wire [31:0] n30173_o;
  wire [31:0] n30174_o;
  wire [31:0] n30175_o;
  wire [31:0] n30176_o;
  wire [31:0] n30177_o;
  wire [31:0] n30178_o;
  wire [31:0] n30179_o;
  wire [31:0] n30180_o;
  wire [31:0] n30181_o;
  wire [31:0] n30182_o;
  wire [31:0] n30183_o;
  wire [31:0] n30184_o;
  wire [31:0] n30185_o;
  wire [31:0] n30186_o;
  wire [31:0] n30187_o;
  wire [1:0] n30188_o;
  reg [31:0] n30189_o;
  wire [1:0] n30190_o;
  reg [31:0] n30191_o;
  wire [1:0] n30192_o;
  reg [31:0] n30193_o;
  wire [1:0] n30194_o;
  reg [31:0] n30195_o;
  wire [1:0] n30196_o;
  reg [31:0] n30197_o;
  wire [31:0] n30198_o;
  wire [31:0] n30199_o;
  wire [31:0] n30200_o;
  wire [31:0] n30201_o;
  wire [31:0] n30202_o;
  wire [31:0] n30203_o;
  wire [31:0] n30204_o;
  wire [31:0] n30205_o;
  wire [31:0] n30206_o;
  wire [31:0] n30207_o;
  wire [31:0] n30208_o;
  wire [31:0] n30209_o;
  wire [31:0] n30210_o;
  wire [31:0] n30211_o;
  wire [31:0] n30212_o;
  wire [31:0] n30213_o;
  wire [1:0] n30214_o;
  reg [31:0] n30215_o;
  wire [1:0] n30216_o;
  reg [31:0] n30217_o;
  wire [1:0] n30218_o;
  reg [31:0] n30219_o;
  wire [1:0] n30220_o;
  reg [31:0] n30221_o;
  wire [1:0] n30222_o;
  reg [31:0] n30223_o;
  wire [31:0] n30224_o;
  wire [31:0] n30225_o;
  wire [31:0] n30226_o;
  wire [31:0] n30227_o;
  wire [31:0] n30228_o;
  wire [31:0] n30229_o;
  wire [31:0] n30230_o;
  wire [31:0] n30231_o;
  wire [31:0] n30232_o;
  wire [31:0] n30233_o;
  wire [31:0] n30234_o;
  wire [31:0] n30235_o;
  wire [31:0] n30236_o;
  wire [31:0] n30237_o;
  wire [31:0] n30238_o;
  wire [31:0] n30239_o;
  wire [1:0] n30240_o;
  reg [31:0] n30241_o;
  wire [1:0] n30242_o;
  reg [31:0] n30243_o;
  wire [1:0] n30244_o;
  reg [31:0] n30245_o;
  wire [1:0] n30246_o;
  reg [31:0] n30247_o;
  wire [1:0] n30248_o;
  reg [31:0] n30249_o;
  assign vecrf_o_dat_a = n29818_o;
  assign vecrf_o_dat_b = n29819_o;
  assign vecrf_o_dat_d = n29820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29816_o = {vecrf_i_ena, vecrf_i_wre, vecrf_i_adr_w, vecrf_i_dat_w, vecrf_i_adr_d, vecrf_i_adr_b, vecrf_i_adr_a};
  assign n29818_o = n29923_o[63:0];
  assign n29819_o = n29923_o[127:64];
  assign n29820_o = n29923_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:14  */
  assign vec_reg_n1_reg_r = n29871_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:17  */
  assign vec_reg_n1_reg_rin = n29858_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:23  */
  assign n29823_o = n29816_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:49  */
  assign n29824_o = n29816_o[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:20  */
  assign n29827_o = 4'b1111 - n29824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:74  */
  assign n29829_o = n29816_o[43:12];
  assign n29830_o = vec_reg_n1_reg_r[511:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:58  */
  assign n29835_o = n29816_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n29838_o = 4'b1111 - n29835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:58  */
  assign n29842_o = n29816_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n29845_o = 4'b1111 - n29842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:58  */
  assign n29849_o = n29816_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n29852_o = 4'b1111 - n29849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:64:31  */
  assign n29855_o = vec_reg_n1_reg_r[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:65:31  */
  assign n29856_o = vec_reg_n1_reg_r[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:66:31  */
  assign n29857_o = vec_reg_n1_reg_r[607:576];
  assign n29858_o = {n30086_o, n30060_o, n30034_o, n30008_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:22  */
  assign n29862_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:79:22  */
  assign n29864_o = n29816_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  assign n29870_o = n29864_o ? vec_reg_n1_reg_rin : vec_reg_n1_reg_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  always @(posedge clk_i or posedge n29862_o)
    if (n29862_o)
      n29871_q <= 608'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n29871_q <= n29870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:14  */
  assign vec_reg_n2_reg_r = n29922_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:17  */
  assign vec_reg_n2_reg_rin = n29909_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:23  */
  assign n29874_o = n29816_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:49  */
  assign n29875_o = n29816_o[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:20  */
  assign n29878_o = 4'b1111 - n29875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:74  */
  assign n29880_o = n29816_o[75:44];
  assign n29881_o = vec_reg_n2_reg_r[511:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:58  */
  assign n29886_o = n29816_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n29889_o = 4'b1111 - n29886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:58  */
  assign n29893_o = n29816_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n29896_o = 4'b1111 - n29893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:58  */
  assign n29900_o = n29816_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n29903_o = 4'b1111 - n29900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:64:31  */
  assign n29906_o = vec_reg_n2_reg_r[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:65:31  */
  assign n29907_o = vec_reg_n2_reg_r[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:66:31  */
  assign n29908_o = vec_reg_n2_reg_r[607:576];
  assign n29909_o = {n30249_o, n30223_o, n30197_o, n30171_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:22  */
  assign n29913_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:79:22  */
  assign n29915_o = n29816_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  assign n29921_o = n29915_o ? vec_reg_n2_reg_rin : vec_reg_n2_reg_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  always @(posedge clk_i or posedge n29913_o)
    if (n29913_o)
      n29922_q <= 608'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n29922_q <= n29921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:9  */
  assign n29923_o = {n29908_o, n29857_o, n29907_o, n29856_o, n29906_o, n29855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29924_o = n29827_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29925_o = ~n29924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29926_o = n29827_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29927_o = ~n29926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29928_o = n29925_o & n29927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29929_o = n29925_o & n29926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29930_o = n29924_o & n29927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29931_o = n29924_o & n29926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29932_o = n29827_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29933_o = ~n29932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29934_o = n29928_o & n29933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29935_o = n29928_o & n29932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29936_o = n29929_o & n29933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29937_o = n29929_o & n29932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29938_o = n29930_o & n29933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29939_o = n29930_o & n29932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29940_o = n29931_o & n29933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29941_o = n29931_o & n29932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29942_o = n29827_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29943_o = ~n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29944_o = n29934_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29945_o = n29934_o & n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29946_o = n29935_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29947_o = n29935_o & n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29948_o = n29936_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29949_o = n29936_o & n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29950_o = n29937_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29951_o = n29937_o & n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29952_o = n29938_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29953_o = n29938_o & n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29954_o = n29939_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29955_o = n29939_o & n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29956_o = n29940_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29957_o = n29940_o & n29942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29958_o = n29941_o & n29943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29959_o = n29941_o & n29942_o;
  assign n29960_o = n29830_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29961_o = n29944_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29962_o = n29961_o ? n29829_o : n29960_o;
  assign n29963_o = n29830_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29964_o = n29945_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29965_o = n29964_o ? n29829_o : n29963_o;
  assign n29966_o = n29830_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29967_o = n29946_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29968_o = n29967_o ? n29829_o : n29966_o;
  assign n29969_o = n29830_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29970_o = n29947_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29971_o = n29970_o ? n29829_o : n29969_o;
  assign n29972_o = n29830_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29973_o = n29948_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29974_o = n29973_o ? n29829_o : n29972_o;
  assign n29975_o = n29830_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29976_o = n29949_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29977_o = n29976_o ? n29829_o : n29975_o;
  assign n29978_o = n29830_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29979_o = n29950_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29980_o = n29979_o ? n29829_o : n29978_o;
  assign n29981_o = n29830_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29982_o = n29951_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29983_o = n29982_o ? n29829_o : n29981_o;
  assign n29984_o = n29830_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29985_o = n29952_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29986_o = n29985_o ? n29829_o : n29984_o;
  assign n29987_o = n29830_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29988_o = n29953_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29989_o = n29988_o ? n29829_o : n29987_o;
  assign n29990_o = n29830_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29991_o = n29954_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29992_o = n29991_o ? n29829_o : n29990_o;
  assign n29993_o = n29830_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29994_o = n29955_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29995_o = n29994_o ? n29829_o : n29993_o;
  assign n29996_o = n29830_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29997_o = n29956_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n29998_o = n29997_o ? n29829_o : n29996_o;
  assign n29999_o = n29830_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30000_o = n29957_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30001_o = n30000_o ? n29829_o : n29999_o;
  assign n30002_o = n29830_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30003_o = n29958_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30004_o = n30003_o ? n29829_o : n30002_o;
  assign n30005_o = n29830_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30006_o = n29959_o & n29823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30007_o = n30006_o ? n29829_o : n30005_o;
  assign n30008_o = {n30007_o, n30004_o, n30001_o, n29998_o, n29995_o, n29992_o, n29989_o, n29986_o, n29983_o, n29980_o, n29977_o, n29974_o, n29971_o, n29968_o, n29965_o, n29962_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n30009_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30010_o = vec_reg_n1_reg_r[63:32];
  assign n30011_o = vec_reg_n1_reg_r[95:64];
  assign n30012_o = vec_reg_n1_reg_r[127:96];
  assign n30013_o = vec_reg_n1_reg_r[159:128];
  assign n30014_o = vec_reg_n1_reg_r[191:160];
  assign n30015_o = vec_reg_n1_reg_r[223:192];
  assign n30016_o = vec_reg_n1_reg_r[255:224];
  assign n30017_o = vec_reg_n1_reg_r[287:256];
  assign n30018_o = vec_reg_n1_reg_r[319:288];
  assign n30019_o = vec_reg_n1_reg_r[351:320];
  assign n30020_o = vec_reg_n1_reg_r[383:352];
  assign n30021_o = vec_reg_n1_reg_r[415:384];
  assign n30022_o = vec_reg_n1_reg_r[447:416];
  assign n30023_o = vec_reg_n1_reg_r[479:448];
  assign n30024_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30025_o = n29838_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30025_o)
      2'b00: n30026_o <= n30009_o;
      2'b01: n30026_o <= n30010_o;
      2'b10: n30026_o <= n30011_o;
      2'b11: n30026_o <= n30012_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30027_o = n29838_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30027_o)
      2'b00: n30028_o <= n30013_o;
      2'b01: n30028_o <= n30014_o;
      2'b10: n30028_o <= n30015_o;
      2'b11: n30028_o <= n30016_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30029_o = n29838_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30029_o)
      2'b00: n30030_o <= n30017_o;
      2'b01: n30030_o <= n30018_o;
      2'b10: n30030_o <= n30019_o;
      2'b11: n30030_o <= n30020_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30031_o = n29838_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30031_o)
      2'b00: n30032_o <= n30021_o;
      2'b01: n30032_o <= n30022_o;
      2'b10: n30032_o <= n30023_o;
      2'b11: n30032_o <= n30024_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30033_o = n29838_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30033_o)
      2'b00: n30034_o <= n30026_o;
      2'b01: n30034_o <= n30028_o;
      2'b10: n30034_o <= n30030_o;
      2'b11: n30034_o <= n30032_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n30035_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30036_o = vec_reg_n1_reg_r[63:32];
  assign n30037_o = vec_reg_n1_reg_r[95:64];
  assign n30038_o = vec_reg_n1_reg_r[127:96];
  assign n30039_o = vec_reg_n1_reg_r[159:128];
  assign n30040_o = vec_reg_n1_reg_r[191:160];
  assign n30041_o = vec_reg_n1_reg_r[223:192];
  assign n30042_o = vec_reg_n1_reg_r[255:224];
  assign n30043_o = vec_reg_n1_reg_r[287:256];
  assign n30044_o = vec_reg_n1_reg_r[319:288];
  assign n30045_o = vec_reg_n1_reg_r[351:320];
  assign n30046_o = vec_reg_n1_reg_r[383:352];
  assign n30047_o = vec_reg_n1_reg_r[415:384];
  assign n30048_o = vec_reg_n1_reg_r[447:416];
  assign n30049_o = vec_reg_n1_reg_r[479:448];
  assign n30050_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30051_o = n29845_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30051_o)
      2'b00: n30052_o <= n30035_o;
      2'b01: n30052_o <= n30036_o;
      2'b10: n30052_o <= n30037_o;
      2'b11: n30052_o <= n30038_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30053_o = n29845_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30053_o)
      2'b00: n30054_o <= n30039_o;
      2'b01: n30054_o <= n30040_o;
      2'b10: n30054_o <= n30041_o;
      2'b11: n30054_o <= n30042_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30055_o = n29845_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30055_o)
      2'b00: n30056_o <= n30043_o;
      2'b01: n30056_o <= n30044_o;
      2'b10: n30056_o <= n30045_o;
      2'b11: n30056_o <= n30046_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30057_o = n29845_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30057_o)
      2'b00: n30058_o <= n30047_o;
      2'b01: n30058_o <= n30048_o;
      2'b10: n30058_o <= n30049_o;
      2'b11: n30058_o <= n30050_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30059_o = n29845_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30059_o)
      2'b00: n30060_o <= n30052_o;
      2'b01: n30060_o <= n30054_o;
      2'b10: n30060_o <= n30056_o;
      2'b11: n30060_o <= n30058_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n30061_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30062_o = vec_reg_n1_reg_r[63:32];
  assign n30063_o = vec_reg_n1_reg_r[95:64];
  assign n30064_o = vec_reg_n1_reg_r[127:96];
  assign n30065_o = vec_reg_n1_reg_r[159:128];
  assign n30066_o = vec_reg_n1_reg_r[191:160];
  assign n30067_o = vec_reg_n1_reg_r[223:192];
  assign n30068_o = vec_reg_n1_reg_r[255:224];
  assign n30069_o = vec_reg_n1_reg_r[287:256];
  assign n30070_o = vec_reg_n1_reg_r[319:288];
  assign n30071_o = vec_reg_n1_reg_r[351:320];
  assign n30072_o = vec_reg_n1_reg_r[383:352];
  assign n30073_o = vec_reg_n1_reg_r[415:384];
  assign n30074_o = vec_reg_n1_reg_r[447:416];
  assign n30075_o = vec_reg_n1_reg_r[479:448];
  assign n30076_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30077_o = n29852_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30077_o)
      2'b00: n30078_o <= n30061_o;
      2'b01: n30078_o <= n30062_o;
      2'b10: n30078_o <= n30063_o;
      2'b11: n30078_o <= n30064_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30079_o = n29852_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30079_o)
      2'b00: n30080_o <= n30065_o;
      2'b01: n30080_o <= n30066_o;
      2'b10: n30080_o <= n30067_o;
      2'b11: n30080_o <= n30068_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30081_o = n29852_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30081_o)
      2'b00: n30082_o <= n30069_o;
      2'b01: n30082_o <= n30070_o;
      2'b10: n30082_o <= n30071_o;
      2'b11: n30082_o <= n30072_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30083_o = n29852_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30083_o)
      2'b00: n30084_o <= n30073_o;
      2'b01: n30084_o <= n30074_o;
      2'b10: n30084_o <= n30075_o;
      2'b11: n30084_o <= n30076_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30085_o = n29852_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30085_o)
      2'b00: n30086_o <= n30078_o;
      2'b01: n30086_o <= n30080_o;
      2'b10: n30086_o <= n30082_o;
      2'b11: n30086_o <= n30084_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30087_o = n29878_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30088_o = ~n30087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30089_o = n29878_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30090_o = ~n30089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30091_o = n30088_o & n30090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30092_o = n30088_o & n30089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30093_o = n30087_o & n30090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30094_o = n30087_o & n30089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30095_o = n29878_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30096_o = ~n30095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30097_o = n30091_o & n30096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30098_o = n30091_o & n30095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30099_o = n30092_o & n30096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30100_o = n30092_o & n30095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30101_o = n30093_o & n30096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30102_o = n30093_o & n30095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30103_o = n30094_o & n30096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30104_o = n30094_o & n30095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30105_o = n29878_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30106_o = ~n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30107_o = n30097_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30108_o = n30097_o & n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30109_o = n30098_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30110_o = n30098_o & n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30111_o = n30099_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30112_o = n30099_o & n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30113_o = n30100_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30114_o = n30100_o & n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30115_o = n30101_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30116_o = n30101_o & n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30117_o = n30102_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30118_o = n30102_o & n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30119_o = n30103_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30120_o = n30103_o & n30105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30121_o = n30104_o & n30106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30122_o = n30104_o & n30105_o;
  assign n30123_o = n29881_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30124_o = n30107_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30125_o = n30124_o ? n29880_o : n30123_o;
  assign n30126_o = n29881_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30127_o = n30108_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30128_o = n30127_o ? n29880_o : n30126_o;
  assign n30129_o = n29881_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30130_o = n30109_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30131_o = n30130_o ? n29880_o : n30129_o;
  assign n30132_o = n29881_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30133_o = n30110_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30134_o = n30133_o ? n29880_o : n30132_o;
  assign n30135_o = n29881_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30136_o = n30111_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30137_o = n30136_o ? n29880_o : n30135_o;
  assign n30138_o = n29881_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30139_o = n30112_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30140_o = n30139_o ? n29880_o : n30138_o;
  assign n30141_o = n29881_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30142_o = n30113_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30143_o = n30142_o ? n29880_o : n30141_o;
  assign n30144_o = n29881_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30145_o = n30114_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30146_o = n30145_o ? n29880_o : n30144_o;
  assign n30147_o = n29881_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30148_o = n30115_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30149_o = n30148_o ? n29880_o : n30147_o;
  assign n30150_o = n29881_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30151_o = n30116_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30152_o = n30151_o ? n29880_o : n30150_o;
  assign n30153_o = n29881_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30154_o = n30117_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30155_o = n30154_o ? n29880_o : n30153_o;
  assign n30156_o = n29881_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30157_o = n30118_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30158_o = n30157_o ? n29880_o : n30156_o;
  assign n30159_o = n29881_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30160_o = n30119_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30161_o = n30160_o ? n29880_o : n30159_o;
  assign n30162_o = n29881_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30163_o = n30120_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30164_o = n30163_o ? n29880_o : n30162_o;
  assign n30165_o = n29881_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30166_o = n30121_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30167_o = n30166_o ? n29880_o : n30165_o;
  assign n30168_o = n29881_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30169_o = n30122_o & n29874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30170_o = n30169_o ? n29880_o : n30168_o;
  assign n30171_o = {n30170_o, n30167_o, n30164_o, n30161_o, n30158_o, n30155_o, n30152_o, n30149_o, n30146_o, n30143_o, n30140_o, n30137_o, n30134_o, n30131_o, n30128_o, n30125_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n30172_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n30173_o = vec_reg_n2_reg_r[63:32];
  assign n30174_o = vec_reg_n2_reg_r[95:64];
  assign n30175_o = vec_reg_n2_reg_r[127:96];
  assign n30176_o = vec_reg_n2_reg_r[159:128];
  assign n30177_o = vec_reg_n2_reg_r[191:160];
  assign n30178_o = vec_reg_n2_reg_r[223:192];
  assign n30179_o = vec_reg_n2_reg_r[255:224];
  assign n30180_o = vec_reg_n2_reg_r[287:256];
  assign n30181_o = vec_reg_n2_reg_r[319:288];
  assign n30182_o = vec_reg_n2_reg_r[351:320];
  assign n30183_o = vec_reg_n2_reg_r[383:352];
  assign n30184_o = vec_reg_n2_reg_r[415:384];
  assign n30185_o = vec_reg_n2_reg_r[447:416];
  assign n30186_o = vec_reg_n2_reg_r[479:448];
  assign n30187_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30188_o = n29889_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30188_o)
      2'b00: n30189_o <= n30172_o;
      2'b01: n30189_o <= n30173_o;
      2'b10: n30189_o <= n30174_o;
      2'b11: n30189_o <= n30175_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30190_o = n29889_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30190_o)
      2'b00: n30191_o <= n30176_o;
      2'b01: n30191_o <= n30177_o;
      2'b10: n30191_o <= n30178_o;
      2'b11: n30191_o <= n30179_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30192_o = n29889_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30192_o)
      2'b00: n30193_o <= n30180_o;
      2'b01: n30193_o <= n30181_o;
      2'b10: n30193_o <= n30182_o;
      2'b11: n30193_o <= n30183_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30194_o = n29889_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30194_o)
      2'b00: n30195_o <= n30184_o;
      2'b01: n30195_o <= n30185_o;
      2'b10: n30195_o <= n30186_o;
      2'b11: n30195_o <= n30187_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30196_o = n29889_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n30196_o)
      2'b00: n30197_o <= n30189_o;
      2'b01: n30197_o <= n30191_o;
      2'b10: n30197_o <= n30193_o;
      2'b11: n30197_o <= n30195_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n30198_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n30199_o = vec_reg_n2_reg_r[63:32];
  assign n30200_o = vec_reg_n2_reg_r[95:64];
  assign n30201_o = vec_reg_n2_reg_r[127:96];
  assign n30202_o = vec_reg_n2_reg_r[159:128];
  assign n30203_o = vec_reg_n2_reg_r[191:160];
  assign n30204_o = vec_reg_n2_reg_r[223:192];
  assign n30205_o = vec_reg_n2_reg_r[255:224];
  assign n30206_o = vec_reg_n2_reg_r[287:256];
  assign n30207_o = vec_reg_n2_reg_r[319:288];
  assign n30208_o = vec_reg_n2_reg_r[351:320];
  assign n30209_o = vec_reg_n2_reg_r[383:352];
  assign n30210_o = vec_reg_n2_reg_r[415:384];
  assign n30211_o = vec_reg_n2_reg_r[447:416];
  assign n30212_o = vec_reg_n2_reg_r[479:448];
  assign n30213_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30214_o = n29896_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30214_o)
      2'b00: n30215_o <= n30198_o;
      2'b01: n30215_o <= n30199_o;
      2'b10: n30215_o <= n30200_o;
      2'b11: n30215_o <= n30201_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30216_o = n29896_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30216_o)
      2'b00: n30217_o <= n30202_o;
      2'b01: n30217_o <= n30203_o;
      2'b10: n30217_o <= n30204_o;
      2'b11: n30217_o <= n30205_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30218_o = n29896_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30218_o)
      2'b00: n30219_o <= n30206_o;
      2'b01: n30219_o <= n30207_o;
      2'b10: n30219_o <= n30208_o;
      2'b11: n30219_o <= n30209_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30220_o = n29896_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30220_o)
      2'b00: n30221_o <= n30210_o;
      2'b01: n30221_o <= n30211_o;
      2'b10: n30221_o <= n30212_o;
      2'b11: n30221_o <= n30213_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30222_o = n29896_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n30222_o)
      2'b00: n30223_o <= n30215_o;
      2'b01: n30223_o <= n30217_o;
      2'b10: n30223_o <= n30219_o;
      2'b11: n30223_o <= n30221_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n30224_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n30225_o = vec_reg_n2_reg_r[63:32];
  assign n30226_o = vec_reg_n2_reg_r[95:64];
  assign n30227_o = vec_reg_n2_reg_r[127:96];
  assign n30228_o = vec_reg_n2_reg_r[159:128];
  assign n30229_o = vec_reg_n2_reg_r[191:160];
  assign n30230_o = vec_reg_n2_reg_r[223:192];
  assign n30231_o = vec_reg_n2_reg_r[255:224];
  assign n30232_o = vec_reg_n2_reg_r[287:256];
  assign n30233_o = vec_reg_n2_reg_r[319:288];
  assign n30234_o = vec_reg_n2_reg_r[351:320];
  assign n30235_o = vec_reg_n2_reg_r[383:352];
  assign n30236_o = vec_reg_n2_reg_r[415:384];
  assign n30237_o = vec_reg_n2_reg_r[447:416];
  assign n30238_o = vec_reg_n2_reg_r[479:448];
  assign n30239_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30240_o = n29903_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30240_o)
      2'b00: n30241_o <= n30224_o;
      2'b01: n30241_o <= n30225_o;
      2'b10: n30241_o <= n30226_o;
      2'b11: n30241_o <= n30227_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30242_o = n29903_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30242_o)
      2'b00: n30243_o <= n30228_o;
      2'b01: n30243_o <= n30229_o;
      2'b10: n30243_o <= n30230_o;
      2'b11: n30243_o <= n30231_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30244_o = n29903_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30244_o)
      2'b00: n30245_o <= n30232_o;
      2'b01: n30245_o <= n30233_o;
      2'b10: n30245_o <= n30234_o;
      2'b11: n30245_o <= n30235_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30246_o = n29903_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30246_o)
      2'b00: n30247_o <= n30236_o;
      2'b01: n30247_o <= n30237_o;
      2'b10: n30247_o <= n30238_o;
      2'b11: n30247_o <= n30239_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n30248_o = n29903_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n30248_o)
      2'b00: n30249_o <= n30241_o;
      2'b01: n30249_o <= n30243_o;
      2'b10: n30249_o <= n30245_o;
      2'b11: n30249_o <= n30247_o;
    endcase
endmodule

module gprf_register_32_5
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gprf_i_adr_a,
   input  [4:0] gprf_i_adr_b,
   input  [4:0] gprf_i_adr_d,
   input  [31:0] gprf_i_dat_w,
   input  [4:0] gprf_i_adr_w,
   input  gprf_i_wre,
   input  gprf_i_ena,
   output [31:0] gprf_o_dat_a,
   output [31:0] gprf_o_dat_b,
   output [31:0] gprf_o_dat_d);
  wire [53:0] n29430_o;
  wire [31:0] n29432_o;
  wire [31:0] n29433_o;
  wire [31:0] n29434_o;
  wire [1119:0] r;
  wire [1119:0] rin;
  wire n29437_o;
  wire [4:0] n29438_o;
  wire [4:0] n29441_o;
  wire [31:0] n29443_o;
  wire [1023:0] n29444_o;
  wire [4:0] n29449_o;
  wire [4:0] n29452_o;
  wire [4:0] n29456_o;
  wire [4:0] n29459_o;
  wire [4:0] n29463_o;
  wire [4:0] n29466_o;
  wire [31:0] n29469_o;
  wire [31:0] n29470_o;
  wire [31:0] n29471_o;
  wire [1119:0] n29472_o;
  wire n29476_o;
  wire n29478_o;
  wire [1119:0] n29484_o;
  reg [1119:0] n29485_q;
  wire [95:0] n29486_o;
  wire n29487_o;
  wire n29488_o;
  wire n29489_o;
  wire n29490_o;
  wire n29491_o;
  wire n29492_o;
  wire n29493_o;
  wire n29494_o;
  wire n29495_o;
  wire n29496_o;
  wire n29497_o;
  wire n29498_o;
  wire n29499_o;
  wire n29500_o;
  wire n29501_o;
  wire n29502_o;
  wire n29503_o;
  wire n29504_o;
  wire n29505_o;
  wire n29506_o;
  wire n29507_o;
  wire n29508_o;
  wire n29509_o;
  wire n29510_o;
  wire n29511_o;
  wire n29512_o;
  wire n29513_o;
  wire n29514_o;
  wire n29515_o;
  wire n29516_o;
  wire n29517_o;
  wire n29518_o;
  wire n29519_o;
  wire n29520_o;
  wire n29521_o;
  wire n29522_o;
  wire n29523_o;
  wire n29524_o;
  wire n29525_o;
  wire n29526_o;
  wire n29527_o;
  wire n29528_o;
  wire n29529_o;
  wire n29530_o;
  wire n29531_o;
  wire n29532_o;
  wire n29533_o;
  wire n29534_o;
  wire n29535_o;
  wire n29536_o;
  wire n29537_o;
  wire n29538_o;
  wire n29539_o;
  wire n29540_o;
  wire n29541_o;
  wire n29542_o;
  wire n29543_o;
  wire n29544_o;
  wire n29545_o;
  wire n29546_o;
  wire n29547_o;
  wire n29548_o;
  wire n29549_o;
  wire n29550_o;
  wire n29551_o;
  wire n29552_o;
  wire n29553_o;
  wire n29554_o;
  wire n29555_o;
  wire n29556_o;
  wire [31:0] n29557_o;
  wire n29558_o;
  wire [31:0] n29559_o;
  wire [31:0] n29560_o;
  wire n29561_o;
  wire [31:0] n29562_o;
  wire [31:0] n29563_o;
  wire n29564_o;
  wire [31:0] n29565_o;
  wire [31:0] n29566_o;
  wire n29567_o;
  wire [31:0] n29568_o;
  wire [31:0] n29569_o;
  wire n29570_o;
  wire [31:0] n29571_o;
  wire [31:0] n29572_o;
  wire n29573_o;
  wire [31:0] n29574_o;
  wire [31:0] n29575_o;
  wire n29576_o;
  wire [31:0] n29577_o;
  wire [31:0] n29578_o;
  wire n29579_o;
  wire [31:0] n29580_o;
  wire [31:0] n29581_o;
  wire n29582_o;
  wire [31:0] n29583_o;
  wire [31:0] n29584_o;
  wire n29585_o;
  wire [31:0] n29586_o;
  wire [31:0] n29587_o;
  wire n29588_o;
  wire [31:0] n29589_o;
  wire [31:0] n29590_o;
  wire n29591_o;
  wire [31:0] n29592_o;
  wire [31:0] n29593_o;
  wire n29594_o;
  wire [31:0] n29595_o;
  wire [31:0] n29596_o;
  wire n29597_o;
  wire [31:0] n29598_o;
  wire [31:0] n29599_o;
  wire n29600_o;
  wire [31:0] n29601_o;
  wire [31:0] n29602_o;
  wire n29603_o;
  wire [31:0] n29604_o;
  wire [31:0] n29605_o;
  wire n29606_o;
  wire [31:0] n29607_o;
  wire [31:0] n29608_o;
  wire n29609_o;
  wire [31:0] n29610_o;
  wire [31:0] n29611_o;
  wire n29612_o;
  wire [31:0] n29613_o;
  wire [31:0] n29614_o;
  wire n29615_o;
  wire [31:0] n29616_o;
  wire [31:0] n29617_o;
  wire n29618_o;
  wire [31:0] n29619_o;
  wire [31:0] n29620_o;
  wire n29621_o;
  wire [31:0] n29622_o;
  wire [31:0] n29623_o;
  wire n29624_o;
  wire [31:0] n29625_o;
  wire [31:0] n29626_o;
  wire n29627_o;
  wire [31:0] n29628_o;
  wire [31:0] n29629_o;
  wire n29630_o;
  wire [31:0] n29631_o;
  wire [31:0] n29632_o;
  wire n29633_o;
  wire [31:0] n29634_o;
  wire [31:0] n29635_o;
  wire n29636_o;
  wire [31:0] n29637_o;
  wire [31:0] n29638_o;
  wire n29639_o;
  wire [31:0] n29640_o;
  wire [31:0] n29641_o;
  wire n29642_o;
  wire [31:0] n29643_o;
  wire [31:0] n29644_o;
  wire n29645_o;
  wire [31:0] n29646_o;
  wire [31:0] n29647_o;
  wire n29648_o;
  wire [31:0] n29649_o;
  wire [31:0] n29650_o;
  wire n29651_o;
  wire [31:0] n29652_o;
  wire [1023:0] n29653_o;
  wire [31:0] n29654_o;
  wire [31:0] n29655_o;
  wire [31:0] n29656_o;
  wire [31:0] n29657_o;
  wire [31:0] n29658_o;
  wire [31:0] n29659_o;
  wire [31:0] n29660_o;
  wire [31:0] n29661_o;
  wire [31:0] n29662_o;
  wire [31:0] n29663_o;
  wire [31:0] n29664_o;
  wire [31:0] n29665_o;
  wire [31:0] n29666_o;
  wire [31:0] n29667_o;
  wire [31:0] n29668_o;
  wire [31:0] n29669_o;
  wire [31:0] n29670_o;
  wire [31:0] n29671_o;
  wire [31:0] n29672_o;
  wire [31:0] n29673_o;
  wire [31:0] n29674_o;
  wire [31:0] n29675_o;
  wire [31:0] n29676_o;
  wire [31:0] n29677_o;
  wire [31:0] n29678_o;
  wire [31:0] n29679_o;
  wire [31:0] n29680_o;
  wire [31:0] n29681_o;
  wire [31:0] n29682_o;
  wire [31:0] n29683_o;
  wire [31:0] n29684_o;
  wire [31:0] n29685_o;
  wire [1:0] n29686_o;
  reg [31:0] n29687_o;
  wire [1:0] n29688_o;
  reg [31:0] n29689_o;
  wire [1:0] n29690_o;
  reg [31:0] n29691_o;
  wire [1:0] n29692_o;
  reg [31:0] n29693_o;
  wire [1:0] n29694_o;
  reg [31:0] n29695_o;
  wire [1:0] n29696_o;
  reg [31:0] n29697_o;
  wire [1:0] n29698_o;
  reg [31:0] n29699_o;
  wire [1:0] n29700_o;
  reg [31:0] n29701_o;
  wire [1:0] n29702_o;
  reg [31:0] n29703_o;
  wire [1:0] n29704_o;
  reg [31:0] n29705_o;
  wire n29706_o;
  wire [31:0] n29707_o;
  wire [31:0] n29708_o;
  wire [31:0] n29709_o;
  wire [31:0] n29710_o;
  wire [31:0] n29711_o;
  wire [31:0] n29712_o;
  wire [31:0] n29713_o;
  wire [31:0] n29714_o;
  wire [31:0] n29715_o;
  wire [31:0] n29716_o;
  wire [31:0] n29717_o;
  wire [31:0] n29718_o;
  wire [31:0] n29719_o;
  wire [31:0] n29720_o;
  wire [31:0] n29721_o;
  wire [31:0] n29722_o;
  wire [31:0] n29723_o;
  wire [31:0] n29724_o;
  wire [31:0] n29725_o;
  wire [31:0] n29726_o;
  wire [31:0] n29727_o;
  wire [31:0] n29728_o;
  wire [31:0] n29729_o;
  wire [31:0] n29730_o;
  wire [31:0] n29731_o;
  wire [31:0] n29732_o;
  wire [31:0] n29733_o;
  wire [31:0] n29734_o;
  wire [31:0] n29735_o;
  wire [31:0] n29736_o;
  wire [31:0] n29737_o;
  wire [31:0] n29738_o;
  wire [31:0] n29739_o;
  wire [1:0] n29740_o;
  reg [31:0] n29741_o;
  wire [1:0] n29742_o;
  reg [31:0] n29743_o;
  wire [1:0] n29744_o;
  reg [31:0] n29745_o;
  wire [1:0] n29746_o;
  reg [31:0] n29747_o;
  wire [1:0] n29748_o;
  reg [31:0] n29749_o;
  wire [1:0] n29750_o;
  reg [31:0] n29751_o;
  wire [1:0] n29752_o;
  reg [31:0] n29753_o;
  wire [1:0] n29754_o;
  reg [31:0] n29755_o;
  wire [1:0] n29756_o;
  reg [31:0] n29757_o;
  wire [1:0] n29758_o;
  reg [31:0] n29759_o;
  wire n29760_o;
  wire [31:0] n29761_o;
  wire [31:0] n29762_o;
  wire [31:0] n29763_o;
  wire [31:0] n29764_o;
  wire [31:0] n29765_o;
  wire [31:0] n29766_o;
  wire [31:0] n29767_o;
  wire [31:0] n29768_o;
  wire [31:0] n29769_o;
  wire [31:0] n29770_o;
  wire [31:0] n29771_o;
  wire [31:0] n29772_o;
  wire [31:0] n29773_o;
  wire [31:0] n29774_o;
  wire [31:0] n29775_o;
  wire [31:0] n29776_o;
  wire [31:0] n29777_o;
  wire [31:0] n29778_o;
  wire [31:0] n29779_o;
  wire [31:0] n29780_o;
  wire [31:0] n29781_o;
  wire [31:0] n29782_o;
  wire [31:0] n29783_o;
  wire [31:0] n29784_o;
  wire [31:0] n29785_o;
  wire [31:0] n29786_o;
  wire [31:0] n29787_o;
  wire [31:0] n29788_o;
  wire [31:0] n29789_o;
  wire [31:0] n29790_o;
  wire [31:0] n29791_o;
  wire [31:0] n29792_o;
  wire [31:0] n29793_o;
  wire [1:0] n29794_o;
  reg [31:0] n29795_o;
  wire [1:0] n29796_o;
  reg [31:0] n29797_o;
  wire [1:0] n29798_o;
  reg [31:0] n29799_o;
  wire [1:0] n29800_o;
  reg [31:0] n29801_o;
  wire [1:0] n29802_o;
  reg [31:0] n29803_o;
  wire [1:0] n29804_o;
  reg [31:0] n29805_o;
  wire [1:0] n29806_o;
  reg [31:0] n29807_o;
  wire [1:0] n29808_o;
  reg [31:0] n29809_o;
  wire [1:0] n29810_o;
  reg [31:0] n29811_o;
  wire [1:0] n29812_o;
  reg [31:0] n29813_o;
  wire n29814_o;
  wire [31:0] n29815_o;
  assign gprf_o_dat_a = n29432_o;
  assign gprf_o_dat_b = n29433_o;
  assign gprf_o_dat_d = n29434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign n29430_o = {gprf_i_ena, gprf_i_wre, gprf_i_adr_w, gprf_i_dat_w, gprf_i_adr_d, gprf_i_adr_b, gprf_i_adr_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign n29432_o = n29486_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign n29433_o = n29486_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign n29434_o = n29486_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:40:10  */
  assign r = n29485_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:40:13  */
  assign rin = n29472_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:15  */
  assign n29437_o = n29430_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:44  */
  assign n29438_o = n29430_o[51:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:16  */
  assign n29441_o = 5'b11111 - n29438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:63  */
  assign n29443_o = n29430_o[46:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  assign n29444_o = r[1023:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:53  */
  assign n29449_o = n29430_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29452_o = 5'b11111 - n29449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:53  */
  assign n29456_o = n29430_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29459_o = 5'b11111 - n29456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:53  */
  assign n29463_o = n29430_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29466_o = 5'b11111 - n29463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:59:23  */
  assign n29469_o = r[1055:1024];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:60:23  */
  assign n29470_o = r[1087:1056];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:61:23  */
  assign n29471_o = r[1119:1088];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  assign n29472_o = {n29815_o, n29761_o, n29707_o, n29653_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:72:18  */
  assign n29476_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:75:17  */
  assign n29478_o = n29430_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:74:5  */
  assign n29484_o = n29478_o ? rin : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:74:5  */
  always @(posedge clk_i or posedge n29476_o)
    if (n29476_o)
      n29485_q <= 1120'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n29485_q <= n29484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:72:5  */
  assign n29486_o = {n29471_o, n29470_o, n29469_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29487_o = n29441_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29488_o = ~n29487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29489_o = n29441_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29490_o = ~n29489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29491_o = n29488_o & n29490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29492_o = n29488_o & n29489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29493_o = n29487_o & n29490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29494_o = n29487_o & n29489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29495_o = n29441_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29496_o = ~n29495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29497_o = n29491_o & n29496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29498_o = n29491_o & n29495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29499_o = n29492_o & n29496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29500_o = n29492_o & n29495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29501_o = n29493_o & n29496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29502_o = n29493_o & n29495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29503_o = n29494_o & n29496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29504_o = n29494_o & n29495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29505_o = n29441_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29506_o = ~n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29507_o = n29497_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29508_o = n29497_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29509_o = n29498_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29510_o = n29498_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29511_o = n29499_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29512_o = n29499_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29513_o = n29500_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29514_o = n29500_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29515_o = n29501_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29516_o = n29501_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29517_o = n29502_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29518_o = n29502_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29519_o = n29503_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29520_o = n29503_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29521_o = n29504_o & n29506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29522_o = n29504_o & n29505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29523_o = n29441_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29524_o = ~n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29525_o = n29507_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29526_o = n29507_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29527_o = n29508_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29528_o = n29508_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29529_o = n29509_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29530_o = n29509_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29531_o = n29510_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29532_o = n29510_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29533_o = n29511_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29534_o = n29511_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29535_o = n29512_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29536_o = n29512_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29537_o = n29513_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29538_o = n29513_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29539_o = n29514_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29540_o = n29514_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29541_o = n29515_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29542_o = n29515_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29543_o = n29516_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29544_o = n29516_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29545_o = n29517_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29546_o = n29517_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29547_o = n29518_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29548_o = n29518_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29549_o = n29519_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29550_o = n29519_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29551_o = n29520_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29552_o = n29520_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29553_o = n29521_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29554_o = n29521_o & n29523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29555_o = n29522_o & n29524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29556_o = n29522_o & n29523_o;
  assign n29557_o = n29444_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29558_o = n29525_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29559_o = n29558_o ? n29443_o : n29557_o;
  assign n29560_o = n29444_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29561_o = n29526_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29562_o = n29561_o ? n29443_o : n29560_o;
  assign n29563_o = n29444_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29564_o = n29527_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29565_o = n29564_o ? n29443_o : n29563_o;
  assign n29566_o = n29444_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29567_o = n29528_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29568_o = n29567_o ? n29443_o : n29566_o;
  assign n29569_o = n29444_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29570_o = n29529_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29571_o = n29570_o ? n29443_o : n29569_o;
  assign n29572_o = n29444_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29573_o = n29530_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29574_o = n29573_o ? n29443_o : n29572_o;
  assign n29575_o = n29444_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29576_o = n29531_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29577_o = n29576_o ? n29443_o : n29575_o;
  assign n29578_o = n29444_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29579_o = n29532_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29580_o = n29579_o ? n29443_o : n29578_o;
  assign n29581_o = n29444_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29582_o = n29533_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29583_o = n29582_o ? n29443_o : n29581_o;
  assign n29584_o = n29444_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29585_o = n29534_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29586_o = n29585_o ? n29443_o : n29584_o;
  assign n29587_o = n29444_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29588_o = n29535_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29589_o = n29588_o ? n29443_o : n29587_o;
  assign n29590_o = n29444_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29591_o = n29536_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29592_o = n29591_o ? n29443_o : n29590_o;
  assign n29593_o = n29444_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29594_o = n29537_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29595_o = n29594_o ? n29443_o : n29593_o;
  assign n29596_o = n29444_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29597_o = n29538_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29598_o = n29597_o ? n29443_o : n29596_o;
  assign n29599_o = n29444_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29600_o = n29539_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29601_o = n29600_o ? n29443_o : n29599_o;
  assign n29602_o = n29444_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29603_o = n29540_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29604_o = n29603_o ? n29443_o : n29602_o;
  assign n29605_o = n29444_o[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29606_o = n29541_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29607_o = n29606_o ? n29443_o : n29605_o;
  assign n29608_o = n29444_o[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29609_o = n29542_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29610_o = n29609_o ? n29443_o : n29608_o;
  assign n29611_o = n29444_o[607:576];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29612_o = n29543_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29613_o = n29612_o ? n29443_o : n29611_o;
  assign n29614_o = n29444_o[639:608];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29615_o = n29544_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29616_o = n29615_o ? n29443_o : n29614_o;
  assign n29617_o = n29444_o[671:640];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29618_o = n29545_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29619_o = n29618_o ? n29443_o : n29617_o;
  assign n29620_o = n29444_o[703:672];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29621_o = n29546_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29622_o = n29621_o ? n29443_o : n29620_o;
  assign n29623_o = n29444_o[735:704];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29624_o = n29547_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29625_o = n29624_o ? n29443_o : n29623_o;
  assign n29626_o = n29444_o[767:736];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29627_o = n29548_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29628_o = n29627_o ? n29443_o : n29626_o;
  assign n29629_o = n29444_o[799:768];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29630_o = n29549_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29631_o = n29630_o ? n29443_o : n29629_o;
  assign n29632_o = n29444_o[831:800];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29633_o = n29550_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29634_o = n29633_o ? n29443_o : n29632_o;
  assign n29635_o = n29444_o[863:832];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29636_o = n29551_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29637_o = n29636_o ? n29443_o : n29635_o;
  assign n29638_o = n29444_o[895:864];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29639_o = n29552_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29640_o = n29639_o ? n29443_o : n29638_o;
  assign n29641_o = n29444_o[927:896];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29642_o = n29553_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29643_o = n29642_o ? n29443_o : n29641_o;
  assign n29644_o = n29444_o[959:928];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29645_o = n29554_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29646_o = n29645_o ? n29443_o : n29644_o;
  assign n29647_o = n29444_o[991:960];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29648_o = n29555_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29649_o = n29648_o ? n29443_o : n29647_o;
  assign n29650_o = n29444_o[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29651_o = n29556_o & n29437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29652_o = n29651_o ? n29443_o : n29650_o;
  assign n29653_o = {n29652_o, n29649_o, n29646_o, n29643_o, n29640_o, n29637_o, n29634_o, n29631_o, n29628_o, n29625_o, n29622_o, n29619_o, n29616_o, n29613_o, n29610_o, n29607_o, n29604_o, n29601_o, n29598_o, n29595_o, n29592_o, n29589_o, n29586_o, n29583_o, n29580_o, n29577_o, n29574_o, n29571_o, n29568_o, n29565_o, n29562_o, n29559_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:17  */
  assign n29654_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n29655_o = r[63:32];
  assign n29656_o = r[95:64];
  assign n29657_o = r[127:96];
  assign n29658_o = r[159:128];
  assign n29659_o = r[191:160];
  assign n29660_o = r[223:192];
  assign n29661_o = r[255:224];
  assign n29662_o = r[287:256];
  assign n29663_o = r[319:288];
  assign n29664_o = r[351:320];
  assign n29665_o = r[383:352];
  assign n29666_o = r[415:384];
  assign n29667_o = r[447:416];
  assign n29668_o = r[479:448];
  assign n29669_o = r[511:480];
  assign n29670_o = r[543:512];
  assign n29671_o = r[575:544];
  assign n29672_o = r[607:576];
  assign n29673_o = r[639:608];
  assign n29674_o = r[671:640];
  assign n29675_o = r[703:672];
  assign n29676_o = r[735:704];
  assign n29677_o = r[767:736];
  assign n29678_o = r[799:768];
  assign n29679_o = r[831:800];
  assign n29680_o = r[863:832];
  assign n29681_o = r[895:864];
  assign n29682_o = r[927:896];
  assign n29683_o = r[959:928];
  assign n29684_o = r[991:960];
  assign n29685_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29686_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29686_o)
      2'b00: n29687_o <= n29654_o;
      2'b01: n29687_o <= n29655_o;
      2'b10: n29687_o <= n29656_o;
      2'b11: n29687_o <= n29657_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29688_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29688_o)
      2'b00: n29689_o <= n29658_o;
      2'b01: n29689_o <= n29659_o;
      2'b10: n29689_o <= n29660_o;
      2'b11: n29689_o <= n29661_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29690_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29690_o)
      2'b00: n29691_o <= n29662_o;
      2'b01: n29691_o <= n29663_o;
      2'b10: n29691_o <= n29664_o;
      2'b11: n29691_o <= n29665_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29692_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29692_o)
      2'b00: n29693_o <= n29666_o;
      2'b01: n29693_o <= n29667_o;
      2'b10: n29693_o <= n29668_o;
      2'b11: n29693_o <= n29669_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29694_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29694_o)
      2'b00: n29695_o <= n29670_o;
      2'b01: n29695_o <= n29671_o;
      2'b10: n29695_o <= n29672_o;
      2'b11: n29695_o <= n29673_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29696_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29696_o)
      2'b00: n29697_o <= n29674_o;
      2'b01: n29697_o <= n29675_o;
      2'b10: n29697_o <= n29676_o;
      2'b11: n29697_o <= n29677_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29698_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29698_o)
      2'b00: n29699_o <= n29678_o;
      2'b01: n29699_o <= n29679_o;
      2'b10: n29699_o <= n29680_o;
      2'b11: n29699_o <= n29681_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29700_o = n29452_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29700_o)
      2'b00: n29701_o <= n29682_o;
      2'b01: n29701_o <= n29683_o;
      2'b10: n29701_o <= n29684_o;
      2'b11: n29701_o <= n29685_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29702_o = n29452_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29702_o)
      2'b00: n29703_o <= n29687_o;
      2'b01: n29703_o <= n29689_o;
      2'b10: n29703_o <= n29691_o;
      2'b11: n29703_o <= n29693_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29704_o = n29452_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n29704_o)
      2'b00: n29705_o <= n29695_o;
      2'b01: n29705_o <= n29697_o;
      2'b10: n29705_o <= n29699_o;
      2'b11: n29705_o <= n29701_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29706_o = n29452_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29707_o = n29706_o ? n29705_o : n29703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:26  */
  assign n29708_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n29709_o = r[63:32];
  assign n29710_o = r[95:64];
  assign n29711_o = r[127:96];
  assign n29712_o = r[159:128];
  assign n29713_o = r[191:160];
  assign n29714_o = r[223:192];
  assign n29715_o = r[255:224];
  assign n29716_o = r[287:256];
  assign n29717_o = r[319:288];
  assign n29718_o = r[351:320];
  assign n29719_o = r[383:352];
  assign n29720_o = r[415:384];
  assign n29721_o = r[447:416];
  assign n29722_o = r[479:448];
  assign n29723_o = r[511:480];
  assign n29724_o = r[543:512];
  assign n29725_o = r[575:544];
  assign n29726_o = r[607:576];
  assign n29727_o = r[639:608];
  assign n29728_o = r[671:640];
  assign n29729_o = r[703:672];
  assign n29730_o = r[735:704];
  assign n29731_o = r[767:736];
  assign n29732_o = r[799:768];
  assign n29733_o = r[831:800];
  assign n29734_o = r[863:832];
  assign n29735_o = r[895:864];
  assign n29736_o = r[927:896];
  assign n29737_o = r[959:928];
  assign n29738_o = r[991:960];
  assign n29739_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29740_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29740_o)
      2'b00: n29741_o <= n29708_o;
      2'b01: n29741_o <= n29709_o;
      2'b10: n29741_o <= n29710_o;
      2'b11: n29741_o <= n29711_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29742_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29742_o)
      2'b00: n29743_o <= n29712_o;
      2'b01: n29743_o <= n29713_o;
      2'b10: n29743_o <= n29714_o;
      2'b11: n29743_o <= n29715_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29744_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29744_o)
      2'b00: n29745_o <= n29716_o;
      2'b01: n29745_o <= n29717_o;
      2'b10: n29745_o <= n29718_o;
      2'b11: n29745_o <= n29719_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29746_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29746_o)
      2'b00: n29747_o <= n29720_o;
      2'b01: n29747_o <= n29721_o;
      2'b10: n29747_o <= n29722_o;
      2'b11: n29747_o <= n29723_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29748_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29748_o)
      2'b00: n29749_o <= n29724_o;
      2'b01: n29749_o <= n29725_o;
      2'b10: n29749_o <= n29726_o;
      2'b11: n29749_o <= n29727_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29750_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29750_o)
      2'b00: n29751_o <= n29728_o;
      2'b01: n29751_o <= n29729_o;
      2'b10: n29751_o <= n29730_o;
      2'b11: n29751_o <= n29731_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29752_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29752_o)
      2'b00: n29753_o <= n29732_o;
      2'b01: n29753_o <= n29733_o;
      2'b10: n29753_o <= n29734_o;
      2'b11: n29753_o <= n29735_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29754_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29754_o)
      2'b00: n29755_o <= n29736_o;
      2'b01: n29755_o <= n29737_o;
      2'b10: n29755_o <= n29738_o;
      2'b11: n29755_o <= n29739_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29756_o = n29459_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29756_o)
      2'b00: n29757_o <= n29741_o;
      2'b01: n29757_o <= n29743_o;
      2'b10: n29757_o <= n29745_o;
      2'b11: n29757_o <= n29747_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29758_o = n29459_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n29758_o)
      2'b00: n29759_o <= n29749_o;
      2'b01: n29759_o <= n29751_o;
      2'b10: n29759_o <= n29753_o;
      2'b11: n29759_o <= n29755_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29760_o = n29459_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29761_o = n29760_o ? n29759_o : n29757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:26  */
  assign n29762_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n29763_o = r[63:32];
  assign n29764_o = r[95:64];
  assign n29765_o = r[127:96];
  assign n29766_o = r[159:128];
  assign n29767_o = r[191:160];
  assign n29768_o = r[223:192];
  assign n29769_o = r[255:224];
  assign n29770_o = r[287:256];
  assign n29771_o = r[319:288];
  assign n29772_o = r[351:320];
  assign n29773_o = r[383:352];
  assign n29774_o = r[415:384];
  assign n29775_o = r[447:416];
  assign n29776_o = r[479:448];
  assign n29777_o = r[511:480];
  assign n29778_o = r[543:512];
  assign n29779_o = r[575:544];
  assign n29780_o = r[607:576];
  assign n29781_o = r[639:608];
  assign n29782_o = r[671:640];
  assign n29783_o = r[703:672];
  assign n29784_o = r[735:704];
  assign n29785_o = r[767:736];
  assign n29786_o = r[799:768];
  assign n29787_o = r[831:800];
  assign n29788_o = r[863:832];
  assign n29789_o = r[895:864];
  assign n29790_o = r[927:896];
  assign n29791_o = r[959:928];
  assign n29792_o = r[991:960];
  assign n29793_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29794_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29794_o)
      2'b00: n29795_o <= n29762_o;
      2'b01: n29795_o <= n29763_o;
      2'b10: n29795_o <= n29764_o;
      2'b11: n29795_o <= n29765_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29796_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29796_o)
      2'b00: n29797_o <= n29766_o;
      2'b01: n29797_o <= n29767_o;
      2'b10: n29797_o <= n29768_o;
      2'b11: n29797_o <= n29769_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29798_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29798_o)
      2'b00: n29799_o <= n29770_o;
      2'b01: n29799_o <= n29771_o;
      2'b10: n29799_o <= n29772_o;
      2'b11: n29799_o <= n29773_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29800_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29800_o)
      2'b00: n29801_o <= n29774_o;
      2'b01: n29801_o <= n29775_o;
      2'b10: n29801_o <= n29776_o;
      2'b11: n29801_o <= n29777_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29802_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29802_o)
      2'b00: n29803_o <= n29778_o;
      2'b01: n29803_o <= n29779_o;
      2'b10: n29803_o <= n29780_o;
      2'b11: n29803_o <= n29781_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29804_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29804_o)
      2'b00: n29805_o <= n29782_o;
      2'b01: n29805_o <= n29783_o;
      2'b10: n29805_o <= n29784_o;
      2'b11: n29805_o <= n29785_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29806_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29806_o)
      2'b00: n29807_o <= n29786_o;
      2'b01: n29807_o <= n29787_o;
      2'b10: n29807_o <= n29788_o;
      2'b11: n29807_o <= n29789_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29808_o = n29466_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29808_o)
      2'b00: n29809_o <= n29790_o;
      2'b01: n29809_o <= n29791_o;
      2'b10: n29809_o <= n29792_o;
      2'b11: n29809_o <= n29793_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29810_o = n29466_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29810_o)
      2'b00: n29811_o <= n29795_o;
      2'b01: n29811_o <= n29797_o;
      2'b10: n29811_o <= n29799_o;
      2'b11: n29811_o <= n29801_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29812_o = n29466_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n29812_o)
      2'b00: n29813_o <= n29803_o;
      2'b01: n29813_o <= n29805_o;
      2'b10: n29813_o <= n29807_o;
      2'b11: n29813_o <= n29809_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29814_o = n29466_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n29815_o = n29814_o ? n29813_o : n29811_o;
endmodule

module receiver_3_0_0_20480_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n29360_o;
  wire addr_decoder_1_n29361;
  wire addr_decoder_1_n29362;
  wire addr_decoder_1_n29363;
  wire addr_decoder_1_n29364;
  wire addr_decoder_1_n29365;
  wire addr_decoder_1_n29366;
  wire addr_decoder_1_n29367;
  wire addr_decoder_1_n29368;
  wire addr_decoder_1_n29369;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n29388;
  wire [31:0] rx_control_1_n29389;
  wire [4:0] rx_control_1_n29390;
  wire rx_control_1_n29391;
  wire rx_control_1_n29392;
  wire [31:0] rx_control_1_n29393;
  wire [4:0] rx_control_1_n29394;
  wire rx_control_1_n29395;
  wire rx_control_1_n29396;
  wire rx_control_1_n29397;
  wire rx_control_1_n29398;
  wire [4:0] rx_control_1_n29399;
  wire [31:0] rx_control_1_n29400;
  wire [15:0] rx_control_1_n29401;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n29391;
  assign data_0_out = rx_control_1_n29389;
  assign comm_0_out = rx_control_1_n29390;
  assign we_0_out = rx_control_1_n29392;
  assign av_1_out = rx_control_1_n29395;
  assign data_1_out = rx_control_1_n29393;
  assign comm_1_out = rx_control_1_n29394;
  assign we_1_out = rx_control_1_n29396;
  assign cfg_we_out = rx_control_1_n29397;
  assign cfg_re_out = rx_control_1_n29398;
  assign cfg_data_out = rx_control_1_n29400;
  assign cfg_addr_out = rx_control_1_n29399;
  assign cfg_ret_addr_out = rx_control_1_n29401;
  assign full_out = rx_control_1_n29388;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n29361; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n29362; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n29363; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n29364; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n29365; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n29366; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n29367; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n29368; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n29369; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n29360_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n29361 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n29362 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n29363 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n29364 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n29365 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n29366 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n29367 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n29368 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n29369 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_3_0_0_20480_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n29360_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n29388 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n29389 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n29390 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n29391 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n29392 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n29393 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n29394 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n29395 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n29396 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n29397 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n29398 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n29399 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n29400 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n29401 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module transmitter_3_20480_6_32_16_5_6_5_3_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n29318;
  wire [31:0] tx_c_n29319;
  wire [4:0] tx_c_n29320;
  wire tx_c_n29321;
  wire tx_c_n29322;
  wire tx_c_n29323;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n29318;
  assign data_out = tx_c_n29319;
  assign comm_out = tx_c_n29320;
  assign lock_out = tx_c_n29321;
  assign cfg_rd_rdy_out = tx_c_n29322;
  assign re_out = tx_c_n29323;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n29318 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n29319 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n29320 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n29321 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n29322 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n29323 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_3_32_6_5_0_20480_3_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module receiver_2_0_0_12288_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n29242_o;
  wire addr_decoder_1_n29243;
  wire addr_decoder_1_n29244;
  wire addr_decoder_1_n29245;
  wire addr_decoder_1_n29246;
  wire addr_decoder_1_n29247;
  wire addr_decoder_1_n29248;
  wire addr_decoder_1_n29249;
  wire addr_decoder_1_n29250;
  wire addr_decoder_1_n29251;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n29270;
  wire [31:0] rx_control_1_n29271;
  wire [4:0] rx_control_1_n29272;
  wire rx_control_1_n29273;
  wire rx_control_1_n29274;
  wire [31:0] rx_control_1_n29275;
  wire [4:0] rx_control_1_n29276;
  wire rx_control_1_n29277;
  wire rx_control_1_n29278;
  wire rx_control_1_n29279;
  wire rx_control_1_n29280;
  wire [4:0] rx_control_1_n29281;
  wire [31:0] rx_control_1_n29282;
  wire [15:0] rx_control_1_n29283;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n29273;
  assign data_0_out = rx_control_1_n29271;
  assign comm_0_out = rx_control_1_n29272;
  assign we_0_out = rx_control_1_n29274;
  assign av_1_out = rx_control_1_n29277;
  assign data_1_out = rx_control_1_n29275;
  assign comm_1_out = rx_control_1_n29276;
  assign we_1_out = rx_control_1_n29278;
  assign cfg_we_out = rx_control_1_n29279;
  assign cfg_re_out = rx_control_1_n29280;
  assign cfg_data_out = rx_control_1_n29282;
  assign cfg_addr_out = rx_control_1_n29281;
  assign cfg_ret_addr_out = rx_control_1_n29283;
  assign full_out = rx_control_1_n29270;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n29243; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n29244; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n29245; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n29246; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n29247; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n29248; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n29249; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n29250; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n29251; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n29242_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n29243 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n29244 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n29245 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n29246 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n29247 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n29248 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n29249 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n29250 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n29251 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_2_0_0_12288_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n29242_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n29270 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n29271 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n29272 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n29273 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n29274 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n29275 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n29276 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n29277 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n29278 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n29279 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n29280 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n29281 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n29282 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n29283 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module transmitter_2_12288_6_32_16_5_6_5_2_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n29200;
  wire [31:0] tx_c_n29201;
  wire [4:0] tx_c_n29202;
  wire tx_c_n29203;
  wire tx_c_n29204;
  wire tx_c_n29205;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n29200;
  assign data_out = tx_c_n29201;
  assign comm_out = tx_c_n29202;
  assign lock_out = tx_c_n29203;
  assign cfg_rd_rdy_out = tx_c_n29204;
  assign re_out = tx_c_n29205;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n29200 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n29201 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n29202 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n29203 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n29204 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n29205 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_2_32_6_5_0_12288_2_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module double_fifo_demux_wr_0_1_1_8_8_32_0_5
  (input  clk_re,
   input  clk_we,
   input  clk_re_pls,
   input  clk_we_pls,
   input  rst_n,
   input  av_0_in,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  we_0_in,
   input  av_1_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  we_1_in,
   input  re_0_in,
   input  re_1_in,
   output one_p_0_out,
   output full_0_out,
   output one_p_1_out,
   output full_1_out,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output empty_0_out,
   output one_d_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output empty_1_out,
   output debug_out,
   output one_d_1_out);
  wire [37:0] data_0;
  wire [37:0] data_1;
  wire [37:0] data_0_i;
  wire [37:0] data_1_i;
  wire n29147_o;
  wire [4:0] n29148_o;
  wire [31:0] n29149_o;
  wire n29150_o;
  wire [4:0] n29151_o;
  wire [31:0] n29152_o;
  wire [5:0] n29153_o;
  wire [37:0] n29154_o;
  wire [5:0] n29155_o;
  wire [37:0] n29156_o;
  wire multi_map_fifo_0_multiclk_fifo_0_n29157;
  wire multi_map_fifo_0_multiclk_fifo_0_n29158;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_n29159;
  wire multi_map_fifo_0_multiclk_fifo_0_n29160;
  wire multi_map_fifo_0_multiclk_fifo_0_n29161;
  wire multi_map_fifo_0_multiclk_fifo_0_full_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_p_out;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_data_out;
  wire multi_map_fifo_0_multiclk_fifo_0_empty_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_d_out;
  wire multi_map_fifo_1_multiclk_fifo_1_n29172;
  wire multi_map_fifo_1_multiclk_fifo_1_n29173;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_n29174;
  wire multi_map_fifo_1_multiclk_fifo_1_n29175;
  wire multi_map_fifo_1_multiclk_fifo_1_n29176;
  wire multi_map_fifo_1_multiclk_fifo_1_full_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_p_out;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_data_out;
  wire multi_map_fifo_1_multiclk_fifo_1_empty_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_d_out;
  localparam n29193_o = 1'bZ;
  assign one_p_0_out = multi_map_fifo_0_multiclk_fifo_0_n29158;
  assign full_0_out = multi_map_fifo_0_multiclk_fifo_0_n29157;
  assign one_p_1_out = multi_map_fifo_1_multiclk_fifo_1_n29173;
  assign full_1_out = multi_map_fifo_1_multiclk_fifo_1_n29172;
  assign av_0_out = n29147_o;
  assign data_0_out = n29149_o;
  assign comm_0_out = n29148_o;
  assign empty_0_out = multi_map_fifo_0_multiclk_fifo_0_n29160;
  assign one_d_0_out = multi_map_fifo_0_multiclk_fifo_0_n29161;
  assign av_1_out = n29150_o;
  assign data_1_out = n29152_o;
  assign comm_1_out = n29151_o;
  assign empty_1_out = multi_map_fifo_1_multiclk_fifo_1_n29175;
  assign debug_out = n29193_o;
  assign one_d_1_out = multi_map_fifo_1_multiclk_fifo_1_n29176;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:245:10  */
  assign data_0 = multi_map_fifo_0_multiclk_fifo_0_n29159; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:246:10  */
  assign data_1 = multi_map_fifo_1_multiclk_fifo_1_n29174; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:248:10  */
  assign data_0_i = n29154_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:249:10  */
  assign data_1_i = n29156_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:274:23  */
  assign n29147_o = data_0[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:275:23  */
  assign n29148_o = data_0[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:276:23  */
  assign n29149_o = data_0[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:278:23  */
  assign n29150_o = data_1[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:279:23  */
  assign n29151_o = data_1[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:280:23  */
  assign n29152_o = data_1[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:282:23  */
  assign n29153_o = {av_0_in, comm_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:282:35  */
  assign n29154_o = {n29153_o, data_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:283:23  */
  assign n29155_o = {av_1_in, comm_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:283:35  */
  assign n29156_o = {n29155_o, data_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:302:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n29157 = multi_map_fifo_0_multiclk_fifo_0_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:303:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n29158 = multi_map_fifo_0_multiclk_fifo_0_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:306:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n29159 = multi_map_fifo_0_multiclk_fifo_0_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:307:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n29160 = multi_map_fifo_0_multiclk_fifo_0_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:308:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n29161 = multi_map_fifo_0_multiclk_fifo_0_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:289:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_0_multiclk_fifo_0 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(data_0_i),
    .we_in(we_0_in),
    .re_in(re_0_in),
    .full_out(multi_map_fifo_0_multiclk_fifo_0_full_out),
    .one_p_out(multi_map_fifo_0_multiclk_fifo_0_one_p_out),
    .data_out(multi_map_fifo_0_multiclk_fifo_0_data_out),
    .empty_out(multi_map_fifo_0_multiclk_fifo_0_empty_out),
    .one_d_out(multi_map_fifo_0_multiclk_fifo_0_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:328:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29172 = multi_map_fifo_1_multiclk_fifo_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:327:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29173 = multi_map_fifo_1_multiclk_fifo_1_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:331:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29174 = multi_map_fifo_1_multiclk_fifo_1_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:332:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29175 = multi_map_fifo_1_multiclk_fifo_1_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:333:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29176 = multi_map_fifo_1_multiclk_fifo_1_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:313:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_1_multiclk_fifo_1 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(data_1_i),
    .we_in(we_1_in),
    .re_in(re_1_in),
    .full_out(multi_map_fifo_1_multiclk_fifo_1_full_out),
    .one_p_out(multi_map_fifo_1_multiclk_fifo_1_one_p_out),
    .data_out(multi_map_fifo_1_multiclk_fifo_1_data_out),
    .empty_out(multi_map_fifo_1_multiclk_fifo_1_empty_out),
    .one_d_out(multi_map_fifo_1_multiclk_fifo_1_one_d_out));
endmodule

module receiver_1_0_0_4096_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n29062_o;
  wire addr_decoder_1_n29063;
  wire addr_decoder_1_n29064;
  wire addr_decoder_1_n29065;
  wire addr_decoder_1_n29066;
  wire addr_decoder_1_n29067;
  wire addr_decoder_1_n29068;
  wire addr_decoder_1_n29069;
  wire addr_decoder_1_n29070;
  wire addr_decoder_1_n29071;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n29090;
  wire [31:0] rx_control_1_n29091;
  wire [4:0] rx_control_1_n29092;
  wire rx_control_1_n29093;
  wire rx_control_1_n29094;
  wire [31:0] rx_control_1_n29095;
  wire [4:0] rx_control_1_n29096;
  wire rx_control_1_n29097;
  wire rx_control_1_n29098;
  wire rx_control_1_n29099;
  wire rx_control_1_n29100;
  wire [4:0] rx_control_1_n29101;
  wire [31:0] rx_control_1_n29102;
  wire [15:0] rx_control_1_n29103;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n29093;
  assign data_0_out = rx_control_1_n29091;
  assign comm_0_out = rx_control_1_n29092;
  assign we_0_out = rx_control_1_n29094;
  assign av_1_out = rx_control_1_n29097;
  assign data_1_out = rx_control_1_n29095;
  assign comm_1_out = rx_control_1_n29096;
  assign we_1_out = rx_control_1_n29098;
  assign cfg_we_out = rx_control_1_n29099;
  assign cfg_re_out = rx_control_1_n29100;
  assign cfg_data_out = rx_control_1_n29102;
  assign cfg_addr_out = rx_control_1_n29101;
  assign cfg_ret_addr_out = rx_control_1_n29103;
  assign full_out = rx_control_1_n29090;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n29063; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n29064; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n29065; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n29066; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n29067; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n29068; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n29069; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n29070; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n29071; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n29062_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n29063 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n29064 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n29065 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n29066 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n29067 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n29068 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n29069 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n29070 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n29071 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_1_0_0_4096_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n29062_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n29090 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n29091 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n29092 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n29093 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n29094 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n29095 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n29096 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n29097 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n29098 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n29099 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n29100 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n29101 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n29102 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n29103 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module double_fifo_mux_rd_0_1_1_8_8_32_0_5_0
  (input  clk_re,
   input  clk_we,
   input  clk_re_pls,
   input  clk_we_pls,
   input  rst_n,
   input  av_0_in,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  we_0_in,
   input  av_1_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  we_1_in,
   input  re_in,
   output full_0_out,
   output one_p_0_out,
   output full_1_out,
   output one_p_1_out,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output empty_out,
   output one_d_out,
   output debug_out);
  wire [37:0] a_c_d_input_f0;
  wire [37:0] a_c_d_input_f1;
  wire [37:0] a_c_d_f0_mux;
  wire av_f0_mux;
  wire [31:0] data_f0_mux;
  wire [4:0] comm_f0_mux;
  wire empty_f0_mux;
  wire one_d_f0_mux;
  wire [37:0] a_c_d_f1_mux;
  wire av_f1_mux;
  wire [31:0] data_f1_mux;
  wire [4:0] comm_f1_mux;
  wire empty_f1_mux;
  wire one_d_f1_mux;
  wire re_mux_f0;
  wire re_mux_f1;
  wire [5:0] n28974_o;
  wire [37:0] n28975_o;
  wire [5:0] n28976_o;
  wire [37:0] n28977_o;
  wire n28978_o;
  wire [4:0] n28979_o;
  wire [31:0] n28980_o;
  wire n28981_o;
  wire [4:0] n28982_o;
  wire [31:0] n28983_o;
  wire multi_map_fifo_0_multiclk_fifo_0_n28984;
  wire multi_map_fifo_0_multiclk_fifo_0_n28985;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_n28986;
  wire multi_map_fifo_0_multiclk_fifo_0_n28987;
  wire multi_map_fifo_0_multiclk_fifo_0_n28988;
  wire multi_map_fifo_0_multiclk_fifo_0_full_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_p_out;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_data_out;
  wire multi_map_fifo_0_multiclk_fifo_0_empty_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_d_out;
  wire multi_map_fifo_1_multiclk_fifo_1_n28999;
  wire multi_map_fifo_1_multiclk_fifo_1_n29000;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_n29001;
  wire multi_map_fifo_1_multiclk_fifo_1_n29002;
  wire multi_map_fifo_1_multiclk_fifo_1_n29003;
  wire multi_map_fifo_1_multiclk_fifo_1_full_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_p_out;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_data_out;
  wire multi_map_fifo_1_multiclk_fifo_1_empty_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_d_out;
  wire map_mux_mux_01_n29014;
  wire map_mux_mux_01_n29015;
  wire map_mux_mux_01_n29016;
  wire [31:0] map_mux_mux_01_n29017;
  wire [4:0] map_mux_mux_01_n29018;
  wire map_mux_mux_01_n29019;
  wire map_mux_mux_01_n29020;
  wire map_mux_mux_01_re_0_out;
  wire map_mux_mux_01_re_1_out;
  wire [31:0] map_mux_mux_01_data_out;
  wire [4:0] map_mux_mux_01_comm_out;
  wire map_mux_mux_01_av_out;
  wire map_mux_mux_01_one_d_out;
  wire map_mux_mux_01_empty_out;
  localparam n29047_o = 1'bZ;
  assign full_0_out = multi_map_fifo_0_multiclk_fifo_0_n28984;
  assign one_p_0_out = multi_map_fifo_0_multiclk_fifo_0_n28985;
  assign full_1_out = multi_map_fifo_1_multiclk_fifo_1_n28999;
  assign one_p_1_out = multi_map_fifo_1_multiclk_fifo_1_n29000;
  assign av_out = map_mux_mux_01_n29016;
  assign data_out = map_mux_mux_01_n29017;
  assign comm_out = map_mux_mux_01_n29018;
  assign empty_out = map_mux_mux_01_n29019;
  assign one_d_out = map_mux_mux_01_n29020;
  assign debug_out = n29047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:235:10  */
  assign a_c_d_input_f0 = n28975_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:236:10  */
  assign a_c_d_input_f1 = n28977_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:239:10  */
  assign a_c_d_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n28986; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:240:10  */
  assign av_f0_mux = n28978_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:241:10  */
  assign data_f0_mux = n28980_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:242:10  */
  assign comm_f0_mux = n28979_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:243:10  */
  assign empty_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n28987; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:244:10  */
  assign one_d_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n28988; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:247:10  */
  assign a_c_d_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n29001; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:248:10  */
  assign av_f1_mux = n28981_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:249:10  */
  assign data_f1_mux = n28983_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:250:10  */
  assign comm_f1_mux = n28982_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:251:10  */
  assign empty_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n29002; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:252:10  */
  assign one_d_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n29003; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:256:10  */
  assign re_mux_f0 = map_mux_mux_01_n29014; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:257:10  */
  assign re_mux_f1 = map_mux_mux_01_n29015; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:309:29  */
  assign n28974_o = {av_0_in, comm_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:309:41  */
  assign n28975_o = {n28974_o, data_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:310:29  */
  assign n28976_o = {av_1_in, comm_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:310:41  */
  assign n28977_o = {n28976_o, data_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:313:31  */
  assign n28978_o = a_c_d_f0_mux[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:314:31  */
  assign n28979_o = a_c_d_f0_mux[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:315:31  */
  assign n28980_o = a_c_d_f0_mux[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:316:31  */
  assign n28981_o = a_c_d_f1_mux[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:317:31  */
  assign n28982_o = a_c_d_f1_mux[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:318:31  */
  assign n28983_o = a_c_d_f1_mux[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:344:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n28984 = multi_map_fifo_0_multiclk_fifo_0_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:345:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n28985 = multi_map_fifo_0_multiclk_fifo_0_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:348:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n28986 = multi_map_fifo_0_multiclk_fifo_0_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:350:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n28987 = multi_map_fifo_0_multiclk_fifo_0_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:349:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n28988 = multi_map_fifo_0_multiclk_fifo_0_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:330:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_0_multiclk_fifo_0 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(a_c_d_input_f0),
    .we_in(we_0_in),
    .re_in(re_mux_f0),
    .full_out(multi_map_fifo_0_multiclk_fifo_0_full_out),
    .one_p_out(multi_map_fifo_0_multiclk_fifo_0_one_p_out),
    .data_out(multi_map_fifo_0_multiclk_fifo_0_data_out),
    .empty_out(multi_map_fifo_0_multiclk_fifo_0_empty_out),
    .one_d_out(multi_map_fifo_0_multiclk_fifo_0_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:370:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n28999 = multi_map_fifo_1_multiclk_fifo_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:371:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29000 = multi_map_fifo_1_multiclk_fifo_1_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:374:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29001 = multi_map_fifo_1_multiclk_fifo_1_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:376:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29002 = multi_map_fifo_1_multiclk_fifo_1_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:375:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n29003 = multi_map_fifo_1_multiclk_fifo_1_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:356:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_1_multiclk_fifo_1 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(a_c_d_input_f1),
    .we_in(we_1_in),
    .re_in(re_mux_f1),
    .full_out(multi_map_fifo_1_multiclk_fifo_1_full_out),
    .one_p_out(multi_map_fifo_1_multiclk_fifo_1_one_p_out),
    .data_out(multi_map_fifo_1_multiclk_fifo_1_data_out),
    .empty_out(multi_map_fifo_1_multiclk_fifo_1_empty_out),
    .one_d_out(multi_map_fifo_1_multiclk_fifo_1_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:670:23  */
  assign map_mux_mux_01_n29014 = map_mux_mux_01_re_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:677:23  */
  assign map_mux_mux_01_n29015 = map_mux_mux_01_re_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:680:22  */
  assign map_mux_mux_01_n29016 = map_mux_mux_01_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:681:22  */
  assign map_mux_mux_01_n29017 = map_mux_mux_01_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:682:22  */
  assign map_mux_mux_01_n29018 = map_mux_mux_01_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:683:22  */
  assign map_mux_mux_01_n29019 = map_mux_mux_01_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:684:22  */
  assign map_mux_mux_01_n29020 = map_mux_mux_01_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:655:5  */
  fifo_mux_rd_32_5_0_0 map_mux_mux_01 (
    .clk(clk_re),
    .rst_n(rst_n),
    .data_0_in(data_f0_mux),
    .comm_0_in(comm_f0_mux),
    .av_0_in(av_f0_mux),
    .one_d_0_in(one_d_f0_mux),
    .empty_0_in(empty_f0_mux),
    .data_1_in(data_f1_mux),
    .comm_1_in(comm_f1_mux),
    .av_1_in(av_f1_mux),
    .one_d_1_in(one_d_f1_mux),
    .empty_1_in(empty_f1_mux),
    .re_in(re_in),
    .re_0_out(map_mux_mux_01_re_0_out),
    .re_1_out(map_mux_mux_01_re_1_out),
    .data_out(map_mux_mux_01_data_out),
    .comm_out(map_mux_mux_01_comm_out),
    .av_out(map_mux_mux_01_av_out),
    .one_d_out(map_mux_mux_01_one_d_out),
    .empty_out(map_mux_mux_01_empty_out));
endmodule

module transmitter_1_4096_6_32_16_5_6_5_1_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n28934;
  wire [31:0] tx_c_n28935;
  wire [4:0] tx_c_n28936;
  wire tx_c_n28937;
  wire tx_c_n28938;
  wire tx_c_n28939;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n28934;
  assign data_out = tx_c_n28935;
  assign comm_out = tx_c_n28936;
  assign lock_out = tx_c_n28937;
  assign cfg_rd_rdy_out = tx_c_n28938;
  assign re_out = tx_c_n28939;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n28934 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n28935 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n28936 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n28937 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n28938 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n28939 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_1_32_6_5_0_4096_1_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module hibi_mem_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [4:0] n28773_o;
  wire [21:0] n28774_o;
  wire n28775_o;
  wire n28776_o;
  wire [22:0] n28777_o;
  wire n28779_o;
  wire [31:0] n28780_o;
  wire [4:0] n28781_o;
  wire n28782_o;
  wire [1:0] n28783_o;
  wire n28785_o;
  wire [39:0] n28786_o;
  wire [71:0] r;
  wire [71:0] rin;
  wire [2:0] n28798_o;
  wire n28799_o;
  wire n28800_o;
  wire [2:0] n28803_o;
  wire [2:0] n28804_o;
  wire n28805_o;
  wire n28807_o;
  wire n28808_o;
  wire n28809_o;
  wire n28810_o;
  wire n28811_o;
  wire n28812_o;
  wire n28813_o;
  wire n28816_o;
  wire [4:0] n28817_o;
  wire [4:0] n28818_o;
  wire n28820_o;
  wire [4:0] n28822_o;
  wire n28824_o;
  wire [2:0] n28827_o;
  wire [2:0] n28828_o;
  wire n28829_o;
  wire [2:0] n28830_o;
  wire n28831_o;
  wire [7:0] n28832_o;
  wire [7:0] n28833_o;
  wire [7:0] n28834_o;
  wire n28835_o;
  wire [1:0] n28836_o;
  wire [7:0] n28837_o;
  wire [7:0] n28838_o;
  wire n28839_o;
  wire n28840_o;
  wire n28841_o;
  wire n28842_o;
  wire n28844_o;
  wire [21:0] n28846_o;
  wire n28850_o;
  wire [31:0] n28851_o;
  wire n28853_o;
  wire n28854_o;
  wire [5:0] n28858_o;
  wire n28859_o;
  wire n28860_o;
  wire [4:0] n28861_o;
  wire [5:0] n28862_o;
  wire [5:0] n28863_o;
  wire n28865_o;
  wire n28867_o;
  wire [38:0] n28868_o;
  wire n28869_o;
  wire n28870_o;
  wire n28871_o;
  wire n28872_o;
  wire [21:0] n28875_o;
  wire [31:0] n28876_o;
  wire [2:0] n28878_o;
  wire [2:0] n28879_o;
  wire [31:0] n28880_o;
  wire [31:0] n28881_o;
  wire n28882_o;
  wire n28884_o;
  wire [4:0] n28885_o;
  wire [2:0] n28886_o;
  wire [2:0] n28887_o;
  reg [2:0] n28888_o;
  wire [4:0] n28889_o;
  wire [4:0] n28890_o;
  reg [4:0] n28891_o;
  wire [21:0] n28892_o;
  reg [21:0] n28893_o;
  reg n28894_o;
  reg n28895_o;
  reg n28896_o;
  wire n28897_o;
  reg n28898_o;
  wire [31:0] n28899_o;
  reg [31:0] n28900_o;
  wire [4:0] n28901_o;
  wire [4:0] n28902_o;
  reg [4:0] n28903_o;
  wire n28904_o;
  reg n28905_o;
  wire [38:0] n28910_o;
  wire n28911_o;
  wire [28:0] n28912_o;
  wire [71:0] n28913_o;
  wire n28917_o;
  wire [71:0] n28920_o;
  wire [71:0] n28926_o;
  reg [71:0] n28927_q;
  assign gif_req_o_addr = n28773_o;
  assign gif_req_o_wdata = n28774_o;
  assign gif_req_o_wr = n28775_o;
  assign gif_req_o_rd = n28776_o;
  assign agent_msg_txreq_o_av = n28779_o;
  assign agent_msg_txreq_o_data = n28780_o;
  assign agent_msg_txreq_o_comm = n28781_o;
  assign agent_msg_txreq_o_we = n28782_o;
  assign agent_msg_rxreq_o_re = n28785_o;
  assign n28773_o = n28912_o[4:0];
  assign n28774_o = n28912_o[26:5];
  assign n28775_o = n28912_o[27];
  assign n28776_o = n28912_o[28];
  assign n28777_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n28779_o = n28910_o[0];
  assign n28780_o = n28910_o[32:1];
  assign n28781_o = n28910_o[37:33];
  assign n28782_o = n28910_o[38];
  assign n28783_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n28785_o = n28911_o;
  assign n28786_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:66:10  */
  assign r = n28927_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:66:13  */
  assign rin = n28913_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:12  */
  assign n28798_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:44  */
  assign n28799_o = n28786_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:50  */
  assign n28800_o = ~n28799_o;
  assign n28803_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:23  */
  assign n28804_o = n28800_o ? 3'b001 : n28803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:23  */
  assign n28805_o = n28800_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:7  */
  assign n28807_o = n28798_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:44  */
  assign n28808_o = n28786_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:62  */
  assign n28809_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:73  */
  assign n28810_o = n28809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:104  */
  assign n28811_o = n28786_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:82  */
  assign n28812_o = n28810_o & n28811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:56  */
  assign n28813_o = n28808_o | n28812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:46  */
  assign n28816_o = n28786_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:96:70  */
  assign n28817_o = n28786_o[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:48  */
  assign n28818_o = n28786_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:53  */
  assign n28820_o = n28818_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:51  */
  assign n28822_o = n28786_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:56  */
  assign n28824_o = n28822_o == 5'b00101;
  assign n28827_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:27  */
  assign n28828_o = n28824_o ? 3'b011 : n28827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:27  */
  assign n28829_o = n28824_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:27  */
  assign n28830_o = n28820_o ? 3'b010 : n28828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:27  */
  assign n28831_o = n28820_o ? 1'b0 : n28829_o;
  assign n28832_o = {n28817_o, n28830_o};
  assign n28833_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:25  */
  assign n28834_o = n28816_o ? n28832_o : n28833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:25  */
  assign n28835_o = n28816_o ? n28831_o : 1'b0;
  assign n28836_o = {1'b1, n28835_o};
  assign n28837_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n28838_o = n28813_o ? n28837_o : n28834_o;
  assign n28839_o = n28836_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n28840_o = n28813_o ? 1'b0 : n28839_o;
  assign n28841_o = n28836_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n28842_o = n28813_o ? 1'b0 : n28841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:7  */
  assign n28844_o = n28798_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:107:70  */
  assign n28846_o = n28786_o[22:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:106:7  */
  assign n28850_o = n28798_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:111:66  */
  assign n28851_o = n28786_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:44  */
  assign n28853_o = n28783_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:49  */
  assign n28854_o = ~n28853_o;
  assign n28858_o = {1'b1, 5'b00010};
  assign n28859_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:23  */
  assign n28860_o = n28854_o ? 1'b1 : n28859_o;
  assign n28861_o = r[70:66];
  assign n28862_o = {1'b0, n28861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:23  */
  assign n28863_o = n28854_o ? n28858_o : n28862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:111:7  */
  assign n28865_o = n28798_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:44  */
  assign n28867_o = n28783_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:61  */
  assign n28868_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:72  */
  assign n28869_o = n28868_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:103  */
  assign n28870_o = n28783_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:81  */
  assign n28871_o = n28869_o & n28870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:55  */
  assign n28872_o = n28867_o | n28871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:126:92  */
  assign n28875_o = n28777_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:126:66  */
  assign n28876_o = {10'b0, n28875_o};  //  uext
  assign n28878_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n28879_o = n28872_o ? n28878_o : 3'b000;
  assign n28880_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n28881_o = n28872_o ? n28880_o : n28876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n28882_o = n28872_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:121:7  */
  assign n28884_o = n28798_o == 3'b101;
  assign n28885_o = {n28884_o, n28865_o, n28850_o, n28844_o, n28807_o};
  assign n28886_o = n28838_o[2:0];
  assign n28887_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28888_o <= n28879_o;
      5'b01000: n28888_o <= 3'b101;
      5'b00100: n28888_o <= 3'b000;
      5'b00010: n28888_o <= n28886_o;
      5'b00001: n28888_o <= n28804_o;
    endcase
  assign n28889_o = n28838_o[7:3];
  assign n28890_o = r[7:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28891_o <= n28890_o;
      5'b01000: n28891_o <= n28890_o;
      5'b00100: n28891_o <= n28890_o;
      5'b00010: n28891_o <= n28889_o;
      5'b00001: n28891_o <= n28890_o;
    endcase
  assign n28892_o = r[29:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28893_o <= n28892_o;
      5'b01000: n28893_o <= n28892_o;
      5'b00100: n28893_o <= n28846_o;
      5'b00010: n28893_o <= n28892_o;
      5'b00001: n28893_o <= n28892_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28894_o <= 1'b0;
      5'b01000: n28894_o <= 1'b0;
      5'b00100: n28894_o <= 1'b1;
      5'b00010: n28894_o <= 1'b0;
      5'b00001: n28894_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28895_o <= 1'b0;
      5'b01000: n28895_o <= 1'b0;
      5'b00100: n28895_o <= 1'b0;
      5'b00010: n28895_o <= n28840_o;
      5'b00001: n28895_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28896_o <= 1'b0;
      5'b01000: n28896_o <= 1'b0;
      5'b00100: n28896_o <= 1'b0;
      5'b00010: n28896_o <= n28842_o;
      5'b00001: n28896_o <= n28805_o;
    endcase
  assign n28897_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28898_o <= 1'b0;
      5'b01000: n28898_o <= n28860_o;
      5'b00100: n28898_o <= n28897_o;
      5'b00010: n28898_o <= n28897_o;
      5'b00001: n28898_o <= n28897_o;
    endcase
  assign n28899_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28900_o <= n28881_o;
      5'b01000: n28900_o <= n28851_o;
      5'b00100: n28900_o <= n28899_o;
      5'b00010: n28900_o <= n28899_o;
      5'b00001: n28900_o <= n28899_o;
    endcase
  assign n28901_o = n28863_o[4:0];
  assign n28902_o = r[70:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28903_o <= n28902_o;
      5'b01000: n28903_o <= n28901_o;
      5'b00100: n28903_o <= n28902_o;
      5'b00010: n28903_o <= n28902_o;
      5'b00001: n28903_o <= n28902_o;
    endcase
  assign n28904_o = n28863_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n28885_o)
      5'b10000: n28905_o <= n28882_o;
      5'b01000: n28905_o <= n28904_o;
      5'b00100: n28905_o <= 1'b0;
      5'b00010: n28905_o <= 1'b0;
      5'b00001: n28905_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:136:28  */
  assign n28910_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:137:28  */
  assign n28911_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:138:28  */
  assign n28912_o = r[31:3];
  assign n28913_o = {n28905_o, n28903_o, n28900_o, n28898_o, n28896_o, n28895_o, n28894_o, n28893_o, n28891_o, n28888_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:148:18  */
  assign n28917_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:152:9  */
  assign n28920_o = init_i ? 72'b000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:150:5  */
  assign n28926_o = en_i ? n28920_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n28917_o)
    if (n28917_o)
      n28927_q <= 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28927_q <= n28926_o;
endmodule

module hibi_mem_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [3:0] ctrl_i,
   input  [171:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [3:0] status_o,
   output [9:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [9:0] n26716_o;
  wire n26717_o;
  wire n26718_o;
  wire [31:0] n26719_o;
  wire n26721_o;
  wire [31:0] n26722_o;
  wire [4:0] n26723_o;
  wire n26724_o;
  wire [1:0] n26725_o;
  wire n26727_o;
  wire [39:0] n26728_o;
  wire [3:0] tx_arbi0_grant;
  wire [3:0] tx_arb_req;
  wire tx_arb_ack;
  wire [1348:0] r;
  wire [1348:0] rin;
  wire [3:0] tx_arbi0_grant_comb_o;
  wire [3:0] tx_arbi0_grant_o;
  wire n26744_o;
  wire n26748_o;
  wire n26752_o;
  wire [31:0] n26754_o;
  wire n26755_o;
  wire n26758_o;
  wire n26760_o;
  wire [31:0] n26761_o;
  wire n26762_o;
  wire n26763_o;
  wire n26764_o;
  wire n26765_o;
  wire n26766_o;
  wire n26767_o;
  wire n26768_o;
  wire n26771_o;
  wire n26773_o;
  wire [31:0] n26774_o;
  wire n26775_o;
  wire n26776_o;
  wire n26777_o;
  wire n26778_o;
  wire n26779_o;
  wire n26780_o;
  wire n26781_o;
  wire n26786_o;
  wire [31:0] n26787_o;
  wire n26789_o;
  wire n26790_o;
  wire n26792_o;
  wire n26793_o;
  wire [31:0] n26799_o;
  wire [1:0] n26800_o;
  wire [45:0] n26801_o;
  wire [1:0] n26802_o;
  wire n26804_o;
  wire [82:0] n26805_o;
  wire [38:0] n26806_o;
  wire [11:0] n26807_o;
  wire n26808_o;
  wire [82:0] n26809_o;
  wire n26810_o;
  wire [1:0] n26812_o;
  wire [82:0] n26814_o;
  wire [38:0] n26815_o;
  wire [2:0] n26816_o;
  wire [2:0] n26819_o;
  wire [31:0] n26822_o;
  wire [1187:0] n26823_o;
  wire [82:0] n26825_o;
  wire [38:0] n26826_o;
  wire [2:0] n26827_o;
  wire [2:0] n26829_o;
  wire [82:0] n26830_o;
  wire [38:0] n26831_o;
  wire [9:0] n26832_o;
  wire [9:0] n26834_o;
  wire [82:0] n26835_o;
  wire [38:0] n26836_o;
  wire [3:0] n26837_o;
  wire [3:0] n26839_o;
  wire [6:0] n26840_o;
  wire [9:0] n26841_o;
  wire [9:0] n26842_o;
  wire [6:0] n26843_o;
  wire [6:0] n26844_o;
  wire n26848_o;
  wire n26850_o;
  wire n26851_o;
  wire n26852_o;
  wire [1187:0] n26853_o;
  wire [1187:0] n26854_o;
  wire [2:0] n26856_o;
  wire [9:0] n26858_o;
  wire [51:0] n26860_o;
  wire [31:0] n26861_o;
  wire [45:0] n26863_o;
  wire n26864_o;
  wire n26865_o;
  wire n26866_o;
  wire n26867_o;
  wire n26868_o;
  wire [1:0] n26870_o;
  wire [45:0] n26872_o;
  wire [38:0] n26873_o;
  wire [2:0] n26874_o;
  wire [2:0] n26877_o;
  wire [31:0] n26880_o;
  wire [45:0] n26882_o;
  wire [38:0] n26883_o;
  wire [2:0] n26884_o;
  wire [2:0] n26886_o;
  wire [45:0] n26887_o;
  wire [38:0] n26888_o;
  wire [9:0] n26889_o;
  wire [9:0] n26891_o;
  wire [45:0] n26892_o;
  wire [38:0] n26893_o;
  wire [3:0] n26894_o;
  wire [3:0] n26896_o;
  wire [6:0] n26897_o;
  wire [9:0] n26898_o;
  wire [9:0] n26899_o;
  wire [6:0] n26900_o;
  wire [6:0] n26901_o;
  wire [2:0] n26904_o;
  wire [15:0] n26905_o;
  wire [9:0] n26906_o;
  wire [82:0] n26907_o;
  wire [38:0] n26908_o;
  wire n26909_o;
  wire [82:0] n26910_o;
  wire [38:0] n26911_o;
  wire n26912_o;
  wire n26913_o;
  wire n26914_o;
  wire [82:0] n26915_o;
  wire [38:0] n26916_o;
  wire [2:0] n26917_o;
  wire [2:0] n26919_o;
  wire [82:0] n26920_o;
  wire [38:0] n26921_o;
  wire [9:0] n26922_o;
  wire [9:0] n26924_o;
  wire [82:0] n26925_o;
  wire [38:0] n26926_o;
  wire [3:0] n26927_o;
  wire [3:0] n26929_o;
  wire [16:0] n26930_o;
  wire [16:0] n26931_o;
  wire [16:0] n26932_o;
  wire n26933_o;
  wire [45:0] n26934_o;
  wire [38:0] n26935_o;
  wire [11:0] n26936_o;
  wire n26937_o;
  wire [45:0] n26938_o;
  wire [38:0] n26939_o;
  wire [2:0] n26940_o;
  wire [2:0] n26942_o;
  wire [45:0] n26943_o;
  wire [38:0] n26944_o;
  wire [9:0] n26945_o;
  wire [9:0] n26947_o;
  wire [45:0] n26948_o;
  wire [38:0] n26949_o;
  wire [3:0] n26950_o;
  wire [3:0] n26952_o;
  wire [16:0] n26953_o;
  wire [16:0] n26954_o;
  wire [16:0] n26955_o;
  wire [16:0] n26956_o;
  wire [16:0] n26957_o;
  wire n26958_o;
  wire n26959_o;
  wire [42:0] n26960_o;
  wire [9:0] n26961_o;
  wire n26963_o;
  wire n26964_o;
  wire [42:0] n26967_o;
  wire [9:0] n26968_o;
  wire [42:0] n26969_o;
  wire [9:0] n26970_o;
  wire [42:0] n26971_o;
  wire [9:0] n26972_o;
  wire [42:0] n26973_o;
  wire n26974_o;
  wire n26975_o;
  wire [42:0] n26977_o;
  wire [9:0] n26978_o;
  wire n26980_o;
  wire [3:0] n26981_o;
  wire [3:0] n26982_o;
  wire [23:0] n26983_o;
  wire [10:0] n26984_o;
  wire [1:0] n26985_o;
  wire [23:0] n26986_o;
  wire [23:0] n26987_o;
  wire [10:0] n26988_o;
  wire [10:0] n26989_o;
  wire [1:0] n26990_o;
  wire [1:0] n26991_o;
  wire [2:0] n26995_o;
  wire n26996_o;
  wire n26997_o;
  wire n26998_o;
  wire [42:0] n26999_o;
  wire [9:0] n27000_o;
  wire n27002_o;
  wire n27003_o;
  wire [42:0] n27006_o;
  wire [9:0] n27007_o;
  wire [42:0] n27008_o;
  wire [9:0] n27009_o;
  wire [42:0] n27010_o;
  wire [9:0] n27011_o;
  wire [42:0] n27012_o;
  wire n27013_o;
  wire n27014_o;
  wire [42:0] n27016_o;
  wire [9:0] n27017_o;
  wire n27019_o;
  wire [3:0] n27020_o;
  wire [3:0] n27021_o;
  wire [23:0] n27022_o;
  wire [10:0] n27023_o;
  wire [1:0] n27024_o;
  wire [23:0] n27025_o;
  wire [23:0] n27026_o;
  wire [10:0] n27027_o;
  wire [10:0] n27028_o;
  wire [1:0] n27029_o;
  wire [1:0] n27030_o;
  wire [2:0] n27034_o;
  wire [255:0] n27035_o;
  wire n27036_o;
  wire n27037_o;
  wire n27038_o;
  wire [42:0] n27039_o;
  wire [9:0] n27040_o;
  wire n27042_o;
  wire n27043_o;
  wire [42:0] n27046_o;
  wire [9:0] n27047_o;
  wire [42:0] n27048_o;
  wire [9:0] n27049_o;
  wire [42:0] n27050_o;
  wire [9:0] n27051_o;
  wire [42:0] n27052_o;
  wire n27053_o;
  wire n27054_o;
  wire [42:0] n27056_o;
  wire [9:0] n27057_o;
  wire n27059_o;
  wire [3:0] n27060_o;
  wire [3:0] n27061_o;
  wire [23:0] n27062_o;
  wire [10:0] n27063_o;
  wire [1:0] n27064_o;
  wire [23:0] n27065_o;
  wire [23:0] n27066_o;
  wire [10:0] n27067_o;
  wire [10:0] n27068_o;
  wire [1:0] n27069_o;
  wire [1:0] n27070_o;
  wire [2:0] n27074_o;
  wire [255:0] n27075_o;
  wire n27076_o;
  wire n27077_o;
  wire n27078_o;
  wire [42:0] n27079_o;
  wire [9:0] n27080_o;
  wire n27082_o;
  wire n27083_o;
  wire [42:0] n27086_o;
  wire [9:0] n27087_o;
  wire [42:0] n27088_o;
  wire [9:0] n27089_o;
  wire [42:0] n27090_o;
  wire [9:0] n27091_o;
  wire [42:0] n27092_o;
  wire n27093_o;
  wire n27094_o;
  wire [42:0] n27096_o;
  wire [9:0] n27097_o;
  wire n27099_o;
  wire [3:0] n27100_o;
  wire [3:0] n27101_o;
  wire [23:0] n27102_o;
  wire [10:0] n27103_o;
  wire [1:0] n27104_o;
  wire [23:0] n27105_o;
  wire [23:0] n27106_o;
  wire [10:0] n27107_o;
  wire [10:0] n27108_o;
  wire [1:0] n27109_o;
  wire [1:0] n27110_o;
  wire [255:0] n27112_o;
  wire [2:0] n27114_o;
  wire [255:0] n27115_o;
  wire n27116_o;
  wire [1187:0] n27118_o;
  wire [296:0] n27124_o;
  wire n27125_o;
  wire [296:0] n27126_o;
  wire [38:0] n27127_o;
  wire [11:0] n27128_o;
  wire n27129_o;
  wire n27130_o;
  wire n27131_o;
  wire [296:0] n27134_o;
  wire n27135_o;
  wire [296:0] n27136_o;
  wire [38:0] n27137_o;
  wire [11:0] n27138_o;
  wire n27139_o;
  wire n27140_o;
  wire n27141_o;
  wire [296:0] n27143_o;
  wire n27144_o;
  wire [296:0] n27145_o;
  wire [38:0] n27146_o;
  wire [11:0] n27147_o;
  wire n27148_o;
  wire n27149_o;
  wire n27150_o;
  wire [296:0] n27152_o;
  wire n27153_o;
  wire [296:0] n27154_o;
  wire [38:0] n27155_o;
  wire [11:0] n27156_o;
  wire n27157_o;
  wire n27158_o;
  wire n27159_o;
  wire [3:0] n27160_o;
  wire [1348:0] n27161_o;
  wire [82:0] n27162_o;
  wire [2:0] n27163_o;
  wire n27165_o;
  wire [2:0] n27167_o;
  wire n27169_o;
  wire [1:0] n27171_o;
  wire [1348:0] n27173_o;
  wire [14:0] n27177_o;
  wire [19:0] n27178_o;
  wire [39:0] n27179_o;
  wire [1348:0] n27180_o;
  wire [82:0] n27181_o;
  wire [38:0] n27182_o;
  wire [9:0] n27183_o;
  wire n27185_o;
  wire [39:0] n27186_o;
  wire [1348:0] n27187_o;
  wire [3:0] n27188_o;
  wire [3:0] n27189_o;
  wire [13:0] n27192_o;
  wire [45:0] n27194_o;
  wire n27195_o;
  wire n27196_o;
  wire [2:0] n27200_o;
  wire n27201_o;
  wire n27202_o;
  wire n27204_o;
  wire n27205_o;
  wire [45:0] n27206_o;
  wire n27207_o;
  wire n27208_o;
  wire n27209_o;
  wire [2:0] n27213_o;
  wire n27214_o;
  wire n27215_o;
  wire n27216_o;
  wire n27217_o;
  wire n27219_o;
  wire n27220_o;
  wire [1:0] n27222_o;
  wire n27225_o;
  wire n27226_o;
  wire [82:0] n27227_o;
  wire [38:0] n27228_o;
  wire [11:0] n27229_o;
  wire [9:0] n27230_o;
  wire [9:0] n27232_o;
  wire [9:0] n27233_o;
  wire [9:0] n27234_o;
  wire [41:0] n27235_o;
  wire [1348:0] n27236_o;
  wire [82:0] n27237_o;
  wire [38:0] n27238_o;
  wire [3:0] n27239_o;
  wire n27241_o;
  wire [2:0] n27245_o;
  wire n27246_o;
  wire n27247_o;
  wire n27248_o;
  wire n27249_o;
  wire n27250_o;
  wire [9:0] n27251_o;
  wire [9:0] n27252_o;
  wire n27254_o;
  wire n27256_o;
  wire n27258_o;
  wire n27259_o;
  wire [1:0] n27263_o;
  wire [4:0] n27266_o;
  wire [9:0] n27270_o;
  wire [9:0] n27271_o;
  wire [9:0] n27272_o;
  wire [11:0] n27273_o;
  wire [31:0] n27274_o;
  wire n27275_o;
  wire [1348:0] n27276_o;
  wire [82:0] n27277_o;
  wire [38:0] n27278_o;
  wire [9:0] n27279_o;
  wire n27281_o;
  wire [9:0] n27282_o;
  wire [9:0] n27283_o;
  wire [9:0] n27284_o;
  wire [11:0] n27285_o;
  wire [31:0] n27286_o;
  wire n27287_o;
  wire [1348:0] n27288_o;
  wire [3:0] n27289_o;
  wire [3:0] n27290_o;
  wire n27291_o;
  wire [2:0] n27294_o;
  wire n27295_o;
  wire [6:0] n27296_o;
  wire [5:0] n27297_o;
  wire [2:0] n27298_o;
  wire [6:0] n27299_o;
  wire [6:0] n27300_o;
  wire [6:0] n27301_o;
  wire [6:0] n27302_o;
  wire n27303_o;
  wire n27304_o;
  wire [5:0] n27305_o;
  wire [5:0] n27306_o;
  wire n27308_o;
  wire n27309_o;
  wire n27310_o;
  wire [2:0] n27313_o;
  wire n27314_o;
  wire n27315_o;
  wire n27317_o;
  wire n27319_o;
  wire [82:0] n27320_o;
  wire [38:0] n27321_o;
  wire n27322_o;
  wire n27323_o;
  wire n27324_o;
  wire n27325_o;
  wire n27328_o;
  wire [11:0] n27329_o;
  wire [36:0] n27330_o;
  wire n27331_o;
  wire [1348:0] n27332_o;
  wire [82:0] n27333_o;
  wire [38:0] n27334_o;
  wire [3:0] n27335_o;
  wire n27337_o;
  wire [11:0] n27338_o;
  wire [36:0] n27339_o;
  wire n27340_o;
  wire [1348:0] n27341_o;
  wire [82:0] n27342_o;
  wire [38:0] n27343_o;
  wire [9:0] n27344_o;
  wire n27346_o;
  wire n27347_o;
  wire [1:0] n27349_o;
  wire [1187:0] n27351_o;
  wire [1187:0] n27354_o;
  wire [1187:0] n27355_o;
  wire [11:0] n27356_o;
  wire [36:0] n27357_o;
  wire n27358_o;
  wire [1348:0] n27359_o;
  wire [82:0] n27360_o;
  wire [38:0] n27361_o;
  wire [3:0] n27362_o;
  wire n27364_o;
  wire [1:0] n27367_o;
  wire [13:0] n27369_o;
  wire [13:0] n27370_o;
  wire [13:0] n27371_o;
  wire [11:0] n27372_o;
  wire [36:0] n27373_o;
  wire n27374_o;
  wire [1348:0] n27375_o;
  wire [82:0] n27376_o;
  wire [38:0] n27377_o;
  wire [13:0] n27381_o;
  wire [13:0] n27382_o;
  wire [13:0] n27383_o;
  wire [11:0] n27384_o;
  wire [36:0] n27385_o;
  wire n27386_o;
  wire [1348:0] n27387_o;
  wire [82:0] n27388_o;
  wire [38:0] n27389_o;
  wire [9:0] n27390_o;
  wire n27392_o;
  wire [1:0] n27394_o;
  wire [1:0] n27399_o;
  wire [2:0] n27404_o;
  wire [1187:0] n27405_o;
  wire [2:0] n27406_o;
  wire [2:0] n27407_o;
  wire [2:0] n27408_o;
  wire [2:0] n27409_o;
  wire [2:0] n27410_o;
  wire n27411_o;
  wire [1187:0] n27412_o;
  wire n27415_o;
  wire n27417_o;
  wire [6:0] n27418_o;
  reg [2:0] n27419_o;
  wire [9:0] n27420_o;
  wire [9:0] n27421_o;
  wire [9:0] n27422_o;
  wire [19:0] n27423_o;
  reg [19:0] n27424_o;
  wire [3:0] n27425_o;
  wire [3:0] n27426_o;
  wire [3:0] n27427_o;
  wire [3:0] n27428_o;
  reg [3:0] n27429_o;
  wire [2:0] n27430_o;
  wire [2:0] n27431_o;
  wire [2:0] n27432_o;
  wire [2:0] n27433_o;
  wire [2:0] n27434_o;
  reg [2:0] n27435_o;
  wire [9:0] n27436_o;
  wire [9:0] n27437_o;
  reg [9:0] n27438_o;
  wire n27439_o;
  wire n27440_o;
  reg n27441_o;
  wire n27442_o;
  reg n27443_o;
  wire n27444_o;
  reg n27445_o;
  wire [4:0] n27446_o;
  wire [4:0] n27447_o;
  reg [4:0] n27448_o;
  wire n27449_o;
  wire n27450_o;
  reg n27451_o;
  wire n27452_o;
  reg n27453_o;
  wire [1187:0] n27454_o;
  reg [1187:0] n27455_o;
  wire [31:0] n27467_o;
  reg n27470_o;
  wire [1:0] n27472_o;
  wire [1348:0] n27474_o;
  wire [45:0] n27475_o;
  wire [2:0] n27476_o;
  wire [1187:0] n27478_o;
  wire [296:0] n27484_o;
  wire n27485_o;
  wire [296:0] n27486_o;
  wire [38:0] n27487_o;
  wire [11:0] n27488_o;
  wire n27489_o;
  wire n27490_o;
  wire [296:0] n27493_o;
  wire n27494_o;
  wire [296:0] n27495_o;
  wire [38:0] n27496_o;
  wire [11:0] n27497_o;
  wire n27498_o;
  wire n27499_o;
  wire [296:0] n27501_o;
  wire n27502_o;
  wire [296:0] n27503_o;
  wire [38:0] n27504_o;
  wire [11:0] n27505_o;
  wire n27506_o;
  wire n27507_o;
  wire [296:0] n27509_o;
  wire n27510_o;
  wire [296:0] n27511_o;
  wire [38:0] n27512_o;
  wire [11:0] n27513_o;
  wire n27514_o;
  wire n27515_o;
  wire [3:0] n27516_o;
  wire n27518_o;
  wire [1187:0] n27521_o;
  wire [296:0] n27527_o;
  wire n27528_o;
  wire [296:0] n27529_o;
  wire [38:0] n27530_o;
  wire [11:0] n27531_o;
  wire n27532_o;
  wire n27533_o;
  wire [296:0] n27536_o;
  wire n27537_o;
  wire [296:0] n27538_o;
  wire [38:0] n27539_o;
  wire [11:0] n27540_o;
  wire n27541_o;
  wire n27542_o;
  wire [296:0] n27544_o;
  wire n27545_o;
  wire [296:0] n27546_o;
  wire [38:0] n27547_o;
  wire [11:0] n27548_o;
  wire n27549_o;
  wire n27550_o;
  wire [296:0] n27552_o;
  wire n27553_o;
  wire [296:0] n27554_o;
  wire [38:0] n27555_o;
  wire [11:0] n27556_o;
  wire n27557_o;
  wire n27558_o;
  wire [3:0] n27559_o;
  wire n27567_o;
  wire [1:0] n27574_o;
  wire n27578_o;
  wire n27580_o;
  wire [1:0] n27582_o;
  wire n27586_o;
  wire n27588_o;
  wire n27589_o;
  wire n27591_o;
  wire n27592_o;
  wire n27593_o;
  wire [1:0] n27595_o;
  wire n27599_o;
  wire n27601_o;
  wire n27602_o;
  wire n27604_o;
  wire n27605_o;
  wire n27606_o;
  wire [1:0] n27608_o;
  wire n27614_o;
  wire n27617_o;
  wire [12:0] n27619_o;
  wire n27620_o;
  wire [1348:0] n27621_o;
  wire [45:0] n27622_o;
  wire [1:0] n27623_o;
  wire [1:0] n27626_o;
  wire [38:0] n27629_o;
  wire n27630_o;
  wire [2:0] n27635_o;
  wire n27636_o;
  wire [44:0] n27637_o;
  wire [14:0] n27638_o;
  wire [44:0] n27639_o;
  wire [44:0] n27640_o;
  wire n27642_o;
  wire n27643_o;
  wire n27644_o;
  wire [2:0] n27647_o;
  wire n27648_o;
  wire n27649_o;
  wire n27651_o;
  wire n27652_o;
  wire [45:0] n27653_o;
  wire n27654_o;
  wire n27655_o;
  wire n27656_o;
  wire n27657_o;
  wire n27658_o;
  wire n27661_o;
  wire n27662_o;
  wire [1:0] n27663_o;
  wire [1:0] n27665_o;
  wire [11:0] n27667_o;
  wire n27668_o;
  wire [1348:0] n27669_o;
  wire [38:0] n27671_o;
  wire [11:0] n27672_o;
  wire n27673_o;
  wire n27674_o;
  wire [2:0] n27676_o;
  wire [11:0] n27677_o;
  wire n27678_o;
  wire [1348:0] n27679_o;
  wire [45:0] n27680_o;
  wire [1:0] n27681_o;
  wire [45:0] n27682_o;
  wire [1:0] n27683_o;
  wire n27684_o;
  wire [1:0] n27686_o;
  wire [45:0] n27688_o;
  wire [38:0] n27689_o;
  wire [1:0] n27692_o;
  wire [38:0] n27695_o;
  wire [11:0] n27696_o;
  wire [38:0] n27697_o;
  wire [38:0] n27698_o;
  wire [11:0] n27700_o;
  wire [2:0] n27701_o;
  wire [1348:0] n27702_o;
  wire [45:0] n27703_o;
  wire [38:0] n27704_o;
  wire [3:0] n27705_o;
  wire n27707_o;
  wire [10:0] n27712_o;
  wire [1:0] n27713_o;
  wire [1348:0] n27714_o;
  wire [82:0] n27715_o;
  wire n27716_o;
  wire n27717_o;
  wire [82:0] n27718_o;
  wire n27719_o;
  wire n27720_o;
  wire [2:0] n27724_o;
  wire n27725_o;
  wire n27726_o;
  wire [9:0] n27729_o;
  wire [9:0] n27730_o;
  wire [9:0] n27731_o;
  wire [9:0] n27732_o;
  wire [9:0] n27733_o;
  wire [10:0] n27734_o;
  wire [1:0] n27735_o;
  wire [1348:0] n27736_o;
  wire [45:0] n27737_o;
  wire [38:0] n27738_o;
  wire [9:0] n27739_o;
  wire n27741_o;
  wire [9:0] n27742_o;
  wire [9:0] n27743_o;
  wire [9:0] n27744_o;
  wire [9:0] n27745_o;
  wire [9:0] n27746_o;
  wire [10:0] n27747_o;
  wire [1:0] n27748_o;
  wire [1348:0] n27749_o;
  wire [3:0] n27750_o;
  wire [3:0] n27751_o;
  wire [6:0] n27752_o;
  wire [1:0] n27753_o;
  wire [2:0] n27754_o;
  wire [6:0] n27755_o;
  wire [6:0] n27756_o;
  wire [6:0] n27757_o;
  wire [6:0] n27758_o;
  wire [6:0] n27759_o;
  wire [6:0] n27760_o;
  wire n27761_o;
  wire [1:0] n27762_o;
  wire [1:0] n27763_o;
  wire n27764_o;
  wire n27765_o;
  wire [41:0] n27766_o;
  wire [2:0] n27767_o;
  wire [2:0] n27768_o;
  wire [19:0] n27769_o;
  wire [9:0] n27770_o;
  wire [9:0] n27771_o;
  wire [9:0] n27772_o;
  wire [9:0] n27773_o;
  wire [9:0] n27774_o;
  wire [19:0] n27775_o;
  wire [19:0] n27776_o;
  wire [6:0] n27777_o;
  wire [6:0] n27778_o;
  wire [10:0] n27779_o;
  wire [10:0] n27780_o;
  wire [10:0] n27781_o;
  wire n27782_o;
  wire n27783_o;
  wire n27784_o;
  wire n27785_o;
  wire n27786_o;
  wire [1:0] n27787_o;
  wire [1:0] n27788_o;
  wire n27789_o;
  wire n27790_o;
  wire [1187:0] n27791_o;
  wire n27793_o;
  wire n27794_o;
  wire [1348:0] n27795_o;
  wire [82:0] n27796_o;
  wire n27797_o;
  wire n27798_o;
  wire n27799_o;
  wire [82:0] n27800_o;
  wire n27801_o;
  wire n27802_o;
  wire n27803_o;
  wire [2:0] n27807_o;
  wire n27808_o;
  wire n27809_o;
  wire n27810_o;
  wire n27811_o;
  wire n27813_o;
  wire n27814_o;
  wire [1:0] n27816_o;
  wire n27819_o;
  wire n27820_o;
  wire [45:0] n27821_o;
  wire [38:0] n27822_o;
  wire [11:0] n27823_o;
  wire [9:0] n27824_o;
  wire [9:0] n27826_o;
  wire [9:0] n27827_o;
  wire [9:0] n27828_o;
  wire [5:0] n27829_o;
  wire [1348:0] n27830_o;
  wire [45:0] n27831_o;
  wire [38:0] n27832_o;
  wire [3:0] n27833_o;
  wire n27835_o;
  wire [9:0] n27842_o;
  wire [9:0] n27843_o;
  wire [9:0] n27844_o;
  wire [9:0] n27845_o;
  wire [9:0] n27846_o;
  wire n27847_o;
  wire [1:0] n27848_o;
  wire [1348:0] n27849_o;
  wire [45:0] n27850_o;
  wire [38:0] n27851_o;
  wire [9:0] n27852_o;
  wire n27854_o;
  wire [9:0] n27855_o;
  wire [9:0] n27856_o;
  wire [9:0] n27857_o;
  wire [9:0] n27858_o;
  wire [9:0] n27859_o;
  wire n27860_o;
  wire [1:0] n27861_o;
  wire [1348:0] n27862_o;
  wire [3:0] n27863_o;
  wire [3:0] n27864_o;
  wire n27865_o;
  wire [2:0] n27868_o;
  wire n27869_o;
  wire [9:0] n27870_o;
  wire [9:0] n27871_o;
  wire [9:0] n27872_o;
  wire [9:0] n27873_o;
  wire [9:0] n27874_o;
  wire n27875_o;
  wire [1:0] n27876_o;
  wire [1348:0] n27877_o;
  wire [45:0] n27878_o;
  wire [38:0] n27879_o;
  wire [9:0] n27880_o;
  wire n27882_o;
  wire [1:0] n27886_o;
  wire [1:0] n27891_o;
  wire [2:0] n27895_o;
  wire n27896_o;
  wire [11:0] n27897_o;
  wire [11:0] n27898_o;
  wire [1187:0] n27899_o;
  wire [19:0] n27900_o;
  wire [1188:0] n27901_o;
  wire [2:0] n27902_o;
  wire [6:0] n27903_o;
  wire [6:0] n27904_o;
  wire [6:0] n27905_o;
  wire [6:0] n27906_o;
  wire [6:0] n27907_o;
  wire [2:0] n27908_o;
  wire [19:0] n27909_o;
  wire [19:0] n27910_o;
  wire n27911_o;
  wire [1188:0] n27912_o;
  wire [1188:0] n27913_o;
  wire n27914_o;
  wire [6:0] n27915_o;
  wire [6:0] n27916_o;
  wire [6:0] n27917_o;
  wire [6:0] n27918_o;
  wire [6:0] n27919_o;
  wire [12:0] n27920_o;
  wire [19:0] n27921_o;
  wire [19:0] n27922_o;
  wire n27923_o;
  wire [1188:0] n27924_o;
  wire [1188:0] n27925_o;
  wire n27927_o;
  wire [1:0] n27930_o;
  wire [1:0] n27935_o;
  wire n27940_o;
  wire [5:0] n27941_o;
  wire [2:0] n27942_o;
  reg [2:0] n27943_o;
  wire [19:0] n27944_o;
  wire [9:0] n27945_o;
  wire [9:0] n27946_o;
  wire [9:0] n27947_o;
  wire [9:0] n27948_o;
  wire [9:0] n27949_o;
  wire [19:0] n27950_o;
  reg [19:0] n27951_o;
  wire [6:0] n27952_o;
  wire [6:0] n27953_o;
  wire [6:0] n27954_o;
  wire [6:0] n27955_o;
  wire [6:0] n27956_o;
  wire [6:0] n27957_o;
  wire [6:0] n27958_o;
  reg [6:0] n27959_o;
  wire [10:0] n27960_o;
  wire [10:0] n27961_o;
  wire [10:0] n27962_o;
  reg [10:0] n27963_o;
  wire n27964_o;
  wire n27965_o;
  wire n27966_o;
  reg n27967_o;
  wire n27968_o;
  wire n27969_o;
  wire n27970_o;
  reg n27971_o;
  wire [1:0] n27972_o;
  wire [1:0] n27973_o;
  reg [1:0] n27974_o;
  wire n27975_o;
  wire n27976_o;
  reg n27977_o;
  wire [1187:0] n27978_o;
  reg [1187:0] n27979_o;
  wire [1:0] n27990_o;
  wire [1348:0] n27992_o;
  wire [45:0] n27993_o;
  wire [38:0] n27994_o;
  wire [2:0] n27995_o;
  wire [2:0] n27998_o;
  wire [1348:0] n28001_o;
  wire [1:0] n28004_o;
  wire [1348:0] n28006_o;
  wire [82:0] n28007_o;
  wire [38:0] n28008_o;
  wire [2:0] n28009_o;
  wire [2:0] n28012_o;
  wire [1348:0] n28015_o;
  wire [1348:0] n28017_o;
  wire [82:0] n28018_o;
  wire [38:0] n28019_o;
  wire n28020_o;
  wire [1:0] n28022_o;
  wire [15:0] n28025_o;
  wire [31:0] n28026_o;
  wire [31:0] n28027_o;
  wire [82:0] n28028_o;
  wire n28029_o;
  wire [82:0] n28030_o;
  wire [38:0] n28031_o;
  wire [11:0] n28032_o;
  wire [45:0] n28033_o;
  wire [38:0] n28034_o;
  wire [11:0] n28035_o;
  wire [11:0] n28036_o;
  wire [296:0] n28037_o;
  wire n28038_o;
  wire [296:0] n28039_o;
  wire n28040_o;
  wire [296:0] n28041_o;
  wire n28042_o;
  wire [296:0] n28043_o;
  wire n28044_o;
  wire [3:0] n28045_o;
  wire [82:0] n28046_o;
  wire [38:0] n28047_o;
  wire [45:0] n28048_o;
  wire n28049_o;
  wire [9:0] n28050_o;
  wire n28051_o;
  wire n28052_o;
  wire [31:0] n28053_o;
  wire [43:0] n28054_o;
  wire [1348:0] n28055_o;
  wire n28060_o;
  wire [1348:0] n28063_o;
  wire [1348:0] n28069_o;
  reg [1348:0] n28070_q;
  wire [4:0] n28071_o;
  wire n28072_o;
  wire n28073_o;
  wire n28074_o;
  wire n28075_o;
  wire n28076_o;
  wire n28077_o;
  wire n28078_o;
  wire n28079_o;
  wire n28080_o;
  wire n28081_o;
  wire n28082_o;
  wire n28083_o;
  wire n28084_o;
  wire n28085_o;
  wire n28086_o;
  wire n28087_o;
  wire n28088_o;
  wire n28089_o;
  wire n28090_o;
  wire n28091_o;
  wire n28092_o;
  wire n28093_o;
  wire n28094_o;
  wire n28095_o;
  wire n28096_o;
  wire n28097_o;
  wire n28098_o;
  wire n28099_o;
  wire n28100_o;
  wire n28101_o;
  wire n28102_o;
  wire n28103_o;
  wire n28104_o;
  wire n28105_o;
  wire n28106_o;
  wire n28107_o;
  wire n28108_o;
  wire n28109_o;
  wire n28110_o;
  wire n28111_o;
  wire n28112_o;
  wire n28113_o;
  wire n28114_o;
  wire n28115_o;
  wire n28116_o;
  wire n28117_o;
  wire n28118_o;
  wire n28119_o;
  wire n28120_o;
  wire n28121_o;
  wire n28122_o;
  wire n28123_o;
  wire n28124_o;
  wire n28125_o;
  wire n28126_o;
  wire n28127_o;
  wire n28128_o;
  wire n28129_o;
  wire n28130_o;
  wire n28131_o;
  wire n28132_o;
  wire n28133_o;
  wire n28134_o;
  wire n28135_o;
  wire n28136_o;
  wire n28137_o;
  wire n28138_o;
  wire n28139_o;
  wire n28140_o;
  wire n28141_o;
  wire [31:0] n28142_o;
  wire n28143_o;
  wire [31:0] n28144_o;
  wire [31:0] n28145_o;
  wire n28146_o;
  wire [31:0] n28147_o;
  wire [31:0] n28148_o;
  wire n28149_o;
  wire [31:0] n28150_o;
  wire [31:0] n28151_o;
  wire n28152_o;
  wire [31:0] n28153_o;
  wire [31:0] n28154_o;
  wire n28155_o;
  wire [31:0] n28156_o;
  wire [31:0] n28157_o;
  wire n28158_o;
  wire [31:0] n28159_o;
  wire [31:0] n28160_o;
  wire n28161_o;
  wire [31:0] n28162_o;
  wire [31:0] n28163_o;
  wire n28164_o;
  wire [31:0] n28165_o;
  wire [40:0] n28166_o;
  wire [31:0] n28167_o;
  wire n28168_o;
  wire [31:0] n28169_o;
  wire [31:0] n28170_o;
  wire n28171_o;
  wire [31:0] n28172_o;
  wire [31:0] n28173_o;
  wire n28174_o;
  wire [31:0] n28175_o;
  wire [31:0] n28176_o;
  wire n28177_o;
  wire [31:0] n28178_o;
  wire [31:0] n28179_o;
  wire n28180_o;
  wire [31:0] n28181_o;
  wire [31:0] n28182_o;
  wire n28183_o;
  wire [31:0] n28184_o;
  wire [31:0] n28185_o;
  wire n28186_o;
  wire [31:0] n28187_o;
  wire [31:0] n28188_o;
  wire n28189_o;
  wire [31:0] n28190_o;
  wire [40:0] n28191_o;
  wire [31:0] n28192_o;
  wire n28193_o;
  wire [31:0] n28194_o;
  wire [31:0] n28195_o;
  wire n28196_o;
  wire [31:0] n28197_o;
  wire [31:0] n28198_o;
  wire n28199_o;
  wire [31:0] n28200_o;
  wire [31:0] n28201_o;
  wire n28202_o;
  wire [31:0] n28203_o;
  wire [31:0] n28204_o;
  wire n28205_o;
  wire [31:0] n28206_o;
  wire [31:0] n28207_o;
  wire n28208_o;
  wire [31:0] n28209_o;
  wire [31:0] n28210_o;
  wire n28211_o;
  wire [31:0] n28212_o;
  wire [31:0] n28213_o;
  wire n28214_o;
  wire [31:0] n28215_o;
  wire [40:0] n28216_o;
  wire [31:0] n28217_o;
  wire n28218_o;
  wire [31:0] n28219_o;
  wire [31:0] n28220_o;
  wire n28221_o;
  wire [31:0] n28222_o;
  wire [31:0] n28223_o;
  wire n28224_o;
  wire [31:0] n28225_o;
  wire [31:0] n28226_o;
  wire n28227_o;
  wire [31:0] n28228_o;
  wire [31:0] n28229_o;
  wire n28230_o;
  wire [31:0] n28231_o;
  wire [31:0] n28232_o;
  wire n28233_o;
  wire [31:0] n28234_o;
  wire [31:0] n28235_o;
  wire n28236_o;
  wire [31:0] n28237_o;
  wire [31:0] n28238_o;
  wire n28239_o;
  wire [31:0] n28240_o;
  wire [40:0] n28241_o;
  wire [1187:0] n28242_o;
  wire [4:0] n28243_o;
  wire n28244_o;
  wire n28245_o;
  wire n28246_o;
  wire n28247_o;
  wire n28248_o;
  wire n28249_o;
  wire n28250_o;
  wire n28251_o;
  wire n28252_o;
  wire n28253_o;
  wire n28254_o;
  wire n28255_o;
  wire n28256_o;
  wire n28257_o;
  wire n28258_o;
  wire n28259_o;
  wire n28260_o;
  wire n28261_o;
  wire n28262_o;
  wire n28263_o;
  wire n28264_o;
  wire n28265_o;
  wire n28266_o;
  wire n28267_o;
  wire n28268_o;
  wire n28269_o;
  wire n28270_o;
  wire n28271_o;
  wire n28272_o;
  wire n28273_o;
  wire n28274_o;
  wire n28275_o;
  wire n28276_o;
  wire n28277_o;
  wire n28278_o;
  wire n28279_o;
  wire n28280_o;
  wire n28281_o;
  wire n28282_o;
  wire n28283_o;
  wire n28284_o;
  wire n28285_o;
  wire n28286_o;
  wire n28287_o;
  wire n28288_o;
  wire n28289_o;
  wire n28290_o;
  wire n28291_o;
  wire n28292_o;
  wire n28293_o;
  wire n28294_o;
  wire n28295_o;
  wire n28296_o;
  wire n28297_o;
  wire n28298_o;
  wire n28299_o;
  wire n28300_o;
  wire n28301_o;
  wire n28302_o;
  wire n28303_o;
  wire n28304_o;
  wire n28305_o;
  wire n28306_o;
  wire n28307_o;
  wire n28308_o;
  wire n28309_o;
  wire n28310_o;
  wire n28311_o;
  wire n28312_o;
  wire n28313_o;
  wire [31:0] n28314_o;
  wire n28315_o;
  wire [31:0] n28316_o;
  wire [31:0] n28317_o;
  wire n28318_o;
  wire [31:0] n28319_o;
  wire [31:0] n28320_o;
  wire n28321_o;
  wire [31:0] n28322_o;
  wire [31:0] n28323_o;
  wire n28324_o;
  wire [31:0] n28325_o;
  wire [31:0] n28326_o;
  wire n28327_o;
  wire [31:0] n28328_o;
  wire [31:0] n28329_o;
  wire n28330_o;
  wire [31:0] n28331_o;
  wire [31:0] n28332_o;
  wire n28333_o;
  wire [31:0] n28334_o;
  wire [31:0] n28335_o;
  wire n28336_o;
  wire [31:0] n28337_o;
  wire [40:0] n28338_o;
  wire [31:0] n28339_o;
  wire n28340_o;
  wire [31:0] n28341_o;
  wire [31:0] n28342_o;
  wire n28343_o;
  wire [31:0] n28344_o;
  wire [31:0] n28345_o;
  wire n28346_o;
  wire [31:0] n28347_o;
  wire [31:0] n28348_o;
  wire n28349_o;
  wire [31:0] n28350_o;
  wire [31:0] n28351_o;
  wire n28352_o;
  wire [31:0] n28353_o;
  wire [31:0] n28354_o;
  wire n28355_o;
  wire [31:0] n28356_o;
  wire [31:0] n28357_o;
  wire n28358_o;
  wire [31:0] n28359_o;
  wire [31:0] n28360_o;
  wire n28361_o;
  wire [31:0] n28362_o;
  wire [40:0] n28363_o;
  wire [31:0] n28364_o;
  wire n28365_o;
  wire [31:0] n28366_o;
  wire [31:0] n28367_o;
  wire n28368_o;
  wire [31:0] n28369_o;
  wire [31:0] n28370_o;
  wire n28371_o;
  wire [31:0] n28372_o;
  wire [31:0] n28373_o;
  wire n28374_o;
  wire [31:0] n28375_o;
  wire [31:0] n28376_o;
  wire n28377_o;
  wire [31:0] n28378_o;
  wire [31:0] n28379_o;
  wire n28380_o;
  wire [31:0] n28381_o;
  wire [31:0] n28382_o;
  wire n28383_o;
  wire [31:0] n28384_o;
  wire [31:0] n28385_o;
  wire n28386_o;
  wire [31:0] n28387_o;
  wire [40:0] n28388_o;
  wire [31:0] n28389_o;
  wire n28390_o;
  wire [31:0] n28391_o;
  wire [31:0] n28392_o;
  wire n28393_o;
  wire [31:0] n28394_o;
  wire [31:0] n28395_o;
  wire n28396_o;
  wire [31:0] n28397_o;
  wire [31:0] n28398_o;
  wire n28399_o;
  wire [31:0] n28400_o;
  wire [31:0] n28401_o;
  wire n28402_o;
  wire [31:0] n28403_o;
  wire [31:0] n28404_o;
  wire n28405_o;
  wire [31:0] n28406_o;
  wire [31:0] n28407_o;
  wire n28408_o;
  wire [31:0] n28409_o;
  wire [31:0] n28410_o;
  wire n28411_o;
  wire [31:0] n28412_o;
  wire [40:0] n28413_o;
  wire [1187:0] n28414_o;
  wire [296:0] n28415_o;
  wire [296:0] n28416_o;
  wire [296:0] n28417_o;
  wire [296:0] n28418_o;
  wire [1:0] n28419_o;
  reg [296:0] n28420_o;
  wire [42:0] n28421_o;
  wire [42:0] n28422_o;
  wire [42:0] n28423_o;
  wire [42:0] n28424_o;
  wire [1:0] n28425_o;
  reg [42:0] n28426_o;
  wire [42:0] n28427_o;
  wire [42:0] n28428_o;
  wire [42:0] n28429_o;
  wire [42:0] n28430_o;
  wire [1:0] n28431_o;
  reg [42:0] n28432_o;
  wire n28433_o;
  wire n28434_o;
  wire n28435_o;
  wire n28436_o;
  wire n28437_o;
  wire n28438_o;
  wire n28439_o;
  wire n28440_o;
  wire [294:0] n28441_o;
  wire n28442_o;
  wire n28443_o;
  wire [295:0] n28444_o;
  wire n28445_o;
  wire n28446_o;
  wire [295:0] n28447_o;
  wire n28448_o;
  wire n28449_o;
  wire [295:0] n28450_o;
  wire n28451_o;
  wire n28452_o;
  wire n28453_o;
  wire [1187:0] n28454_o;
  wire n28455_o;
  wire n28456_o;
  wire n28457_o;
  wire n28458_o;
  wire n28459_o;
  wire n28460_o;
  wire n28461_o;
  wire n28462_o;
  wire [255:0] n28463_o;
  wire [38:0] n28464_o;
  wire [38:0] n28465_o;
  wire [257:0] n28466_o;
  wire [38:0] n28467_o;
  wire [38:0] n28468_o;
  wire [257:0] n28469_o;
  wire [38:0] n28470_o;
  wire [38:0] n28471_o;
  wire [257:0] n28472_o;
  wire [38:0] n28473_o;
  wire [38:0] n28474_o;
  wire [1:0] n28475_o;
  wire [1187:0] n28476_o;
  wire n28477_o;
  wire n28478_o;
  wire n28479_o;
  wire n28480_o;
  wire n28481_o;
  wire n28482_o;
  wire n28483_o;
  wire n28484_o;
  wire [295:0] n28485_o;
  wire n28486_o;
  wire n28487_o;
  wire [295:0] n28488_o;
  wire n28489_o;
  wire n28490_o;
  wire [295:0] n28491_o;
  wire n28492_o;
  wire n28493_o;
  wire [295:0] n28494_o;
  wire n28495_o;
  wire n28496_o;
  wire [1187:0] n28497_o;
  wire n28498_o;
  wire n28499_o;
  wire n28500_o;
  wire n28501_o;
  wire n28502_o;
  wire n28503_o;
  wire n28504_o;
  wire n28505_o;
  wire [294:0] n28506_o;
  wire n28507_o;
  wire n28508_o;
  wire [295:0] n28509_o;
  wire n28510_o;
  wire n28511_o;
  wire [295:0] n28512_o;
  wire n28513_o;
  wire n28514_o;
  wire [295:0] n28515_o;
  wire n28516_o;
  wire n28517_o;
  wire n28518_o;
  wire [1187:0] n28519_o;
  wire [296:0] n28520_o;
  wire [296:0] n28521_o;
  wire [296:0] n28522_o;
  wire [296:0] n28523_o;
  wire [1:0] n28524_o;
  reg [296:0] n28525_o;
  wire [296:0] n28526_o;
  wire [296:0] n28527_o;
  wire [296:0] n28528_o;
  wire [296:0] n28529_o;
  wire [1:0] n28530_o;
  reg [296:0] n28531_o;
  wire [296:0] n28532_o;
  wire [296:0] n28533_o;
  wire [296:0] n28534_o;
  wire [296:0] n28535_o;
  wire [1:0] n28536_o;
  reg [296:0] n28537_o;
  wire n28538_o;
  wire n28539_o;
  wire n28540_o;
  wire n28541_o;
  wire n28542_o;
  wire n28543_o;
  wire n28544_o;
  wire n28545_o;
  wire [255:0] n28546_o;
  wire [38:0] n28547_o;
  wire n28548_o;
  wire [38:0] n28549_o;
  wire [257:0] n28550_o;
  wire [38:0] n28551_o;
  wire n28552_o;
  wire [38:0] n28553_o;
  wire [257:0] n28554_o;
  wire [38:0] n28555_o;
  wire n28556_o;
  wire [38:0] n28557_o;
  wire [257:0] n28558_o;
  wire [38:0] n28559_o;
  wire n28560_o;
  wire [38:0] n28561_o;
  wire [1:0] n28562_o;
  wire [1187:0] n28563_o;
  wire [42:0] n28564_o;
  wire [42:0] n28565_o;
  wire [42:0] n28566_o;
  wire [42:0] n28567_o;
  wire [1:0] n28568_o;
  reg [42:0] n28569_o;
  wire n28570_o;
  wire n28571_o;
  wire n28572_o;
  wire n28573_o;
  wire n28574_o;
  wire n28575_o;
  wire n28576_o;
  wire n28577_o;
  wire [295:0] n28578_o;
  wire n28579_o;
  wire n28580_o;
  wire [295:0] n28581_o;
  wire n28582_o;
  wire n28583_o;
  wire [295:0] n28584_o;
  wire n28585_o;
  wire n28586_o;
  wire [295:0] n28587_o;
  wire n28588_o;
  wire n28589_o;
  wire [1187:0] n28590_o;
  wire n28591_o;
  wire n28592_o;
  wire n28593_o;
  wire n28594_o;
  wire n28595_o;
  wire n28596_o;
  wire n28597_o;
  wire n28598_o;
  wire [294:0] n28599_o;
  wire n28600_o;
  wire n28601_o;
  wire [295:0] n28602_o;
  wire n28603_o;
  wire n28604_o;
  wire [295:0] n28605_o;
  wire n28606_o;
  wire n28607_o;
  wire [295:0] n28608_o;
  wire n28609_o;
  wire n28610_o;
  wire n28611_o;
  wire [1187:0] n28612_o;
  wire n28613_o;
  wire n28614_o;
  wire n28615_o;
  wire n28616_o;
  wire n28617_o;
  wire n28618_o;
  wire n28619_o;
  wire n28620_o;
  wire [295:0] n28621_o;
  wire n28622_o;
  wire n28623_o;
  wire [295:0] n28624_o;
  wire n28625_o;
  wire n28626_o;
  wire [295:0] n28627_o;
  wire n28628_o;
  wire n28629_o;
  wire [295:0] n28630_o;
  wire n28631_o;
  wire n28632_o;
  wire [1187:0] n28633_o;
  wire n28634_o;
  wire n28635_o;
  wire n28636_o;
  wire n28637_o;
  wire n28638_o;
  wire n28639_o;
  wire n28640_o;
  wire n28641_o;
  wire [294:0] n28642_o;
  wire n28643_o;
  wire n28644_o;
  wire [295:0] n28645_o;
  wire n28646_o;
  wire n28647_o;
  wire [295:0] n28648_o;
  wire n28649_o;
  wire n28650_o;
  wire [295:0] n28651_o;
  wire n28652_o;
  wire n28653_o;
  wire n28654_o;
  wire [1187:0] n28655_o;
  wire [31:0] n28656_o;
  wire [31:0] n28657_o;
  wire [31:0] n28658_o;
  wire [31:0] n28659_o;
  wire [31:0] n28660_o;
  wire [31:0] n28661_o;
  wire [31:0] n28662_o;
  wire [31:0] n28663_o;
  wire [31:0] n28664_o;
  wire [31:0] n28665_o;
  wire [31:0] n28666_o;
  wire [31:0] n28667_o;
  wire [31:0] n28668_o;
  wire [31:0] n28669_o;
  wire [31:0] n28670_o;
  wire [31:0] n28671_o;
  wire [31:0] n28672_o;
  wire [31:0] n28673_o;
  wire [31:0] n28674_o;
  wire [31:0] n28675_o;
  wire [31:0] n28676_o;
  wire [31:0] n28677_o;
  wire [31:0] n28678_o;
  wire [31:0] n28679_o;
  wire [31:0] n28680_o;
  wire [31:0] n28681_o;
  wire [31:0] n28682_o;
  wire [31:0] n28683_o;
  wire [31:0] n28684_o;
  wire [31:0] n28685_o;
  wire [31:0] n28686_o;
  wire [31:0] n28687_o;
  wire [4:0] n28688_o;
  wire [1:0] n28689_o;
  reg [31:0] n28690_o;
  wire [1:0] n28691_o;
  reg [31:0] n28692_o;
  wire [1:0] n28693_o;
  reg [31:0] n28694_o;
  wire [1:0] n28695_o;
  reg [31:0] n28696_o;
  wire [1:0] n28697_o;
  reg [31:0] n28698_o;
  wire [1:0] n28699_o;
  reg [31:0] n28700_o;
  wire [1:0] n28701_o;
  reg [31:0] n28702_o;
  wire [1:0] n28703_o;
  reg [31:0] n28704_o;
  wire [1:0] n28705_o;
  reg [31:0] n28706_o;
  wire [1:0] n28707_o;
  reg [31:0] n28708_o;
  wire n28709_o;
  wire [31:0] n28710_o;
  wire [31:0] n28711_o;
  wire [31:0] n28712_o;
  wire [31:0] n28713_o;
  wire [31:0] n28714_o;
  wire [31:0] n28715_o;
  wire [31:0] n28716_o;
  wire [31:0] n28717_o;
  wire [31:0] n28718_o;
  wire [31:0] n28719_o;
  wire [31:0] n28720_o;
  wire [31:0] n28721_o;
  wire [31:0] n28722_o;
  wire [31:0] n28723_o;
  wire [31:0] n28724_o;
  wire [31:0] n28725_o;
  wire [31:0] n28726_o;
  wire [31:0] n28727_o;
  wire [31:0] n28728_o;
  wire [31:0] n28729_o;
  wire [31:0] n28730_o;
  wire [31:0] n28731_o;
  wire [31:0] n28732_o;
  wire [31:0] n28733_o;
  wire [31:0] n28734_o;
  wire [31:0] n28735_o;
  wire [31:0] n28736_o;
  wire [31:0] n28737_o;
  wire [31:0] n28738_o;
  wire [31:0] n28739_o;
  wire [31:0] n28740_o;
  wire [31:0] n28741_o;
  wire [31:0] n28742_o;
  wire [4:0] n28743_o;
  wire [1:0] n28744_o;
  reg [31:0] n28745_o;
  wire [1:0] n28746_o;
  reg [31:0] n28747_o;
  wire [1:0] n28748_o;
  reg [31:0] n28749_o;
  wire [1:0] n28750_o;
  reg [31:0] n28751_o;
  wire [1:0] n28752_o;
  reg [31:0] n28753_o;
  wire [1:0] n28754_o;
  reg [31:0] n28755_o;
  wire [1:0] n28756_o;
  reg [31:0] n28757_o;
  wire [1:0] n28758_o;
  reg [31:0] n28759_o;
  wire [1:0] n28760_o;
  reg [31:0] n28761_o;
  wire [1:0] n28762_o;
  reg [31:0] n28763_o;
  wire n28764_o;
  wire [31:0] n28765_o;
  wire [42:0] n28766_o;
  wire [42:0] n28767_o;
  wire [42:0] n28768_o;
  wire [42:0] n28769_o;
  wire [1:0] n28770_o;
  reg [42:0] n28771_o;
  assign status_o = n28045_o;
  assign mem_req_o_adr = n26716_o;
  assign mem_req_o_we = n26717_o;
  assign mem_req_o_ena = n26718_o;
  assign mem_req_o_dat = n26719_o;
  assign agent_txreq_o_av = n26721_o;
  assign agent_txreq_o_data = n26722_o;
  assign agent_txreq_o_comm = n26723_o;
  assign agent_txreq_o_we = n26724_o;
  assign agent_rxreq_o_re = n26727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  assign n26716_o = n28054_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:136:3  */
  assign n26717_o = n28054_o[10];
  assign n26718_o = n28054_o[11];
  assign n26719_o = n28054_o[43:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:704:3  */
  assign n26721_o = n28047_o[0];
  assign n26722_o = n28047_o[32:1];
  assign n26723_o = n28047_o[37:33];
  assign n26724_o = n28047_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:67:3  */
  assign n26725_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  assign n26727_o = n28049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:68:14  */
  assign n26728_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:203:10  */
  assign tx_arb_req = n27160_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:204:10  */
  assign tx_arb_ack = n27470_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:206:10  */
  assign r = n28070_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:206:13  */
  assign rin = n28055_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:212:3  */
  round_robin_arb_4 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n26744_o = tx_arbi0_grant[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26748_o = n26744_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26752_o = n26744_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26754_o = n26744_o ? 32'b00000000000000000000000000000011 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n26755_o = tx_arbi0_grant[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26758_o = n26765_o ? 1'b0 : n26748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26760_o = n26766_o ? 1'b0 : n26752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26761_o = n26767_o ? 32'b00000000000000000000000000000010 : n26754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26762_o = n26755_o & n26748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26763_o = n26755_o & n26748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26764_o = n26755_o & n26748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26765_o = n26748_o & n26762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26766_o = n26748_o & n26763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26767_o = n26748_o & n26764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n26768_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26771_o = n26778_o ? 1'b0 : n26758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26773_o = n26779_o ? 1'b0 : n26760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26774_o = n26780_o ? 32'b00000000000000000000000000000001 : n26761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26775_o = n26768_o & n26758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26776_o = n26768_o & n26758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26777_o = n26768_o & n26758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26778_o = n26758_o & n26775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26779_o = n26758_o & n26776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26780_o = n26758_o & n26777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n26781_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26786_o = n26792_o ? 1'b0 : n26773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26787_o = n26793_o ? 32'b00000000000000000000000000000000 : n26774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26789_o = n26781_o & n26771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26790_o = n26781_o & n26771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26792_o = n26771_o & n26789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n26793_o = n26771_o & n26790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:183:5  */
  assign n26799_o = n26786_o ? 32'b00000000000000000000000000000000 : n26787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:244:5  */
  assign n26800_o = n26799_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:245:45  */
  assign n26801_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:245:48  */
  assign n26802_o = n26801_o[44:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:19  */
  assign n26804_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:43  */
  assign n26805_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:46  */
  assign n26806_o = n26805_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:57  */
  assign n26807_o = n26806_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:65  */
  assign n26808_o = n26807_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:12  */
  assign n26809_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:15  */
  assign n26810_o = n26809_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:19  */
  assign n26812_o = 2'b11 - n26800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:57  */
  assign n26814_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:60  */
  assign n26815_o = n26814_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:71  */
  assign n26816_o = n26815_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:43  */
  assign n26819_o = 3'b111 - n26816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:254:51  */
  assign n26822_o = mem_rsp_i_dat[31:0];
  assign n26823_o = r[1316:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:43  */
  assign n26825_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:46  */
  assign n26826_o = n26825_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:57  */
  assign n26827_o = n26826_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:70  */
  assign n26829_o = n26827_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:43  */
  assign n26830_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:46  */
  assign n26831_o = n26830_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:57  */
  assign n26832_o = n26831_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:68  */
  assign n26834_o = n26832_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:43  */
  assign n26835_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:46  */
  assign n26836_o = n26835_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:57  */
  assign n26837_o = n26836_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:69  */
  assign n26839_o = n26837_o - 4'b0001;
  assign n26840_o = {n26829_o, n26839_o};
  assign n26841_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26842_o = n26848_o ? n26834_o : n26841_o;
  assign n26843_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26844_o = n26850_o ? n26840_o : n26843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26848_o = n26804_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26850_o = n26804_o & n26810_o;
  assign n26851_o = r[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26852_o = n26804_o ? n26808_o : n26851_o;
  assign n26853_o = r[1316:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26854_o = n26804_o ? n28242_o : n26853_o;
  assign n26856_o = r[2:0];
  assign n26858_o = r[22:13];
  assign n26860_o = r[81:30];
  assign n26861_o = r[1348:1317];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:10  */
  assign n26863_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:13  */
  assign n26864_o = n26863_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:24  */
  assign n26865_o = n26864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:51  */
  assign n26866_o = n26728_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:54  */
  assign n26867_o = ~n26866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:33  */
  assign n26868_o = n26865_o & n26867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:17  */
  assign n26870_o = 2'b11 - n26802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:55  */
  assign n26872_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:58  */
  assign n26873_o = n26872_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:69  */
  assign n26874_o = n26873_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:41  */
  assign n26877_o = 3'b111 - n26874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:266:55  */
  assign n26880_o = n26728_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:43  */
  assign n26882_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:46  */
  assign n26883_o = n26882_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:57  */
  assign n26884_o = n26883_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:70  */
  assign n26886_o = n26884_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:43  */
  assign n26887_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:46  */
  assign n26888_o = n26887_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:57  */
  assign n26889_o = n26888_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:68  */
  assign n26891_o = n26889_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:43  */
  assign n26892_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:46  */
  assign n26893_o = n26892_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:57  */
  assign n26894_o = n26893_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:69  */
  assign n26896_o = n26894_o - 4'b0001;
  assign n26897_o = {n26886_o, n26896_o};
  assign n26898_o = r[95:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26899_o = n26868_o ? n26891_o : n26898_o;
  assign n26900_o = r[112:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26901_o = n26868_o ? n26897_o : n26900_o;
  assign n26904_o = r[85:83];
  assign n26905_o = r[128:113];
  assign n26906_o = r[105:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:10  */
  assign n26907_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:13  */
  assign n26908_o = n26907_o[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:24  */
  assign n26909_o = n26908_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:39  */
  assign n26910_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:42  */
  assign n26911_o = n26910_o[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:53  */
  assign n26912_o = n26911_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:56  */
  assign n26913_o = ~n26912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:33  */
  assign n26914_o = n26909_o & n26913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:43  */
  assign n26915_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:46  */
  assign n26916_o = n26915_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:57  */
  assign n26917_o = n26916_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:70  */
  assign n26919_o = n26917_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:43  */
  assign n26920_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:46  */
  assign n26921_o = n26920_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:57  */
  assign n26922_o = n26921_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:68  */
  assign n26924_o = n26922_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:43  */
  assign n26925_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:46  */
  assign n26926_o = n26925_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:57  */
  assign n26927_o = n26926_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:69  */
  assign n26929_o = n26927_o - 4'b0001;
  assign n26930_o = {n26919_o, n26929_o, n26924_o};
  assign n26931_o = {n26844_o, n26858_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26932_o = n26914_o ? n26930_o : n26931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:19  */
  assign n26933_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:12  */
  assign n26934_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:15  */
  assign n26935_o = n26934_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:26  */
  assign n26936_o = n26935_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:34  */
  assign n26937_o = n26936_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:43  */
  assign n26938_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:46  */
  assign n26939_o = n26938_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:57  */
  assign n26940_o = n26939_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:70  */
  assign n26942_o = n26940_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:43  */
  assign n26943_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:46  */
  assign n26944_o = n26943_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:57  */
  assign n26945_o = n26944_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:68  */
  assign n26947_o = n26945_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:43  */
  assign n26948_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:46  */
  assign n26949_o = n26948_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:57  */
  assign n26950_o = n26949_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:69  */
  assign n26952_o = n26950_o - 4'b0001;
  assign n26953_o = {n26942_o, n26952_o, n26947_o};
  assign n26954_o = {n26901_o, n26906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26955_o = n26937_o ? n26953_o : n26954_o;
  assign n26956_o = {n26901_o, n26906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26957_o = n26933_o ? n26955_o : n26956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n26958_o = ctrl_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n26959_o = n26958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n26960_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n26961_o = n26960_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n26963_o = n26961_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n26964_o = n26959_o & n26963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n26967_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n26968_o = n26967_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n26969_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n26970_o = n26969_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n26971_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n26972_o = n26971_o[25:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n26973_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n26974_o = n26973_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n26975_o = ~n26974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n26977_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n26978_o = n26977_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n26980_o = $unsigned(n26978_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n26981_o = cfg_i[158:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n26982_o = n26980_o ? n26981_o : 4'b1000;
  assign n26983_o = {n26982_o, n26970_o, n26968_o};
  assign n26984_o = {n26975_o, n26972_o};
  assign n26985_o = {1'b1, 1'b1};
  assign n26986_o = n28414_o[1170:1147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n26987_o = n26964_o ? n26983_o : n26986_o;
  assign n26988_o = n28414_o[1184:1174];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n26989_o = n26964_o ? n26984_o : n26988_o;
  assign n26990_o = n28414_o[1187:1186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n26991_o = n26964_o ? n26985_o : n26990_o;
  assign n26995_o = n28414_o[1173:1171];
  assign n26996_o = n28414_o[1185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n26997_o = ctrl_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n26998_o = n26997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n26999_o = cfg_i[128:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n27000_o = n26999_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n27002_o = n27000_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n27003_o = n26998_o & n27002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n27006_o = cfg_i[128:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n27007_o = n27006_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n27008_o = cfg_i[128:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n27009_o = n27008_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n27010_o = cfg_i[128:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n27011_o = n27010_o[25:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n27012_o = cfg_i[128:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n27013_o = n27012_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n27014_o = ~n27013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n27016_o = cfg_i[128:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n27017_o = n27016_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n27019_o = $unsigned(n27017_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n27020_o = cfg_i[115:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n27021_o = n27019_o ? n27020_o : 4'b1000;
  assign n27022_o = {n27021_o, n27009_o, n27007_o};
  assign n27023_o = {n27014_o, n27011_o};
  assign n27024_o = {1'b1, 1'b1};
  assign n27025_o = n28414_o[873:850];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27026_o = n27003_o ? n27022_o : n27025_o;
  assign n27027_o = n28414_o[887:877];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27028_o = n27003_o ? n27023_o : n27027_o;
  assign n27029_o = n28414_o[890:889];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27030_o = n27003_o ? n27024_o : n27029_o;
  assign n27034_o = n28414_o[876:874];
  assign n27035_o = n28414_o[1146:891];
  assign n27036_o = n28414_o[888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n27037_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n27038_o = n27037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n27039_o = cfg_i[85:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n27040_o = n27039_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n27042_o = n27040_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n27043_o = n27038_o & n27042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n27046_o = cfg_i[85:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n27047_o = n27046_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n27048_o = cfg_i[85:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n27049_o = n27048_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n27050_o = cfg_i[85:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n27051_o = n27050_o[25:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n27052_o = cfg_i[85:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n27053_o = n27052_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n27054_o = ~n27053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n27056_o = cfg_i[85:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n27057_o = n27056_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n27059_o = $unsigned(n27057_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n27060_o = cfg_i[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n27061_o = n27059_o ? n27060_o : 4'b1000;
  assign n27062_o = {n27061_o, n27049_o, n27047_o};
  assign n27063_o = {n27054_o, n27051_o};
  assign n27064_o = {1'b1, 1'b1};
  assign n27065_o = n28414_o[576:553];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27066_o = n27043_o ? n27062_o : n27065_o;
  assign n27067_o = n28414_o[590:580];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27068_o = n27043_o ? n27063_o : n27067_o;
  assign n27069_o = n28414_o[593:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27070_o = n27043_o ? n27064_o : n27069_o;
  assign n27074_o = n28414_o[579:577];
  assign n27075_o = n28414_o[849:594];
  assign n27076_o = n28414_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n27077_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n27078_o = n27077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n27079_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n27080_o = n27079_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n27082_o = n27080_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n27083_o = n27078_o & n27082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n27086_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n27087_o = n27086_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n27088_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n27089_o = n27088_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n27090_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n27091_o = n27090_o[25:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n27092_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n27093_o = n27092_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n27094_o = ~n27093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n27096_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n27097_o = n27096_o[35:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n27099_o = $unsigned(n27097_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n27100_o = cfg_i[29:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n27101_o = n27099_o ? n27100_o : 4'b1000;
  assign n27102_o = {n27101_o, n27089_o, n27087_o};
  assign n27103_o = {n27094_o, n27091_o};
  assign n27104_o = {1'b1, 1'b1};
  assign n27105_o = n28414_o[279:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27106_o = n27083_o ? n27102_o : n27105_o;
  assign n27107_o = n28414_o[293:283];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27108_o = n27083_o ? n27103_o : n27107_o;
  assign n27109_o = n28414_o[296:295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n27110_o = n27083_o ? n27104_o : n27109_o;
  assign n27112_o = n28414_o[255:0];
  assign n27114_o = n28414_o[282:280];
  assign n27115_o = n28414_o[552:297];
  assign n27116_o = n28414_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:315:39  */
  assign n27118_o = r[1316:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n27124_o = n27118_o[1187:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n27125_o = n27124_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n27126_o = n27118_o[1187:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n27127_o = n27126_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n27128_o = n27127_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n27129_o = n27128_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n27130_o = ~n27129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n27131_o = n27125_o & n27130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n27134_o = n27118_o[890:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n27135_o = n27134_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n27136_o = n27118_o[890:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n27137_o = n27136_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n27138_o = n27137_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n27139_o = n27138_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n27140_o = ~n27139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n27141_o = n27135_o & n27140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n27143_o = n27118_o[593:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n27144_o = n27143_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n27145_o = n27118_o[593:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n27146_o = n27145_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n27147_o = n27146_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n27148_o = n27147_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n27149_o = ~n27148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n27150_o = n27144_o & n27149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n27152_o = n27118_o[296:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n27153_o = n27152_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n27154_o = n27118_o[296:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n27155_o = n27154_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n27156_o = n27155_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n27157_o = n27156_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n27158_o = ~n27157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n27159_o = n27153_o & n27158_o;
  assign n27160_o = {n27159_o, n27150_o, n27141_o, n27131_o};
  assign n27161_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n26860_o, n26932_o, n26842_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:12  */
  assign n27162_o = n27161_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:15  */
  assign n27163_o = n27162_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:57  */
  assign n27165_o = n27160_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:31  */
  assign n27167_o = n27165_o ? 3'b001 : n26856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:7  */
  assign n27169_o = n27163_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n27171_o = 2'b11 - n26800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n27173_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n26860_o, n26932_o, n26842_o, n26856_o};
  assign n27177_o = n28420_o[294:280];
  assign n27178_o = n28420_o[275:256];
  assign n27179_o = r[81:42];
  assign n27180_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27179_o, n27177_o, 4'b1000, n27178_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:36  */
  assign n27181_o = n27180_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:39  */
  assign n27182_o = n27181_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:50  */
  assign n27183_o = n27182_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:61  */
  assign n27185_o = $unsigned(n27183_o) < $unsigned(10'b0000001000);
  assign n27186_o = r[81:42];
  assign n27187_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27186_o, n27177_o, 4'b1000, n27178_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:329:93  */
  assign n27188_o = n27187_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:31  */
  assign n27189_o = n27185_o ? n27188_o : 4'b1000;
  assign n27192_o = n28420_o[293:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:56  */
  assign n27194_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:59  */
  assign n27195_o = n27194_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:51  */
  assign n27196_o = mem_wait_i | n27195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n27200_o = n27196_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n27201_o = n27196_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n27202_o = n27196_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:7  */
  assign n27204_o = n27163_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:45  */
  assign n27205_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:57  */
  assign n27206_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:60  */
  assign n27207_o = n27206_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:69  */
  assign n27208_o = ~n27207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:51  */
  assign n27209_o = n27205_o & n27208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n27213_o = n27209_o ? 3'b011 : n26856_o;
  assign n27214_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n27215_o = n27209_o ? 1'b1 : n27214_o;
  assign n27216_o = r[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n27217_o = n27209_o ? 1'b1 : n27216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:7  */
  assign n27219_o = n27163_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:45  */
  assign n27220_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  assign n27222_o = 2'b11 - n26800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:54  */
  assign n27225_o = n28426_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:65  */
  assign n27226_o = ~n27225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:69  */
  assign n27227_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:72  */
  assign n27228_o = n27227_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:83  */
  assign n27229_o = n27228_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:91  */
  assign n27230_o = n27229_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:96  */
  assign n27232_o = n27230_o + 10'b0000000100;
  assign n27233_o = r[39:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:33  */
  assign n27234_o = n27226_o ? n27232_o : n27233_o;
  assign n27235_o = r[81:40];
  assign n27236_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27235_o, n27234_o, n26932_o, n26842_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:38  */
  assign n27237_o = n27236_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:41  */
  assign n27238_o = n27237_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:52  */
  assign n27239_o = n27238_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:64  */
  assign n27241_o = n27239_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n27245_o = n27250_o ? 3'b100 : n26856_o;
  assign n27246_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n27247_o = n27254_o ? 1'b0 : n27246_o;
  assign n27248_o = r[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n27249_o = n27256_o ? 1'b0 : n27248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n27250_o = n27220_o & n27241_o;
  assign n27251_o = r[39:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n27252_o = n27220_o ? n27234_o : n27251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n27254_o = n27220_o & n27241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n27256_o = n27220_o & n27241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:7  */
  assign n27258_o = n27163_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:45  */
  assign n27259_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:72  */
  assign n27263_o = 2'b11 - n26800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:85  */
  assign n27266_o = n28432_o[42:38];
  assign n27270_o = n26930_o[9:0];
  assign n27271_o = n26931_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27272_o = n26914_o ? n27270_o : n27271_o;
  assign n27273_o = r[41:30];
  assign n27274_o = r[74:43];
  assign n27275_o = r[81];
  assign n27276_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27275_o, 1'b1, n27266_o, n27274_o, 1'b1, n27273_o, 3'b000, 4'b1000, n27272_o, n26842_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:38  */
  assign n27277_o = n27276_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:41  */
  assign n27278_o = n27277_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:52  */
  assign n27279_o = n27278_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:63  */
  assign n27281_o = $unsigned(n27279_o) < $unsigned(10'b0000001000);
  assign n27282_o = n26930_o[9:0];
  assign n27283_o = n26931_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27284_o = n26914_o ? n27282_o : n27283_o;
  assign n27285_o = r[41:30];
  assign n27286_o = r[74:43];
  assign n27287_o = r[81];
  assign n27288_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27287_o, 1'b1, n27266_o, n27286_o, 1'b1, n27285_o, 3'b000, 4'b1000, n27284_o, n26842_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:369:93  */
  assign n27289_o = n27288_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:33  */
  assign n27290_o = n27281_o ? n27289_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:50  */
  assign n27291_o = n26725_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:33  */
  assign n27294_o = n27291_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:33  */
  assign n27295_o = n27291_o ? 1'b0 : 1'b1;
  assign n27296_o = {3'b000, n27290_o};
  assign n27297_o = {n27295_o, n27266_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n27298_o = n27259_o ? n27294_o : n26856_o;
  assign n27299_o = n26930_o[16:10];
  assign n27300_o = n26931_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27301_o = n26914_o ? n27299_o : n27300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n27302_o = n27259_o ? n27296_o : n27301_o;
  assign n27303_o = r[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n27304_o = n27259_o ? 1'b1 : n27303_o;
  assign n27305_o = r[80:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n27306_o = n27259_o ? n27297_o : n27305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:7  */
  assign n27308_o = n27163_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:48  */
  assign n27309_o = n26725_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:53  */
  assign n27310_o = ~n27309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:31  */
  assign n27313_o = n27310_o ? 3'b110 : n26856_o;
  assign n27314_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:31  */
  assign n27315_o = n27310_o ? 1'b1 : n27314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:7  */
  assign n27317_o = n27163_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:48  */
  assign n27319_o = n26725_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:65  */
  assign n27320_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:68  */
  assign n27321_o = n27320_o[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:79  */
  assign n27322_o = n27321_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:106  */
  assign n27323_o = n26725_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:88  */
  assign n27324_o = n27322_o & n27323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:59  */
  assign n27325_o = n27319_o | n27324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:31  */
  assign n27328_o = n27325_o ? 1'b0 : 1'b1;
  assign n27329_o = r[41:30];
  assign n27330_o = r[79:43];
  assign n27331_o = r[81];
  assign n27332_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27331_o, n27328_o, n27330_o, 1'b0, n27329_o, n26932_o, n26842_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:36  */
  assign n27333_o = n27332_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:39  */
  assign n27334_o = n27333_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:50  */
  assign n27335_o = n27334_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:62  */
  assign n27337_o = n27335_o == 4'b0001;
  assign n27338_o = r[41:30];
  assign n27339_o = r[79:43];
  assign n27340_o = r[81];
  assign n27341_o = {n26861_o, n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27340_o, n27328_o, n27339_o, 1'b0, n27338_o, n26932_o, n26842_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:72  */
  assign n27342_o = n27341_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:75  */
  assign n27343_o = n27342_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:86  */
  assign n27344_o = n27343_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:97  */
  assign n27346_o = n27344_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:66  */
  assign n27347_o = n27337_o & n27346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:43  */
  assign n27349_o = 2'b11 - n26800_o;
  assign n27351_o = {n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o};
  assign n27354_o = {n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:31  */
  assign n27355_o = n27347_o ? n28454_o : n27354_o;
  assign n27356_o = r[41:30];
  assign n27357_o = r[79:43];
  assign n27358_o = r[81];
  assign n27359_o = {n26861_o, n27355_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27358_o, n27328_o, n27357_o, 1'b0, n27356_o, n26932_o, n26842_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:36  */
  assign n27360_o = n27359_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:39  */
  assign n27361_o = n27360_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:50  */
  assign n27362_o = n27361_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:62  */
  assign n27364_o = n27362_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:43  */
  assign n27367_o = 2'b11 - n26800_o;
  assign n27369_o = n26930_o[13:0];
  assign n27370_o = n26931_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27371_o = n26914_o ? n27369_o : n27370_o;
  assign n27372_o = r[41:30];
  assign n27373_o = r[79:43];
  assign n27374_o = r[81];
  assign n27375_o = {n26861_o, n27355_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27374_o, n27328_o, n27373_o, 1'b0, n27372_o, 3'b000, n27371_o, n26842_o, n26856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:75  */
  assign n27376_o = n27375_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:78  */
  assign n27377_o = n27376_o[41:3];
  assign n27381_o = n26930_o[13:0];
  assign n27382_o = n26931_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27383_o = n26914_o ? n27381_o : n27382_o;
  assign n27384_o = r[41:30];
  assign n27385_o = r[79:43];
  assign n27386_o = r[81];
  assign n27387_o = {n26861_o, n28476_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27386_o, 1'b0, n27385_o, 1'b0, n27384_o, 3'b000, n27383_o, n26842_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:38  */
  assign n27388_o = n27387_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:41  */
  assign n27389_o = n27388_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:52  */
  assign n27390_o = n27389_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:63  */
  assign n27392_o = n27390_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:45  */
  assign n27394_o = 2'b11 - n26800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:45  */
  assign n27399_o = 2'b11 - n26800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:33  */
  assign n27404_o = n27392_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:33  */
  assign n27405_o = n27392_o ? n28519_o : n28476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n27406_o = n27364_o ? n27404_o : n26856_o;
  assign n27407_o = n26930_o[16:14];
  assign n27408_o = n26931_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27409_o = n26914_o ? n27407_o : n27408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n27410_o = n27364_o ? 3'b000 : n27409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n27411_o = n27364_o ? 1'b0 : n27328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n27412_o = n27364_o ? n27405_o : n27355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n27415_o = n27364_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:383:7  */
  assign n27417_o = n27163_o == 3'b110;
  assign n27418_o = {n27417_o, n27317_o, n27308_o, n27258_o, n27219_o, n27204_o, n27169_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27419_o <= n27406_o;
      7'b0100000: n27419_o <= n27313_o;
      7'b0010000: n27419_o <= n27298_o;
      7'b0001000: n27419_o <= n27245_o;
      7'b0000100: n27419_o <= n27213_o;
      7'b0000010: n27419_o <= n27200_o;
      7'b0000001: n27419_o <= n27167_o;
    endcase
  assign n27420_o = n26930_o[9:0];
  assign n27421_o = n26931_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27422_o = n26914_o ? n27420_o : n27421_o;
  assign n27423_o = {n27422_o, n26842_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27424_o <= n27423_o;
      7'b0100000: n27424_o <= n27423_o;
      7'b0010000: n27424_o <= n27423_o;
      7'b0001000: n27424_o <= n27423_o;
      7'b0000100: n27424_o <= n27423_o;
      7'b0000010: n27424_o <= n27178_o;
      7'b0000001: n27424_o <= n27423_o;
    endcase
  assign n27425_o = n27302_o[3:0];
  assign n27426_o = n26930_o[13:10];
  assign n27427_o = n26931_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27428_o = n26914_o ? n27426_o : n27427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27429_o <= n27428_o;
      7'b0100000: n27429_o <= n27428_o;
      7'b0010000: n27429_o <= n27425_o;
      7'b0001000: n27429_o <= n27428_o;
      7'b0000100: n27429_o <= n27428_o;
      7'b0000010: n27429_o <= n27189_o;
      7'b0000001: n27429_o <= n27428_o;
    endcase
  assign n27430_o = n27192_o[2:0];
  assign n27431_o = n27302_o[6:4];
  assign n27432_o = n26930_o[16:14];
  assign n27433_o = n26931_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n27434_o = n26914_o ? n27432_o : n27433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27435_o <= n27410_o;
      7'b0100000: n27435_o <= n27434_o;
      7'b0010000: n27435_o <= n27431_o;
      7'b0001000: n27435_o <= n27434_o;
      7'b0000100: n27435_o <= n27434_o;
      7'b0000010: n27435_o <= n27430_o;
      7'b0000001: n27435_o <= n27434_o;
    endcase
  assign n27436_o = n27192_o[12:3];
  assign n27437_o = r[39:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27438_o <= n27437_o;
      7'b0100000: n27438_o <= n27437_o;
      7'b0010000: n27438_o <= n27437_o;
      7'b0001000: n27438_o <= n27252_o;
      7'b0000100: n27438_o <= n27437_o;
      7'b0000010: n27438_o <= n27436_o;
      7'b0000001: n27438_o <= n27437_o;
    endcase
  assign n27439_o = n27192_o[13];
  assign n27440_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27441_o <= n27440_o;
      7'b0100000: n27441_o <= n27440_o;
      7'b0010000: n27441_o <= n27440_o;
      7'b0001000: n27441_o <= n27440_o;
      7'b0000100: n27441_o <= n27440_o;
      7'b0000010: n27441_o <= n27439_o;
      7'b0000001: n27441_o <= n27440_o;
    endcase
  assign n27442_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27443_o <= n27442_o;
      7'b0100000: n27443_o <= n27442_o;
      7'b0010000: n27443_o <= n27442_o;
      7'b0001000: n27443_o <= n27247_o;
      7'b0000100: n27443_o <= n27215_o;
      7'b0000010: n27443_o <= n27201_o;
      7'b0000001: n27443_o <= n27442_o;
    endcase
  assign n27444_o = r[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27445_o <= 1'b0;
      7'b0100000: n27445_o <= n27444_o;
      7'b0010000: n27445_o <= n27304_o;
      7'b0001000: n27445_o <= n27444_o;
      7'b0000100: n27445_o <= n27444_o;
      7'b0000010: n27445_o <= n27444_o;
      7'b0000001: n27445_o <= n27444_o;
    endcase
  assign n27446_o = n27306_o[4:0];
  assign n27447_o = r[79:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27448_o <= n27447_o;
      7'b0100000: n27448_o <= n27447_o;
      7'b0010000: n27448_o <= n27446_o;
      7'b0001000: n27448_o <= n27447_o;
      7'b0000100: n27448_o <= n27447_o;
      7'b0000010: n27448_o <= n27447_o;
      7'b0000001: n27448_o <= n27447_o;
    endcase
  assign n27449_o = n27306_o[5];
  assign n27450_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27451_o <= n27411_o;
      7'b0100000: n27451_o <= n27315_o;
      7'b0010000: n27451_o <= n27449_o;
      7'b0001000: n27451_o <= n27450_o;
      7'b0000100: n27451_o <= n27450_o;
      7'b0000010: n27451_o <= n27450_o;
      7'b0000001: n27451_o <= n27450_o;
    endcase
  assign n27452_o = r[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27453_o <= n27452_o;
      7'b0100000: n27453_o <= n27452_o;
      7'b0010000: n27453_o <= n27452_o;
      7'b0001000: n27453_o <= n27249_o;
      7'b0000100: n27453_o <= n27217_o;
      7'b0000010: n27453_o <= n27202_o;
      7'b0000001: n27453_o <= n27452_o;
    endcase
  assign n27454_o = {n26991_o, n26996_o, n26989_o, n26995_o, n26987_o, n27035_o, n27030_o, n27036_o, n27028_o, n27034_o, n27026_o, n27075_o, n27070_o, n27076_o, n27068_o, n27074_o, n27066_o, n27115_o, n27110_o, n27116_o, n27108_o, n27114_o, n27106_o, n27112_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27455_o <= n27412_o;
      7'b0100000: n27455_o <= n27454_o;
      7'b0010000: n27455_o <= n27454_o;
      7'b0001000: n27455_o <= n27454_o;
      7'b0000100: n27455_o <= n27454_o;
      7'b0000010: n27455_o <= n27454_o;
      7'b0000001: n27455_o <= n27454_o;
    endcase
  assign n27467_o = r[74:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n27418_o)
      7'b1000000: n27470_o <= n27415_o;
      7'b0100000: n27470_o <= 1'b0;
      7'b0010000: n27470_o <= 1'b0;
      7'b0001000: n27470_o <= 1'b0;
      7'b0000100: n27470_o <= 1'b0;
      7'b0000010: n27470_o <= 1'b0;
      7'b0000001: n27470_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:419:62  */
  assign n27472_o = n26728_o[2:1];
  assign n27474_o = {n26861_o, n27455_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:12  */
  assign n27475_o = n27474_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:15  */
  assign n27476_o = n27475_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:61  */
  assign n27478_o = r[1316:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27484_o = n27478_o[1187:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27485_o = n27484_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27486_o = n27478_o[1187:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27487_o = n27486_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27488_o = n27487_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27489_o = n27488_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27490_o = n27485_o & n27489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27493_o = n27478_o[890:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27494_o = n27493_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27495_o = n27478_o[890:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27496_o = n27495_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27497_o = n27496_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27498_o = n27497_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27499_o = n27494_o & n27498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27501_o = n27478_o[593:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27502_o = n27501_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27503_o = n27478_o[593:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27504_o = n27503_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27505_o = n27504_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27506_o = n27505_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27507_o = n27502_o & n27506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27509_o = n27478_o[296:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27510_o = n27509_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27511_o = n27478_o[296:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27512_o = n27511_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27513_o = n27512_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27514_o = n27513_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27515_o = n27510_o & n27514_o;
  assign n27516_o = {n27515_o, n27507_o, n27499_o, n27490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:72  */
  assign n27518_o = n27516_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:423:92  */
  assign n27521_o = r[1316:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27527_o = n27521_o[1187:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27528_o = n27527_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27529_o = n27521_o[1187:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27530_o = n27529_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27531_o = n27530_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27532_o = n27531_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27533_o = n27528_o & n27532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27536_o = n27521_o[890:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27537_o = n27536_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27538_o = n27521_o[890:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27539_o = n27538_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27540_o = n27539_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27541_o = n27540_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27542_o = n27537_o & n27541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27544_o = n27521_o[593:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27545_o = n27544_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27546_o = n27521_o[593:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27547_o = n27546_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27548_o = n27547_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27549_o = n27548_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27550_o = n27545_o & n27549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n27552_o = n27521_o[296:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n27553_o = n27552_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n27554_o = n27521_o[296:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n27555_o = n27554_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n27556_o = n27555_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n27557_o = n27556_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n27558_o = n27553_o & n27557_o;
  assign n27559_o = {n27558_o, n27550_o, n27542_o, n27533_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n27567_o = n27559_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27574_o = n27567_o ? 2'b11 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27578_o = n27567_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n27580_o = n27559_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27582_o = n27591_o ? 2'b10 : n27574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27586_o = n27592_o ? 1'b0 : n27578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27588_o = n27580_o & n27578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27589_o = n27580_o & n27578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27591_o = n27578_o & n27588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27592_o = n27578_o & n27589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n27593_o = n27559_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27595_o = n27604_o ? 2'b01 : n27582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27599_o = n27605_o ? 1'b0 : n27586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27601_o = n27593_o & n27586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27602_o = n27593_o & n27586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27604_o = n27586_o & n27601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27605_o = n27586_o & n27602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n27606_o = n27559_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27608_o = n27617_o ? 2'b00 : n27595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27614_o = n27606_o & n27599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n27617_o = n27599_o & n27614_o;
  assign n27619_o = r[125:113];
  assign n27620_o = r[128];
  assign n27621_o = {n26861_o, n27455_o, n27620_o, n27608_o, n27619_o, n26957_o, n26899_o, n26904_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:99  */
  assign n27622_o = n27621_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:102  */
  assign n27623_o = n27622_o[44:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  assign n27626_o = 2'b11 - n27623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:118  */
  assign n27629_o = n28525_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:50  */
  assign n27630_o = n26728_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:33  */
  assign n27635_o = n27630_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:33  */
  assign n27636_o = n27630_o ? 1'b0 : 1'b1;
  assign n27637_o = {n27608_o, n27636_o, n27629_o, n27635_o};
  assign n27638_o = r[127:113];
  assign n27639_o = {n27638_o, n26957_o, n26899_o, n26904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:31  */
  assign n27640_o = n27518_o ? n27637_o : n27639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:7  */
  assign n27642_o = n27476_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:48  */
  assign n27643_o = n26728_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:54  */
  assign n27644_o = ~n27643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:31  */
  assign n27647_o = n27644_o ? 3'b010 : n26904_o;
  assign n27648_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:31  */
  assign n27649_o = n27644_o ? 1'b1 : n27648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:7  */
  assign n27651_o = n27476_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:48  */
  assign n27652_o = n26728_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:66  */
  assign n27653_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:69  */
  assign n27654_o = n27653_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:80  */
  assign n27655_o = n27654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:107  */
  assign n27656_o = n26728_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:89  */
  assign n27657_o = n27655_o & n27656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:60  */
  assign n27658_o = n27652_o | n27657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:31  */
  assign n27661_o = n27658_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:48  */
  assign n27662_o = n26728_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:447:84  */
  assign n27663_o = n26728_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n27665_o = 2'b11 - n27472_o;
  assign n27667_o = r[124:113];
  assign n27668_o = r[128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n27669_o = {n26861_o, n27455_o, n27668_o, n27663_o, n27661_o, n27667_o, n26957_o, n26899_o, n26904_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:64  */
  assign n27671_o = n28531_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:75  */
  assign n27672_o = n27671_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:83  */
  assign n27673_o = n27672_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:86  */
  assign n27674_o = ~n27673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:33  */
  assign n27676_o = n27674_o ? 3'b110 : n26904_o;
  assign n27677_o = r[124:113];
  assign n27678_o = r[128];
  assign n27679_o = {n26861_o, n27455_o, n27678_o, n27663_o, n27661_o, n27677_o, n26957_o, n26899_o, n27676_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:38  */
  assign n27680_o = n27679_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:41  */
  assign n27681_o = n27680_o[44:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:59  */
  assign n27682_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:62  */
  assign n27683_o = n27682_o[44:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:54  */
  assign n27684_o = n27681_o != n27683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:45  */
  assign n27686_o = 2'b11 - n26802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:74  */
  assign n27688_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:77  */
  assign n27689_o = n27688_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  assign n27692_o = 2'b11 - n27472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:100  */
  assign n27695_o = n28537_o[294:256];
  assign n27696_o = r[124:113];
  assign n27697_o = {n27696_o, n26957_o, n26899_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n27698_o = n27684_o ? n27695_o : n27697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27700_o = r[124:113];
  assign n27701_o = r[128:126];
  assign n27702_o = {n26861_o, n27455_o, n27701_o, n27661_o, n27700_o, n26957_o, n26899_o, n26904_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:38  */
  assign n27703_o = n27702_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:41  */
  assign n27704_o = n27703_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:52  */
  assign n27705_o = n27704_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:64  */
  assign n27707_o = n27705_o == 4'b0000;
  assign n27712_o = r[123:113];
  assign n27713_o = r[127:126];
  assign n27714_o = {n26861_o, n27455_o, 1'b1, n27713_o, 1'b0, 1'b1, n27712_o, n26957_o, n26899_o, 3'b100, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:60  */
  assign n27715_o = n27714_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:63  */
  assign n27716_o = n27715_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:55  */
  assign n27717_o = mem_wait_i | n27716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:83  */
  assign n27718_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:86  */
  assign n27719_o = n27718_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:78  */
  assign n27720_o = n27717_o | n27719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n27724_o = n27720_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n27725_o = n27720_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n27726_o = n27720_o ? 1'b0 : 1'b1;
  assign n27729_o = n26953_o[9:0];
  assign n27730_o = n26954_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27731_o = n26937_o ? n27729_o : n27730_o;
  assign n27732_o = n26956_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27733_o = n26933_o ? n27731_o : n27732_o;
  assign n27734_o = r[123:113];
  assign n27735_o = r[127:126];
  assign n27736_o = {n26861_o, n27455_o, n27726_o, n27735_o, 1'b0, n27725_o, n27734_o, 3'b000, 4'b1000, n27733_o, n26899_o, n27724_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:40  */
  assign n27737_o = n27736_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:43  */
  assign n27738_o = n27737_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:54  */
  assign n27739_o = n27738_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:65  */
  assign n27741_o = $unsigned(n27739_o) < $unsigned(10'b0000001000);
  assign n27742_o = n26953_o[9:0];
  assign n27743_o = n26954_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27744_o = n26937_o ? n27742_o : n27743_o;
  assign n27745_o = n26956_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27746_o = n26933_o ? n27744_o : n27745_o;
  assign n27747_o = r[123:113];
  assign n27748_o = r[127:126];
  assign n27749_o = {n26861_o, n27455_o, n27726_o, n27748_o, 1'b0, n27725_o, n27747_o, 3'b000, 4'b1000, n27746_o, n26899_o, n27724_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:473:98  */
  assign n27750_o = n27749_o[99:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:35  */
  assign n27751_o = n27741_o ? n27750_o : 4'b1000;
  assign n27752_o = {3'b000, n27751_o};
  assign n27753_o = {1'b0, n27725_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n27754_o = n27707_o ? n27724_o : n26904_o;
  assign n27755_o = n26953_o[16:10];
  assign n27756_o = n26954_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27757_o = n26937_o ? n27755_o : n27756_o;
  assign n27758_o = n26956_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27759_o = n26933_o ? n27757_o : n27758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n27760_o = n27707_o ? n27752_o : n27759_o;
  assign n27761_o = r[124];
  assign n27762_o = {n27661_o, n27761_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n27763_o = n27707_o ? n27753_o : n27762_o;
  assign n27764_o = r[128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n27765_o = n27707_o ? n27726_o : n27764_o;
  assign n27766_o = {n27698_o, n27676_o};
  assign n27767_o = n27766_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27768_o = n27662_o ? n27767_o : n27754_o;
  assign n27769_o = n27766_o[22:3];
  assign n27770_o = n26953_o[9:0];
  assign n27771_o = n26954_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27772_o = n26937_o ? n27770_o : n27771_o;
  assign n27773_o = n26956_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27774_o = n26933_o ? n27772_o : n27773_o;
  assign n27775_o = {n27774_o, n26899_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27776_o = n27662_o ? n27769_o : n27775_o;
  assign n27777_o = n27766_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27778_o = n27662_o ? n27777_o : n27760_o;
  assign n27779_o = n27766_o[40:30];
  assign n27780_o = r[123:113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27781_o = n27662_o ? n27779_o : n27780_o;
  assign n27782_o = n27763_o[0];
  assign n27783_o = n27766_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27784_o = n27662_o ? n27783_o : n27782_o;
  assign n27785_o = n27763_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27786_o = n27662_o ? n27661_o : n27785_o;
  assign n27787_o = r[127:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27788_o = n27662_o ? n27663_o : n27787_o;
  assign n27789_o = r[128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27790_o = n27662_o ? n27789_o : n27765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n27791_o = n27662_o ? n28563_o : n27455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:7  */
  assign n27793_o = n27476_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:45  */
  assign n27794_o = ~mem_wait_i;
  assign n27795_o = {n26861_o, n27455_o, n26905_o, n26957_o, n26899_o, n26904_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:57  */
  assign n27796_o = n27795_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:60  */
  assign n27797_o = n27796_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:69  */
  assign n27798_o = ~n27797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:51  */
  assign n27799_o = n27794_o & n27798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:81  */
  assign n27800_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:84  */
  assign n27801_o = n27800_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:93  */
  assign n27802_o = ~n27801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:75  */
  assign n27803_o = n27799_o & n27802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n27807_o = n27803_o ? 3'b100 : n26904_o;
  assign n27808_o = r[124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n27809_o = n27803_o ? 1'b1 : n27808_o;
  assign n27810_o = r[128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n27811_o = n27803_o ? 1'b1 : n27810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:7  */
  assign n27813_o = n27476_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:45  */
  assign n27814_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:41  */
  assign n27816_o = 2'b11 - n26802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:54  */
  assign n27819_o = n28569_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:65  */
  assign n27820_o = ~n27819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:74  */
  assign n27821_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:77  */
  assign n27822_o = n27821_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:88  */
  assign n27823_o = n27822_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:96  */
  assign n27824_o = n27823_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:101  */
  assign n27826_o = n27824_o + 10'b0000000100;
  assign n27827_o = r[122:113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:33  */
  assign n27828_o = n27820_o ? n27826_o : n27827_o;
  assign n27829_o = r[128:123];
  assign n27830_o = {n26861_o, n27455_o, n27829_o, n27828_o, n26957_o, n26899_o, n26904_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:38  */
  assign n27831_o = n27830_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:41  */
  assign n27832_o = n27831_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:52  */
  assign n27833_o = n27832_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:64  */
  assign n27835_o = n27833_o == 4'b0000;
  assign n27842_o = n26953_o[9:0];
  assign n27843_o = n26954_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27844_o = n26937_o ? n27842_o : n27843_o;
  assign n27845_o = n26956_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27846_o = n26933_o ? n27844_o : n27845_o;
  assign n27847_o = r[123];
  assign n27848_o = r[127:126];
  assign n27849_o = {n26861_o, n27455_o, 1'b0, n27848_o, 1'b1, 1'b0, n27847_o, n27828_o, 3'b000, 4'b1000, n27846_o, n26899_o, 3'b010, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:40  */
  assign n27850_o = n27849_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:43  */
  assign n27851_o = n27850_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:54  */
  assign n27852_o = n27851_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:65  */
  assign n27854_o = $unsigned(n27852_o) < $unsigned(10'b0000001000);
  assign n27855_o = n26953_o[9:0];
  assign n27856_o = n26954_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27857_o = n26937_o ? n27855_o : n27856_o;
  assign n27858_o = n26956_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27859_o = n26933_o ? n27857_o : n27858_o;
  assign n27860_o = r[123];
  assign n27861_o = r[127:126];
  assign n27862_o = {n26861_o, n27455_o, 1'b0, n27861_o, 1'b1, 1'b0, n27860_o, n27828_o, 3'b000, 4'b1000, n27859_o, n26899_o, 3'b010, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:498:98  */
  assign n27863_o = n27862_o[89:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:35  */
  assign n27864_o = n27854_o ? n27863_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:52  */
  assign n27865_o = n26728_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:35  */
  assign n27868_o = n27865_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:35  */
  assign n27869_o = n27865_o ? 1'b0 : 1'b1;
  assign n27870_o = n26953_o[9:0];
  assign n27871_o = n26954_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27872_o = n26937_o ? n27870_o : n27871_o;
  assign n27873_o = n26956_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27874_o = n26933_o ? n27872_o : n27873_o;
  assign n27875_o = r[123];
  assign n27876_o = r[127:126];
  assign n27877_o = {n26861_o, n27455_o, 1'b0, n27876_o, n27869_o, 1'b0, n27875_o, n27828_o, 3'b000, n27864_o, n27874_o, n26899_o, n27868_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:40  */
  assign n27878_o = n27877_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:43  */
  assign n27879_o = n27878_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:54  */
  assign n27880_o = n27879_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:65  */
  assign n27882_o = n27880_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:47  */
  assign n27886_o = 2'b11 - n26802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:47  */
  assign n27891_o = 2'b11 - n26802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n27895_o = n27882_o ? 3'b000 : n27868_o;
  assign n27896_o = r[123];
  assign n27897_o = {1'b0, n27896_o, n27828_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n27898_o = n27882_o ? 12'b000000000000 : n27897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n27899_o = n27882_o ? n28612_o : n27455_o;
  assign n27900_o = {n27869_o, n27898_o, 3'b000, n27864_o};
  assign n27901_o = {n27899_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n27902_o = n27914_o ? n27895_o : n26904_o;
  assign n27903_o = n26953_o[16:10];
  assign n27904_o = n26954_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27905_o = n26937_o ? n27903_o : n27904_o;
  assign n27906_o = n26956_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27907_o = n26933_o ? n27905_o : n27906_o;
  assign n27908_o = r[125:123];
  assign n27909_o = {n27908_o, n27828_o, n27907_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:33  */
  assign n27910_o = n27835_o ? n27900_o : n27909_o;
  assign n27911_o = r[128];
  assign n27912_o = {n27455_o, n27911_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:33  */
  assign n27913_o = n27835_o ? n27901_o : n27912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n27914_o = n27814_o & n27835_o;
  assign n27915_o = n26953_o[16:10];
  assign n27916_o = n26954_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27917_o = n26937_o ? n27915_o : n27916_o;
  assign n27918_o = n26956_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27919_o = n26933_o ? n27917_o : n27918_o;
  assign n27920_o = r[125:113];
  assign n27921_o = {n27920_o, n27919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n27922_o = n27814_o ? n27910_o : n27921_o;
  assign n27923_o = r[128];
  assign n27924_o = {n27455_o, n27923_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n27925_o = n27814_o ? n27913_o : n27924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:7  */
  assign n27927_o = n27476_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:41  */
  assign n27930_o = 2'b11 - n26802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:41  */
  assign n27935_o = 2'b11 - n26802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:516:7  */
  assign n27940_o = n27476_o == 3'b110;
  assign n27941_o = {n27940_o, n27927_o, n27813_o, n27793_o, n27651_o, n27642_o};
  assign n27942_o = n27640_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27943_o <= n26904_o;
      6'b010000: n27943_o <= n27902_o;
      6'b001000: n27943_o <= n27807_o;
      6'b000100: n27943_o <= n27768_o;
      6'b000010: n27943_o <= n27647_o;
      6'b000001: n27943_o <= n27942_o;
    endcase
  assign n27944_o = n27640_o[22:3];
  assign n27945_o = n26953_o[9:0];
  assign n27946_o = n26954_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27947_o = n26937_o ? n27945_o : n27946_o;
  assign n27948_o = n26956_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27949_o = n26933_o ? n27947_o : n27948_o;
  assign n27950_o = {n27949_o, n26899_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27951_o <= n27950_o;
      6'b010000: n27951_o <= n27950_o;
      6'b001000: n27951_o <= n27950_o;
      6'b000100: n27951_o <= n27776_o;
      6'b000010: n27951_o <= n27950_o;
      6'b000001: n27951_o <= n27944_o;
    endcase
  assign n27952_o = n27640_o[29:23];
  assign n27953_o = n27922_o[6:0];
  assign n27954_o = n26953_o[16:10];
  assign n27955_o = n26954_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n27956_o = n26937_o ? n27954_o : n27955_o;
  assign n27957_o = n26956_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n27958_o = n26933_o ? n27956_o : n27957_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27959_o <= n27958_o;
      6'b010000: n27959_o <= n27953_o;
      6'b001000: n27959_o <= n27958_o;
      6'b000100: n27959_o <= n27778_o;
      6'b000010: n27959_o <= n27958_o;
      6'b000001: n27959_o <= n27952_o;
    endcase
  assign n27960_o = n27640_o[40:30];
  assign n27961_o = n27922_o[17:7];
  assign n27962_o = r[123:113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27963_o <= n27962_o;
      6'b010000: n27963_o <= n27961_o;
      6'b001000: n27963_o <= n27962_o;
      6'b000100: n27963_o <= n27781_o;
      6'b000010: n27963_o <= n27962_o;
      6'b000001: n27963_o <= n27960_o;
    endcase
  assign n27964_o = n27640_o[41];
  assign n27965_o = n27922_o[18];
  assign n27966_o = r[124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27967_o <= n27966_o;
      6'b010000: n27967_o <= n27965_o;
      6'b001000: n27967_o <= n27809_o;
      6'b000100: n27967_o <= n27784_o;
      6'b000010: n27967_o <= n27966_o;
      6'b000001: n27967_o <= n27964_o;
    endcase
  assign n27968_o = n27640_o[42];
  assign n27969_o = n27922_o[19];
  assign n27970_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27971_o <= 1'b0;
      6'b010000: n27971_o <= n27969_o;
      6'b001000: n27971_o <= n27970_o;
      6'b000100: n27971_o <= n27786_o;
      6'b000010: n27971_o <= n27649_o;
      6'b000001: n27971_o <= n27968_o;
    endcase
  assign n27972_o = n27640_o[44:43];
  assign n27973_o = r[127:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27974_o <= n27973_o;
      6'b010000: n27974_o <= n27973_o;
      6'b001000: n27974_o <= n27973_o;
      6'b000100: n27974_o <= n27788_o;
      6'b000010: n27974_o <= n27973_o;
      6'b000001: n27974_o <= n27972_o;
    endcase
  assign n27975_o = n27925_o[0];
  assign n27976_o = r[128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27977_o <= n27976_o;
      6'b010000: n27977_o <= n27975_o;
      6'b001000: n27977_o <= n27811_o;
      6'b000100: n27977_o <= n27790_o;
      6'b000010: n27977_o <= n27976_o;
      6'b000001: n27977_o <= n27976_o;
    endcase
  assign n27978_o = n27925_o[1188:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n27941_o)
      6'b100000: n27979_o <= n28655_o;
      6'b010000: n27979_o <= n27978_o;
      6'b001000: n27979_o <= n27455_o;
      6'b000100: n27979_o <= n27791_o;
      6'b000010: n27979_o <= n27455_o;
      6'b000001: n27979_o <= n27455_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:41  */
  assign n27990_o = 2'b11 - n26802_o;
  assign n27992_o = {n26861_o, n27979_o, n27977_o, n27974_o, n27971_o, n27967_o, n27963_o, n27959_o, n27951_o, n27943_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:79  */
  assign n27993_o = n27992_o[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:82  */
  assign n27994_o = n27993_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:93  */
  assign n27995_o = n27994_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27998_o = 3'b111 - n27995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28001_o = {n26861_o, n27979_o, n27977_o, n27974_o, n27971_o, n27967_o, n27963_o, n27959_o, n27951_o, n27943_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:41  */
  assign n28004_o = 2'b11 - n26800_o;
  assign n28006_o = {n28710_o, n27979_o, n27977_o, n27974_o, n27971_o, n27967_o, n27963_o, n27959_o, n27951_o, n27943_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:79  */
  assign n28007_o = n28006_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:82  */
  assign n28008_o = n28007_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:93  */
  assign n28009_o = n28008_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28012_o = 3'b111 - n28009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28015_o = {n28710_o, n27979_o, n27977_o, n27974_o, n27971_o, n27967_o, n27963_o, n27959_o, n27951_o, n27943_o, n26852_o, n27453_o, n27451_o, n27448_o, n27467_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  assign n28017_o = {n28710_o, n27979_o, n27977_o, n27974_o, n27971_o, n27967_o, n27963_o, n27959_o, n27951_o, n27943_o, n26852_o, n27453_o, n27451_o, n27448_o, n28765_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:10  */
  assign n28018_o = n28017_o[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:13  */
  assign n28019_o = n28018_o[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:24  */
  assign n28020_o = n28019_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:70  */
  assign n28022_o = 2'b11 - n26800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:83  */
  assign n28025_o = n28771_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:49  */
  assign n28026_o = {16'b0, n28025_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:5  */
  assign n28027_o = n28020_o ? n28026_o : n28765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:10  */
  assign n28028_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:13  */
  assign n28029_o = n28028_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:20  */
  assign n28030_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:23  */
  assign n28031_o = n28030_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:34  */
  assign n28032_o = n28031_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:20  */
  assign n28033_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:23  */
  assign n28034_o = n28033_o[41:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:34  */
  assign n28035_o = n28034_o[38:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:5  */
  assign n28036_o = n28029_o ? n28032_o : n28035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n28037_o = r[1316:1020];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n28038_o = n28037_o[296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n28039_o = r[1019:723];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n28040_o = n28039_o[296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n28041_o = r[722:426];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n28042_o = n28041_o[296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n28043_o = r[425:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n28044_o = n28043_o[296];
  assign n28045_o = {n28038_o, n28040_o, n28042_o, n28044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:565:25  */
  assign n28046_o = r[82:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:565:28  */
  assign n28047_o = n28046_o[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:566:25  */
  assign n28048_o = r[128:83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:566:28  */
  assign n28049_o = n28048_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:56  */
  assign n28050_o = n28036_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:77  */
  assign n28051_o = n28036_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:96  */
  assign n28052_o = n28036_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:109  */
  assign n28053_o = r[1348:1317];
  assign n28054_o = {n28053_o, n28052_o, n28051_o, n28050_o};
  assign n28055_o = {n28710_o, n27979_o, n27977_o, n27974_o, n27971_o, n27967_o, n27963_o, n27959_o, n27951_o, n27943_o, n26852_o, n27453_o, n27451_o, n27448_o, n28027_o, n27445_o, n27443_o, n27441_o, n27438_o, n27435_o, n27429_o, n27424_o, n27419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:578:18  */
  assign n28060_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:582:9  */
  assign n28063_o = init_i ? 1349'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:580:5  */
  assign n28069_o = en_i ? n28063_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:580:5  */
  always @(posedge clk_i or posedge n28060_o)
    if (n28060_o)
      n28070_q <= 1349'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28070_q <= n28069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:43  */
  assign n28071_o = {n26812_o, n26819_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28072_o = n28071_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28073_o = ~n28072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28074_o = n28071_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28075_o = ~n28074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28076_o = n28073_o & n28075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28077_o = n28073_o & n28074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28078_o = n28072_o & n28075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28079_o = n28072_o & n28074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28080_o = n28071_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28081_o = ~n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28082_o = n28076_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28083_o = n28076_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28084_o = n28077_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28085_o = n28077_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28086_o = n28078_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28087_o = n28078_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28088_o = n28079_o & n28081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28089_o = n28079_o & n28080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28090_o = n28071_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28091_o = ~n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28092_o = n28082_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28093_o = n28082_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28094_o = n28083_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28095_o = n28083_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28096_o = n28084_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28097_o = n28084_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28098_o = n28085_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28099_o = n28085_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28100_o = n28086_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28101_o = n28086_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28102_o = n28087_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28103_o = n28087_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28104_o = n28088_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28105_o = n28088_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28106_o = n28089_o & n28091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28107_o = n28089_o & n28090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28108_o = n28071_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28109_o = ~n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28110_o = n28092_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28111_o = n28092_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28112_o = n28093_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28113_o = n28093_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28114_o = n28094_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28115_o = n28094_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28116_o = n28095_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28117_o = n28095_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28118_o = n28096_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28119_o = n28096_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28120_o = n28097_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28121_o = n28097_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28122_o = n28098_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28123_o = n28098_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28124_o = n28099_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28125_o = n28099_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28126_o = n28100_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28127_o = n28100_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28128_o = n28101_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28129_o = n28101_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28130_o = n28102_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28131_o = n28102_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28132_o = n28103_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28133_o = n28103_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28134_o = n28104_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28135_o = n28104_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28136_o = n28105_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28137_o = n28105_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28138_o = n28106_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28139_o = n28106_o & n28108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28140_o = n28107_o & n28109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28141_o = n28107_o & n28108_o;
  assign n28142_o = n26823_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28143_o = n28110_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28144_o = n28143_o ? n26822_o : n28142_o;
  assign n28145_o = n26823_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28146_o = n28111_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28147_o = n28146_o ? n26822_o : n28145_o;
  assign n28148_o = n26823_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28149_o = n28112_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28150_o = n28149_o ? n26822_o : n28148_o;
  assign n28151_o = n26823_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28152_o = n28113_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28153_o = n28152_o ? n26822_o : n28151_o;
  assign n28154_o = n26823_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28155_o = n28114_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28156_o = n28155_o ? n26822_o : n28154_o;
  assign n28157_o = n26823_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28158_o = n28115_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28159_o = n28158_o ? n26822_o : n28157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:90  */
  assign n28160_o = n26823_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28161_o = n28116_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28162_o = n28161_o ? n26822_o : n28160_o;
  assign n28163_o = n26823_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28164_o = n28117_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28165_o = n28164_o ? n26822_o : n28163_o;
  assign n28166_o = n26823_o[296:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:152:12  */
  assign n28167_o = n26823_o[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28168_o = n28118_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28169_o = n28168_o ? n26822_o : n28167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:152:12  */
  assign n28170_o = n26823_o[360:329];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28171_o = n28119_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28172_o = n28171_o ? n26822_o : n28170_o;
  assign n28173_o = n26823_o[392:361];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28174_o = n28120_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28175_o = n28174_o ? n26822_o : n28173_o;
  assign n28176_o = n26823_o[424:393];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28177_o = n28121_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28178_o = n28177_o ? n26822_o : n28176_o;
  assign n28179_o = n26823_o[456:425];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28180_o = n28122_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28181_o = n28180_o ? n26822_o : n28179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n28182_o = n26823_o[488:457];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28183_o = n28123_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28184_o = n28183_o ? n26822_o : n28182_o;
  assign n28185_o = n26823_o[520:489];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28186_o = n28124_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28187_o = n28186_o ? n26822_o : n28185_o;
  assign n28188_o = n26823_o[552:521];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28189_o = n28125_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28190_o = n28189_o ? n26822_o : n28188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:44  */
  assign n28191_o = n26823_o[593:553];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:245:23  */
  assign n28192_o = n26823_o[625:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28193_o = n28126_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28194_o = n28193_o ? n26822_o : n28192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:183:5  */
  assign n28195_o = n26823_o[657:626];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28196_o = n28127_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28197_o = n28196_o ? n26822_o : n28195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n28198_o = n26823_o[689:658];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28199_o = n28128_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28200_o = n28199_o ? n26822_o : n28198_o;
  assign n28201_o = n26823_o[721:690];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28202_o = n28129_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28203_o = n28202_o ? n26822_o : n28201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:176:12  */
  assign n28204_o = n26823_o[753:722];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28205_o = n28130_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28206_o = n28205_o ? n26822_o : n28204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:237:14  */
  assign n28207_o = n26823_o[785:754];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28208_o = n28131_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28209_o = n28208_o ? n26822_o : n28207_o;
  assign n28210_o = n26823_o[817:786];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28211_o = n28132_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28212_o = n28211_o ? n26822_o : n28210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:234:14  */
  assign n28213_o = n26823_o[849:818];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28214_o = n28133_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28215_o = n28214_o ? n26822_o : n28213_o;
  assign n28216_o = n26823_o[890:850];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:232:14  */
  assign n28217_o = n26823_o[922:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28218_o = n28134_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28219_o = n28218_o ? n26822_o : n28217_o;
  assign n28220_o = n26823_o[954:923];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28221_o = n28135_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28222_o = n28221_o ? n26822_o : n28220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:578:5  */
  assign n28223_o = n26823_o[986:955];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28224_o = n28136_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28225_o = n28224_o ? n26822_o : n28223_o;
  assign n28226_o = n26823_o[1018:987];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28227_o = n28137_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28228_o = n28227_o ? n26822_o : n28226_o;
  assign n28229_o = n26823_o[1050:1019];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28230_o = n28138_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28231_o = n28230_o ? n26822_o : n28229_o;
  assign n28232_o = n26823_o[1082:1051];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28233_o = n28139_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28234_o = n28233_o ? n26822_o : n28232_o;
  assign n28235_o = n26823_o[1114:1083];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28236_o = n28140_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28237_o = n28236_o ? n26822_o : n28235_o;
  assign n28238_o = n26823_o[1146:1115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28239_o = n28141_o & n26810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:7  */
  assign n28240_o = n28239_o ? n26822_o : n28238_o;
  assign n28241_o = n26823_o[1187:1147];
  assign n28242_o = {n28241_o, n28240_o, n28237_o, n28234_o, n28231_o, n28228_o, n28225_o, n28222_o, n28219_o, n28216_o, n28215_o, n28212_o, n28209_o, n28206_o, n28203_o, n28200_o, n28197_o, n28194_o, n28191_o, n28190_o, n28187_o, n28184_o, n28181_o, n28178_o, n28175_o, n28172_o, n28169_o, n28166_o, n28165_o, n28162_o, n28159_o, n28156_o, n28153_o, n28150_o, n28147_o, n28144_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:41  */
  assign n28243_o = {n26870_o, n26877_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28244_o = n28243_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28245_o = ~n28244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28246_o = n28243_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28247_o = ~n28246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28248_o = n28245_o & n28247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28249_o = n28245_o & n28246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28250_o = n28244_o & n28247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28251_o = n28244_o & n28246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28252_o = n28243_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28253_o = ~n28252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28254_o = n28248_o & n28253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28255_o = n28248_o & n28252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28256_o = n28249_o & n28253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28257_o = n28249_o & n28252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28258_o = n28250_o & n28253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28259_o = n28250_o & n28252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28260_o = n28251_o & n28253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28261_o = n28251_o & n28252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28262_o = n28243_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28263_o = ~n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28264_o = n28254_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28265_o = n28254_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28266_o = n28255_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28267_o = n28255_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28268_o = n28256_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28269_o = n28256_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28270_o = n28257_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28271_o = n28257_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28272_o = n28258_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28273_o = n28258_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28274_o = n28259_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28275_o = n28259_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28276_o = n28260_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28277_o = n28260_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28278_o = n28261_o & n28263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28279_o = n28261_o & n28262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28280_o = n28243_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28281_o = ~n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28282_o = n28264_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28283_o = n28264_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28284_o = n28265_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28285_o = n28265_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28286_o = n28266_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28287_o = n28266_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28288_o = n28267_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28289_o = n28267_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28290_o = n28268_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28291_o = n28268_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28292_o = n28269_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28293_o = n28269_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28294_o = n28270_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28295_o = n28270_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28296_o = n28271_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28297_o = n28271_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28298_o = n28272_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28299_o = n28272_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28300_o = n28273_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28301_o = n28273_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28302_o = n28274_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28303_o = n28274_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28304_o = n28275_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28305_o = n28275_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28306_o = n28276_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28307_o = n28276_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28308_o = n28277_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28309_o = n28277_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28310_o = n28278_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28311_o = n28278_o & n28280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28312_o = n28279_o & n28281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28313_o = n28279_o & n28280_o;
  assign n28314_o = n26854_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28315_o = n28282_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28316_o = n28315_o ? n26880_o : n28314_o;
  assign n28317_o = n26854_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28318_o = n28283_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28319_o = n28318_o ? n26880_o : n28317_o;
  assign n28320_o = n26854_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28321_o = n28284_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28322_o = n28321_o ? n26880_o : n28320_o;
  assign n28323_o = n26854_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28324_o = n28285_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28325_o = n28324_o ? n26880_o : n28323_o;
  assign n28326_o = n26854_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28327_o = n28286_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28328_o = n28327_o ? n26880_o : n28326_o;
  assign n28329_o = n26854_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28330_o = n28287_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28331_o = n28330_o ? n26880_o : n28329_o;
  assign n28332_o = n26854_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28333_o = n28288_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28334_o = n28333_o ? n26880_o : n28332_o;
  assign n28335_o = n26854_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28336_o = n28289_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28337_o = n28336_o ? n26880_o : n28335_o;
  assign n28338_o = n26854_o[296:256];
  assign n28339_o = n26854_o[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28340_o = n28290_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28341_o = n28340_o ? n26880_o : n28339_o;
  assign n28342_o = n26854_o[360:329];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28343_o = n28291_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28344_o = n28343_o ? n26880_o : n28342_o;
  assign n28345_o = n26854_o[392:361];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28346_o = n28292_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28347_o = n28346_o ? n26880_o : n28345_o;
  assign n28348_o = n26854_o[424:393];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28349_o = n28293_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28350_o = n28349_o ? n26880_o : n28348_o;
  assign n28351_o = n26854_o[456:425];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28352_o = n28294_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28353_o = n28352_o ? n26880_o : n28351_o;
  assign n28354_o = n26854_o[488:457];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28355_o = n28295_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28356_o = n28355_o ? n26880_o : n28354_o;
  assign n28357_o = n26854_o[520:489];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28358_o = n28296_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28359_o = n28358_o ? n26880_o : n28357_o;
  assign n28360_o = n26854_o[552:521];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28361_o = n28297_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28362_o = n28361_o ? n26880_o : n28360_o;
  assign n28363_o = n26854_o[593:553];
  assign n28364_o = n26854_o[625:594];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28365_o = n28298_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28366_o = n28365_o ? n26880_o : n28364_o;
  assign n28367_o = n26854_o[657:626];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28368_o = n28299_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28369_o = n28368_o ? n26880_o : n28367_o;
  assign n28370_o = n26854_o[689:658];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28371_o = n28300_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28372_o = n28371_o ? n26880_o : n28370_o;
  assign n28373_o = n26854_o[721:690];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28374_o = n28301_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28375_o = n28374_o ? n26880_o : n28373_o;
  assign n28376_o = n26854_o[753:722];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28377_o = n28302_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28378_o = n28377_o ? n26880_o : n28376_o;
  assign n28379_o = n26854_o[785:754];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28380_o = n28303_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28381_o = n28380_o ? n26880_o : n28379_o;
  assign n28382_o = n26854_o[817:786];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28383_o = n28304_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28384_o = n28383_o ? n26880_o : n28382_o;
  assign n28385_o = n26854_o[849:818];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28386_o = n28305_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28387_o = n28386_o ? n26880_o : n28385_o;
  assign n28388_o = n26854_o[890:850];
  assign n28389_o = n26854_o[922:891];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28390_o = n28306_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28391_o = n28390_o ? n26880_o : n28389_o;
  assign n28392_o = n26854_o[954:923];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28393_o = n28307_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28394_o = n28393_o ? n26880_o : n28392_o;
  assign n28395_o = n26854_o[986:955];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28396_o = n28308_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28397_o = n28396_o ? n26880_o : n28395_o;
  assign n28398_o = n26854_o[1018:987];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28399_o = n28309_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28400_o = n28399_o ? n26880_o : n28398_o;
  assign n28401_o = n26854_o[1050:1019];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28402_o = n28310_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28403_o = n28402_o ? n26880_o : n28401_o;
  assign n28404_o = n26854_o[1082:1051];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28405_o = n28311_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28406_o = n28405_o ? n26880_o : n28404_o;
  assign n28407_o = n26854_o[1114:1083];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28408_o = n28312_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28409_o = n28408_o ? n26880_o : n28407_o;
  assign n28410_o = n26854_o[1146:1115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28411_o = n28313_o & n26868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28412_o = n28411_o ? n26880_o : n28410_o;
  assign n28413_o = n26854_o[1187:1147];
  assign n28414_o = {n28413_o, n28412_o, n28409_o, n28406_o, n28403_o, n28400_o, n28397_o, n28394_o, n28391_o, n28388_o, n28387_o, n28384_o, n28381_o, n28378_o, n28375_o, n28372_o, n28369_o, n28366_o, n28363_o, n28362_o, n28359_o, n28356_o, n28353_o, n28350_o, n28347_o, n28344_o, n28341_o, n28338_o, n28337_o, n28334_o, n28331_o, n28328_o, n28325_o, n28322_o, n28319_o, n28316_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:42  */
  assign n28415_o = n27173_o[425:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:18  */
  assign n28416_o = n27173_o[722:426];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n28417_o = n27173_o[1019:723];
  assign n28418_o = n27173_o[1316:1020];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n28419_o = n27171_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  always @*
    case (n28419_o)
      2'b00: n28420_o <= n28415_o;
      2'b01: n28420_o <= n28416_o;
      2'b10: n28420_o <= n28417_o;
      2'b11: n28420_o <= n28418_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:78  */
  assign n28421_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n28422_o = cfg_i[85:43];
  assign n28423_o = cfg_i[128:86];
  assign n28424_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  assign n28425_o = n27222_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  always @*
    case (n28425_o)
      2'b00: n28426_o <= n28421_o;
      2'b01: n28426_o <= n28422_o;
      2'b10: n28426_o <= n28423_o;
      2'b11: n28426_o <= n28424_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:42  */
  assign n28427_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  assign n28428_o = cfg_i[85:43];
  assign n28429_o = cfg_i[128:86];
  assign n28430_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:72  */
  assign n28431_o = n27263_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:72  */
  always @*
    case (n28431_o)
      2'b00: n28432_o <= n28427_o;
      2'b01: n28432_o <= n28428_o;
      2'b10: n28432_o <= n28429_o;
      2'b11: n28432_o <= n28430_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28433_o = n27349_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28434_o = ~n28433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28435_o = n27349_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28436_o = ~n28435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28437_o = n28434_o & n28436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28438_o = n28434_o & n28435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28439_o = n28433_o & n28436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28440_o = n28433_o & n28435_o;
  assign n28441_o = n27351_o[294:0];
  assign n28442_o = n27351_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28443_o = n28437_o ? 1'b0 : n28442_o;
  assign n28444_o = n27351_o[591:296];
  assign n28445_o = n27351_o[592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28446_o = n28438_o ? 1'b0 : n28445_o;
  assign n28447_o = n27351_o[888:593];
  assign n28448_o = n27351_o[889];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28449_o = n28439_o ? 1'b0 : n28448_o;
  assign n28450_o = n27351_o[1185:890];
  assign n28451_o = n27351_o[1186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n28452_o = n28440_o ? 1'b0 : n28451_o;
  assign n28453_o = n27351_o[1187];
  assign n28454_o = {n28453_o, n28452_o, n28450_o, n28449_o, n28447_o, n28446_o, n28444_o, n28443_o, n28441_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28455_o = n27367_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28456_o = ~n28455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28457_o = n27367_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28458_o = ~n28457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28459_o = n28456_o & n28458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28460_o = n28456_o & n28457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28461_o = n28455_o & n28458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28462_o = n28455_o & n28457_o;
  assign n28463_o = n27355_o[255:0];
  assign n28464_o = n27355_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28465_o = n28459_o ? n27377_o : n28464_o;
  assign n28466_o = n27355_o[552:295];
  assign n28467_o = n27355_o[591:553];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28468_o = n28460_o ? n27377_o : n28467_o;
  assign n28469_o = n27355_o[849:592];
  assign n28470_o = n27355_o[888:850];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28471_o = n28461_o ? n27377_o : n28470_o;
  assign n28472_o = n27355_o[1146:889];
  assign n28473_o = n27355_o[1185:1147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n28474_o = n28462_o ? n27377_o : n28473_o;
  assign n28475_o = n27355_o[1187:1186];
  assign n28476_o = {n28475_o, n28474_o, n28472_o, n28471_o, n28469_o, n28468_o, n28466_o, n28465_o, n28463_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28477_o = n27394_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28478_o = ~n28477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28479_o = n27394_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28480_o = ~n28479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28481_o = n28478_o & n28480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28482_o = n28478_o & n28479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28483_o = n28477_o & n28480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28484_o = n28477_o & n28479_o;
  assign n28485_o = n28476_o[295:0];
  assign n28486_o = n28476_o[296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28487_o = n28481_o ? 1'b0 : n28486_o;
  assign n28488_o = n28476_o[592:297];
  assign n28489_o = n28476_o[593];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28490_o = n28482_o ? 1'b0 : n28489_o;
  assign n28491_o = n28476_o[889:594];
  assign n28492_o = n28476_o[890];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28493_o = n28483_o ? 1'b0 : n28492_o;
  assign n28494_o = n28476_o[1186:891];
  assign n28495_o = n28476_o[1187];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n28496_o = n28484_o ? 1'b0 : n28495_o;
  assign n28497_o = {n28496_o, n28494_o, n28493_o, n28491_o, n28490_o, n28488_o, n28487_o, n28485_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28498_o = n27399_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28499_o = ~n28498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28500_o = n27399_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28501_o = ~n28500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28502_o = n28499_o & n28501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28503_o = n28499_o & n28500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28504_o = n28498_o & n28501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28505_o = n28498_o & n28500_o;
  assign n28506_o = n28497_o[294:0];
  assign n28507_o = n28497_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28508_o = n28502_o ? 1'b0 : n28507_o;
  assign n28509_o = n28497_o[591:296];
  assign n28510_o = n28497_o[592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28511_o = n28503_o ? 1'b0 : n28510_o;
  assign n28512_o = n28497_o[888:593];
  assign n28513_o = n28497_o[889];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28514_o = n28504_o ? 1'b0 : n28513_o;
  assign n28515_o = n28497_o[1185:890];
  assign n28516_o = n28497_o[1186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28517_o = n28505_o ? 1'b0 : n28516_o;
  assign n28518_o = n28497_o[1187];
  assign n28519_o = {n28518_o, n28517_o, n28515_o, n28514_o, n28512_o, n28511_o, n28509_o, n28508_o, n28506_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:46  */
  assign n28520_o = r[425:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n28521_o = r[722:426];
  assign n28522_o = r[1019:723];
  assign n28523_o = r[1316:1020];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  assign n28524_o = n27626_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  always @*
    case (n28524_o)
      2'b00: n28525_o <= n28520_o;
      2'b01: n28525_o <= n28521_o;
      2'b10: n28525_o <= n28522_o;
      2'b11: n28525_o <= n28523_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:77  */
  assign n28526_o = n27669_o[425:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  assign n28527_o = n27669_o[722:426];
  assign n28528_o = n27669_o[1019:723];
  assign n28529_o = n27669_o[1316:1020];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n28530_o = n27665_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  always @*
    case (n28530_o)
      2'b00: n28531_o <= n28526_o;
      2'b01: n28531_o <= n28527_o;
      2'b10: n28531_o <= n28528_o;
      2'b11: n28531_o <= n28529_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:47  */
  assign n28532_o = r[425:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n28533_o = r[722:426];
  assign n28534_o = r[1019:723];
  assign n28535_o = r[1316:1020];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  assign n28536_o = n27692_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  always @*
    case (n28536_o)
      2'b00: n28537_o <= n28532_o;
      2'b01: n28537_o <= n28533_o;
      2'b10: n28537_o <= n28534_o;
      2'b11: n28537_o <= n28535_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28538_o = n27686_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28539_o = ~n28538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28540_o = n27686_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28541_o = ~n28540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28542_o = n28539_o & n28541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28543_o = n28539_o & n28540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28544_o = n28538_o & n28541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28545_o = n28538_o & n28540_o;
  assign n28546_o = n27455_o[255:0];
  assign n28547_o = n27455_o[294:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28548_o = n28542_o & n27684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28549_o = n28548_o ? n27689_o : n28547_o;
  assign n28550_o = n27455_o[552:295];
  assign n28551_o = n27455_o[591:553];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28552_o = n28543_o & n27684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28553_o = n28552_o ? n27689_o : n28551_o;
  assign n28554_o = n27455_o[849:592];
  assign n28555_o = n27455_o[888:850];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28556_o = n28544_o & n27684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28557_o = n28556_o ? n27689_o : n28555_o;
  assign n28558_o = n27455_o[1146:889];
  assign n28559_o = n27455_o[1185:1147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28560_o = n28545_o & n27684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28561_o = n28560_o ? n27689_o : n28559_o;
  assign n28562_o = n27455_o[1187:1186];
  assign n28563_o = {n28562_o, n28561_o, n28558_o, n28557_o, n28554_o, n28553_o, n28550_o, n28549_o, n28546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:46  */
  assign n28564_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n28565_o = cfg_i[85:43];
  assign n28566_o = cfg_i[128:86];
  assign n28567_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:41  */
  assign n28568_o = n27816_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:41  */
  always @*
    case (n28568_o)
      2'b00: n28569_o <= n28564_o;
      2'b01: n28569_o <= n28565_o;
      2'b10: n28569_o <= n28566_o;
      2'b11: n28569_o <= n28567_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28570_o = n27886_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28571_o = ~n28570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28572_o = n27886_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28573_o = ~n28572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28574_o = n28571_o & n28573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28575_o = n28571_o & n28572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28576_o = n28570_o & n28573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28577_o = n28570_o & n28572_o;
  assign n28578_o = n27455_o[295:0];
  assign n28579_o = n27455_o[296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28580_o = n28574_o ? 1'b0 : n28579_o;
  assign n28581_o = n27455_o[592:297];
  assign n28582_o = n27455_o[593];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28583_o = n28575_o ? 1'b0 : n28582_o;
  assign n28584_o = n27455_o[889:594];
  assign n28585_o = n27455_o[890];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28586_o = n28576_o ? 1'b0 : n28585_o;
  assign n28587_o = n27455_o[1186:891];
  assign n28588_o = n27455_o[1187];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n28589_o = n28577_o ? 1'b0 : n28588_o;
  assign n28590_o = {n28589_o, n28587_o, n28586_o, n28584_o, n28583_o, n28581_o, n28580_o, n28578_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28591_o = n27891_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28592_o = ~n28591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28593_o = n27891_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28594_o = ~n28593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28595_o = n28592_o & n28594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28596_o = n28592_o & n28593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28597_o = n28591_o & n28594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28598_o = n28591_o & n28593_o;
  assign n28599_o = n28590_o[294:0];
  assign n28600_o = n28590_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28601_o = n28595_o ? 1'b0 : n28600_o;
  assign n28602_o = n28590_o[591:296];
  assign n28603_o = n28590_o[592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28604_o = n28596_o ? 1'b0 : n28603_o;
  assign n28605_o = n28590_o[888:593];
  assign n28606_o = n28590_o[889];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28607_o = n28597_o ? 1'b0 : n28606_o;
  assign n28608_o = n28590_o[1185:890];
  assign n28609_o = n28590_o[1186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n28610_o = n28598_o ? 1'b0 : n28609_o;
  assign n28611_o = n28590_o[1187];
  assign n28612_o = {n28611_o, n28610_o, n28608_o, n28607_o, n28605_o, n28604_o, n28602_o, n28601_o, n28599_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28613_o = n27930_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28614_o = ~n28613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28615_o = n27930_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28616_o = ~n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28617_o = n28614_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28618_o = n28614_o & n28615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28619_o = n28613_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28620_o = n28613_o & n28615_o;
  assign n28621_o = n27455_o[295:0];
  assign n28622_o = n27455_o[296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28623_o = n28617_o ? 1'b0 : n28622_o;
  assign n28624_o = n27455_o[592:297];
  assign n28625_o = n27455_o[593];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28626_o = n28618_o ? 1'b0 : n28625_o;
  assign n28627_o = n27455_o[889:594];
  assign n28628_o = n27455_o[890];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28629_o = n28619_o ? 1'b0 : n28628_o;
  assign n28630_o = n27455_o[1186:891];
  assign n28631_o = n27455_o[1187];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n28632_o = n28620_o ? 1'b0 : n28631_o;
  assign n28633_o = {n28632_o, n28630_o, n28629_o, n28627_o, n28626_o, n28624_o, n28623_o, n28621_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28634_o = n27935_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28635_o = ~n28634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28636_o = n27935_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28637_o = ~n28636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28638_o = n28635_o & n28637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28639_o = n28635_o & n28636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28640_o = n28634_o & n28637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28641_o = n28634_o & n28636_o;
  assign n28642_o = n28633_o[294:0];
  assign n28643_o = n28633_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28644_o = n28638_o ? 1'b0 : n28643_o;
  assign n28645_o = n28633_o[591:296];
  assign n28646_o = n28633_o[592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28647_o = n28639_o ? 1'b0 : n28646_o;
  assign n28648_o = n28633_o[888:593];
  assign n28649_o = n28633_o[889];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28650_o = n28640_o ? 1'b0 : n28649_o;
  assign n28651_o = n28633_o[1185:890];
  assign n28652_o = n28633_o[1186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28653_o = n28641_o ? 1'b0 : n28652_o;
  assign n28654_o = n28633_o[1187];
  assign n28655_o = {n28654_o, n28653_o, n28651_o, n28650_o, n28648_o, n28647_o, n28645_o, n28644_o, n28642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:42  */
  assign n28656_o = n28001_o[160:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n28657_o = n28001_o[192:161];
  assign n28658_o = n28001_o[224:193];
  assign n28659_o = n28001_o[256:225];
  assign n28660_o = n28001_o[288:257];
  assign n28661_o = n28001_o[320:289];
  assign n28662_o = n28001_o[352:321];
  assign n28663_o = n28001_o[384:353];
  assign n28664_o = n28001_o[457:426];
  assign n28665_o = n28001_o[489:458];
  assign n28666_o = n28001_o[521:490];
  assign n28667_o = n28001_o[553:522];
  assign n28668_o = n28001_o[585:554];
  assign n28669_o = n28001_o[617:586];
  assign n28670_o = n28001_o[649:618];
  assign n28671_o = n28001_o[681:650];
  assign n28672_o = n28001_o[754:723];
  assign n28673_o = n28001_o[786:755];
  assign n28674_o = n28001_o[818:787];
  assign n28675_o = n28001_o[850:819];
  assign n28676_o = n28001_o[882:851];
  assign n28677_o = n28001_o[914:883];
  assign n28678_o = n28001_o[946:915];
  assign n28679_o = n28001_o[978:947];
  assign n28680_o = n28001_o[1051:1020];
  assign n28681_o = n28001_o[1083:1052];
  assign n28682_o = n28001_o[1115:1084];
  assign n28683_o = n28001_o[1147:1116];
  assign n28684_o = n28001_o[1179:1148];
  assign n28685_o = n28001_o[1211:1180];
  assign n28686_o = n28001_o[1243:1212];
  assign n28687_o = n28001_o[1275:1244];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28688_o = {n27990_o, n27998_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28689_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28689_o)
      2'b00: n28690_o <= n28656_o;
      2'b01: n28690_o <= n28657_o;
      2'b10: n28690_o <= n28658_o;
      2'b11: n28690_o <= n28659_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28691_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28691_o)
      2'b00: n28692_o <= n28660_o;
      2'b01: n28692_o <= n28661_o;
      2'b10: n28692_o <= n28662_o;
      2'b11: n28692_o <= n28663_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28693_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28693_o)
      2'b00: n28694_o <= n28664_o;
      2'b01: n28694_o <= n28665_o;
      2'b10: n28694_o <= n28666_o;
      2'b11: n28694_o <= n28667_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28695_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28695_o)
      2'b00: n28696_o <= n28668_o;
      2'b01: n28696_o <= n28669_o;
      2'b10: n28696_o <= n28670_o;
      2'b11: n28696_o <= n28671_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28697_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28697_o)
      2'b00: n28698_o <= n28672_o;
      2'b01: n28698_o <= n28673_o;
      2'b10: n28698_o <= n28674_o;
      2'b11: n28698_o <= n28675_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28699_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28699_o)
      2'b00: n28700_o <= n28676_o;
      2'b01: n28700_o <= n28677_o;
      2'b10: n28700_o <= n28678_o;
      2'b11: n28700_o <= n28679_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28701_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28701_o)
      2'b00: n28702_o <= n28680_o;
      2'b01: n28702_o <= n28681_o;
      2'b10: n28702_o <= n28682_o;
      2'b11: n28702_o <= n28683_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28703_o = n28688_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28703_o)
      2'b00: n28704_o <= n28684_o;
      2'b01: n28704_o <= n28685_o;
      2'b10: n28704_o <= n28686_o;
      2'b11: n28704_o <= n28687_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28705_o = n28688_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28705_o)
      2'b00: n28706_o <= n28690_o;
      2'b01: n28706_o <= n28692_o;
      2'b10: n28706_o <= n28694_o;
      2'b11: n28706_o <= n28696_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28707_o = n28688_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n28707_o)
      2'b00: n28708_o <= n28698_o;
      2'b01: n28708_o <= n28700_o;
      2'b10: n28708_o <= n28702_o;
      2'b11: n28708_o <= n28704_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28709_o = n28688_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28710_o = n28709_o ? n28708_o : n28706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:66  */
  assign n28711_o = n28015_o[160:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:42  */
  assign n28712_o = n28015_o[192:161];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n28713_o = n28015_o[224:193];
  assign n28714_o = n28015_o[256:225];
  assign n28715_o = n28015_o[288:257];
  assign n28716_o = n28015_o[320:289];
  assign n28717_o = n28015_o[352:321];
  assign n28718_o = n28015_o[384:353];
  assign n28719_o = n28015_o[457:426];
  assign n28720_o = n28015_o[489:458];
  assign n28721_o = n28015_o[521:490];
  assign n28722_o = n28015_o[553:522];
  assign n28723_o = n28015_o[585:554];
  assign n28724_o = n28015_o[617:586];
  assign n28725_o = n28015_o[649:618];
  assign n28726_o = n28015_o[681:650];
  assign n28727_o = n28015_o[754:723];
  assign n28728_o = n28015_o[786:755];
  assign n28729_o = n28015_o[818:787];
  assign n28730_o = n28015_o[850:819];
  assign n28731_o = n28015_o[882:851];
  assign n28732_o = n28015_o[914:883];
  assign n28733_o = n28015_o[946:915];
  assign n28734_o = n28015_o[978:947];
  assign n28735_o = n28015_o[1051:1020];
  assign n28736_o = n28015_o[1083:1052];
  assign n28737_o = n28015_o[1115:1084];
  assign n28738_o = n28015_o[1147:1116];
  assign n28739_o = n28015_o[1179:1148];
  assign n28740_o = n28015_o[1211:1180];
  assign n28741_o = n28015_o[1243:1212];
  assign n28742_o = n28015_o[1275:1244];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28743_o = {n28004_o, n28012_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28744_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28744_o)
      2'b00: n28745_o <= n28711_o;
      2'b01: n28745_o <= n28712_o;
      2'b10: n28745_o <= n28713_o;
      2'b11: n28745_o <= n28714_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28746_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28746_o)
      2'b00: n28747_o <= n28715_o;
      2'b01: n28747_o <= n28716_o;
      2'b10: n28747_o <= n28717_o;
      2'b11: n28747_o <= n28718_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28748_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28748_o)
      2'b00: n28749_o <= n28719_o;
      2'b01: n28749_o <= n28720_o;
      2'b10: n28749_o <= n28721_o;
      2'b11: n28749_o <= n28722_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28750_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28750_o)
      2'b00: n28751_o <= n28723_o;
      2'b01: n28751_o <= n28724_o;
      2'b10: n28751_o <= n28725_o;
      2'b11: n28751_o <= n28726_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28752_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28752_o)
      2'b00: n28753_o <= n28727_o;
      2'b01: n28753_o <= n28728_o;
      2'b10: n28753_o <= n28729_o;
      2'b11: n28753_o <= n28730_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28754_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28754_o)
      2'b00: n28755_o <= n28731_o;
      2'b01: n28755_o <= n28732_o;
      2'b10: n28755_o <= n28733_o;
      2'b11: n28755_o <= n28734_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28756_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28756_o)
      2'b00: n28757_o <= n28735_o;
      2'b01: n28757_o <= n28736_o;
      2'b10: n28757_o <= n28737_o;
      2'b11: n28757_o <= n28738_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28758_o = n28743_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28758_o)
      2'b00: n28759_o <= n28739_o;
      2'b01: n28759_o <= n28740_o;
      2'b10: n28759_o <= n28741_o;
      2'b11: n28759_o <= n28742_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28760_o = n28743_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28760_o)
      2'b00: n28761_o <= n28745_o;
      2'b01: n28761_o <= n28747_o;
      2'b10: n28761_o <= n28749_o;
      2'b11: n28761_o <= n28751_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28762_o = n28743_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n28762_o)
      2'b00: n28763_o <= n28753_o;
      2'b01: n28763_o <= n28755_o;
      2'b10: n28763_o <= n28757_o;
      2'b11: n28763_o <= n28759_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28764_o = n28743_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28765_o = n28764_o ? n28763_o : n28761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:66  */
  assign n28766_o = cfg_i[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:42  */
  assign n28767_o = cfg_i[85:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n28768_o = cfg_i[128:86];
  assign n28769_o = cfg_i[171:129];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:70  */
  assign n28770_o = n28022_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:70  */
  always @*
    case (n28770_o)
      2'b00: n28771_o <= n28766_o;
      2'b01: n28771_o <= n28767_o;
      2'b10: n28771_o <= n28768_o;
      2'b11: n28771_o <= n28769_o;
    endcase
endmodule

module hibi_mem_trigger_4
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [3:0] trigger_i,
   input  [3:0] mask_i,
   output trigger_o,
   output start_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [1:0] n26625_o;
  wire n26628_o;
  wire n26629_o;
  wire n26630_o;
  wire n26631_o;
  wire n26633_o;
  wire n26634_o;
  wire n26635_o;
  wire n26636_o;
  wire n26638_o;
  wire n26639_o;
  wire n26640_o;
  wire n26641_o;
  wire n26642_o;
  wire n26643_o;
  wire n26644_o;
  wire n26645_o;
  wire [7:0] n26646_o;
  wire [3:0] n26647_o;
  wire n26648_o;
  wire n26651_o;
  wire [1:0] n26653_o;
  wire [2:0] n26657_o;
  wire [1:0] n26658_o;
  wire [1:0] n26659_o;
  wire n26660_o;
  wire n26661_o;
  wire [2:0] n26662_o;
  wire [2:0] n26663_o;
  wire [2:0] n26664_o;
  wire n26666_o;
  wire [2:0] n26669_o;
  wire [2:0] n26670_o;
  wire [2:0] n26671_o;
  wire n26673_o;
  wire [1:0] n26675_o;
  wire n26677_o;
  wire n26678_o;
  wire [4:0] n26682_o;
  wire [1:0] n26683_o;
  wire [4:0] n26684_o;
  wire [4:0] n26685_o;
  wire n26687_o;
  wire [3:0] n26688_o;
  wire [1:0] n26689_o;
  wire [1:0] n26690_o;
  reg [1:0] n26691_o;
  wire n26692_o;
  wire n26693_o;
  reg n26694_o;
  wire [4:0] n26695_o;
  reg [4:0] n26696_o;
  wire n26697_o;
  wire n26698_o;
  wire [7:0] n26699_o;
  wire n26703_o;
  wire [7:0] n26706_o;
  wire [7:0] n26712_o;
  reg [7:0] n26713_q;
  assign trigger_o = n26697_o;
  assign start_o = n26698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:61:10  */
  assign r = n26713_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:61:13  */
  assign rin = n26699_o; // (signal)
  assign n26625_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n26628_o = trigger_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n26629_o = mask_i[3];
  assign n26630_o = r[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n26631_o = n26628_o ? n26629_o : n26630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n26633_o = trigger_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n26634_o = mask_i[2];
  assign n26635_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n26636_o = n26633_o ? n26634_o : n26635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n26638_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n26639_o = mask_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:669:3  */
  assign n26640_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n26641_o = n26638_o ? n26639_o : n26640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  assign n26642_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n26643_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n26644_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n26645_o = n26643_o ? n26644_o : n26642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:587:3  */
  assign n26646_o = {1'b0, n26631_o, n26636_o, n26641_o, n26645_o, 1'b0, n26625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:10  */
  assign n26647_o = n26646_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:17  */
  assign n26648_o = n26647_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:5  */
  assign n26651_o = n26648_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:18  */
  assign n26653_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  assign n26657_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:435:3  */
  assign n26658_o = n26657_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:98:27  */
  assign n26659_o = n26651_o ? n26658_o : 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  assign n26660_o = n26657_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:98:27  */
  assign n26661_o = n26651_o ? n26660_o : 1'b0;
  assign n26662_o = {n26661_o, n26659_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  assign n26663_o = {1'b0, n26625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:97:25  */
  assign n26664_o = start_i ? n26662_o : n26663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:97:7  */
  assign n26666_o = n26653_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  assign n26669_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:283:3  */
  assign n26670_o = {1'b0, n26625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:106:25  */
  assign n26671_o = n26651_o ? n26669_o : n26670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:106:7  */
  assign n26673_o = n26653_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:111:25  */
  assign n26675_o = busy_i ? 2'b11 : n26625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:111:7  */
  assign n26677_o = n26653_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:35  */
  assign n26678_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:131:3  */
  assign n26682_o = {1'b1, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:25  */
  assign n26683_o = n26678_o ? 2'b00 : n26625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  assign n26684_o = {1'b0, n26631_o, n26636_o, n26641_o, n26645_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:25  */
  assign n26685_o = n26678_o ? n26682_o : n26684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:7  */
  assign n26687_o = n26653_o == 2'b11;
  assign n26688_o = {n26687_o, n26677_o, n26673_o, n26666_o};
  assign n26689_o = n26664_o[1:0];
  assign n26690_o = n26671_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n26688_o)
      4'b1000: n26691_o <= n26683_o;
      4'b0100: n26691_o <= n26675_o;
      4'b0010: n26691_o <= n26690_o;
      4'b0001: n26691_o <= n26689_o;
    endcase
  assign n26692_o = n26664_o[2];
  assign n26693_o = n26671_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n26688_o)
      4'b1000: n26694_o <= 1'b0;
      4'b0100: n26694_o <= 1'b0;
      4'b0010: n26694_o <= n26693_o;
      4'b0001: n26694_o <= n26692_o;
    endcase
  assign n26695_o = {1'b0, n26631_o, n26636_o, n26641_o, n26645_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n26688_o)
      4'b1000: n26696_o <= n26685_o;
      4'b0100: n26696_o <= n26695_o;
      4'b0010: n26696_o <= n26695_o;
      4'b0001: n26696_o <= n26695_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:127:20  */
  assign n26697_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:128:20  */
  assign n26698_o = r[2];
  assign n26699_o = {n26696_o, n26694_o, n26691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:138:18  */
  assign n26703_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:142:9  */
  assign n26706_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  assign n26712_o = en_i ? n26706_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n26703_o)
    if (n26703_o)
      n26713_q <= 8'b00000000;
    else
      n26713_q <= n26712_o;
endmodule

module hibi_mem_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gif_req_i_addr,
   input  [21:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [3:0] logic2reg_i_hibi_dma_status,
   output [21:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [5:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [11:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [11:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [18:0] reg2logic_o_hibi_dma_cfg2,
   output [11:0] reg2logic_o_hibi_dma_mem_addr2,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr2,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask2,
   output [18:0] reg2logic_o_hibi_dma_cfg3,
   output [11:0] reg2logic_o_hibi_dma_mem_addr3,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr3,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask3);
  wire [28:0] n25749_o;
  wire [21:0] n25751_o;
  wire n25752_o;
  wire [2:0] n25754_o;
  wire [1:0] n25755_o;
  wire [5:0] n25756_o;
  wire [18:0] n25757_o;
  wire [11:0] n25758_o;
  wire [17:0] n25759_o;
  wire [5:0] n25760_o;
  wire [18:0] n25761_o;
  wire [11:0] n25762_o;
  wire [17:0] n25763_o;
  wire [5:0] n25764_o;
  wire [18:0] n25765_o;
  wire [11:0] n25766_o;
  wire [17:0] n25767_o;
  wire [5:0] n25768_o;
  wire [18:0] n25769_o;
  wire [11:0] n25770_o;
  wire [17:0] n25771_o;
  wire [5:0] n25772_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [9:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [3:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [9:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [3:0] hibi_dma_trigger_mask1;
  wire [16:0] hibi_dma_cfg2;
  wire [9:0] hibi_dma_mem_addr2;
  wire [15:0] hibi_dma_hibi_addr2;
  wire [3:0] hibi_dma_trigger_mask2;
  wire [16:0] hibi_dma_cfg3;
  wire [9:0] hibi_dma_mem_addr3;
  wire [15:0] hibi_dma_hibi_addr3;
  wire [3:0] hibi_dma_trigger_mask3;
  wire n25774_o;
  wire [4:0] n25776_o;
  wire n25778_o;
  wire n25779_o;
  wire n25780_o;
  wire n25781_o;
  wire n25787_o;
  reg n25788_q;
  wire n25789_o;
  wire [4:0] n25790_o;
  wire n25792_o;
  wire n25793_o;
  wire n25795_o;
  wire [4:0] n25796_o;
  wire n25798_o;
  wire n25799_o;
  wire n25801_o;
  wire [4:0] n25802_o;
  wire n25804_o;
  wire n25805_o;
  wire n25807_o;
  wire [4:0] n25808_o;
  wire n25810_o;
  wire n25811_o;
  wire n25813_o;
  wire [4:0] n25814_o;
  wire n25816_o;
  wire n25817_o;
  wire n25819_o;
  wire [4:0] n25820_o;
  wire n25822_o;
  wire n25823_o;
  wire n25825_o;
  wire n25826_o;
  wire n25827_o;
  wire n25828_o;
  wire n25830_o;
  wire [4:0] n25832_o;
  wire n25834_o;
  wire n25835_o;
  wire n25836_o;
  wire [9:0] n25837_o;
  wire n25838_o;
  wire [4:0] n25839_o;
  wire n25840_o;
  wire [16:0] n25841_o;
  wire [16:0] n25847_o;
  reg [16:0] n25848_q;
  wire n25849_o;
  wire [4:0] n25850_o;
  wire n25852_o;
  wire n25853_o;
  wire n25855_o;
  wire [4:0] n25856_o;
  wire n25858_o;
  wire n25859_o;
  wire n25862_o;
  wire [4:0] n25864_o;
  wire n25866_o;
  wire n25867_o;
  wire n25868_o;
  wire [9:0] n25869_o;
  wire [9:0] n25875_o;
  reg [9:0] n25876_q;
  wire n25877_o;
  wire [4:0] n25878_o;
  wire n25880_o;
  wire n25881_o;
  wire n25883_o;
  wire [4:0] n25884_o;
  wire n25886_o;
  wire n25887_o;
  wire n25890_o;
  wire [4:0] n25892_o;
  wire n25894_o;
  wire n25895_o;
  wire n25896_o;
  wire [15:0] n25897_o;
  wire [15:0] n25903_o;
  reg [15:0] n25904_q;
  wire n25905_o;
  wire [4:0] n25906_o;
  wire n25908_o;
  wire n25909_o;
  wire n25911_o;
  wire [4:0] n25912_o;
  wire n25914_o;
  wire n25915_o;
  wire n25918_o;
  wire [4:0] n25920_o;
  wire n25922_o;
  wire n25923_o;
  wire n25924_o;
  wire [3:0] n25925_o;
  wire [3:0] n25931_o;
  reg [3:0] n25932_q;
  wire n25933_o;
  wire [4:0] n25934_o;
  wire n25936_o;
  wire n25937_o;
  wire n25939_o;
  wire [4:0] n25940_o;
  wire n25942_o;
  wire n25943_o;
  wire n25946_o;
  wire [4:0] n25948_o;
  wire n25950_o;
  wire n25951_o;
  wire n25952_o;
  wire [9:0] n25953_o;
  wire n25954_o;
  wire [4:0] n25955_o;
  wire n25956_o;
  wire [16:0] n25957_o;
  wire [16:0] n25963_o;
  reg [16:0] n25964_q;
  wire n25965_o;
  wire [4:0] n25966_o;
  wire n25968_o;
  wire n25969_o;
  wire n25971_o;
  wire [4:0] n25972_o;
  wire n25974_o;
  wire n25975_o;
  wire n25978_o;
  wire [4:0] n25980_o;
  wire n25982_o;
  wire n25983_o;
  wire n25984_o;
  wire [9:0] n25985_o;
  wire [9:0] n25991_o;
  reg [9:0] n25992_q;
  wire n25993_o;
  wire [4:0] n25994_o;
  wire n25996_o;
  wire n25997_o;
  wire n25999_o;
  wire [4:0] n26000_o;
  wire n26002_o;
  wire n26003_o;
  wire n26006_o;
  wire [4:0] n26008_o;
  wire n26010_o;
  wire n26011_o;
  wire n26012_o;
  wire [15:0] n26013_o;
  wire [15:0] n26019_o;
  reg [15:0] n26020_q;
  wire n26021_o;
  wire [4:0] n26022_o;
  wire n26024_o;
  wire n26025_o;
  wire n26027_o;
  wire [4:0] n26028_o;
  wire n26030_o;
  wire n26031_o;
  wire n26034_o;
  wire [4:0] n26036_o;
  wire n26038_o;
  wire n26039_o;
  wire n26040_o;
  wire [3:0] n26041_o;
  wire [3:0] n26047_o;
  reg [3:0] n26048_q;
  wire n26049_o;
  wire [4:0] n26050_o;
  wire n26052_o;
  wire n26053_o;
  wire n26055_o;
  wire [4:0] n26056_o;
  wire n26058_o;
  wire n26059_o;
  wire n26062_o;
  wire [4:0] n26064_o;
  wire n26066_o;
  wire n26067_o;
  wire n26068_o;
  wire [9:0] n26069_o;
  wire n26070_o;
  wire [4:0] n26071_o;
  wire n26072_o;
  wire [16:0] n26073_o;
  wire [16:0] n26079_o;
  reg [16:0] n26080_q;
  wire n26081_o;
  wire [4:0] n26082_o;
  wire n26084_o;
  wire n26085_o;
  wire n26087_o;
  wire [4:0] n26088_o;
  wire n26090_o;
  wire n26091_o;
  wire n26094_o;
  wire [4:0] n26096_o;
  wire n26098_o;
  wire n26099_o;
  wire n26100_o;
  wire [9:0] n26101_o;
  wire [9:0] n26107_o;
  reg [9:0] n26108_q;
  wire n26109_o;
  wire [4:0] n26110_o;
  wire n26112_o;
  wire n26113_o;
  wire n26115_o;
  wire [4:0] n26116_o;
  wire n26118_o;
  wire n26119_o;
  wire n26122_o;
  wire [4:0] n26124_o;
  wire n26126_o;
  wire n26127_o;
  wire n26128_o;
  wire [15:0] n26129_o;
  wire [15:0] n26135_o;
  reg [15:0] n26136_q;
  wire n26137_o;
  wire [4:0] n26138_o;
  wire n26140_o;
  wire n26141_o;
  wire n26143_o;
  wire [4:0] n26144_o;
  wire n26146_o;
  wire n26147_o;
  wire n26150_o;
  wire [4:0] n26152_o;
  wire n26154_o;
  wire n26155_o;
  wire n26156_o;
  wire [3:0] n26157_o;
  wire [3:0] n26163_o;
  reg [3:0] n26164_q;
  wire n26165_o;
  wire [4:0] n26166_o;
  wire n26168_o;
  wire n26169_o;
  wire n26171_o;
  wire [4:0] n26172_o;
  wire n26174_o;
  wire n26175_o;
  wire n26178_o;
  wire [4:0] n26180_o;
  wire n26182_o;
  wire n26183_o;
  wire n26184_o;
  wire [9:0] n26185_o;
  wire n26186_o;
  wire [4:0] n26187_o;
  wire n26188_o;
  wire [16:0] n26189_o;
  wire [16:0] n26195_o;
  reg [16:0] n26196_q;
  wire n26197_o;
  wire [4:0] n26198_o;
  wire n26200_o;
  wire n26201_o;
  wire n26203_o;
  wire [4:0] n26204_o;
  wire n26206_o;
  wire n26207_o;
  wire n26210_o;
  wire [4:0] n26212_o;
  wire n26214_o;
  wire n26215_o;
  wire n26216_o;
  wire [9:0] n26217_o;
  wire [9:0] n26223_o;
  reg [9:0] n26224_q;
  wire n26225_o;
  wire [4:0] n26226_o;
  wire n26228_o;
  wire n26229_o;
  wire n26231_o;
  wire [4:0] n26232_o;
  wire n26234_o;
  wire n26235_o;
  wire n26238_o;
  wire [4:0] n26240_o;
  wire n26242_o;
  wire n26243_o;
  wire n26244_o;
  wire [15:0] n26245_o;
  wire [15:0] n26251_o;
  reg [15:0] n26252_q;
  wire n26253_o;
  wire [4:0] n26254_o;
  wire n26256_o;
  wire n26257_o;
  wire n26259_o;
  wire [4:0] n26260_o;
  wire n26262_o;
  wire n26263_o;
  wire n26266_o;
  wire [4:0] n26268_o;
  wire n26270_o;
  wire n26271_o;
  wire n26272_o;
  wire [3:0] n26273_o;
  wire [3:0] n26279_o;
  reg [3:0] n26280_q;
  wire n26281_o;
  wire [4:0] n26282_o;
  wire n26284_o;
  wire n26285_o;
  wire n26287_o;
  wire [4:0] n26288_o;
  wire n26290_o;
  wire n26291_o;
  wire n26294_o;
  wire n26298_o;
  wire n26299_o;
  wire n26300_o;
  wire n26301_o;
  wire [4:0] n26302_o;
  localparam [21:0] n26303_o = 22'b0000000000000000000000;
  wire n26304_o;
  wire [20:0] n26305_o;
  wire n26307_o;
  localparam [21:0] n26308_o = 22'b0000000000000000000000;
  wire [3:0] n26309_o;
  wire [3:0] n26310_o;
  wire n26311_o;
  wire [3:0] n26313_o;
  wire [3:0] n26314_o;
  wire n26315_o;
  wire [3:0] n26317_o;
  wire [3:0] n26318_o;
  wire n26319_o;
  wire [3:0] n26321_o;
  wire [3:0] n26322_o;
  wire n26323_o;
  wire [17:0] n26324_o;
  wire n26326_o;
  localparam [21:0] n26327_o = 22'b0000000000000000000000;
  wire [17:0] n26335_o;
  wire n26337_o;
  localparam [21:0] n26338_o = 22'b0000000000000000000000;
  wire [9:0] n26339_o;
  wire n26341_o;
  wire [4:0] n26343_o;
  wire [4:0] n26344_o;
  wire n26346_o;
  wire n26348_o;
  localparam [21:0] n26349_o = 22'b0000000000000000000000;
  wire [9:0] n26350_o;
  wire [11:0] n26351_o;
  wire n26353_o;
  localparam [21:0] n26354_o = 22'b0000000000000000000000;
  wire [15:0] n26355_o;
  wire [5:0] n26356_o;
  wire n26358_o;
  localparam [21:0] n26359_o = 22'b0000000000000000000000;
  wire [3:0] n26360_o;
  wire [17:0] n26361_o;
  wire n26363_o;
  localparam [21:0] n26364_o = 22'b0000000000000000000000;
  wire [9:0] n26365_o;
  wire n26367_o;
  wire [4:0] n26369_o;
  wire [4:0] n26370_o;
  wire n26372_o;
  wire n26374_o;
  localparam [21:0] n26375_o = 22'b0000000000000000000000;
  wire [9:0] n26376_o;
  wire [11:0] n26377_o;
  wire n26379_o;
  localparam [21:0] n26380_o = 22'b0000000000000000000000;
  wire [15:0] n26381_o;
  wire [5:0] n26382_o;
  wire n26384_o;
  localparam [21:0] n26385_o = 22'b0000000000000000000000;
  wire [3:0] n26386_o;
  wire [17:0] n26387_o;
  wire n26389_o;
  localparam [21:0] n26390_o = 22'b0000000000000000000000;
  wire [9:0] n26391_o;
  wire n26393_o;
  wire [4:0] n26395_o;
  wire [4:0] n26396_o;
  wire n26398_o;
  wire n26400_o;
  localparam [21:0] n26401_o = 22'b0000000000000000000000;
  wire [9:0] n26402_o;
  wire [11:0] n26403_o;
  wire n26405_o;
  localparam [21:0] n26406_o = 22'b0000000000000000000000;
  wire [15:0] n26407_o;
  wire [5:0] n26408_o;
  wire n26410_o;
  localparam [21:0] n26411_o = 22'b0000000000000000000000;
  wire [3:0] n26412_o;
  wire [17:0] n26413_o;
  wire n26415_o;
  localparam [21:0] n26416_o = 22'b0000000000000000000000;
  wire [9:0] n26417_o;
  wire n26419_o;
  wire [4:0] n26421_o;
  wire [4:0] n26422_o;
  wire n26424_o;
  wire n26426_o;
  localparam [21:0] n26427_o = 22'b0000000000000000000000;
  wire [9:0] n26428_o;
  wire [11:0] n26429_o;
  wire n26431_o;
  localparam [21:0] n26432_o = 22'b0000000000000000000000;
  wire [15:0] n26433_o;
  wire [5:0] n26434_o;
  wire n26436_o;
  localparam [21:0] n26437_o = 22'b0000000000000000000000;
  wire [3:0] n26438_o;
  wire [17:0] n26439_o;
  wire n26441_o;
  localparam [21:0] n26442_o = 22'b0000000000000000000000;
  wire [18:0] n26443_o;
  wire n26444_o;
  wire n26445_o;
  wire n26446_o;
  wire n26447_o;
  wire n26448_o;
  wire n26449_o;
  wire n26450_o;
  wire n26451_o;
  wire n26452_o;
  wire n26453_o;
  wire n26454_o;
  wire n26455_o;
  wire n26456_o;
  wire n26457_o;
  wire n26458_o;
  wire n26459_o;
  wire n26460_o;
  reg n26461_o;
  wire n26462_o;
  wire n26463_o;
  wire n26464_o;
  wire n26465_o;
  wire n26466_o;
  wire n26467_o;
  wire n26468_o;
  wire n26469_o;
  wire n26470_o;
  wire n26471_o;
  wire n26472_o;
  wire n26473_o;
  wire n26474_o;
  wire n26475_o;
  wire n26476_o;
  wire n26477_o;
  wire n26478_o;
  wire n26479_o;
  reg n26480_o;
  wire n26481_o;
  wire n26482_o;
  wire n26483_o;
  wire n26484_o;
  wire n26485_o;
  wire n26486_o;
  wire n26487_o;
  wire n26488_o;
  wire n26489_o;
  wire n26490_o;
  wire n26491_o;
  wire n26492_o;
  wire n26493_o;
  wire n26494_o;
  wire n26495_o;
  wire n26496_o;
  wire n26497_o;
  wire n26498_o;
  reg n26499_o;
  wire n26500_o;
  wire n26501_o;
  wire n26502_o;
  wire n26503_o;
  wire n26504_o;
  wire n26505_o;
  wire n26506_o;
  wire n26507_o;
  wire n26508_o;
  wire n26509_o;
  wire n26510_o;
  wire n26511_o;
  wire n26512_o;
  wire n26513_o;
  wire n26514_o;
  wire n26515_o;
  wire n26516_o;
  wire n26517_o;
  reg n26518_o;
  wire [5:0] n26519_o;
  wire [5:0] n26520_o;
  wire [5:0] n26521_o;
  wire [5:0] n26522_o;
  wire [5:0] n26523_o;
  wire [5:0] n26524_o;
  wire [5:0] n26525_o;
  wire [5:0] n26526_o;
  wire [5:0] n26527_o;
  wire [5:0] n26528_o;
  wire [5:0] n26529_o;
  wire [5:0] n26530_o;
  wire [5:0] n26531_o;
  wire [5:0] n26532_o;
  wire [5:0] n26533_o;
  wire [5:0] n26534_o;
  wire [5:0] n26535_o;
  wire [5:0] n26536_o;
  wire [5:0] n26537_o;
  wire [5:0] n26538_o;
  reg [5:0] n26539_o;
  wire [4:0] n26540_o;
  wire [4:0] n26541_o;
  wire [4:0] n26542_o;
  wire [4:0] n26543_o;
  wire [4:0] n26544_o;
  wire [4:0] n26545_o;
  wire [4:0] n26546_o;
  wire [4:0] n26547_o;
  wire [4:0] n26548_o;
  wire [4:0] n26549_o;
  wire [4:0] n26550_o;
  wire [4:0] n26551_o;
  wire [4:0] n26552_o;
  wire [4:0] n26553_o;
  wire [4:0] n26554_o;
  wire [4:0] n26555_o;
  reg [4:0] n26556_o;
  wire n26557_o;
  wire n26558_o;
  wire n26559_o;
  wire n26560_o;
  wire n26561_o;
  wire n26562_o;
  wire n26563_o;
  wire n26564_o;
  wire n26565_o;
  wire n26566_o;
  wire n26567_o;
  wire n26568_o;
  wire n26569_o;
  wire n26570_o;
  wire n26571_o;
  wire n26572_o;
  reg n26573_o;
  wire [4:0] n26574_o;
  wire [4:0] n26575_o;
  wire [4:0] n26576_o;
  wire [4:0] n26577_o;
  wire [4:0] n26578_o;
  wire [4:0] n26579_o;
  wire [4:0] n26580_o;
  wire [4:0] n26581_o;
  wire [4:0] n26582_o;
  wire [4:0] n26583_o;
  wire [4:0] n26584_o;
  wire [4:0] n26585_o;
  wire [4:0] n26586_o;
  wire [4:0] n26587_o;
  wire [4:0] n26588_o;
  wire [4:0] n26589_o;
  reg [4:0] n26590_o;
  wire n26591_o;
  wire n26592_o;
  wire n26593_o;
  wire n26594_o;
  wire n26595_o;
  wire n26596_o;
  wire n26597_o;
  wire n26598_o;
  wire n26599_o;
  wire n26600_o;
  wire n26601_o;
  wire n26602_o;
  wire n26603_o;
  wire n26604_o;
  wire n26605_o;
  wire n26606_o;
  reg n26607_o;
  wire [21:0] n26608_o;
  wire [21:0] n26609_o;
  wire [21:0] n26610_o;
  wire [22:0] n26611_o;
  wire [22:0] n26613_o;
  reg [22:0] n26616_q;
  wire [230:0] n26617_o;
  assign gif_rsp_o_rdata = n25751_o;
  assign gif_rsp_o_ack = n25752_o;
  assign reg2logic_o_hibi_dma_ctrl = n25754_o;
  assign reg2logic_o_hibi_dma_status = n25755_o;
  assign reg2logic_o_hibi_dma_trigger = n25756_o;
  assign reg2logic_o_hibi_dma_cfg0 = n25757_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n25758_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n25759_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n25760_o;
  assign reg2logic_o_hibi_dma_cfg1 = n25761_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n25762_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n25763_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n25764_o;
  assign reg2logic_o_hibi_dma_cfg2 = n25765_o;
  assign reg2logic_o_hibi_dma_mem_addr2 = n25766_o;
  assign reg2logic_o_hibi_dma_hibi_addr2 = n25767_o;
  assign reg2logic_o_hibi_dma_trigger_mask2 = n25768_o;
  assign reg2logic_o_hibi_dma_cfg3 = n25769_o;
  assign reg2logic_o_hibi_dma_mem_addr3 = n25770_o;
  assign reg2logic_o_hibi_dma_hibi_addr3 = n25771_o;
  assign reg2logic_o_hibi_dma_trigger_mask3 = n25772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:38:5  */
  assign n25749_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  assign n25751_o = n26616_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  assign n25752_o = n26616_q[22];
  assign n25754_o = n26617_o[2:0];
  assign n25755_o = n26617_o[4:3];
  assign n25756_o = n26617_o[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:63:3  */
  assign n25757_o = n26617_o[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:66:14  */
  assign n25758_o = n26617_o[41:30];
  assign n25759_o = n26617_o[59:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:65:14  */
  assign n25760_o = n26617_o[65:60];
  assign n25761_o = n26617_o[84:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:64:14  */
  assign n25762_o = n26617_o[96:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:72:3  */
  assign n25763_o = n26617_o[114:97];
  assign n25764_o = n26617_o[120:115];
  assign n25765_o = n26617_o[139:121];
  assign n25766_o = n26617_o[151:140];
  assign n25767_o = n26617_o[169:152];
  assign n25768_o = n26617_o[175:170];
  assign n25769_o = n26617_o[194:176];
  assign n25770_o = n26617_o[206:195];
  assign n25771_o = n26617_o[224:207];
  assign n25772_o = n26617_o[230:225];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n25788_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n25848_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n25876_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n25904_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n25932_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n25964_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n25992_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n26020_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n26048_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:65:10  */
  assign hibi_dma_cfg2 = n26080_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:66:10  */
  assign hibi_dma_mem_addr2 = n26108_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:67:10  */
  assign hibi_dma_hibi_addr2 = n26136_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:68:10  */
  assign hibi_dma_trigger_mask2 = n26164_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:69:10  */
  assign hibi_dma_cfg3 = n26196_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:70:10  */
  assign hibi_dma_mem_addr3 = n26224_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:71:10  */
  assign hibi_dma_hibi_addr3 = n26252_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:72:10  */
  assign hibi_dma_trigger_mask3 = n26280_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:83:18  */
  assign n25774_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:20  */
  assign n25776_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:25  */
  assign n25778_o = n25776_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:73  */
  assign n25779_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:59  */
  assign n25780_o = n25778_o & n25779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:87:44  */
  assign n25781_o = n25749_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  assign n25787_o = n25780_o ? n25781_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  always @(posedge clk_i or posedge n25774_o)
    if (n25774_o)
      n25788_q <= 1'b0;
    else
      n25788_q <= n25787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:47  */
  assign n25789_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:65  */
  assign n25790_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:70  */
  assign n25792_o = n25790_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:50  */
  assign n25793_o = n25792_o ? n25789_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:47  */
  assign n25795_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:65  */
  assign n25796_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:70  */
  assign n25798_o = n25796_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:50  */
  assign n25799_o = n25798_o ? n25795_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:49  */
  assign n25801_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:67  */
  assign n25802_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:72  */
  assign n25804_o = n25802_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:52  */
  assign n25805_o = n25804_o ? n25801_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:49  */
  assign n25807_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:67  */
  assign n25808_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:72  */
  assign n25810_o = n25808_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:52  */
  assign n25811_o = n25810_o ? n25807_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:50  */
  assign n25813_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:68  */
  assign n25814_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:73  */
  assign n25816_o = n25814_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:53  */
  assign n25817_o = n25816_o ? n25813_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:50  */
  assign n25819_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:68  */
  assign n25820_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:73  */
  assign n25822_o = n25820_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:53  */
  assign n25823_o = n25822_o ? n25819_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:123:60  */
  assign n25825_o = n25749_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:124:60  */
  assign n25826_o = n25749_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:125:60  */
  assign n25827_o = n25749_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:126:60  */
  assign n25828_o = n25749_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:136:18  */
  assign n25830_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:20  */
  assign n25832_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:25  */
  assign n25834_o = n25832_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:73  */
  assign n25835_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:59  */
  assign n25836_o = n25834_o & n25835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:140:47  */
  assign n25837_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:141:51  */
  assign n25838_o = n25749_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:142:50  */
  assign n25839_o = n25749_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:143:52  */
  assign n25840_o = n25749_o[26];
  assign n25841_o = {n25840_o, n25839_o, n25838_o, n25837_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:138:5  */
  assign n25847_o = n25836_o ? n25841_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:138:5  */
  always @(posedge clk_i or posedge n25830_o)
    if (n25830_o)
      n25848_q <= 17'b00001010000000000;
    else
      n25848_q <= n25847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:47  */
  assign n25849_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:65  */
  assign n25850_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:70  */
  assign n25852_o = n25850_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:50  */
  assign n25853_o = n25852_o ? n25849_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:47  */
  assign n25855_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:65  */
  assign n25856_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:70  */
  assign n25858_o = n25856_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:50  */
  assign n25859_o = n25858_o ? n25855_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:183:18  */
  assign n25862_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:20  */
  assign n25864_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:25  */
  assign n25866_o = n25864_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:78  */
  assign n25867_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:64  */
  assign n25868_o = n25866_o & n25867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:187:51  */
  assign n25869_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:185:5  */
  assign n25875_o = n25868_o ? n25869_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:185:5  */
  always @(posedge clk_i or posedge n25862_o)
    if (n25862_o)
      n25876_q <= 10'b0000000000;
    else
      n25876_q <= n25875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:52  */
  assign n25877_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:70  */
  assign n25878_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:75  */
  assign n25880_o = n25878_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:55  */
  assign n25881_o = n25880_o ? n25877_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:52  */
  assign n25883_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:70  */
  assign n25884_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:75  */
  assign n25886_o = n25884_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:55  */
  assign n25887_o = n25886_o ? n25883_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:218:18  */
  assign n25890_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:20  */
  assign n25892_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:25  */
  assign n25894_o = n25892_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:79  */
  assign n25895_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:65  */
  assign n25896_o = n25894_o & n25895_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:222:52  */
  assign n25897_o = n25749_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:220:5  */
  assign n25903_o = n25896_o ? n25897_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:220:5  */
  always @(posedge clk_i or posedge n25890_o)
    if (n25890_o)
      n25904_q <= 16'b0000000000000000;
    else
      n25904_q <= n25903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:53  */
  assign n25905_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:71  */
  assign n25906_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:76  */
  assign n25908_o = n25906_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:56  */
  assign n25909_o = n25908_o ? n25905_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:53  */
  assign n25911_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:71  */
  assign n25912_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:76  */
  assign n25914_o = n25912_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:56  */
  assign n25915_o = n25914_o ? n25911_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:253:18  */
  assign n25918_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:20  */
  assign n25920_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:25  */
  assign n25922_o = n25920_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:82  */
  assign n25923_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:68  */
  assign n25924_o = n25922_o & n25923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:257:55  */
  assign n25925_o = n25749_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:255:5  */
  assign n25931_o = n25924_o ? n25925_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:255:5  */
  always @(posedge clk_i or posedge n25918_o)
    if (n25918_o)
      n25932_q <= 4'b0000;
    else
      n25932_q <= n25931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:56  */
  assign n25933_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:74  */
  assign n25934_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:79  */
  assign n25936_o = n25934_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:59  */
  assign n25937_o = n25936_o ? n25933_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:56  */
  assign n25939_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:74  */
  assign n25940_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:79  */
  assign n25942_o = n25940_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:59  */
  assign n25943_o = n25942_o ? n25939_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:288:18  */
  assign n25946_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:20  */
  assign n25948_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:25  */
  assign n25950_o = n25948_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:73  */
  assign n25951_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:59  */
  assign n25952_o = n25950_o & n25951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:292:47  */
  assign n25953_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:293:51  */
  assign n25954_o = n25749_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:294:50  */
  assign n25955_o = n25749_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:295:52  */
  assign n25956_o = n25749_o[26];
  assign n25957_o = {n25956_o, n25955_o, n25954_o, n25953_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  assign n25963_o = n25952_o ? n25957_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  always @(posedge clk_i or posedge n25946_o)
    if (n25946_o)
      n25964_q <= 17'b00001010000000000;
    else
      n25964_q <= n25963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:47  */
  assign n25965_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:65  */
  assign n25966_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:70  */
  assign n25968_o = n25966_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:50  */
  assign n25969_o = n25968_o ? n25965_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:47  */
  assign n25971_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:65  */
  assign n25972_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:70  */
  assign n25974_o = n25972_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:50  */
  assign n25975_o = n25974_o ? n25971_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:335:18  */
  assign n25978_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:20  */
  assign n25980_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:25  */
  assign n25982_o = n25980_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:78  */
  assign n25983_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:64  */
  assign n25984_o = n25982_o & n25983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:339:51  */
  assign n25985_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:337:5  */
  assign n25991_o = n25984_o ? n25985_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:337:5  */
  always @(posedge clk_i or posedge n25978_o)
    if (n25978_o)
      n25992_q <= 10'b0000000000;
    else
      n25992_q <= n25991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:52  */
  assign n25993_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:70  */
  assign n25994_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:75  */
  assign n25996_o = n25994_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:55  */
  assign n25997_o = n25996_o ? n25993_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:52  */
  assign n25999_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:70  */
  assign n26000_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:75  */
  assign n26002_o = n26000_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:55  */
  assign n26003_o = n26002_o ? n25999_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:370:18  */
  assign n26006_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:20  */
  assign n26008_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:25  */
  assign n26010_o = n26008_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:79  */
  assign n26011_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:65  */
  assign n26012_o = n26010_o & n26011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:374:52  */
  assign n26013_o = n25749_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  assign n26019_o = n26012_o ? n26013_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  always @(posedge clk_i or posedge n26006_o)
    if (n26006_o)
      n26020_q <= 16'b0000000000000000;
    else
      n26020_q <= n26019_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:53  */
  assign n26021_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:71  */
  assign n26022_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:76  */
  assign n26024_o = n26022_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:56  */
  assign n26025_o = n26024_o ? n26021_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:53  */
  assign n26027_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:71  */
  assign n26028_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:76  */
  assign n26030_o = n26028_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:56  */
  assign n26031_o = n26030_o ? n26027_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:405:18  */
  assign n26034_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:20  */
  assign n26036_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:25  */
  assign n26038_o = n26036_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:82  */
  assign n26039_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:68  */
  assign n26040_o = n26038_o & n26039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:409:55  */
  assign n26041_o = n25749_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  assign n26047_o = n26040_o ? n26041_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  always @(posedge clk_i or posedge n26034_o)
    if (n26034_o)
      n26048_q <= 4'b0000;
    else
      n26048_q <= n26047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:56  */
  assign n26049_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:74  */
  assign n26050_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:79  */
  assign n26052_o = n26050_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:59  */
  assign n26053_o = n26052_o ? n26049_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:56  */
  assign n26055_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:74  */
  assign n26056_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:79  */
  assign n26058_o = n26056_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:59  */
  assign n26059_o = n26058_o ? n26055_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:440:18  */
  assign n26062_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:20  */
  assign n26064_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:25  */
  assign n26066_o = n26064_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:73  */
  assign n26067_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:59  */
  assign n26068_o = n26066_o & n26067_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:444:47  */
  assign n26069_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:445:51  */
  assign n26070_o = n25749_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:446:50  */
  assign n26071_o = n25749_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:447:52  */
  assign n26072_o = n25749_o[26];
  assign n26073_o = {n26072_o, n26071_o, n26070_o, n26069_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  assign n26079_o = n26068_o ? n26073_o : hibi_dma_cfg2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  always @(posedge clk_i or posedge n26062_o)
    if (n26062_o)
      n26080_q <= 17'b00001010000000000;
    else
      n26080_q <= n26079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:47  */
  assign n26081_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:65  */
  assign n26082_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:70  */
  assign n26084_o = n26082_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:50  */
  assign n26085_o = n26084_o ? n26081_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:47  */
  assign n26087_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:65  */
  assign n26088_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:70  */
  assign n26090_o = n26088_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:50  */
  assign n26091_o = n26090_o ? n26087_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:487:18  */
  assign n26094_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:20  */
  assign n26096_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:25  */
  assign n26098_o = n26096_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:78  */
  assign n26099_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:64  */
  assign n26100_o = n26098_o & n26099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:491:51  */
  assign n26101_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:489:5  */
  assign n26107_o = n26100_o ? n26101_o : hibi_dma_mem_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:489:5  */
  always @(posedge clk_i or posedge n26094_o)
    if (n26094_o)
      n26108_q <= 10'b0000000000;
    else
      n26108_q <= n26107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:52  */
  assign n26109_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:70  */
  assign n26110_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:75  */
  assign n26112_o = n26110_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:55  */
  assign n26113_o = n26112_o ? n26109_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:52  */
  assign n26115_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:70  */
  assign n26116_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:75  */
  assign n26118_o = n26116_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:55  */
  assign n26119_o = n26118_o ? n26115_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:522:18  */
  assign n26122_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:20  */
  assign n26124_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:25  */
  assign n26126_o = n26124_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:79  */
  assign n26127_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:65  */
  assign n26128_o = n26126_o & n26127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:526:52  */
  assign n26129_o = n25749_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:524:5  */
  assign n26135_o = n26128_o ? n26129_o : hibi_dma_hibi_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:524:5  */
  always @(posedge clk_i or posedge n26122_o)
    if (n26122_o)
      n26136_q <= 16'b0000000000000000;
    else
      n26136_q <= n26135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:53  */
  assign n26137_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:71  */
  assign n26138_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:76  */
  assign n26140_o = n26138_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:56  */
  assign n26141_o = n26140_o ? n26137_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:53  */
  assign n26143_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:71  */
  assign n26144_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:76  */
  assign n26146_o = n26144_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:56  */
  assign n26147_o = n26146_o ? n26143_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:557:18  */
  assign n26150_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:20  */
  assign n26152_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:25  */
  assign n26154_o = n26152_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:82  */
  assign n26155_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:68  */
  assign n26156_o = n26154_o & n26155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:561:55  */
  assign n26157_o = n25749_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:559:5  */
  assign n26163_o = n26156_o ? n26157_o : hibi_dma_trigger_mask2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:559:5  */
  always @(posedge clk_i or posedge n26150_o)
    if (n26150_o)
      n26164_q <= 4'b0000;
    else
      n26164_q <= n26163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:56  */
  assign n26165_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:74  */
  assign n26166_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:79  */
  assign n26168_o = n26166_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:59  */
  assign n26169_o = n26168_o ? n26165_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:56  */
  assign n26171_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:74  */
  assign n26172_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:79  */
  assign n26174_o = n26172_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:59  */
  assign n26175_o = n26174_o ? n26171_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:592:18  */
  assign n26178_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:20  */
  assign n26180_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:25  */
  assign n26182_o = n26180_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:73  */
  assign n26183_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:59  */
  assign n26184_o = n26182_o & n26183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:596:47  */
  assign n26185_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:597:51  */
  assign n26186_o = n25749_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:598:50  */
  assign n26187_o = n25749_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:599:52  */
  assign n26188_o = n25749_o[26];
  assign n26189_o = {n26188_o, n26187_o, n26186_o, n26185_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:594:5  */
  assign n26195_o = n26184_o ? n26189_o : hibi_dma_cfg3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:594:5  */
  always @(posedge clk_i or posedge n26178_o)
    if (n26178_o)
      n26196_q <= 17'b00001010000000000;
    else
      n26196_q <= n26195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:47  */
  assign n26197_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:65  */
  assign n26198_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:70  */
  assign n26200_o = n26198_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:50  */
  assign n26201_o = n26200_o ? n26197_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:47  */
  assign n26203_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:65  */
  assign n26204_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:70  */
  assign n26206_o = n26204_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:50  */
  assign n26207_o = n26206_o ? n26203_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:639:18  */
  assign n26210_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:20  */
  assign n26212_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:25  */
  assign n26214_o = n26212_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:78  */
  assign n26215_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:64  */
  assign n26216_o = n26214_o & n26215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:643:51  */
  assign n26217_o = n25749_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  assign n26223_o = n26216_o ? n26217_o : hibi_dma_mem_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  always @(posedge clk_i or posedge n26210_o)
    if (n26210_o)
      n26224_q <= 10'b0000000000;
    else
      n26224_q <= n26223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:52  */
  assign n26225_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:70  */
  assign n26226_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:75  */
  assign n26228_o = n26226_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:55  */
  assign n26229_o = n26228_o ? n26225_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:52  */
  assign n26231_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:70  */
  assign n26232_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:75  */
  assign n26234_o = n26232_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:55  */
  assign n26235_o = n26234_o ? n26231_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:674:18  */
  assign n26238_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:20  */
  assign n26240_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:25  */
  assign n26242_o = n26240_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:79  */
  assign n26243_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:65  */
  assign n26244_o = n26242_o & n26243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:678:52  */
  assign n26245_o = n25749_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:676:5  */
  assign n26251_o = n26244_o ? n26245_o : hibi_dma_hibi_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:676:5  */
  always @(posedge clk_i or posedge n26238_o)
    if (n26238_o)
      n26252_q <= 16'b0000000000000000;
    else
      n26252_q <= n26251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:53  */
  assign n26253_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:71  */
  assign n26254_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:76  */
  assign n26256_o = n26254_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:56  */
  assign n26257_o = n26256_o ? n26253_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:53  */
  assign n26259_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:71  */
  assign n26260_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:76  */
  assign n26262_o = n26260_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:56  */
  assign n26263_o = n26262_o ? n26259_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:709:18  */
  assign n26266_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:20  */
  assign n26268_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:25  */
  assign n26270_o = n26268_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:82  */
  assign n26271_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:68  */
  assign n26272_o = n26270_o & n26271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:713:55  */
  assign n26273_o = n25749_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:711:5  */
  assign n26279_o = n26272_o ? n26273_o : hibi_dma_trigger_mask3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:711:5  */
  always @(posedge clk_i or posedge n26266_o)
    if (n26266_o)
      n26280_q <= 4'b0000;
    else
      n26280_q <= n26279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:56  */
  assign n26281_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:74  */
  assign n26282_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:79  */
  assign n26284_o = n26282_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:59  */
  assign n26285_o = n26284_o ? n26281_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:56  */
  assign n26287_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:74  */
  assign n26288_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:79  */
  assign n26290_o = n26288_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:59  */
  assign n26291_o = n26290_o ? n26287_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:741:18  */
  assign n26294_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:34  */
  assign n26298_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:50  */
  assign n26299_o = n25749_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:37  */
  assign n26300_o = n26298_o | n26299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:747:20  */
  assign n26301_o = n25749_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:24  */
  assign n26302_o = n25749_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:751:49  */
  assign n26304_o = hibi_dma_ctrl;
  assign n26305_o = n26303_o[21:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:749:11  */
  assign n26307_o = n26302_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:47  */
  assign n26309_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:63  */
  assign n26310_o = n26309_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:66  */
  assign n26311_o = n26310_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:47  */
  assign n26313_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:63  */
  assign n26314_o = n26313_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:66  */
  assign n26315_o = n26314_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:47  */
  assign n26317_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:63  */
  assign n26318_o = n26317_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:66  */
  assign n26319_o = n26318_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:47  */
  assign n26321_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:63  */
  assign n26322_o = n26321_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:66  */
  assign n26323_o = n26322_o[3];
  assign n26324_o = n26308_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:752:11  */
  assign n26326_o = n26302_o == 5'b00001;
  assign n26335_o = n26327_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:758:11  */
  assign n26337_o = n26302_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:766:58  */
  assign n26339_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:767:50  */
  assign n26341_o = hibi_dma_cfg0[10];
  assign n26343_o = n26338_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:768:60  */
  assign n26344_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:769:50  */
  assign n26346_o = hibi_dma_cfg0[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:764:11  */
  assign n26348_o = n26302_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:772:63  */
  assign n26350_o = hibi_dma_mem_addr0[9:0];
  assign n26351_o = n26349_o[21:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:770:11  */
  assign n26353_o = n26302_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:775:65  */
  assign n26355_o = hibi_dma_hibi_addr0[15:0];
  assign n26356_o = n26354_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:773:11  */
  assign n26358_o = n26302_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:778:67  */
  assign n26360_o = hibi_dma_trigger_mask0[3:0];
  assign n26361_o = n26359_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:776:11  */
  assign n26363_o = n26302_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:781:58  */
  assign n26365_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:782:50  */
  assign n26367_o = hibi_dma_cfg1[10];
  assign n26369_o = n26364_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:783:60  */
  assign n26370_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:784:50  */
  assign n26372_o = hibi_dma_cfg1[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:779:11  */
  assign n26374_o = n26302_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:787:63  */
  assign n26376_o = hibi_dma_mem_addr1[9:0];
  assign n26377_o = n26375_o[21:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:785:11  */
  assign n26379_o = n26302_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:790:65  */
  assign n26381_o = hibi_dma_hibi_addr1[15:0];
  assign n26382_o = n26380_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:788:11  */
  assign n26384_o = n26302_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:793:67  */
  assign n26386_o = hibi_dma_trigger_mask1[3:0];
  assign n26387_o = n26385_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:791:11  */
  assign n26389_o = n26302_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:796:58  */
  assign n26391_o = hibi_dma_cfg2[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:797:50  */
  assign n26393_o = hibi_dma_cfg2[10];
  assign n26395_o = n26390_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:798:60  */
  assign n26396_o = hibi_dma_cfg2[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:799:50  */
  assign n26398_o = hibi_dma_cfg2[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:794:11  */
  assign n26400_o = n26302_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:802:63  */
  assign n26402_o = hibi_dma_mem_addr2[9:0];
  assign n26403_o = n26401_o[21:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:800:11  */
  assign n26405_o = n26302_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:805:65  */
  assign n26407_o = hibi_dma_hibi_addr2[15:0];
  assign n26408_o = n26406_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:803:11  */
  assign n26410_o = n26302_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:808:67  */
  assign n26412_o = hibi_dma_trigger_mask2[3:0];
  assign n26413_o = n26411_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:806:11  */
  assign n26415_o = n26302_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:811:58  */
  assign n26417_o = hibi_dma_cfg3[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:812:50  */
  assign n26419_o = hibi_dma_cfg3[10];
  assign n26421_o = n26416_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:813:60  */
  assign n26422_o = hibi_dma_cfg3[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:814:50  */
  assign n26424_o = hibi_dma_cfg3[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:809:11  */
  assign n26426_o = n26302_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:817:63  */
  assign n26428_o = hibi_dma_mem_addr3[9:0];
  assign n26429_o = n26427_o[21:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:815:11  */
  assign n26431_o = n26302_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:820:65  */
  assign n26433_o = hibi_dma_hibi_addr3[15:0];
  assign n26434_o = n26432_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:818:11  */
  assign n26436_o = n26302_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:823:67  */
  assign n26438_o = hibi_dma_trigger_mask3[3:0];
  assign n26439_o = n26437_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:821:11  */
  assign n26441_o = n26302_o == 5'b10010;
  assign n26443_o = {n26441_o, n26436_o, n26431_o, n26426_o, n26415_o, n26410_o, n26405_o, n26400_o, n26389_o, n26384_o, n26379_o, n26374_o, n26363_o, n26358_o, n26353_o, n26348_o, n26337_o, n26326_o, n26307_o};
  assign n26444_o = n26339_o[0];
  assign n26445_o = n26350_o[0];
  assign n26446_o = n26355_o[0];
  assign n26447_o = n26360_o[0];
  assign n26448_o = n26365_o[0];
  assign n26449_o = n26376_o[0];
  assign n26450_o = n26381_o[0];
  assign n26451_o = n26386_o[0];
  assign n26452_o = n26391_o[0];
  assign n26453_o = n26402_o[0];
  assign n26454_o = n26407_o[0];
  assign n26455_o = n26412_o[0];
  assign n26456_o = n26417_o[0];
  assign n26457_o = n26428_o[0];
  assign n26458_o = n26433_o[0];
  assign n26459_o = n26438_o[0];
  assign n26460_o = n26442_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26461_o <= n26459_o;
      19'b0100000000000000000: n26461_o <= n26458_o;
      19'b0010000000000000000: n26461_o <= n26457_o;
      19'b0001000000000000000: n26461_o <= n26456_o;
      19'b0000100000000000000: n26461_o <= n26455_o;
      19'b0000010000000000000: n26461_o <= n26454_o;
      19'b0000001000000000000: n26461_o <= n26453_o;
      19'b0000000100000000000: n26461_o <= n26452_o;
      19'b0000000010000000000: n26461_o <= n26451_o;
      19'b0000000001000000000: n26461_o <= n26450_o;
      19'b0000000000100000000: n26461_o <= n26449_o;
      19'b0000000000010000000: n26461_o <= n26448_o;
      19'b0000000000001000000: n26461_o <= n26447_o;
      19'b0000000000000100000: n26461_o <= n26446_o;
      19'b0000000000000010000: n26461_o <= n26445_o;
      19'b0000000000000001000: n26461_o <= n26444_o;
      19'b0000000000000000100: n26461_o <= 1'b0;
      19'b0000000000000000010: n26461_o <= n26311_o;
      19'b0000000000000000001: n26461_o <= n26304_o;
    endcase
  assign n26462_o = n26305_o[0];
  assign n26463_o = n26339_o[1];
  assign n26464_o = n26350_o[1];
  assign n26465_o = n26355_o[1];
  assign n26466_o = n26360_o[1];
  assign n26467_o = n26365_o[1];
  assign n26468_o = n26376_o[1];
  assign n26469_o = n26381_o[1];
  assign n26470_o = n26386_o[1];
  assign n26471_o = n26391_o[1];
  assign n26472_o = n26402_o[1];
  assign n26473_o = n26407_o[1];
  assign n26474_o = n26412_o[1];
  assign n26475_o = n26417_o[1];
  assign n26476_o = n26428_o[1];
  assign n26477_o = n26433_o[1];
  assign n26478_o = n26438_o[1];
  assign n26479_o = n26442_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26480_o <= n26478_o;
      19'b0100000000000000000: n26480_o <= n26477_o;
      19'b0010000000000000000: n26480_o <= n26476_o;
      19'b0001000000000000000: n26480_o <= n26475_o;
      19'b0000100000000000000: n26480_o <= n26474_o;
      19'b0000010000000000000: n26480_o <= n26473_o;
      19'b0000001000000000000: n26480_o <= n26472_o;
      19'b0000000100000000000: n26480_o <= n26471_o;
      19'b0000000010000000000: n26480_o <= n26470_o;
      19'b0000000001000000000: n26480_o <= n26469_o;
      19'b0000000000100000000: n26480_o <= n26468_o;
      19'b0000000000010000000: n26480_o <= n26467_o;
      19'b0000000000001000000: n26480_o <= n26466_o;
      19'b0000000000000100000: n26480_o <= n26465_o;
      19'b0000000000000010000: n26480_o <= n26464_o;
      19'b0000000000000001000: n26480_o <= n26463_o;
      19'b0000000000000000100: n26480_o <= 1'b0;
      19'b0000000000000000010: n26480_o <= n26315_o;
      19'b0000000000000000001: n26480_o <= n26462_o;
    endcase
  assign n26481_o = n26305_o[1];
  assign n26482_o = n26339_o[2];
  assign n26483_o = n26350_o[2];
  assign n26484_o = n26355_o[2];
  assign n26485_o = n26360_o[2];
  assign n26486_o = n26365_o[2];
  assign n26487_o = n26376_o[2];
  assign n26488_o = n26381_o[2];
  assign n26489_o = n26386_o[2];
  assign n26490_o = n26391_o[2];
  assign n26491_o = n26402_o[2];
  assign n26492_o = n26407_o[2];
  assign n26493_o = n26412_o[2];
  assign n26494_o = n26417_o[2];
  assign n26495_o = n26428_o[2];
  assign n26496_o = n26433_o[2];
  assign n26497_o = n26438_o[2];
  assign n26498_o = n26442_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26499_o <= n26497_o;
      19'b0100000000000000000: n26499_o <= n26496_o;
      19'b0010000000000000000: n26499_o <= n26495_o;
      19'b0001000000000000000: n26499_o <= n26494_o;
      19'b0000100000000000000: n26499_o <= n26493_o;
      19'b0000010000000000000: n26499_o <= n26492_o;
      19'b0000001000000000000: n26499_o <= n26491_o;
      19'b0000000100000000000: n26499_o <= n26490_o;
      19'b0000000010000000000: n26499_o <= n26489_o;
      19'b0000000001000000000: n26499_o <= n26488_o;
      19'b0000000000100000000: n26499_o <= n26487_o;
      19'b0000000000010000000: n26499_o <= n26486_o;
      19'b0000000000001000000: n26499_o <= n26485_o;
      19'b0000000000000100000: n26499_o <= n26484_o;
      19'b0000000000000010000: n26499_o <= n26483_o;
      19'b0000000000000001000: n26499_o <= n26482_o;
      19'b0000000000000000100: n26499_o <= 1'b0;
      19'b0000000000000000010: n26499_o <= n26319_o;
      19'b0000000000000000001: n26499_o <= n26481_o;
    endcase
  assign n26500_o = n26305_o[2];
  assign n26501_o = n26339_o[3];
  assign n26502_o = n26350_o[3];
  assign n26503_o = n26355_o[3];
  assign n26504_o = n26360_o[3];
  assign n26505_o = n26365_o[3];
  assign n26506_o = n26376_o[3];
  assign n26507_o = n26381_o[3];
  assign n26508_o = n26386_o[3];
  assign n26509_o = n26391_o[3];
  assign n26510_o = n26402_o[3];
  assign n26511_o = n26407_o[3];
  assign n26512_o = n26412_o[3];
  assign n26513_o = n26417_o[3];
  assign n26514_o = n26428_o[3];
  assign n26515_o = n26433_o[3];
  assign n26516_o = n26438_o[3];
  assign n26517_o = n26442_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26518_o <= n26516_o;
      19'b0100000000000000000: n26518_o <= n26515_o;
      19'b0010000000000000000: n26518_o <= n26514_o;
      19'b0001000000000000000: n26518_o <= n26513_o;
      19'b0000100000000000000: n26518_o <= n26512_o;
      19'b0000010000000000000: n26518_o <= n26511_o;
      19'b0000001000000000000: n26518_o <= n26510_o;
      19'b0000000100000000000: n26518_o <= n26509_o;
      19'b0000000010000000000: n26518_o <= n26508_o;
      19'b0000000001000000000: n26518_o <= n26507_o;
      19'b0000000000100000000: n26518_o <= n26506_o;
      19'b0000000000010000000: n26518_o <= n26505_o;
      19'b0000000000001000000: n26518_o <= n26504_o;
      19'b0000000000000100000: n26518_o <= n26503_o;
      19'b0000000000000010000: n26518_o <= n26502_o;
      19'b0000000000000001000: n26518_o <= n26501_o;
      19'b0000000000000000100: n26518_o <= 1'b0;
      19'b0000000000000000010: n26518_o <= n26323_o;
      19'b0000000000000000001: n26518_o <= n26500_o;
    endcase
  assign n26519_o = n26305_o[8:3];
  assign n26520_o = n26324_o[5:0];
  assign n26521_o = n26335_o[5:0];
  assign n26522_o = n26339_o[9:4];
  assign n26523_o = n26350_o[9:4];
  assign n26524_o = n26355_o[9:4];
  assign n26525_o = n26361_o[5:0];
  assign n26526_o = n26365_o[9:4];
  assign n26527_o = n26376_o[9:4];
  assign n26528_o = n26381_o[9:4];
  assign n26529_o = n26387_o[5:0];
  assign n26530_o = n26391_o[9:4];
  assign n26531_o = n26402_o[9:4];
  assign n26532_o = n26407_o[9:4];
  assign n26533_o = n26413_o[5:0];
  assign n26534_o = n26417_o[9:4];
  assign n26535_o = n26428_o[9:4];
  assign n26536_o = n26433_o[9:4];
  assign n26537_o = n26439_o[5:0];
  assign n26538_o = n26442_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26539_o <= n26537_o;
      19'b0100000000000000000: n26539_o <= n26536_o;
      19'b0010000000000000000: n26539_o <= n26535_o;
      19'b0001000000000000000: n26539_o <= n26534_o;
      19'b0000100000000000000: n26539_o <= n26533_o;
      19'b0000010000000000000: n26539_o <= n26532_o;
      19'b0000001000000000000: n26539_o <= n26531_o;
      19'b0000000100000000000: n26539_o <= n26530_o;
      19'b0000000010000000000: n26539_o <= n26529_o;
      19'b0000000001000000000: n26539_o <= n26528_o;
      19'b0000000000100000000: n26539_o <= n26527_o;
      19'b0000000000010000000: n26539_o <= n26526_o;
      19'b0000000000001000000: n26539_o <= n26525_o;
      19'b0000000000000100000: n26539_o <= n26524_o;
      19'b0000000000000010000: n26539_o <= n26523_o;
      19'b0000000000000001000: n26539_o <= n26522_o;
      19'b0000000000000000100: n26539_o <= n26521_o;
      19'b0000000000000000010: n26539_o <= n26520_o;
      19'b0000000000000000001: n26539_o <= n26519_o;
    endcase
  assign n26540_o = n26305_o[13:9];
  assign n26541_o = n26324_o[10:6];
  assign n26542_o = n26335_o[10:6];
  assign n26543_o = n26351_o[4:0];
  assign n26544_o = n26355_o[14:10];
  assign n26545_o = n26361_o[10:6];
  assign n26546_o = n26377_o[4:0];
  assign n26547_o = n26381_o[14:10];
  assign n26548_o = n26387_o[10:6];
  assign n26549_o = n26403_o[4:0];
  assign n26550_o = n26407_o[14:10];
  assign n26551_o = n26413_o[10:6];
  assign n26552_o = n26429_o[4:0];
  assign n26553_o = n26433_o[14:10];
  assign n26554_o = n26439_o[10:6];
  assign n26555_o = n26442_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26556_o <= n26554_o;
      19'b0100000000000000000: n26556_o <= n26553_o;
      19'b0010000000000000000: n26556_o <= n26552_o;
      19'b0001000000000000000: n26556_o <= n26421_o;
      19'b0000100000000000000: n26556_o <= n26551_o;
      19'b0000010000000000000: n26556_o <= n26550_o;
      19'b0000001000000000000: n26556_o <= n26549_o;
      19'b0000000100000000000: n26556_o <= n26395_o;
      19'b0000000010000000000: n26556_o <= n26548_o;
      19'b0000000001000000000: n26556_o <= n26547_o;
      19'b0000000000100000000: n26556_o <= n26546_o;
      19'b0000000000010000000: n26556_o <= n26369_o;
      19'b0000000000001000000: n26556_o <= n26545_o;
      19'b0000000000000100000: n26556_o <= n26544_o;
      19'b0000000000000010000: n26556_o <= n26543_o;
      19'b0000000000000001000: n26556_o <= n26343_o;
      19'b0000000000000000100: n26556_o <= n26542_o;
      19'b0000000000000000010: n26556_o <= n26541_o;
      19'b0000000000000000001: n26556_o <= n26540_o;
    endcase
  assign n26557_o = n26305_o[14];
  assign n26558_o = n26324_o[11];
  assign n26559_o = n26335_o[11];
  assign n26560_o = n26351_o[5];
  assign n26561_o = n26355_o[15];
  assign n26562_o = n26361_o[11];
  assign n26563_o = n26377_o[5];
  assign n26564_o = n26381_o[15];
  assign n26565_o = n26387_o[11];
  assign n26566_o = n26403_o[5];
  assign n26567_o = n26407_o[15];
  assign n26568_o = n26413_o[11];
  assign n26569_o = n26429_o[5];
  assign n26570_o = n26433_o[15];
  assign n26571_o = n26439_o[11];
  assign n26572_o = n26442_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26573_o <= n26571_o;
      19'b0100000000000000000: n26573_o <= n26570_o;
      19'b0010000000000000000: n26573_o <= n26569_o;
      19'b0001000000000000000: n26573_o <= n26419_o;
      19'b0000100000000000000: n26573_o <= n26568_o;
      19'b0000010000000000000: n26573_o <= n26567_o;
      19'b0000001000000000000: n26573_o <= n26566_o;
      19'b0000000100000000000: n26573_o <= n26393_o;
      19'b0000000010000000000: n26573_o <= n26565_o;
      19'b0000000001000000000: n26573_o <= n26564_o;
      19'b0000000000100000000: n26573_o <= n26563_o;
      19'b0000000000010000000: n26573_o <= n26367_o;
      19'b0000000000001000000: n26573_o <= n26562_o;
      19'b0000000000000100000: n26573_o <= n26561_o;
      19'b0000000000000010000: n26573_o <= n26560_o;
      19'b0000000000000001000: n26573_o <= n26341_o;
      19'b0000000000000000100: n26573_o <= n26559_o;
      19'b0000000000000000010: n26573_o <= n26558_o;
      19'b0000000000000000001: n26573_o <= n26557_o;
    endcase
  assign n26574_o = n26305_o[19:15];
  assign n26575_o = n26324_o[16:12];
  assign n26576_o = n26335_o[16:12];
  assign n26577_o = n26351_o[10:6];
  assign n26578_o = n26356_o[4:0];
  assign n26579_o = n26361_o[16:12];
  assign n26580_o = n26377_o[10:6];
  assign n26581_o = n26382_o[4:0];
  assign n26582_o = n26387_o[16:12];
  assign n26583_o = n26403_o[10:6];
  assign n26584_o = n26408_o[4:0];
  assign n26585_o = n26413_o[16:12];
  assign n26586_o = n26429_o[10:6];
  assign n26587_o = n26434_o[4:0];
  assign n26588_o = n26439_o[16:12];
  assign n26589_o = n26442_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26590_o <= n26588_o;
      19'b0100000000000000000: n26590_o <= n26587_o;
      19'b0010000000000000000: n26590_o <= n26586_o;
      19'b0001000000000000000: n26590_o <= n26422_o;
      19'b0000100000000000000: n26590_o <= n26585_o;
      19'b0000010000000000000: n26590_o <= n26584_o;
      19'b0000001000000000000: n26590_o <= n26583_o;
      19'b0000000100000000000: n26590_o <= n26396_o;
      19'b0000000010000000000: n26590_o <= n26582_o;
      19'b0000000001000000000: n26590_o <= n26581_o;
      19'b0000000000100000000: n26590_o <= n26580_o;
      19'b0000000000010000000: n26590_o <= n26370_o;
      19'b0000000000001000000: n26590_o <= n26579_o;
      19'b0000000000000100000: n26590_o <= n26578_o;
      19'b0000000000000010000: n26590_o <= n26577_o;
      19'b0000000000000001000: n26590_o <= n26344_o;
      19'b0000000000000000100: n26590_o <= n26576_o;
      19'b0000000000000000010: n26590_o <= n26575_o;
      19'b0000000000000000001: n26590_o <= n26574_o;
    endcase
  assign n26591_o = n26305_o[20];
  assign n26592_o = n26324_o[17];
  assign n26593_o = n26335_o[17];
  assign n26594_o = n26351_o[11];
  assign n26595_o = n26356_o[5];
  assign n26596_o = n26361_o[17];
  assign n26597_o = n26377_o[11];
  assign n26598_o = n26382_o[5];
  assign n26599_o = n26387_o[17];
  assign n26600_o = n26403_o[11];
  assign n26601_o = n26408_o[5];
  assign n26602_o = n26413_o[17];
  assign n26603_o = n26429_o[11];
  assign n26604_o = n26434_o[5];
  assign n26605_o = n26439_o[17];
  assign n26606_o = n26442_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n26443_o)
      19'b1000000000000000000: n26607_o <= n26605_o;
      19'b0100000000000000000: n26607_o <= n26604_o;
      19'b0010000000000000000: n26607_o <= n26603_o;
      19'b0001000000000000000: n26607_o <= n26424_o;
      19'b0000100000000000000: n26607_o <= n26602_o;
      19'b0000010000000000000: n26607_o <= n26601_o;
      19'b0000001000000000000: n26607_o <= n26600_o;
      19'b0000000100000000000: n26607_o <= n26398_o;
      19'b0000000010000000000: n26607_o <= n26599_o;
      19'b0000000001000000000: n26607_o <= n26598_o;
      19'b0000000000100000000: n26607_o <= n26597_o;
      19'b0000000000010000000: n26607_o <= n26372_o;
      19'b0000000000001000000: n26607_o <= n26596_o;
      19'b0000000000000100000: n26607_o <= n26595_o;
      19'b0000000000000010000: n26607_o <= n26594_o;
      19'b0000000000000001000: n26607_o <= n26346_o;
      19'b0000000000000000100: n26607_o <= n26593_o;
      19'b0000000000000000010: n26607_o <= n26592_o;
      19'b0000000000000000001: n26607_o <= n26591_o;
    endcase
  assign n26608_o = {n26607_o, n26590_o, n26573_o, n26556_o, n26539_o, n26518_o, n26499_o, n26480_o, n26461_o};
  assign n26609_o = n26616_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:747:7  */
  assign n26610_o = n26301_o ? n26608_o : n26609_o;
  assign n26611_o = {n26300_o, n26610_o};
  assign n26613_o = {1'b0, 22'b0000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:744:5  */
  always @(posedge clk_i or posedge n26294_o)
    if (n26294_o)
      n26616_q <= n26613_o;
    else
      n26616_q <= n26611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:741:5  */
  assign n26617_o = {hibi_dma_trigger_mask3, n26291_o, n26285_o, hibi_dma_hibi_addr3, n26263_o, n26257_o, hibi_dma_mem_addr3, n26235_o, n26229_o, hibi_dma_cfg3, n26207_o, n26201_o, hibi_dma_trigger_mask2, n26175_o, n26169_o, hibi_dma_hibi_addr2, n26147_o, n26141_o, hibi_dma_mem_addr2, n26119_o, n26113_o, hibi_dma_cfg2, n26091_o, n26085_o, hibi_dma_trigger_mask1, n26059_o, n26053_o, hibi_dma_hibi_addr1, n26031_o, n26025_o, hibi_dma_mem_addr1, n26003_o, n25997_o, hibi_dma_cfg1, n25975_o, n25969_o, hibi_dma_trigger_mask0, n25943_o, n25937_o, hibi_dma_hibi_addr0, n25915_o, n25909_o, hibi_dma_mem_addr0, n25887_o, n25881_o, hibi_dma_cfg0, n25859_o, n25853_o, n25828_o, n25827_o, n25826_o, n25825_o, n25823_o, n25817_o, n25811_o, n25805_o, hibi_dma_ctrl, n25799_o, n25793_o};
endmodule

module hibi_wishbone_bridge_gif_mux
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [8:0] m0_gif_req_i_addr,
   input  [31:0] m0_gif_req_i_wdata,
   input  m0_gif_req_i_wr,
   input  m0_gif_req_i_rd,
   input  [8:0] m1_gif_req_i_addr,
   input  [31:0] m1_gif_req_i_wdata,
   input  m1_gif_req_i_wr,
   input  m1_gif_req_i_rd,
   input  [31:0] mux_gif_rsp_i_rdata,
   input  mux_gif_rsp_i_ack,
   output [31:0] m0_gif_rsp_o_rdata,
   output m0_gif_rsp_o_ack,
   output [31:0] m1_gif_rsp_o_rdata,
   output m1_gif_rsp_o_ack,
   output [8:0] mux_gif_req_o_addr,
   output [31:0] mux_gif_req_o_wdata,
   output mux_gif_req_o_wr,
   output mux_gif_req_o_rd);
  wire [42:0] n25667_o;
  wire [31:0] n25669_o;
  wire n25670_o;
  wire [42:0] n25671_o;
  wire [31:0] n25673_o;
  wire n25674_o;
  wire [8:0] n25676_o;
  wire [31:0] n25677_o;
  wire n25678_o;
  wire n25679_o;
  wire [32:0] n25680_o;
  wire [44:0] r;
  wire [44:0] rin;
  wire n25685_o;
  wire n25686_o;
  wire n25687_o;
  wire n25688_o;
  wire n25689_o;
  wire n25690_o;
  wire [42:0] n25691_o;
  wire [42:0] n25692_o;
  wire [1:0] n25693_o;
  wire [44:0] n25694_o;
  wire n25695_o;
  wire n25698_o;
  wire n25699_o;
  wire n25701_o;
  wire n25702_o;
  wire n25704_o;
  wire n25706_o;
  wire n25710_o;
  wire [1:0] n25711_o;
  wire n25712_o;
  reg n25713_o;
  wire n25714_o;
  reg n25715_o;
  wire [44:0] n25717_o;
  wire n25720_o;
  wire n25721_o;
  wire [42:0] n25722_o;
  wire [42:0] n25723_o;
  wire [31:0] n25724_o;
  wire [31:0] n25725_o;
  wire n25726_o;
  wire n25727_o;
  wire n25728_o;
  wire n25729_o;
  wire n25731_o;
  wire n25732_o;
  wire n25733_o;
  wire n25736_o;
  wire [44:0] n25739_o;
  wire [44:0] n25745_o;
  reg [44:0] n25746_q;
  wire [32:0] n25747_o;
  wire [32:0] n25748_o;
  assign m0_gif_rsp_o_rdata = n25669_o;
  assign m0_gif_rsp_o_ack = n25670_o;
  assign m1_gif_rsp_o_rdata = n25673_o;
  assign m1_gif_rsp_o_ack = n25674_o;
  assign mux_gif_req_o_addr = n25676_o;
  assign mux_gif_req_o_wdata = n25677_o;
  assign mux_gif_req_o_wr = n25678_o;
  assign mux_gif_req_o_rd = n25679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:42:5  */
  assign n25667_o = {m0_gif_req_i_rd, m0_gif_req_i_wr, m0_gif_req_i_wdata, m0_gif_req_i_addr};
  assign n25669_o = n25747_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  assign n25670_o = n25747_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:146:3  */
  assign n25671_o = {m1_gif_req_i_rd, m1_gif_req_i_wr, m1_gif_req_i_wdata, m1_gif_req_i_addr};
  assign n25673_o = n25748_o[31:0];
  assign n25674_o = n25748_o[32];
  assign n25676_o = n25722_o[8:0];
  assign n25677_o = n25722_o[40:9];
  assign n25678_o = n25722_o[41];
  assign n25679_o = n25722_o[42];
  assign n25680_o = {mux_gif_rsp_i_ack, mux_gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:57:10  */
  assign r = n25746_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:57:13  */
  assign rin = n25717_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:31  */
  assign n25685_o = n25667_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:50  */
  assign n25686_o = n25667_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:34  */
  assign n25687_o = n25685_o | n25686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:31  */
  assign n25688_o = n25671_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:50  */
  assign n25689_o = n25671_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:34  */
  assign n25690_o = n25688_o | n25689_o;
  assign n25691_o = r[44:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:75:5  */
  assign n25692_o = n25690_o ? n25671_o : n25691_o;
  assign n25693_o = r[1:0];
  assign n25694_o = {n25692_o, n25693_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:12  */
  assign n25695_o = n25694_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:35  */
  assign n25698_o = ~n25687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:41  */
  assign n25699_o = n25698_o & n25690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:22  */
  assign n25701_o = n25699_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:93:41  */
  assign n25702_o = n25687_o & n25690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:93:22  */
  assign n25704_o = n25702_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:86:7  */
  assign n25706_o = n25695_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:97:7  */
  assign n25710_o = n25695_o == 1'b1;
  assign n25711_o = {n25710_o, n25706_o};
  assign n25712_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:5  */
  always @*
    case (n25711_o)
      2'b10: n25713_o <= 1'b0;
      2'b01: n25713_o <= n25704_o;
    endcase
  assign n25714_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:5  */
  always @*
    case (n25711_o)
      2'b10: n25715_o <= 1'b1;
      2'b01: n25715_o <= n25701_o;
    endcase
  assign n25717_o = {n25692_o, n25715_o, n25713_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:47  */
  assign n25720_o = rin[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:55  */
  assign n25721_o = ~n25720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:38  */
  assign n25722_o = n25721_o ? n25667_o : n25723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:70  */
  assign n25723_o = rin[44:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:108:39  */
  assign n25724_o = n25680_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:109:39  */
  assign n25725_o = n25680_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:39  */
  assign n25726_o = n25680_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:50  */
  assign n25727_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:58  */
  assign n25728_o = ~n25727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:43  */
  assign n25729_o = n25728_o ? n25726_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:39  */
  assign n25731_o = n25680_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:50  */
  assign n25732_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:43  */
  assign n25733_o = n25732_o ? n25731_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:119:18  */
  assign n25736_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:123:9  */
  assign n25739_o = init_i ? 45'b000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  assign n25745_o = en_i ? n25739_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  always @(posedge clk_i or posedge n25736_o)
    if (n25736_o)
      n25746_q <= 45'b000000000000000000000000000000000000000000000;
    else
      n25746_q <= n25745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:119:5  */
  assign n25747_o = {n25729_o, n25724_o};
  assign n25748_o = {n25733_o, n25725_o};
endmodule

module hibi_wishbone_bridge_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [31:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [8:0] gif_req_o_addr,
   output [31:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [8:0] n25513_o;
  wire [31:0] n25514_o;
  wire n25515_o;
  wire n25516_o;
  wire [32:0] n25517_o;
  wire n25519_o;
  wire [31:0] n25520_o;
  wire [4:0] n25521_o;
  wire n25522_o;
  wire [1:0] n25523_o;
  wire n25525_o;
  wire [39:0] n25526_o;
  wire [85:0] r;
  wire [85:0] rin;
  wire [2:0] n25538_o;
  wire n25539_o;
  wire n25540_o;
  wire [2:0] n25543_o;
  wire [2:0] n25544_o;
  wire n25545_o;
  wire n25547_o;
  wire n25548_o;
  wire n25549_o;
  wire n25550_o;
  wire n25551_o;
  wire n25552_o;
  wire n25553_o;
  wire n25556_o;
  wire [8:0] n25557_o;
  wire [4:0] n25558_o;
  wire n25560_o;
  wire [4:0] n25562_o;
  wire n25564_o;
  wire [2:0] n25567_o;
  wire [2:0] n25568_o;
  wire n25569_o;
  wire [2:0] n25570_o;
  wire n25571_o;
  wire [11:0] n25572_o;
  wire [11:0] n25573_o;
  wire [11:0] n25574_o;
  wire n25575_o;
  wire [1:0] n25576_o;
  wire [11:0] n25577_o;
  wire [11:0] n25578_o;
  wire n25579_o;
  wire n25580_o;
  wire n25581_o;
  wire n25582_o;
  wire n25584_o;
  wire [31:0] n25586_o;
  wire n25590_o;
  wire [31:0] n25591_o;
  wire n25593_o;
  wire n25594_o;
  wire [5:0] n25598_o;
  wire n25599_o;
  wire n25600_o;
  wire [4:0] n25601_o;
  wire [5:0] n25602_o;
  wire [5:0] n25603_o;
  wire n25605_o;
  wire n25607_o;
  wire [38:0] n25608_o;
  wire n25609_o;
  wire n25610_o;
  wire n25611_o;
  wire n25612_o;
  wire [31:0] n25615_o;
  wire [2:0] n25617_o;
  wire [2:0] n25618_o;
  wire [31:0] n25619_o;
  wire [31:0] n25620_o;
  wire n25621_o;
  wire n25623_o;
  wire [4:0] n25624_o;
  wire [2:0] n25625_o;
  wire [2:0] n25626_o;
  reg [2:0] n25627_o;
  wire [8:0] n25628_o;
  wire [8:0] n25629_o;
  reg [8:0] n25630_o;
  wire [31:0] n25631_o;
  reg [31:0] n25632_o;
  reg n25633_o;
  reg n25634_o;
  reg n25635_o;
  wire n25636_o;
  reg n25637_o;
  wire [31:0] n25638_o;
  reg [31:0] n25639_o;
  wire [4:0] n25640_o;
  wire [4:0] n25641_o;
  reg [4:0] n25642_o;
  wire n25643_o;
  reg n25644_o;
  wire [38:0] n25649_o;
  wire n25650_o;
  wire [42:0] n25651_o;
  wire [85:0] n25652_o;
  wire n25656_o;
  wire [85:0] n25659_o;
  wire [85:0] n25665_o;
  reg [85:0] n25666_q;
  assign gif_req_o_addr = n25513_o;
  assign gif_req_o_wdata = n25514_o;
  assign gif_req_o_wr = n25515_o;
  assign gif_req_o_rd = n25516_o;
  assign agent_msg_txreq_o_av = n25519_o;
  assign agent_msg_txreq_o_data = n25520_o;
  assign agent_msg_txreq_o_comm = n25521_o;
  assign agent_msg_txreq_o_we = n25522_o;
  assign agent_msg_rxreq_o_re = n25525_o;
  assign n25513_o = n25651_o[8:0];
  assign n25514_o = n25651_o[40:9];
  assign n25515_o = n25651_o[41];
  assign n25516_o = n25651_o[42];
  assign n25517_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n25519_o = n25649_o[0];
  assign n25520_o = n25649_o[32:1];
  assign n25521_o = n25649_o[37:33];
  assign n25522_o = n25649_o[38];
  assign n25523_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n25525_o = n25650_o;
  assign n25526_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:66:10  */
  assign r = n25666_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:66:13  */
  assign rin = n25652_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:12  */
  assign n25538_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:44  */
  assign n25539_o = n25526_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:50  */
  assign n25540_o = ~n25539_o;
  assign n25543_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:23  */
  assign n25544_o = n25540_o ? 3'b001 : n25543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:23  */
  assign n25545_o = n25540_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:7  */
  assign n25547_o = n25538_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:44  */
  assign n25548_o = n25526_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:62  */
  assign n25549_o = r[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:73  */
  assign n25550_o = n25549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:104  */
  assign n25551_o = n25526_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:82  */
  assign n25552_o = n25550_o & n25551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:56  */
  assign n25553_o = n25548_o | n25552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:46  */
  assign n25556_o = n25526_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:96:70  */
  assign n25557_o = n25526_o[9:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:48  */
  assign n25558_o = n25526_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:53  */
  assign n25560_o = n25558_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:51  */
  assign n25562_o = n25526_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:56  */
  assign n25564_o = n25562_o == 5'b00101;
  assign n25567_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:27  */
  assign n25568_o = n25564_o ? 3'b011 : n25567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:27  */
  assign n25569_o = n25564_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:27  */
  assign n25570_o = n25560_o ? 3'b010 : n25568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:27  */
  assign n25571_o = n25560_o ? 1'b0 : n25569_o;
  assign n25572_o = {n25557_o, n25570_o};
  assign n25573_o = r[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:25  */
  assign n25574_o = n25556_o ? n25572_o : n25573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:25  */
  assign n25575_o = n25556_o ? n25571_o : 1'b0;
  assign n25576_o = {1'b1, n25575_o};
  assign n25577_o = r[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n25578_o = n25553_o ? n25577_o : n25574_o;
  assign n25579_o = n25576_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n25580_o = n25553_o ? 1'b0 : n25579_o;
  assign n25581_o = n25576_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n25582_o = n25553_o ? 1'b0 : n25581_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:7  */
  assign n25584_o = n25538_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:107:70  */
  assign n25586_o = n25526_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:106:7  */
  assign n25590_o = n25538_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:111:66  */
  assign n25591_o = n25526_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:44  */
  assign n25593_o = n25523_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:49  */
  assign n25594_o = ~n25593_o;
  assign n25598_o = {1'b1, 5'b00010};
  assign n25599_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:23  */
  assign n25600_o = n25594_o ? 1'b1 : n25599_o;
  assign n25601_o = r[84:80];
  assign n25602_o = {1'b0, n25601_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:23  */
  assign n25603_o = n25594_o ? n25598_o : n25602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:111:7  */
  assign n25605_o = n25538_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:44  */
  assign n25607_o = n25523_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:61  */
  assign n25608_o = r[85:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:72  */
  assign n25609_o = n25608_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:103  */
  assign n25610_o = n25523_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:81  */
  assign n25611_o = n25609_o & n25610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:55  */
  assign n25612_o = n25607_o | n25611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:126:92  */
  assign n25615_o = n25517_o[31:0];
  assign n25617_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n25618_o = n25612_o ? n25617_o : 3'b000;
  assign n25619_o = r[79:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n25620_o = n25612_o ? n25619_o : n25615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n25621_o = n25612_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:121:7  */
  assign n25623_o = n25538_o == 3'b101;
  assign n25624_o = {n25623_o, n25605_o, n25590_o, n25584_o, n25547_o};
  assign n25625_o = n25578_o[2:0];
  assign n25626_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25627_o <= n25618_o;
      5'b01000: n25627_o <= 3'b101;
      5'b00100: n25627_o <= 3'b000;
      5'b00010: n25627_o <= n25625_o;
      5'b00001: n25627_o <= n25544_o;
    endcase
  assign n25628_o = n25578_o[11:3];
  assign n25629_o = r[11:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25630_o <= n25629_o;
      5'b01000: n25630_o <= n25629_o;
      5'b00100: n25630_o <= n25629_o;
      5'b00010: n25630_o <= n25628_o;
      5'b00001: n25630_o <= n25629_o;
    endcase
  assign n25631_o = r[43:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25632_o <= n25631_o;
      5'b01000: n25632_o <= n25631_o;
      5'b00100: n25632_o <= n25586_o;
      5'b00010: n25632_o <= n25631_o;
      5'b00001: n25632_o <= n25631_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25633_o <= 1'b0;
      5'b01000: n25633_o <= 1'b0;
      5'b00100: n25633_o <= 1'b1;
      5'b00010: n25633_o <= 1'b0;
      5'b00001: n25633_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25634_o <= 1'b0;
      5'b01000: n25634_o <= 1'b0;
      5'b00100: n25634_o <= 1'b0;
      5'b00010: n25634_o <= n25580_o;
      5'b00001: n25634_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25635_o <= 1'b0;
      5'b01000: n25635_o <= 1'b0;
      5'b00100: n25635_o <= 1'b0;
      5'b00010: n25635_o <= n25582_o;
      5'b00001: n25635_o <= n25545_o;
    endcase
  assign n25636_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25637_o <= 1'b0;
      5'b01000: n25637_o <= n25600_o;
      5'b00100: n25637_o <= n25636_o;
      5'b00010: n25637_o <= n25636_o;
      5'b00001: n25637_o <= n25636_o;
    endcase
  assign n25638_o = r[79:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25639_o <= n25620_o;
      5'b01000: n25639_o <= n25591_o;
      5'b00100: n25639_o <= n25638_o;
      5'b00010: n25639_o <= n25638_o;
      5'b00001: n25639_o <= n25638_o;
    endcase
  assign n25640_o = n25603_o[4:0];
  assign n25641_o = r[84:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25642_o <= n25641_o;
      5'b01000: n25642_o <= n25640_o;
      5'b00100: n25642_o <= n25641_o;
      5'b00010: n25642_o <= n25641_o;
      5'b00001: n25642_o <= n25641_o;
    endcase
  assign n25643_o = n25603_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n25624_o)
      5'b10000: n25644_o <= n25621_o;
      5'b01000: n25644_o <= n25643_o;
      5'b00100: n25644_o <= 1'b0;
      5'b00010: n25644_o <= 1'b0;
      5'b00001: n25644_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:136:28  */
  assign n25649_o = r[85:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:137:28  */
  assign n25650_o = r[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:138:28  */
  assign n25651_o = r[45:3];
  assign n25652_o = {n25644_o, n25642_o, n25639_o, n25637_o, n25635_o, n25634_o, n25633_o, n25632_o, n25630_o, n25627_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:148:18  */
  assign n25656_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:152:9  */
  assign n25659_o = init_i ? 86'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  assign n25665_o = en_i ? n25659_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n25656_o)
    if (n25656_o)
      n25666_q <= 86'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n25666_q <= n25665_o;
endmodule

module hibi_wishbone_bridge_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [1:0] ctrl_i,
   input  [83:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [1:0] status_o,
   output [8:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [8:0] n24000_o;
  wire n24001_o;
  wire n24002_o;
  wire [31:0] n24003_o;
  wire n24005_o;
  wire [31:0] n24006_o;
  wire [4:0] n24007_o;
  wire n24008_o;
  wire [1:0] n24009_o;
  wire n24011_o;
  wire [39:0] n24012_o;
  wire [1:0] tx_arbi0_grant;
  wire [1:0] tx_arb_req;
  wire tx_arb_ack;
  wire [749:0] r;
  wire [749:0] rin;
  wire [1:0] tx_arbi0_grant_comb_o;
  wire [1:0] tx_arbi0_grant_o;
  wire n24028_o;
  wire n24032_o;
  wire n24036_o;
  wire [31:0] n24038_o;
  wire n24039_o;
  wire n24044_o;
  wire [31:0] n24045_o;
  wire n24047_o;
  wire n24048_o;
  wire n24050_o;
  wire n24051_o;
  wire [31:0] n24057_o;
  wire n24058_o;
  wire [43:0] n24059_o;
  wire n24060_o;
  wire n24062_o;
  wire [81:0] n24063_o;
  wire [37:0] n24064_o;
  wire [10:0] n24065_o;
  wire n24066_o;
  wire [81:0] n24067_o;
  wire n24068_o;
  wire n24070_o;
  wire [81:0] n24072_o;
  wire [37:0] n24073_o;
  wire [2:0] n24074_o;
  wire [2:0] n24077_o;
  wire [31:0] n24080_o;
  wire [591:0] n24081_o;
  wire [81:0] n24083_o;
  wire [37:0] n24084_o;
  wire [2:0] n24085_o;
  wire [2:0] n24087_o;
  wire [81:0] n24088_o;
  wire [37:0] n24089_o;
  wire [9:0] n24090_o;
  wire [9:0] n24092_o;
  wire [81:0] n24093_o;
  wire [37:0] n24094_o;
  wire [3:0] n24095_o;
  wire [3:0] n24097_o;
  wire [6:0] n24098_o;
  wire [9:0] n24099_o;
  wire [9:0] n24100_o;
  wire [6:0] n24101_o;
  wire [6:0] n24102_o;
  wire n24106_o;
  wire n24108_o;
  wire n24109_o;
  wire n24110_o;
  wire [591:0] n24111_o;
  wire [591:0] n24112_o;
  wire [2:0] n24114_o;
  wire [9:0] n24116_o;
  wire [50:0] n24118_o;
  wire [31:0] n24119_o;
  wire [43:0] n24121_o;
  wire n24122_o;
  wire n24123_o;
  wire n24124_o;
  wire n24125_o;
  wire n24126_o;
  wire n24128_o;
  wire [43:0] n24130_o;
  wire [37:0] n24131_o;
  wire [2:0] n24132_o;
  wire [2:0] n24135_o;
  wire [31:0] n24138_o;
  wire [43:0] n24140_o;
  wire [37:0] n24141_o;
  wire [2:0] n24142_o;
  wire [2:0] n24144_o;
  wire [43:0] n24145_o;
  wire [37:0] n24146_o;
  wire [9:0] n24147_o;
  wire [9:0] n24149_o;
  wire [43:0] n24150_o;
  wire [37:0] n24151_o;
  wire [3:0] n24152_o;
  wire [3:0] n24154_o;
  wire [6:0] n24155_o;
  wire [9:0] n24156_o;
  wire [9:0] n24157_o;
  wire [6:0] n24158_o;
  wire [6:0] n24159_o;
  wire [2:0] n24162_o;
  wire [13:0] n24163_o;
  wire [9:0] n24164_o;
  wire [81:0] n24165_o;
  wire [38:0] n24166_o;
  wire n24167_o;
  wire [81:0] n24168_o;
  wire [38:0] n24169_o;
  wire n24170_o;
  wire n24171_o;
  wire n24172_o;
  wire [81:0] n24173_o;
  wire [37:0] n24174_o;
  wire [2:0] n24175_o;
  wire [2:0] n24177_o;
  wire [81:0] n24178_o;
  wire [37:0] n24179_o;
  wire [9:0] n24180_o;
  wire [9:0] n24182_o;
  wire [81:0] n24183_o;
  wire [37:0] n24184_o;
  wire [3:0] n24185_o;
  wire [3:0] n24187_o;
  wire [16:0] n24188_o;
  wire [16:0] n24189_o;
  wire [16:0] n24190_o;
  wire n24191_o;
  wire [43:0] n24192_o;
  wire [37:0] n24193_o;
  wire [10:0] n24194_o;
  wire n24195_o;
  wire [43:0] n24196_o;
  wire [37:0] n24197_o;
  wire [2:0] n24198_o;
  wire [2:0] n24200_o;
  wire [43:0] n24201_o;
  wire [37:0] n24202_o;
  wire [9:0] n24203_o;
  wire [9:0] n24205_o;
  wire [43:0] n24206_o;
  wire [37:0] n24207_o;
  wire [3:0] n24208_o;
  wire [3:0] n24210_o;
  wire [16:0] n24211_o;
  wire [16:0] n24212_o;
  wire [16:0] n24213_o;
  wire [16:0] n24214_o;
  wire [16:0] n24215_o;
  wire n24216_o;
  wire n24217_o;
  wire [41:0] n24218_o;
  wire [9:0] n24219_o;
  wire n24221_o;
  wire n24222_o;
  wire [41:0] n24225_o;
  wire [9:0] n24226_o;
  wire [41:0] n24227_o;
  wire [9:0] n24228_o;
  wire [41:0] n24229_o;
  wire [8:0] n24230_o;
  wire [41:0] n24231_o;
  wire n24232_o;
  wire n24233_o;
  wire [41:0] n24235_o;
  wire [9:0] n24236_o;
  wire n24238_o;
  wire [3:0] n24239_o;
  wire [3:0] n24240_o;
  wire [23:0] n24241_o;
  wire [9:0] n24242_o;
  wire [1:0] n24243_o;
  wire [23:0] n24244_o;
  wire [23:0] n24245_o;
  wire [9:0] n24246_o;
  wire [9:0] n24247_o;
  wire [1:0] n24248_o;
  wire [1:0] n24249_o;
  wire [2:0] n24253_o;
  wire n24254_o;
  wire n24255_o;
  wire n24256_o;
  wire [41:0] n24257_o;
  wire [9:0] n24258_o;
  wire n24260_o;
  wire n24261_o;
  wire [41:0] n24264_o;
  wire [9:0] n24265_o;
  wire [41:0] n24266_o;
  wire [9:0] n24267_o;
  wire [41:0] n24268_o;
  wire [8:0] n24269_o;
  wire [41:0] n24270_o;
  wire n24271_o;
  wire n24272_o;
  wire [41:0] n24274_o;
  wire [9:0] n24275_o;
  wire n24277_o;
  wire [3:0] n24278_o;
  wire [3:0] n24279_o;
  wire [23:0] n24280_o;
  wire [9:0] n24281_o;
  wire [1:0] n24282_o;
  wire [23:0] n24283_o;
  wire [23:0] n24284_o;
  wire [9:0] n24285_o;
  wire [9:0] n24286_o;
  wire [1:0] n24287_o;
  wire [1:0] n24288_o;
  wire [255:0] n24290_o;
  wire [2:0] n24292_o;
  wire [255:0] n24293_o;
  wire n24294_o;
  wire [591:0] n24296_o;
  wire [295:0] n24302_o;
  wire n24303_o;
  wire [295:0] n24304_o;
  wire [37:0] n24305_o;
  wire [10:0] n24306_o;
  wire n24307_o;
  wire n24308_o;
  wire n24309_o;
  wire [295:0] n24312_o;
  wire n24313_o;
  wire [295:0] n24314_o;
  wire [37:0] n24315_o;
  wire [10:0] n24316_o;
  wire n24317_o;
  wire n24318_o;
  wire n24319_o;
  wire [1:0] n24320_o;
  wire [749:0] n24321_o;
  wire [81:0] n24322_o;
  wire [2:0] n24323_o;
  wire n24325_o;
  wire [2:0] n24327_o;
  wire n24329_o;
  wire n24331_o;
  wire [749:0] n24333_o;
  wire [13:0] n24337_o;
  wire [19:0] n24338_o;
  wire [39:0] n24339_o;
  wire [749:0] n24340_o;
  wire [81:0] n24341_o;
  wire [37:0] n24342_o;
  wire [9:0] n24343_o;
  wire n24345_o;
  wire [39:0] n24346_o;
  wire [749:0] n24347_o;
  wire [3:0] n24348_o;
  wire [3:0] n24349_o;
  wire [12:0] n24352_o;
  wire [43:0] n24354_o;
  wire n24355_o;
  wire n24356_o;
  wire [2:0] n24360_o;
  wire n24361_o;
  wire n24362_o;
  wire n24364_o;
  wire n24365_o;
  wire [43:0] n24366_o;
  wire n24367_o;
  wire n24368_o;
  wire n24369_o;
  wire [2:0] n24373_o;
  wire n24374_o;
  wire n24375_o;
  wire n24376_o;
  wire n24377_o;
  wire n24379_o;
  wire n24380_o;
  wire n24382_o;
  wire n24385_o;
  wire n24386_o;
  wire [81:0] n24387_o;
  wire [37:0] n24388_o;
  wire [10:0] n24389_o;
  wire [8:0] n24390_o;
  wire [8:0] n24392_o;
  wire [8:0] n24393_o;
  wire [8:0] n24394_o;
  wire [41:0] n24395_o;
  wire [749:0] n24396_o;
  wire [81:0] n24397_o;
  wire [37:0] n24398_o;
  wire [3:0] n24399_o;
  wire n24401_o;
  wire [2:0] n24405_o;
  wire n24406_o;
  wire n24407_o;
  wire n24408_o;
  wire n24409_o;
  wire n24410_o;
  wire [8:0] n24411_o;
  wire [8:0] n24412_o;
  wire n24414_o;
  wire n24416_o;
  wire n24418_o;
  wire n24419_o;
  wire n24423_o;
  wire [4:0] n24426_o;
  wire [9:0] n24430_o;
  wire [9:0] n24431_o;
  wire [9:0] n24432_o;
  wire [10:0] n24433_o;
  wire [31:0] n24434_o;
  wire n24435_o;
  wire [749:0] n24436_o;
  wire [81:0] n24437_o;
  wire [37:0] n24438_o;
  wire [9:0] n24439_o;
  wire n24441_o;
  wire [9:0] n24442_o;
  wire [9:0] n24443_o;
  wire [9:0] n24444_o;
  wire [10:0] n24445_o;
  wire [31:0] n24446_o;
  wire n24447_o;
  wire [749:0] n24448_o;
  wire [3:0] n24449_o;
  wire [3:0] n24450_o;
  wire n24451_o;
  wire [2:0] n24454_o;
  wire n24455_o;
  wire [6:0] n24456_o;
  wire [5:0] n24457_o;
  wire [2:0] n24458_o;
  wire [6:0] n24459_o;
  wire [6:0] n24460_o;
  wire [6:0] n24461_o;
  wire [6:0] n24462_o;
  wire n24463_o;
  wire n24464_o;
  wire [5:0] n24465_o;
  wire [5:0] n24466_o;
  wire n24468_o;
  wire n24469_o;
  wire n24470_o;
  wire [2:0] n24473_o;
  wire n24474_o;
  wire n24475_o;
  wire n24477_o;
  wire n24479_o;
  wire [81:0] n24480_o;
  wire [38:0] n24481_o;
  wire n24482_o;
  wire n24483_o;
  wire n24484_o;
  wire n24485_o;
  wire n24488_o;
  wire [10:0] n24489_o;
  wire [36:0] n24490_o;
  wire n24491_o;
  wire [749:0] n24492_o;
  wire [81:0] n24493_o;
  wire [37:0] n24494_o;
  wire [3:0] n24495_o;
  wire n24497_o;
  wire [10:0] n24498_o;
  wire [36:0] n24499_o;
  wire n24500_o;
  wire [749:0] n24501_o;
  wire [81:0] n24502_o;
  wire [37:0] n24503_o;
  wire [9:0] n24504_o;
  wire n24506_o;
  wire n24507_o;
  wire n24509_o;
  wire [591:0] n24511_o;
  wire [591:0] n24514_o;
  wire [591:0] n24515_o;
  wire [10:0] n24516_o;
  wire [36:0] n24517_o;
  wire n24518_o;
  wire [749:0] n24519_o;
  wire [81:0] n24520_o;
  wire [37:0] n24521_o;
  wire [3:0] n24522_o;
  wire n24524_o;
  wire n24527_o;
  wire [13:0] n24529_o;
  wire [13:0] n24530_o;
  wire [13:0] n24531_o;
  wire [10:0] n24532_o;
  wire [36:0] n24533_o;
  wire n24534_o;
  wire [749:0] n24535_o;
  wire [81:0] n24536_o;
  wire [37:0] n24537_o;
  wire [13:0] n24541_o;
  wire [13:0] n24542_o;
  wire [13:0] n24543_o;
  wire [10:0] n24544_o;
  wire [36:0] n24545_o;
  wire n24546_o;
  wire [749:0] n24547_o;
  wire [81:0] n24548_o;
  wire [37:0] n24549_o;
  wire [9:0] n24550_o;
  wire n24552_o;
  wire n24554_o;
  wire n24559_o;
  wire [2:0] n24564_o;
  wire [591:0] n24565_o;
  wire [2:0] n24566_o;
  wire [2:0] n24567_o;
  wire [2:0] n24568_o;
  wire [2:0] n24569_o;
  wire [2:0] n24570_o;
  wire n24571_o;
  wire [591:0] n24572_o;
  wire n24575_o;
  wire n24577_o;
  wire [6:0] n24578_o;
  reg [2:0] n24579_o;
  wire [9:0] n24580_o;
  wire [9:0] n24581_o;
  wire [9:0] n24582_o;
  wire [19:0] n24583_o;
  reg [19:0] n24584_o;
  wire [3:0] n24585_o;
  wire [3:0] n24586_o;
  wire [3:0] n24587_o;
  wire [3:0] n24588_o;
  reg [3:0] n24589_o;
  wire [2:0] n24590_o;
  wire [2:0] n24591_o;
  wire [2:0] n24592_o;
  wire [2:0] n24593_o;
  wire [2:0] n24594_o;
  reg [2:0] n24595_o;
  wire [8:0] n24596_o;
  wire [8:0] n24597_o;
  reg [8:0] n24598_o;
  wire n24599_o;
  wire n24600_o;
  reg n24601_o;
  wire n24602_o;
  reg n24603_o;
  wire n24604_o;
  reg n24605_o;
  wire [4:0] n24606_o;
  wire [4:0] n24607_o;
  reg [4:0] n24608_o;
  wire n24609_o;
  wire n24610_o;
  reg n24611_o;
  wire n24612_o;
  reg n24613_o;
  wire [591:0] n24614_o;
  reg [591:0] n24615_o;
  wire [31:0] n24627_o;
  reg n24630_o;
  wire n24632_o;
  wire [749:0] n24634_o;
  wire [43:0] n24635_o;
  wire [2:0] n24636_o;
  wire [591:0] n24638_o;
  wire [295:0] n24644_o;
  wire n24645_o;
  wire [295:0] n24646_o;
  wire [37:0] n24647_o;
  wire [10:0] n24648_o;
  wire n24649_o;
  wire n24650_o;
  wire [295:0] n24653_o;
  wire n24654_o;
  wire [295:0] n24655_o;
  wire [37:0] n24656_o;
  wire [10:0] n24657_o;
  wire n24658_o;
  wire n24659_o;
  wire [1:0] n24660_o;
  wire n24662_o;
  wire [591:0] n24665_o;
  wire [295:0] n24671_o;
  wire n24672_o;
  wire [295:0] n24673_o;
  wire [37:0] n24674_o;
  wire [10:0] n24675_o;
  wire n24676_o;
  wire n24677_o;
  wire [295:0] n24680_o;
  wire n24681_o;
  wire [295:0] n24682_o;
  wire [37:0] n24683_o;
  wire [10:0] n24684_o;
  wire n24685_o;
  wire n24686_o;
  wire [1:0] n24687_o;
  wire n24695_o;
  wire n24702_o;
  wire n24706_o;
  wire n24708_o;
  wire n24710_o;
  wire n24716_o;
  wire n24719_o;
  wire [11:0] n24721_o;
  wire n24722_o;
  wire [749:0] n24723_o;
  wire [43:0] n24724_o;
  wire n24725_o;
  wire n24728_o;
  wire [37:0] n24731_o;
  wire n24732_o;
  wire [2:0] n24737_o;
  wire n24738_o;
  wire [42:0] n24739_o;
  wire [12:0] n24740_o;
  wire [42:0] n24741_o;
  wire [42:0] n24742_o;
  wire n24744_o;
  wire n24745_o;
  wire n24746_o;
  wire [2:0] n24749_o;
  wire n24750_o;
  wire n24751_o;
  wire n24753_o;
  wire n24754_o;
  wire [43:0] n24755_o;
  wire n24756_o;
  wire n24757_o;
  wire n24758_o;
  wire n24759_o;
  wire n24760_o;
  wire n24763_o;
  wire n24764_o;
  wire n24765_o;
  wire n24767_o;
  wire [10:0] n24769_o;
  wire n24770_o;
  wire [749:0] n24771_o;
  wire [37:0] n24773_o;
  wire [10:0] n24774_o;
  wire n24775_o;
  wire n24776_o;
  wire [2:0] n24778_o;
  wire [10:0] n24779_o;
  wire n24780_o;
  wire [749:0] n24781_o;
  wire [43:0] n24782_o;
  wire n24783_o;
  wire [43:0] n24784_o;
  wire n24785_o;
  wire n24786_o;
  wire n24788_o;
  wire [43:0] n24790_o;
  wire [37:0] n24791_o;
  wire n24794_o;
  wire [37:0] n24797_o;
  wire [10:0] n24798_o;
  wire [37:0] n24799_o;
  wire [37:0] n24800_o;
  wire [10:0] n24802_o;
  wire [1:0] n24803_o;
  wire [749:0] n24804_o;
  wire [43:0] n24805_o;
  wire [37:0] n24806_o;
  wire [3:0] n24807_o;
  wire n24809_o;
  wire [9:0] n24814_o;
  wire n24815_o;
  wire [749:0] n24816_o;
  wire [81:0] n24817_o;
  wire n24818_o;
  wire n24819_o;
  wire [81:0] n24820_o;
  wire n24821_o;
  wire n24822_o;
  wire [2:0] n24826_o;
  wire n24827_o;
  wire n24828_o;
  wire [9:0] n24831_o;
  wire [9:0] n24832_o;
  wire [9:0] n24833_o;
  wire [9:0] n24834_o;
  wire [9:0] n24835_o;
  wire [9:0] n24836_o;
  wire n24837_o;
  wire [749:0] n24838_o;
  wire [43:0] n24839_o;
  wire [37:0] n24840_o;
  wire [9:0] n24841_o;
  wire n24843_o;
  wire [9:0] n24844_o;
  wire [9:0] n24845_o;
  wire [9:0] n24846_o;
  wire [9:0] n24847_o;
  wire [9:0] n24848_o;
  wire [9:0] n24849_o;
  wire n24850_o;
  wire [749:0] n24851_o;
  wire [3:0] n24852_o;
  wire [3:0] n24853_o;
  wire [6:0] n24854_o;
  wire [1:0] n24855_o;
  wire [2:0] n24856_o;
  wire [6:0] n24857_o;
  wire [6:0] n24858_o;
  wire [6:0] n24859_o;
  wire [6:0] n24860_o;
  wire [6:0] n24861_o;
  wire [6:0] n24862_o;
  wire n24863_o;
  wire [1:0] n24864_o;
  wire [1:0] n24865_o;
  wire n24866_o;
  wire n24867_o;
  wire [40:0] n24868_o;
  wire [2:0] n24869_o;
  wire [2:0] n24870_o;
  wire [19:0] n24871_o;
  wire [9:0] n24872_o;
  wire [9:0] n24873_o;
  wire [9:0] n24874_o;
  wire [9:0] n24875_o;
  wire [9:0] n24876_o;
  wire [19:0] n24877_o;
  wire [19:0] n24878_o;
  wire [6:0] n24879_o;
  wire [6:0] n24880_o;
  wire [9:0] n24881_o;
  wire [9:0] n24882_o;
  wire [9:0] n24883_o;
  wire n24884_o;
  wire n24885_o;
  wire n24886_o;
  wire n24887_o;
  wire n24888_o;
  wire n24889_o;
  wire n24890_o;
  wire n24891_o;
  wire n24892_o;
  wire [591:0] n24893_o;
  wire n24895_o;
  wire n24896_o;
  wire [749:0] n24897_o;
  wire [81:0] n24898_o;
  wire n24899_o;
  wire n24900_o;
  wire n24901_o;
  wire [81:0] n24902_o;
  wire n24903_o;
  wire n24904_o;
  wire n24905_o;
  wire [2:0] n24909_o;
  wire n24910_o;
  wire n24911_o;
  wire n24912_o;
  wire n24913_o;
  wire n24915_o;
  wire n24916_o;
  wire n24918_o;
  wire n24921_o;
  wire n24922_o;
  wire [43:0] n24923_o;
  wire [37:0] n24924_o;
  wire [10:0] n24925_o;
  wire [8:0] n24926_o;
  wire [8:0] n24928_o;
  wire [8:0] n24929_o;
  wire [8:0] n24930_o;
  wire [4:0] n24931_o;
  wire [749:0] n24932_o;
  wire [43:0] n24933_o;
  wire [37:0] n24934_o;
  wire [3:0] n24935_o;
  wire n24937_o;
  wire [9:0] n24944_o;
  wire [9:0] n24945_o;
  wire [9:0] n24946_o;
  wire [9:0] n24947_o;
  wire [9:0] n24948_o;
  wire n24949_o;
  wire n24950_o;
  wire [749:0] n24951_o;
  wire [43:0] n24952_o;
  wire [37:0] n24953_o;
  wire [9:0] n24954_o;
  wire n24956_o;
  wire [9:0] n24957_o;
  wire [9:0] n24958_o;
  wire [9:0] n24959_o;
  wire [9:0] n24960_o;
  wire [9:0] n24961_o;
  wire n24962_o;
  wire n24963_o;
  wire [749:0] n24964_o;
  wire [3:0] n24965_o;
  wire [3:0] n24966_o;
  wire n24967_o;
  wire [2:0] n24970_o;
  wire n24971_o;
  wire [9:0] n24972_o;
  wire [9:0] n24973_o;
  wire [9:0] n24974_o;
  wire [9:0] n24975_o;
  wire [9:0] n24976_o;
  wire n24977_o;
  wire n24978_o;
  wire [749:0] n24979_o;
  wire [43:0] n24980_o;
  wire [37:0] n24981_o;
  wire [9:0] n24982_o;
  wire n24984_o;
  wire n24988_o;
  wire n24993_o;
  wire [2:0] n24997_o;
  wire n24998_o;
  wire [10:0] n24999_o;
  wire [10:0] n25000_o;
  wire [591:0] n25001_o;
  wire [18:0] n25002_o;
  wire [592:0] n25003_o;
  wire [2:0] n25004_o;
  wire [6:0] n25005_o;
  wire [6:0] n25006_o;
  wire [6:0] n25007_o;
  wire [6:0] n25008_o;
  wire [6:0] n25009_o;
  wire [2:0] n25010_o;
  wire [18:0] n25011_o;
  wire [18:0] n25012_o;
  wire n25013_o;
  wire [592:0] n25014_o;
  wire [592:0] n25015_o;
  wire n25016_o;
  wire [6:0] n25017_o;
  wire [6:0] n25018_o;
  wire [6:0] n25019_o;
  wire [6:0] n25020_o;
  wire [6:0] n25021_o;
  wire [11:0] n25022_o;
  wire [18:0] n25023_o;
  wire [18:0] n25024_o;
  wire n25025_o;
  wire [592:0] n25026_o;
  wire [592:0] n25027_o;
  wire n25029_o;
  wire n25032_o;
  wire n25037_o;
  wire n25042_o;
  wire [5:0] n25043_o;
  wire [2:0] n25044_o;
  reg [2:0] n25045_o;
  wire [19:0] n25046_o;
  wire [9:0] n25047_o;
  wire [9:0] n25048_o;
  wire [9:0] n25049_o;
  wire [9:0] n25050_o;
  wire [9:0] n25051_o;
  wire [19:0] n25052_o;
  reg [19:0] n25053_o;
  wire [6:0] n25054_o;
  wire [6:0] n25055_o;
  wire [6:0] n25056_o;
  wire [6:0] n25057_o;
  wire [6:0] n25058_o;
  wire [6:0] n25059_o;
  wire [6:0] n25060_o;
  reg [6:0] n25061_o;
  wire [9:0] n25062_o;
  wire [9:0] n25063_o;
  wire [9:0] n25064_o;
  reg [9:0] n25065_o;
  wire n25066_o;
  wire n25067_o;
  wire n25068_o;
  reg n25069_o;
  wire n25070_o;
  wire n25071_o;
  wire n25072_o;
  reg n25073_o;
  wire n25074_o;
  wire n25075_o;
  reg n25076_o;
  wire n25077_o;
  wire n25078_o;
  reg n25079_o;
  wire [591:0] n25080_o;
  reg [591:0] n25081_o;
  wire n25092_o;
  wire [749:0] n25094_o;
  wire [43:0] n25095_o;
  wire [37:0] n25096_o;
  wire [2:0] n25097_o;
  wire [2:0] n25100_o;
  wire [749:0] n25103_o;
  wire n25106_o;
  wire [749:0] n25108_o;
  wire [81:0] n25109_o;
  wire [37:0] n25110_o;
  wire [2:0] n25111_o;
  wire [2:0] n25114_o;
  wire [749:0] n25117_o;
  wire [749:0] n25119_o;
  wire [81:0] n25120_o;
  wire [38:0] n25121_o;
  wire n25122_o;
  wire n25124_o;
  wire [15:0] n25127_o;
  wire [31:0] n25128_o;
  wire [31:0] n25129_o;
  wire [81:0] n25130_o;
  wire n25131_o;
  wire [81:0] n25132_o;
  wire [37:0] n25133_o;
  wire [10:0] n25134_o;
  wire [43:0] n25135_o;
  wire [37:0] n25136_o;
  wire [10:0] n25137_o;
  wire [10:0] n25138_o;
  wire [295:0] n25139_o;
  wire n25140_o;
  wire [295:0] n25141_o;
  wire n25142_o;
  wire [1:0] n25143_o;
  wire [81:0] n25144_o;
  wire [38:0] n25145_o;
  wire [43:0] n25146_o;
  wire n25147_o;
  wire [8:0] n25148_o;
  wire n25149_o;
  wire n25150_o;
  wire [31:0] n25151_o;
  wire [42:0] n25152_o;
  wire [749:0] n25153_o;
  wire n25158_o;
  wire [749:0] n25161_o;
  wire [749:0] n25167_o;
  reg [749:0] n25168_q;
  wire [3:0] n25169_o;
  wire n25170_o;
  wire n25171_o;
  wire n25172_o;
  wire n25173_o;
  wire n25174_o;
  wire n25175_o;
  wire n25176_o;
  wire n25177_o;
  wire n25178_o;
  wire n25179_o;
  wire n25180_o;
  wire n25181_o;
  wire n25182_o;
  wire n25183_o;
  wire n25184_o;
  wire n25185_o;
  wire n25186_o;
  wire n25187_o;
  wire n25188_o;
  wire n25189_o;
  wire n25190_o;
  wire n25191_o;
  wire n25192_o;
  wire n25193_o;
  wire n25194_o;
  wire n25195_o;
  wire n25196_o;
  wire n25197_o;
  wire n25198_o;
  wire n25199_o;
  wire n25200_o;
  wire n25201_o;
  wire n25202_o;
  wire n25203_o;
  wire n25204_o;
  wire n25205_o;
  wire [31:0] n25206_o;
  wire n25207_o;
  wire [31:0] n25208_o;
  wire [31:0] n25209_o;
  wire n25210_o;
  wire [31:0] n25211_o;
  wire [31:0] n25212_o;
  wire n25213_o;
  wire [31:0] n25214_o;
  wire [31:0] n25215_o;
  wire n25216_o;
  wire [31:0] n25217_o;
  wire [31:0] n25218_o;
  wire n25219_o;
  wire [31:0] n25220_o;
  wire [31:0] n25221_o;
  wire n25222_o;
  wire [31:0] n25223_o;
  wire [31:0] n25224_o;
  wire n25225_o;
  wire [31:0] n25226_o;
  wire [31:0] n25227_o;
  wire n25228_o;
  wire [31:0] n25229_o;
  wire [39:0] n25230_o;
  wire [31:0] n25231_o;
  wire n25232_o;
  wire [31:0] n25233_o;
  wire [31:0] n25234_o;
  wire n25235_o;
  wire [31:0] n25236_o;
  wire [31:0] n25237_o;
  wire n25238_o;
  wire [31:0] n25239_o;
  wire [31:0] n25240_o;
  wire n25241_o;
  wire [31:0] n25242_o;
  wire [31:0] n25243_o;
  wire n25244_o;
  wire [31:0] n25245_o;
  wire [31:0] n25246_o;
  wire n25247_o;
  wire [31:0] n25248_o;
  wire [31:0] n25249_o;
  wire n25250_o;
  wire [31:0] n25251_o;
  wire [31:0] n25252_o;
  wire n25253_o;
  wire [31:0] n25254_o;
  wire [39:0] n25255_o;
  wire [591:0] n25256_o;
  wire [3:0] n25257_o;
  wire n25258_o;
  wire n25259_o;
  wire n25260_o;
  wire n25261_o;
  wire n25262_o;
  wire n25263_o;
  wire n25264_o;
  wire n25265_o;
  wire n25266_o;
  wire n25267_o;
  wire n25268_o;
  wire n25269_o;
  wire n25270_o;
  wire n25271_o;
  wire n25272_o;
  wire n25273_o;
  wire n25274_o;
  wire n25275_o;
  wire n25276_o;
  wire n25277_o;
  wire n25278_o;
  wire n25279_o;
  wire n25280_o;
  wire n25281_o;
  wire n25282_o;
  wire n25283_o;
  wire n25284_o;
  wire n25285_o;
  wire n25286_o;
  wire n25287_o;
  wire n25288_o;
  wire n25289_o;
  wire n25290_o;
  wire n25291_o;
  wire n25292_o;
  wire n25293_o;
  wire [31:0] n25294_o;
  wire n25295_o;
  wire [31:0] n25296_o;
  wire [31:0] n25297_o;
  wire n25298_o;
  wire [31:0] n25299_o;
  wire [31:0] n25300_o;
  wire n25301_o;
  wire [31:0] n25302_o;
  wire [31:0] n25303_o;
  wire n25304_o;
  wire [31:0] n25305_o;
  wire [31:0] n25306_o;
  wire n25307_o;
  wire [31:0] n25308_o;
  wire [31:0] n25309_o;
  wire n25310_o;
  wire [31:0] n25311_o;
  wire [31:0] n25312_o;
  wire n25313_o;
  wire [31:0] n25314_o;
  wire [31:0] n25315_o;
  wire n25316_o;
  wire [31:0] n25317_o;
  wire [39:0] n25318_o;
  wire [31:0] n25319_o;
  wire n25320_o;
  wire [31:0] n25321_o;
  wire [31:0] n25322_o;
  wire n25323_o;
  wire [31:0] n25324_o;
  wire [31:0] n25325_o;
  wire n25326_o;
  wire [31:0] n25327_o;
  wire [31:0] n25328_o;
  wire n25329_o;
  wire [31:0] n25330_o;
  wire [31:0] n25331_o;
  wire n25332_o;
  wire [31:0] n25333_o;
  wire [31:0] n25334_o;
  wire n25335_o;
  wire [31:0] n25336_o;
  wire [31:0] n25337_o;
  wire n25338_o;
  wire [31:0] n25339_o;
  wire [31:0] n25340_o;
  wire n25341_o;
  wire [31:0] n25342_o;
  wire [39:0] n25343_o;
  wire [591:0] n25344_o;
  wire [295:0] n25345_o;
  wire [295:0] n25346_o;
  wire [295:0] n25347_o;
  wire [41:0] n25348_o;
  wire [41:0] n25349_o;
  wire [41:0] n25350_o;
  wire [41:0] n25351_o;
  wire [41:0] n25352_o;
  wire [41:0] n25353_o;
  wire n25354_o;
  wire n25355_o;
  wire [293:0] n25356_o;
  wire n25357_o;
  wire n25358_o;
  wire [294:0] n25359_o;
  wire n25360_o;
  wire n25361_o;
  wire n25362_o;
  wire [591:0] n25363_o;
  wire n25364_o;
  wire n25365_o;
  wire [255:0] n25366_o;
  wire [37:0] n25367_o;
  wire [37:0] n25368_o;
  wire [257:0] n25369_o;
  wire [37:0] n25370_o;
  wire [37:0] n25371_o;
  wire [1:0] n25372_o;
  wire [591:0] n25373_o;
  wire n25374_o;
  wire n25375_o;
  wire [294:0] n25376_o;
  wire n25377_o;
  wire n25378_o;
  wire [294:0] n25379_o;
  wire n25380_o;
  wire n25381_o;
  wire [591:0] n25382_o;
  wire n25383_o;
  wire n25384_o;
  wire [293:0] n25385_o;
  wire n25386_o;
  wire n25387_o;
  wire [294:0] n25388_o;
  wire n25389_o;
  wire n25390_o;
  wire n25391_o;
  wire [591:0] n25392_o;
  wire [295:0] n25393_o;
  wire [295:0] n25394_o;
  wire [295:0] n25395_o;
  wire [295:0] n25396_o;
  wire [295:0] n25397_o;
  wire [295:0] n25398_o;
  wire [295:0] n25399_o;
  wire [295:0] n25400_o;
  wire [295:0] n25401_o;
  wire n25402_o;
  wire n25403_o;
  wire [255:0] n25404_o;
  wire [37:0] n25405_o;
  wire n25406_o;
  wire [37:0] n25407_o;
  wire [257:0] n25408_o;
  wire [37:0] n25409_o;
  wire n25410_o;
  wire [37:0] n25411_o;
  wire [1:0] n25412_o;
  wire [591:0] n25413_o;
  wire [41:0] n25414_o;
  wire [41:0] n25415_o;
  wire [41:0] n25416_o;
  wire n25417_o;
  wire n25418_o;
  wire [294:0] n25419_o;
  wire n25420_o;
  wire n25421_o;
  wire [294:0] n25422_o;
  wire n25423_o;
  wire n25424_o;
  wire [591:0] n25425_o;
  wire n25426_o;
  wire n25427_o;
  wire [293:0] n25428_o;
  wire n25429_o;
  wire n25430_o;
  wire [294:0] n25431_o;
  wire n25432_o;
  wire n25433_o;
  wire n25434_o;
  wire [591:0] n25435_o;
  wire n25436_o;
  wire n25437_o;
  wire [294:0] n25438_o;
  wire n25439_o;
  wire n25440_o;
  wire [294:0] n25441_o;
  wire n25442_o;
  wire n25443_o;
  wire [591:0] n25444_o;
  wire n25445_o;
  wire n25446_o;
  wire [293:0] n25447_o;
  wire n25448_o;
  wire n25449_o;
  wire [294:0] n25450_o;
  wire n25451_o;
  wire n25452_o;
  wire n25453_o;
  wire [591:0] n25454_o;
  wire [31:0] n25455_o;
  wire [31:0] n25456_o;
  wire [31:0] n25457_o;
  wire [31:0] n25458_o;
  wire [31:0] n25459_o;
  wire [31:0] n25460_o;
  wire [31:0] n25461_o;
  wire [31:0] n25462_o;
  wire [31:0] n25463_o;
  wire [31:0] n25464_o;
  wire [31:0] n25465_o;
  wire [31:0] n25466_o;
  wire [31:0] n25467_o;
  wire [31:0] n25468_o;
  wire [31:0] n25469_o;
  wire [31:0] n25470_o;
  wire [3:0] n25471_o;
  wire [1:0] n25472_o;
  reg [31:0] n25473_o;
  wire [1:0] n25474_o;
  reg [31:0] n25475_o;
  wire [1:0] n25476_o;
  reg [31:0] n25477_o;
  wire [1:0] n25478_o;
  reg [31:0] n25479_o;
  wire [1:0] n25480_o;
  reg [31:0] n25481_o;
  wire [31:0] n25482_o;
  wire [31:0] n25483_o;
  wire [31:0] n25484_o;
  wire [31:0] n25485_o;
  wire [31:0] n25486_o;
  wire [31:0] n25487_o;
  wire [31:0] n25488_o;
  wire [31:0] n25489_o;
  wire [31:0] n25490_o;
  wire [31:0] n25491_o;
  wire [31:0] n25492_o;
  wire [31:0] n25493_o;
  wire [31:0] n25494_o;
  wire [31:0] n25495_o;
  wire [31:0] n25496_o;
  wire [31:0] n25497_o;
  wire [3:0] n25498_o;
  wire [1:0] n25499_o;
  reg [31:0] n25500_o;
  wire [1:0] n25501_o;
  reg [31:0] n25502_o;
  wire [1:0] n25503_o;
  reg [31:0] n25504_o;
  wire [1:0] n25505_o;
  reg [31:0] n25506_o;
  wire [1:0] n25507_o;
  reg [31:0] n25508_o;
  wire [41:0] n25509_o;
  wire [41:0] n25510_o;
  wire [41:0] n25511_o;
  assign status_o = n25143_o;
  assign mem_req_o_adr = n24000_o;
  assign mem_req_o_we = n24001_o;
  assign mem_req_o_ena = n24002_o;
  assign mem_req_o_dat = n24003_o;
  assign agent_txreq_o_av = n24005_o;
  assign agent_txreq_o_data = n24006_o;
  assign agent_txreq_o_comm = n24007_o;
  assign agent_txreq_o_we = n24008_o;
  assign agent_rxreq_o_re = n24011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  assign n24000_o = n25152_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:136:3  */
  assign n24001_o = n25152_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n24002_o = n25152_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:613:14  */
  assign n24003_o = n25152_o[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n24005_o = n25145_o[0];
  assign n24006_o = n25145_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:67:3  */
  assign n24007_o = n25145_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:69:14  */
  assign n24008_o = n25145_o[38];
  assign n24009_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  assign n24011_o = n25147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:138:5  */
  assign n24012_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:203:10  */
  assign tx_arb_req = n24320_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:204:10  */
  assign tx_arb_ack = n24630_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:206:10  */
  assign r = n25168_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:206:13  */
  assign rin = n25153_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:212:3  */
  round_robin_arb_2 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:16  */
  assign n24028_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24032_o = n24028_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24036_o = n24028_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24038_o = n24028_o ? 32'b00000000000000000000000000000001 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:16  */
  assign n24039_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24044_o = n24050_o ? 1'b0 : n24036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24045_o = n24051_o ? 32'b00000000000000000000000000000000 : n24038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24047_o = n24039_o & n24032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24048_o = n24039_o & n24032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24050_o = n24032_o & n24047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n24051_o = n24032_o & n24048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:183:5  */
  assign n24057_o = n24044_o ? 32'b00000000000000000000000000000000 : n24045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:244:5  */
  assign n24058_o = n24057_o[0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:45  */
  assign n24059_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:48  */
  assign n24060_o = n24059_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:19  */
  assign n24062_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:43  */
  assign n24063_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:46  */
  assign n24064_o = n24063_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:57  */
  assign n24065_o = n24064_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:65  */
  assign n24066_o = n24065_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:12  */
  assign n24067_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:15  */
  assign n24068_o = n24067_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:19  */
  assign n24070_o = 1'b1 - n24058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:57  */
  assign n24072_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:60  */
  assign n24073_o = n24072_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:71  */
  assign n24074_o = n24073_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:43  */
  assign n24077_o = 3'b111 - n24074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:254:51  */
  assign n24080_o = mem_rsp_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n24081_o = r[717:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:43  */
  assign n24083_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:46  */
  assign n24084_o = n24083_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:57  */
  assign n24085_o = n24084_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:70  */
  assign n24087_o = n24085_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:43  */
  assign n24088_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:46  */
  assign n24089_o = n24088_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:57  */
  assign n24090_o = n24089_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:68  */
  assign n24092_o = n24090_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:43  */
  assign n24093_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:46  */
  assign n24094_o = n24093_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:57  */
  assign n24095_o = n24094_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:69  */
  assign n24097_o = n24095_o - 4'b0001;
  assign n24098_o = {n24087_o, n24097_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n24099_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n24100_o = n24106_o ? n24092_o : n24099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n24101_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n24102_o = n24108_o ? n24098_o : n24101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n24106_o = n24062_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n24108_o = n24062_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n24109_o = r[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n24110_o = n24062_o ? n24066_o : n24109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n24111_o = r[717:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n24112_o = n24062_o ? n25256_o : n24111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:277:20  */
  assign n24114_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:276:14  */
  assign n24116_o = r[22:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:275:14  */
  assign n24118_o = r[80:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:580:12  */
  assign n24119_o = r[749:718];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:10  */
  assign n24121_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:13  */
  assign n24122_o = n24121_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:24  */
  assign n24123_o = n24122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:51  */
  assign n24124_o = n24012_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:54  */
  assign n24125_o = ~n24124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:33  */
  assign n24126_o = n24123_o & n24125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:17  */
  assign n24128_o = 1'b1 - n24060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:55  */
  assign n24130_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:58  */
  assign n24131_o = n24130_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:69  */
  assign n24132_o = n24131_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:41  */
  assign n24135_o = 3'b111 - n24132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:266:55  */
  assign n24138_o = n24012_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:43  */
  assign n24140_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:46  */
  assign n24141_o = n24140_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:57  */
  assign n24142_o = n24141_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:70  */
  assign n24144_o = n24142_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:43  */
  assign n24145_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:46  */
  assign n24146_o = n24145_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:57  */
  assign n24147_o = n24146_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:68  */
  assign n24149_o = n24147_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:43  */
  assign n24150_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:46  */
  assign n24151_o = n24150_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:57  */
  assign n24152_o = n24151_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:69  */
  assign n24154_o = n24152_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:225:12  */
  assign n24155_o = {n24144_o, n24154_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:151:10  */
  assign n24156_o = r[94:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n24157_o = n24126_o ? n24149_o : n24156_o;
  assign n24158_o = r[111:105];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n24159_o = n24126_o ? n24155_o : n24158_o;
  assign n24162_o = r[84:82];
  assign n24163_o = r[125:112];
  assign n24164_o = r[104:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:10  */
  assign n24165_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:13  */
  assign n24166_o = n24165_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:24  */
  assign n24167_o = n24166_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:39  */
  assign n24168_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:42  */
  assign n24169_o = n24168_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:53  */
  assign n24170_o = n24169_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:56  */
  assign n24171_o = ~n24170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:33  */
  assign n24172_o = n24167_o & n24171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:43  */
  assign n24173_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:46  */
  assign n24174_o = n24173_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:57  */
  assign n24175_o = n24174_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:70  */
  assign n24177_o = n24175_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:43  */
  assign n24178_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:46  */
  assign n24179_o = n24178_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:57  */
  assign n24180_o = n24179_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:68  */
  assign n24182_o = n24180_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:43  */
  assign n24183_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:46  */
  assign n24184_o = n24183_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:57  */
  assign n24185_o = n24184_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:69  */
  assign n24187_o = n24185_o - 4'b0001;
  assign n24188_o = {n24177_o, n24187_o, n24182_o};
  assign n24189_o = {n24102_o, n24116_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24190_o = n24172_o ? n24188_o : n24189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:19  */
  assign n24191_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:12  */
  assign n24192_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:15  */
  assign n24193_o = n24192_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:26  */
  assign n24194_o = n24193_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:34  */
  assign n24195_o = n24194_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:43  */
  assign n24196_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:46  */
  assign n24197_o = n24196_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:57  */
  assign n24198_o = n24197_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:70  */
  assign n24200_o = n24198_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:43  */
  assign n24201_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:46  */
  assign n24202_o = n24201_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:57  */
  assign n24203_o = n24202_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:68  */
  assign n24205_o = n24203_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:43  */
  assign n24206_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:46  */
  assign n24207_o = n24206_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:57  */
  assign n24208_o = n24207_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:69  */
  assign n24210_o = n24208_o - 4'b0001;
  assign n24211_o = {n24200_o, n24210_o, n24205_o};
  assign n24212_o = {n24159_o, n24164_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24213_o = n24195_o ? n24211_o : n24212_o;
  assign n24214_o = {n24159_o, n24164_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24215_o = n24191_o ? n24213_o : n24214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:16  */
  assign n24216_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:20  */
  assign n24217_o = n24216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:50  */
  assign n24218_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:54  */
  assign n24219_o = n24218_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:61  */
  assign n24221_o = n24219_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:32  */
  assign n24222_o = n24217_o & n24221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:65  */
  assign n24225_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:69  */
  assign n24226_o = n24225_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:65  */
  assign n24227_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:69  */
  assign n24228_o = n24227_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:65  */
  assign n24229_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:69  */
  assign n24230_o = n24229_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:60  */
  assign n24231_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:64  */
  assign n24232_o = n24231_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:51  */
  assign n24233_o = ~n24232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:26  */
  assign n24235_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:30  */
  assign n24236_o = n24235_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:37  */
  assign n24238_o = $unsigned(n24236_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:306:74  */
  assign n24239_o = cfg_i[70:67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:9  */
  assign n24240_o = n24238_o ? n24239_o : 4'b1000;
  assign n24241_o = {n24240_o, n24228_o, n24226_o};
  assign n24242_o = {n24233_o, n24230_o};
  assign n24243_o = {1'b1, 1'b1};
  assign n24244_o = n25344_o[575:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n24245_o = n24222_o ? n24241_o : n24244_o;
  assign n24246_o = n25344_o[588:579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n24247_o = n24222_o ? n24242_o : n24246_o;
  assign n24248_o = n25344_o[591:590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n24249_o = n24222_o ? n24243_o : n24248_o;
  assign n24253_o = n25344_o[578:576];
  assign n24254_o = n25344_o[589];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:16  */
  assign n24255_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:20  */
  assign n24256_o = n24255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:50  */
  assign n24257_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:54  */
  assign n24258_o = n24257_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:61  */
  assign n24260_o = n24258_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:32  */
  assign n24261_o = n24256_o & n24260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:65  */
  assign n24264_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:69  */
  assign n24265_o = n24264_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:65  */
  assign n24266_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:69  */
  assign n24267_o = n24266_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:65  */
  assign n24268_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:69  */
  assign n24269_o = n24268_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:60  */
  assign n24270_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:64  */
  assign n24271_o = n24270_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:51  */
  assign n24272_o = ~n24271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:26  */
  assign n24274_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:30  */
  assign n24275_o = n24274_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:37  */
  assign n24277_o = $unsigned(n24275_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:306:74  */
  assign n24278_o = cfg_i[28:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:9  */
  assign n24279_o = n24277_o ? n24278_o : 4'b1000;
  assign n24280_o = {n24279_o, n24267_o, n24265_o};
  assign n24281_o = {n24272_o, n24269_o};
  assign n24282_o = {1'b1, 1'b1};
  assign n24283_o = n25344_o[279:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n24284_o = n24261_o ? n24280_o : n24283_o;
  assign n24285_o = n25344_o[292:283];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n24286_o = n24261_o ? n24281_o : n24285_o;
  assign n24287_o = n25344_o[295:294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n24288_o = n24261_o ? n24282_o : n24287_o;
  assign n24290_o = n25344_o[255:0];
  assign n24292_o = n25344_o[282:280];
  assign n24293_o = n25344_o[551:296];
  assign n24294_o = n25344_o[293];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:315:39  */
  assign n24296_o = r[717:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:22  */
  assign n24302_o = n24296_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:26  */
  assign n24303_o = n24302_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:43  */
  assign n24304_o = n24296_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:47  */
  assign n24305_o = n24304_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:58  */
  assign n24306_o = n24305_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:66  */
  assign n24307_o = n24306_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:37  */
  assign n24308_o = ~n24307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:33  */
  assign n24309_o = n24303_o & n24308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:22  */
  assign n24312_o = n24296_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:26  */
  assign n24313_o = n24312_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:43  */
  assign n24314_o = n24296_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:47  */
  assign n24315_o = n24314_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:58  */
  assign n24316_o = n24315_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:66  */
  assign n24317_o = n24316_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:37  */
  assign n24318_o = ~n24317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:33  */
  assign n24319_o = n24313_o & n24318_o;
  assign n24320_o = {n24319_o, n24309_o};
  assign n24321_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24118_o, n24190_o, n24100_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:12  */
  assign n24322_o = n24321_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:15  */
  assign n24323_o = n24322_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:57  */
  assign n24325_o = n24320_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:31  */
  assign n24327_o = n24325_o ? 3'b001 : n24114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:7  */
  assign n24329_o = n24323_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n24331_o = 1'b1 - n24058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n24333_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24118_o, n24190_o, n24100_o, n24114_o};
  assign n24337_o = n25347_o[293:280];
  assign n24338_o = n25347_o[275:256];
  assign n24339_o = r[80:41];
  assign n24340_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24339_o, n24337_o, 4'b1000, n24338_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:36  */
  assign n24341_o = n24340_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:39  */
  assign n24342_o = n24341_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:50  */
  assign n24343_o = n24342_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:61  */
  assign n24345_o = $unsigned(n24343_o) < $unsigned(10'b0000001000);
  assign n24346_o = r[80:41];
  assign n24347_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24346_o, n24337_o, 4'b1000, n24338_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:329:93  */
  assign n24348_o = n24347_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:31  */
  assign n24349_o = n24345_o ? n24348_o : 4'b1000;
  assign n24352_o = n25347_o[292:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:56  */
  assign n24354_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:59  */
  assign n24355_o = n24354_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:51  */
  assign n24356_o = mem_wait_i | n24355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n24360_o = n24356_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n24361_o = n24356_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n24362_o = n24356_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:7  */
  assign n24364_o = n24323_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:45  */
  assign n24365_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:57  */
  assign n24366_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:60  */
  assign n24367_o = n24366_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:69  */
  assign n24368_o = ~n24367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:51  */
  assign n24369_o = n24365_o & n24368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n24373_o = n24369_o ? 3'b011 : n24114_o;
  assign n24374_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n24375_o = n24369_o ? 1'b1 : n24374_o;
  assign n24376_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n24377_o = n24369_o ? 1'b1 : n24376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:7  */
  assign n24379_o = n24323_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:45  */
  assign n24380_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:41  */
  assign n24382_o = 1'b1 - n24058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:54  */
  assign n24385_o = n25350_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:65  */
  assign n24386_o = ~n24385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:69  */
  assign n24387_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:72  */
  assign n24388_o = n24387_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:83  */
  assign n24389_o = n24388_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:91  */
  assign n24390_o = n24389_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:96  */
  assign n24392_o = n24390_o + 9'b000000100;
  assign n24393_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:33  */
  assign n24394_o = n24386_o ? n24392_o : n24393_o;
  assign n24395_o = r[80:39];
  assign n24396_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24395_o, n24394_o, n24190_o, n24100_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:38  */
  assign n24397_o = n24396_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:41  */
  assign n24398_o = n24397_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:52  */
  assign n24399_o = n24398_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:64  */
  assign n24401_o = n24399_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n24405_o = n24410_o ? 3'b100 : n24114_o;
  assign n24406_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n24407_o = n24414_o ? 1'b0 : n24406_o;
  assign n24408_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n24409_o = n24416_o ? 1'b0 : n24408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n24410_o = n24380_o & n24401_o;
  assign n24411_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n24412_o = n24380_o ? n24394_o : n24411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n24414_o = n24380_o & n24401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n24416_o = n24380_o & n24401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:7  */
  assign n24418_o = n24323_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:45  */
  assign n24419_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:72  */
  assign n24423_o = 1'b1 - n24058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:85  */
  assign n24426_o = n25353_o[41:37];
  assign n24430_o = n24188_o[9:0];
  assign n24431_o = n24189_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24432_o = n24172_o ? n24430_o : n24431_o;
  assign n24433_o = r[40:30];
  assign n24434_o = r[73:42];
  assign n24435_o = r[80];
  assign n24436_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24435_o, 1'b1, n24426_o, n24434_o, 1'b1, n24433_o, 3'b000, 4'b1000, n24432_o, n24100_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:38  */
  assign n24437_o = n24436_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:41  */
  assign n24438_o = n24437_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:52  */
  assign n24439_o = n24438_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:63  */
  assign n24441_o = $unsigned(n24439_o) < $unsigned(10'b0000001000);
  assign n24442_o = n24188_o[9:0];
  assign n24443_o = n24189_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24444_o = n24172_o ? n24442_o : n24443_o;
  assign n24445_o = r[40:30];
  assign n24446_o = r[73:42];
  assign n24447_o = r[80];
  assign n24448_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24447_o, 1'b1, n24426_o, n24446_o, 1'b1, n24445_o, 3'b000, 4'b1000, n24444_o, n24100_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:369:93  */
  assign n24449_o = n24448_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:33  */
  assign n24450_o = n24441_o ? n24449_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:50  */
  assign n24451_o = n24009_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:33  */
  assign n24454_o = n24451_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:33  */
  assign n24455_o = n24451_o ? 1'b0 : 1'b1;
  assign n24456_o = {3'b000, n24450_o};
  assign n24457_o = {n24455_o, n24426_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n24458_o = n24419_o ? n24454_o : n24114_o;
  assign n24459_o = n24188_o[16:10];
  assign n24460_o = n24189_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24461_o = n24172_o ? n24459_o : n24460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n24462_o = n24419_o ? n24456_o : n24461_o;
  assign n24463_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n24464_o = n24419_o ? 1'b1 : n24463_o;
  assign n24465_o = r[79:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n24466_o = n24419_o ? n24457_o : n24465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:7  */
  assign n24468_o = n24323_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:48  */
  assign n24469_o = n24009_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:53  */
  assign n24470_o = ~n24469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:31  */
  assign n24473_o = n24470_o ? 3'b110 : n24114_o;
  assign n24474_o = r[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:31  */
  assign n24475_o = n24470_o ? 1'b1 : n24474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:7  */
  assign n24477_o = n24323_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:48  */
  assign n24479_o = n24009_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:65  */
  assign n24480_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:68  */
  assign n24481_o = n24480_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:79  */
  assign n24482_o = n24481_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:106  */
  assign n24483_o = n24009_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:88  */
  assign n24484_o = n24482_o & n24483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:59  */
  assign n24485_o = n24479_o | n24484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:31  */
  assign n24488_o = n24485_o ? 1'b0 : 1'b1;
  assign n24489_o = r[40:30];
  assign n24490_o = r[78:42];
  assign n24491_o = r[80];
  assign n24492_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24491_o, n24488_o, n24490_o, 1'b0, n24489_o, n24190_o, n24100_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:36  */
  assign n24493_o = n24492_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:39  */
  assign n24494_o = n24493_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:50  */
  assign n24495_o = n24494_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:62  */
  assign n24497_o = n24495_o == 4'b0001;
  assign n24498_o = r[40:30];
  assign n24499_o = r[78:42];
  assign n24500_o = r[80];
  assign n24501_o = {n24119_o, n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24500_o, n24488_o, n24499_o, 1'b0, n24498_o, n24190_o, n24100_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:72  */
  assign n24502_o = n24501_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:75  */
  assign n24503_o = n24502_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:86  */
  assign n24504_o = n24503_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:97  */
  assign n24506_o = n24504_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:66  */
  assign n24507_o = n24497_o & n24506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:43  */
  assign n24509_o = 1'b1 - n24058_o;
  assign n24511_o = {n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o};
  assign n24514_o = {n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:31  */
  assign n24515_o = n24507_o ? n25363_o : n24514_o;
  assign n24516_o = r[40:30];
  assign n24517_o = r[78:42];
  assign n24518_o = r[80];
  assign n24519_o = {n24119_o, n24515_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24518_o, n24488_o, n24517_o, 1'b0, n24516_o, n24190_o, n24100_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:36  */
  assign n24520_o = n24519_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:39  */
  assign n24521_o = n24520_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:50  */
  assign n24522_o = n24521_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:62  */
  assign n24524_o = n24522_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:43  */
  assign n24527_o = 1'b1 - n24058_o;
  assign n24529_o = n24188_o[13:0];
  assign n24530_o = n24189_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24531_o = n24172_o ? n24529_o : n24530_o;
  assign n24532_o = r[40:30];
  assign n24533_o = r[78:42];
  assign n24534_o = r[80];
  assign n24535_o = {n24119_o, n24515_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24534_o, n24488_o, n24533_o, 1'b0, n24532_o, 3'b000, n24531_o, n24100_o, n24114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:75  */
  assign n24536_o = n24535_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:78  */
  assign n24537_o = n24536_o[40:3];
  assign n24541_o = n24188_o[13:0];
  assign n24542_o = n24189_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24543_o = n24172_o ? n24541_o : n24542_o;
  assign n24544_o = r[40:30];
  assign n24545_o = r[78:42];
  assign n24546_o = r[80];
  assign n24547_o = {n24119_o, n25373_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24546_o, 1'b0, n24545_o, 1'b0, n24544_o, 3'b000, n24543_o, n24100_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:38  */
  assign n24548_o = n24547_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:41  */
  assign n24549_o = n24548_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:52  */
  assign n24550_o = n24549_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:63  */
  assign n24552_o = n24550_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:45  */
  assign n24554_o = 1'b1 - n24058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:45  */
  assign n24559_o = 1'b1 - n24058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:33  */
  assign n24564_o = n24552_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:33  */
  assign n24565_o = n24552_o ? n25392_o : n25373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n24566_o = n24524_o ? n24564_o : n24114_o;
  assign n24567_o = n24188_o[16:14];
  assign n24568_o = n24189_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24569_o = n24172_o ? n24567_o : n24568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n24570_o = n24524_o ? 3'b000 : n24569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n24571_o = n24524_o ? 1'b0 : n24488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n24572_o = n24524_o ? n24565_o : n24515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n24575_o = n24524_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:383:7  */
  assign n24577_o = n24323_o == 3'b110;
  assign n24578_o = {n24577_o, n24477_o, n24468_o, n24418_o, n24379_o, n24364_o, n24329_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24579_o <= n24566_o;
      7'b0100000: n24579_o <= n24473_o;
      7'b0010000: n24579_o <= n24458_o;
      7'b0001000: n24579_o <= n24405_o;
      7'b0000100: n24579_o <= n24373_o;
      7'b0000010: n24579_o <= n24360_o;
      7'b0000001: n24579_o <= n24327_o;
    endcase
  assign n24580_o = n24188_o[9:0];
  assign n24581_o = n24189_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24582_o = n24172_o ? n24580_o : n24581_o;
  assign n24583_o = {n24582_o, n24100_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24584_o <= n24583_o;
      7'b0100000: n24584_o <= n24583_o;
      7'b0010000: n24584_o <= n24583_o;
      7'b0001000: n24584_o <= n24583_o;
      7'b0000100: n24584_o <= n24583_o;
      7'b0000010: n24584_o <= n24338_o;
      7'b0000001: n24584_o <= n24583_o;
    endcase
  assign n24585_o = n24462_o[3:0];
  assign n24586_o = n24188_o[13:10];
  assign n24587_o = n24189_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24588_o = n24172_o ? n24586_o : n24587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24589_o <= n24588_o;
      7'b0100000: n24589_o <= n24588_o;
      7'b0010000: n24589_o <= n24585_o;
      7'b0001000: n24589_o <= n24588_o;
      7'b0000100: n24589_o <= n24588_o;
      7'b0000010: n24589_o <= n24349_o;
      7'b0000001: n24589_o <= n24588_o;
    endcase
  assign n24590_o = n24352_o[2:0];
  assign n24591_o = n24462_o[6:4];
  assign n24592_o = n24188_o[16:14];
  assign n24593_o = n24189_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n24594_o = n24172_o ? n24592_o : n24593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24595_o <= n24570_o;
      7'b0100000: n24595_o <= n24594_o;
      7'b0010000: n24595_o <= n24591_o;
      7'b0001000: n24595_o <= n24594_o;
      7'b0000100: n24595_o <= n24594_o;
      7'b0000010: n24595_o <= n24590_o;
      7'b0000001: n24595_o <= n24594_o;
    endcase
  assign n24596_o = n24352_o[11:3];
  assign n24597_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24598_o <= n24597_o;
      7'b0100000: n24598_o <= n24597_o;
      7'b0010000: n24598_o <= n24597_o;
      7'b0001000: n24598_o <= n24412_o;
      7'b0000100: n24598_o <= n24597_o;
      7'b0000010: n24598_o <= n24596_o;
      7'b0000001: n24598_o <= n24597_o;
    endcase
  assign n24599_o = n24352_o[12];
  assign n24600_o = r[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24601_o <= n24600_o;
      7'b0100000: n24601_o <= n24600_o;
      7'b0010000: n24601_o <= n24600_o;
      7'b0001000: n24601_o <= n24600_o;
      7'b0000100: n24601_o <= n24600_o;
      7'b0000010: n24601_o <= n24599_o;
      7'b0000001: n24601_o <= n24600_o;
    endcase
  assign n24602_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24603_o <= n24602_o;
      7'b0100000: n24603_o <= n24602_o;
      7'b0010000: n24603_o <= n24602_o;
      7'b0001000: n24603_o <= n24407_o;
      7'b0000100: n24603_o <= n24375_o;
      7'b0000010: n24603_o <= n24361_o;
      7'b0000001: n24603_o <= n24602_o;
    endcase
  assign n24604_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24605_o <= 1'b0;
      7'b0100000: n24605_o <= n24604_o;
      7'b0010000: n24605_o <= n24464_o;
      7'b0001000: n24605_o <= n24604_o;
      7'b0000100: n24605_o <= n24604_o;
      7'b0000010: n24605_o <= n24604_o;
      7'b0000001: n24605_o <= n24604_o;
    endcase
  assign n24606_o = n24466_o[4:0];
  assign n24607_o = r[78:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24608_o <= n24607_o;
      7'b0100000: n24608_o <= n24607_o;
      7'b0010000: n24608_o <= n24606_o;
      7'b0001000: n24608_o <= n24607_o;
      7'b0000100: n24608_o <= n24607_o;
      7'b0000010: n24608_o <= n24607_o;
      7'b0000001: n24608_o <= n24607_o;
    endcase
  assign n24609_o = n24466_o[5];
  assign n24610_o = r[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24611_o <= n24571_o;
      7'b0100000: n24611_o <= n24475_o;
      7'b0010000: n24611_o <= n24609_o;
      7'b0001000: n24611_o <= n24610_o;
      7'b0000100: n24611_o <= n24610_o;
      7'b0000010: n24611_o <= n24610_o;
      7'b0000001: n24611_o <= n24610_o;
    endcase
  assign n24612_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24613_o <= n24612_o;
      7'b0100000: n24613_o <= n24612_o;
      7'b0010000: n24613_o <= n24612_o;
      7'b0001000: n24613_o <= n24409_o;
      7'b0000100: n24613_o <= n24377_o;
      7'b0000010: n24613_o <= n24362_o;
      7'b0000001: n24613_o <= n24612_o;
    endcase
  assign n24614_o = {n24249_o, n24254_o, n24247_o, n24253_o, n24245_o, n24293_o, n24288_o, n24294_o, n24286_o, n24292_o, n24284_o, n24290_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24615_o <= n24572_o;
      7'b0100000: n24615_o <= n24614_o;
      7'b0010000: n24615_o <= n24614_o;
      7'b0001000: n24615_o <= n24614_o;
      7'b0000100: n24615_o <= n24614_o;
      7'b0000010: n24615_o <= n24614_o;
      7'b0000001: n24615_o <= n24614_o;
    endcase
  assign n24627_o = r[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n24578_o)
      7'b1000000: n24630_o <= n24575_o;
      7'b0100000: n24630_o <= 1'b0;
      7'b0010000: n24630_o <= 1'b0;
      7'b0001000: n24630_o <= 1'b0;
      7'b0000100: n24630_o <= 1'b0;
      7'b0000010: n24630_o <= 1'b0;
      7'b0000001: n24630_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:419:62  */
  assign n24632_o = n24012_o[1];
  assign n24634_o = {n24119_o, n24615_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:12  */
  assign n24635_o = n24634_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:15  */
  assign n24636_o = n24635_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:61  */
  assign n24638_o = r[717:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n24644_o = n24638_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n24645_o = n24644_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n24646_o = n24638_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n24647_o = n24646_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n24648_o = n24647_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n24649_o = n24648_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n24650_o = n24645_o & n24649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n24653_o = n24638_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n24654_o = n24653_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n24655_o = n24638_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n24656_o = n24655_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n24657_o = n24656_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n24658_o = n24657_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n24659_o = n24654_o & n24658_o;
  assign n24660_o = {n24659_o, n24650_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:72  */
  assign n24662_o = n24660_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:423:92  */
  assign n24665_o = r[717:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n24671_o = n24665_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n24672_o = n24671_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n24673_o = n24665_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n24674_o = n24673_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n24675_o = n24674_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n24676_o = n24675_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n24677_o = n24672_o & n24676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n24680_o = n24665_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n24681_o = n24680_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n24682_o = n24665_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n24683_o = n24682_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n24684_o = n24683_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n24685_o = n24684_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n24686_o = n24681_o & n24685_o;
  assign n24687_o = {n24686_o, n24677_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:13  */
  assign n24695_o = n24687_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n24702_o = n24695_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n24706_o = n24695_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:13  */
  assign n24708_o = n24687_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n24710_o = n24719_o ? 1'b0 : n24702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n24716_o = n24708_o & n24706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n24719_o = n24706_o & n24716_o;
  assign n24721_o = r[123:112];
  assign n24722_o = r[125];
  assign n24723_o = {n24119_o, n24615_o, n24722_o, n24710_o, n24721_o, n24215_o, n24157_o, n24162_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:99  */
  assign n24724_o = n24723_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:102  */
  assign n24725_o = n24724_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:76  */
  assign n24728_o = 1'b1 - n24725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:118  */
  assign n24731_o = n25395_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:50  */
  assign n24732_o = n24012_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:33  */
  assign n24737_o = n24732_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:33  */
  assign n24738_o = n24732_o ? 1'b0 : 1'b1;
  assign n24739_o = {n24710_o, n24738_o, n24731_o, n24737_o};
  assign n24740_o = r[124:112];
  assign n24741_o = {n24740_o, n24215_o, n24157_o, n24162_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:31  */
  assign n24742_o = n24662_o ? n24739_o : n24741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:7  */
  assign n24744_o = n24636_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:48  */
  assign n24745_o = n24012_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:54  */
  assign n24746_o = ~n24745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:31  */
  assign n24749_o = n24746_o ? 3'b010 : n24162_o;
  assign n24750_o = r[123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:31  */
  assign n24751_o = n24746_o ? 1'b1 : n24750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:7  */
  assign n24753_o = n24636_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:48  */
  assign n24754_o = n24012_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:66  */
  assign n24755_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:69  */
  assign n24756_o = n24755_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:80  */
  assign n24757_o = n24756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:107  */
  assign n24758_o = n24012_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:89  */
  assign n24759_o = n24757_o & n24758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:60  */
  assign n24760_o = n24754_o | n24759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:31  */
  assign n24763_o = n24760_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:48  */
  assign n24764_o = n24012_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:447:84  */
  assign n24765_o = n24012_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n24767_o = 1'b1 - n24632_o;
  assign n24769_o = r[122:112];
  assign n24770_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n24771_o = {n24119_o, n24615_o, n24770_o, n24765_o, n24763_o, n24769_o, n24215_o, n24157_o, n24162_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:64  */
  assign n24773_o = n25398_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:75  */
  assign n24774_o = n24773_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:83  */
  assign n24775_o = n24774_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:86  */
  assign n24776_o = ~n24775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:33  */
  assign n24778_o = n24776_o ? 3'b110 : n24162_o;
  assign n24779_o = r[122:112];
  assign n24780_o = r[125];
  assign n24781_o = {n24119_o, n24615_o, n24780_o, n24765_o, n24763_o, n24779_o, n24215_o, n24157_o, n24778_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:38  */
  assign n24782_o = n24781_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:41  */
  assign n24783_o = n24782_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:59  */
  assign n24784_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:62  */
  assign n24785_o = n24784_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:54  */
  assign n24786_o = n24783_o != n24785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:45  */
  assign n24788_o = 1'b1 - n24060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:74  */
  assign n24790_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:77  */
  assign n24791_o = n24790_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:82  */
  assign n24794_o = 1'b1 - n24632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:100  */
  assign n24797_o = n25401_o[293:256];
  assign n24798_o = r[122:112];
  assign n24799_o = {n24798_o, n24215_o, n24157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n24800_o = n24786_o ? n24797_o : n24799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n24802_o = r[122:112];
  assign n24803_o = r[125:124];
  assign n24804_o = {n24119_o, n24615_o, n24803_o, n24763_o, n24802_o, n24215_o, n24157_o, n24162_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:38  */
  assign n24805_o = n24804_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:41  */
  assign n24806_o = n24805_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:52  */
  assign n24807_o = n24806_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:64  */
  assign n24809_o = n24807_o == 4'b0000;
  assign n24814_o = r[121:112];
  assign n24815_o = r[124];
  assign n24816_o = {n24119_o, n24615_o, 1'b1, n24815_o, 1'b0, 1'b1, n24814_o, n24215_o, n24157_o, 3'b100, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:60  */
  assign n24817_o = n24816_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:63  */
  assign n24818_o = n24817_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:55  */
  assign n24819_o = mem_wait_i | n24818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:83  */
  assign n24820_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:86  */
  assign n24821_o = n24820_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:78  */
  assign n24822_o = n24819_o | n24821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n24826_o = n24822_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n24827_o = n24822_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n24828_o = n24822_o ? 1'b0 : 1'b1;
  assign n24831_o = n24211_o[9:0];
  assign n24832_o = n24212_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24833_o = n24195_o ? n24831_o : n24832_o;
  assign n24834_o = n24214_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24835_o = n24191_o ? n24833_o : n24834_o;
  assign n24836_o = r[121:112];
  assign n24837_o = r[124];
  assign n24838_o = {n24119_o, n24615_o, n24828_o, n24837_o, 1'b0, n24827_o, n24836_o, 3'b000, 4'b1000, n24835_o, n24157_o, n24826_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:40  */
  assign n24839_o = n24838_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:43  */
  assign n24840_o = n24839_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:54  */
  assign n24841_o = n24840_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:65  */
  assign n24843_o = $unsigned(n24841_o) < $unsigned(10'b0000001000);
  assign n24844_o = n24211_o[9:0];
  assign n24845_o = n24212_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24846_o = n24195_o ? n24844_o : n24845_o;
  assign n24847_o = n24214_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24848_o = n24191_o ? n24846_o : n24847_o;
  assign n24849_o = r[121:112];
  assign n24850_o = r[124];
  assign n24851_o = {n24119_o, n24615_o, n24828_o, n24850_o, 1'b0, n24827_o, n24849_o, 3'b000, 4'b1000, n24848_o, n24157_o, n24826_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:473:98  */
  assign n24852_o = n24851_o[98:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:35  */
  assign n24853_o = n24843_o ? n24852_o : 4'b1000;
  assign n24854_o = {3'b000, n24853_o};
  assign n24855_o = {1'b0, n24827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n24856_o = n24809_o ? n24826_o : n24162_o;
  assign n24857_o = n24211_o[16:10];
  assign n24858_o = n24212_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24859_o = n24195_o ? n24857_o : n24858_o;
  assign n24860_o = n24214_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24861_o = n24191_o ? n24859_o : n24860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n24862_o = n24809_o ? n24854_o : n24861_o;
  assign n24863_o = r[122];
  assign n24864_o = {n24763_o, n24863_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n24865_o = n24809_o ? n24855_o : n24864_o;
  assign n24866_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n24867_o = n24809_o ? n24828_o : n24866_o;
  assign n24868_o = {n24800_o, n24778_o};
  assign n24869_o = n24868_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24870_o = n24764_o ? n24869_o : n24856_o;
  assign n24871_o = n24868_o[22:3];
  assign n24872_o = n24211_o[9:0];
  assign n24873_o = n24212_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24874_o = n24195_o ? n24872_o : n24873_o;
  assign n24875_o = n24214_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24876_o = n24191_o ? n24874_o : n24875_o;
  assign n24877_o = {n24876_o, n24157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24878_o = n24764_o ? n24871_o : n24877_o;
  assign n24879_o = n24868_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24880_o = n24764_o ? n24879_o : n24862_o;
  assign n24881_o = n24868_o[39:30];
  assign n24882_o = r[121:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24883_o = n24764_o ? n24881_o : n24882_o;
  assign n24884_o = n24865_o[0];
  assign n24885_o = n24868_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24886_o = n24764_o ? n24885_o : n24884_o;
  assign n24887_o = n24865_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24888_o = n24764_o ? n24763_o : n24887_o;
  assign n24889_o = r[124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24890_o = n24764_o ? n24765_o : n24889_o;
  assign n24891_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24892_o = n24764_o ? n24891_o : n24867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n24893_o = n24764_o ? n25413_o : n24615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:7  */
  assign n24895_o = n24636_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:45  */
  assign n24896_o = ~mem_wait_i;
  assign n24897_o = {n24119_o, n24615_o, n24163_o, n24215_o, n24157_o, n24162_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:57  */
  assign n24898_o = n24897_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:60  */
  assign n24899_o = n24898_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:69  */
  assign n24900_o = ~n24899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:51  */
  assign n24901_o = n24896_o & n24900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:81  */
  assign n24902_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:84  */
  assign n24903_o = n24902_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:93  */
  assign n24904_o = ~n24903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:75  */
  assign n24905_o = n24901_o & n24904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n24909_o = n24905_o ? 3'b100 : n24162_o;
  assign n24910_o = r[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n24911_o = n24905_o ? 1'b1 : n24910_o;
  assign n24912_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n24913_o = n24905_o ? 1'b1 : n24912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:7  */
  assign n24915_o = n24636_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:45  */
  assign n24916_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:41  */
  assign n24918_o = 1'b1 - n24060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:54  */
  assign n24921_o = n25416_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:65  */
  assign n24922_o = ~n24921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:74  */
  assign n24923_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:77  */
  assign n24924_o = n24923_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:88  */
  assign n24925_o = n24924_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:96  */
  assign n24926_o = n24925_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:101  */
  assign n24928_o = n24926_o + 9'b000000100;
  assign n24929_o = r[120:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:33  */
  assign n24930_o = n24922_o ? n24928_o : n24929_o;
  assign n24931_o = r[125:121];
  assign n24932_o = {n24119_o, n24615_o, n24931_o, n24930_o, n24215_o, n24157_o, n24162_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:38  */
  assign n24933_o = n24932_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:41  */
  assign n24934_o = n24933_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:52  */
  assign n24935_o = n24934_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:64  */
  assign n24937_o = n24935_o == 4'b0000;
  assign n24944_o = n24211_o[9:0];
  assign n24945_o = n24212_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24946_o = n24195_o ? n24944_o : n24945_o;
  assign n24947_o = n24214_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24948_o = n24191_o ? n24946_o : n24947_o;
  assign n24949_o = r[121];
  assign n24950_o = r[124];
  assign n24951_o = {n24119_o, n24615_o, 1'b0, n24950_o, 1'b1, 1'b0, n24949_o, n24930_o, 3'b000, 4'b1000, n24948_o, n24157_o, 3'b010, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:40  */
  assign n24952_o = n24951_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:43  */
  assign n24953_o = n24952_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:54  */
  assign n24954_o = n24953_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:65  */
  assign n24956_o = $unsigned(n24954_o) < $unsigned(10'b0000001000);
  assign n24957_o = n24211_o[9:0];
  assign n24958_o = n24212_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24959_o = n24195_o ? n24957_o : n24958_o;
  assign n24960_o = n24214_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24961_o = n24191_o ? n24959_o : n24960_o;
  assign n24962_o = r[121];
  assign n24963_o = r[124];
  assign n24964_o = {n24119_o, n24615_o, 1'b0, n24963_o, 1'b1, 1'b0, n24962_o, n24930_o, 3'b000, 4'b1000, n24961_o, n24157_o, 3'b010, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:498:98  */
  assign n24965_o = n24964_o[88:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:35  */
  assign n24966_o = n24956_o ? n24965_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:52  */
  assign n24967_o = n24012_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:35  */
  assign n24970_o = n24967_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:35  */
  assign n24971_o = n24967_o ? 1'b0 : 1'b1;
  assign n24972_o = n24211_o[9:0];
  assign n24973_o = n24212_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n24974_o = n24195_o ? n24972_o : n24973_o;
  assign n24975_o = n24214_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n24976_o = n24191_o ? n24974_o : n24975_o;
  assign n24977_o = r[121];
  assign n24978_o = r[124];
  assign n24979_o = {n24119_o, n24615_o, 1'b0, n24978_o, n24971_o, 1'b0, n24977_o, n24930_o, 3'b000, n24966_o, n24976_o, n24157_o, n24970_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:40  */
  assign n24980_o = n24979_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:43  */
  assign n24981_o = n24980_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:54  */
  assign n24982_o = n24981_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:65  */
  assign n24984_o = n24982_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:47  */
  assign n24988_o = 1'b1 - n24060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:47  */
  assign n24993_o = 1'b1 - n24060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n24997_o = n24984_o ? 3'b000 : n24970_o;
  assign n24998_o = r[121];
  assign n24999_o = {1'b0, n24998_o, n24930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n25000_o = n24984_o ? 11'b00000000000 : n24999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n25001_o = n24984_o ? n25435_o : n24615_o;
  assign n25002_o = {n24971_o, n25000_o, 3'b000, n24966_o};
  assign n25003_o = {n25001_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n25004_o = n25016_o ? n24997_o : n24162_o;
  assign n25005_o = n24211_o[16:10];
  assign n25006_o = n24212_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n25007_o = n24195_o ? n25005_o : n25006_o;
  assign n25008_o = n24214_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n25009_o = n24191_o ? n25007_o : n25008_o;
  assign n25010_o = r[123:121];
  assign n25011_o = {n25010_o, n24930_o, n25009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:33  */
  assign n25012_o = n24937_o ? n25002_o : n25011_o;
  assign n25013_o = r[125];
  assign n25014_o = {n24615_o, n25013_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:33  */
  assign n25015_o = n24937_o ? n25003_o : n25014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n25016_o = n24916_o & n24937_o;
  assign n25017_o = n24211_o[16:10];
  assign n25018_o = n24212_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n25019_o = n24195_o ? n25017_o : n25018_o;
  assign n25020_o = n24214_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n25021_o = n24191_o ? n25019_o : n25020_o;
  assign n25022_o = r[123:112];
  assign n25023_o = {n25022_o, n25021_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n25024_o = n24916_o ? n25012_o : n25023_o;
  assign n25025_o = r[125];
  assign n25026_o = {n24615_o, n25025_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n25027_o = n24916_o ? n25015_o : n25026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:7  */
  assign n25029_o = n24636_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:41  */
  assign n25032_o = 1'b1 - n24060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:41  */
  assign n25037_o = 1'b1 - n24060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:516:7  */
  assign n25042_o = n24636_o == 3'b110;
  assign n25043_o = {n25042_o, n25029_o, n24915_o, n24895_o, n24753_o, n24744_o};
  assign n25044_o = n24742_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25045_o <= n24162_o;
      6'b010000: n25045_o <= n25004_o;
      6'b001000: n25045_o <= n24909_o;
      6'b000100: n25045_o <= n24870_o;
      6'b000010: n25045_o <= n24749_o;
      6'b000001: n25045_o <= n25044_o;
    endcase
  assign n25046_o = n24742_o[22:3];
  assign n25047_o = n24211_o[9:0];
  assign n25048_o = n24212_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n25049_o = n24195_o ? n25047_o : n25048_o;
  assign n25050_o = n24214_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n25051_o = n24191_o ? n25049_o : n25050_o;
  assign n25052_o = {n25051_o, n24157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25053_o <= n25052_o;
      6'b010000: n25053_o <= n25052_o;
      6'b001000: n25053_o <= n25052_o;
      6'b000100: n25053_o <= n24878_o;
      6'b000010: n25053_o <= n25052_o;
      6'b000001: n25053_o <= n25046_o;
    endcase
  assign n25054_o = n24742_o[29:23];
  assign n25055_o = n25024_o[6:0];
  assign n25056_o = n24211_o[16:10];
  assign n25057_o = n24212_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n25058_o = n24195_o ? n25056_o : n25057_o;
  assign n25059_o = n24214_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n25060_o = n24191_o ? n25058_o : n25059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25061_o <= n25060_o;
      6'b010000: n25061_o <= n25055_o;
      6'b001000: n25061_o <= n25060_o;
      6'b000100: n25061_o <= n24880_o;
      6'b000010: n25061_o <= n25060_o;
      6'b000001: n25061_o <= n25054_o;
    endcase
  assign n25062_o = n24742_o[39:30];
  assign n25063_o = n25024_o[16:7];
  assign n25064_o = r[121:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25065_o <= n25064_o;
      6'b010000: n25065_o <= n25063_o;
      6'b001000: n25065_o <= n25064_o;
      6'b000100: n25065_o <= n24883_o;
      6'b000010: n25065_o <= n25064_o;
      6'b000001: n25065_o <= n25062_o;
    endcase
  assign n25066_o = n24742_o[40];
  assign n25067_o = n25024_o[17];
  assign n25068_o = r[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25069_o <= n25068_o;
      6'b010000: n25069_o <= n25067_o;
      6'b001000: n25069_o <= n24911_o;
      6'b000100: n25069_o <= n24886_o;
      6'b000010: n25069_o <= n25068_o;
      6'b000001: n25069_o <= n25066_o;
    endcase
  assign n25070_o = n24742_o[41];
  assign n25071_o = n25024_o[18];
  assign n25072_o = r[123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25073_o <= 1'b0;
      6'b010000: n25073_o <= n25071_o;
      6'b001000: n25073_o <= n25072_o;
      6'b000100: n25073_o <= n24888_o;
      6'b000010: n25073_o <= n24751_o;
      6'b000001: n25073_o <= n25070_o;
    endcase
  assign n25074_o = n24742_o[42];
  assign n25075_o = r[124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25076_o <= n25075_o;
      6'b010000: n25076_o <= n25075_o;
      6'b001000: n25076_o <= n25075_o;
      6'b000100: n25076_o <= n24890_o;
      6'b000010: n25076_o <= n25075_o;
      6'b000001: n25076_o <= n25074_o;
    endcase
  assign n25077_o = n25027_o[0];
  assign n25078_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25079_o <= n25078_o;
      6'b010000: n25079_o <= n25077_o;
      6'b001000: n25079_o <= n24913_o;
      6'b000100: n25079_o <= n24892_o;
      6'b000010: n25079_o <= n25078_o;
      6'b000001: n25079_o <= n25078_o;
    endcase
  assign n25080_o = n25027_o[592:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n25043_o)
      6'b100000: n25081_o <= n25454_o;
      6'b010000: n25081_o <= n25080_o;
      6'b001000: n25081_o <= n24615_o;
      6'b000100: n25081_o <= n24893_o;
      6'b000010: n25081_o <= n24615_o;
      6'b000001: n25081_o <= n24615_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:41  */
  assign n25092_o = 1'b1 - n24060_o;
  assign n25094_o = {n24119_o, n25081_o, n25079_o, n25076_o, n25073_o, n25069_o, n25065_o, n25061_o, n25053_o, n25045_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:79  */
  assign n25095_o = n25094_o[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:82  */
  assign n25096_o = n25095_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:93  */
  assign n25097_o = n25096_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25100_o = 3'b111 - n25097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25103_o = {n24119_o, n25081_o, n25079_o, n25076_o, n25073_o, n25069_o, n25065_o, n25061_o, n25053_o, n25045_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:41  */
  assign n25106_o = 1'b1 - n24058_o;
  assign n25108_o = {n25481_o, n25081_o, n25079_o, n25076_o, n25073_o, n25069_o, n25065_o, n25061_o, n25053_o, n25045_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:79  */
  assign n25109_o = n25108_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:82  */
  assign n25110_o = n25109_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:93  */
  assign n25111_o = n25110_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25114_o = 3'b111 - n25111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25117_o = {n25481_o, n25081_o, n25079_o, n25076_o, n25073_o, n25069_o, n25065_o, n25061_o, n25053_o, n25045_o, n24110_o, n24613_o, n24611_o, n24608_o, n24627_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  assign n25119_o = {n25481_o, n25081_o, n25079_o, n25076_o, n25073_o, n25069_o, n25065_o, n25061_o, n25053_o, n25045_o, n24110_o, n24613_o, n24611_o, n24608_o, n25508_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:10  */
  assign n25120_o = n25119_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:13  */
  assign n25121_o = n25120_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:24  */
  assign n25122_o = n25121_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:70  */
  assign n25124_o = 1'b1 - n24058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:83  */
  assign n25127_o = n25511_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:49  */
  assign n25128_o = {16'b0, n25127_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:5  */
  assign n25129_o = n25122_o ? n25128_o : n25508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:10  */
  assign n25130_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:13  */
  assign n25131_o = n25130_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:20  */
  assign n25132_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:23  */
  assign n25133_o = n25132_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:34  */
  assign n25134_o = n25133_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:20  */
  assign n25135_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:23  */
  assign n25136_o = n25135_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:34  */
  assign n25137_o = n25136_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:5  */
  assign n25138_o = n25131_o ? n25134_o : n25137_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:30  */
  assign n25139_o = r[717:422];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:34  */
  assign n25140_o = n25139_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:30  */
  assign n25141_o = r[421:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:34  */
  assign n25142_o = n25141_o[295];
  assign n25143_o = {n25140_o, n25142_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:565:25  */
  assign n25144_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:565:28  */
  assign n25145_o = n25144_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:566:25  */
  assign n25146_o = r[125:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:566:28  */
  assign n25147_o = n25146_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:56  */
  assign n25148_o = n25138_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:77  */
  assign n25149_o = n25138_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:96  */
  assign n25150_o = n25138_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:109  */
  assign n25151_o = r[749:718];
  assign n25152_o = {n25151_o, n25150_o, n25149_o, n25148_o};
  assign n25153_o = {n25481_o, n25081_o, n25079_o, n25076_o, n25073_o, n25069_o, n25065_o, n25061_o, n25053_o, n25045_o, n24110_o, n24613_o, n24611_o, n24608_o, n25129_o, n24605_o, n24603_o, n24601_o, n24598_o, n24595_o, n24589_o, n24584_o, n24579_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:578:18  */
  assign n25158_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:582:9  */
  assign n25161_o = init_i ? 750'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:580:5  */
  assign n25167_o = en_i ? n25161_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:580:5  */
  always @(posedge clk_i or posedge n25158_o)
    if (n25158_o)
      n25168_q <= 750'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n25168_q <= n25167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:43  */
  assign n25169_o = {n24070_o, n24077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25170_o = n25169_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25171_o = ~n25170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25172_o = n25169_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25173_o = ~n25172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25174_o = n25171_o & n25173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25175_o = n25171_o & n25172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25176_o = n25170_o & n25173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25177_o = n25170_o & n25172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25178_o = n25169_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25179_o = ~n25178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25180_o = n25174_o & n25179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25181_o = n25174_o & n25178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25182_o = n25175_o & n25179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25183_o = n25175_o & n25178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25184_o = n25176_o & n25179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25185_o = n25176_o & n25178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25186_o = n25177_o & n25179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25187_o = n25177_o & n25178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25188_o = n25169_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25189_o = ~n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25190_o = n25180_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25191_o = n25180_o & n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25192_o = n25181_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25193_o = n25181_o & n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25194_o = n25182_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25195_o = n25182_o & n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25196_o = n25183_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25197_o = n25183_o & n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25198_o = n25184_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25199_o = n25184_o & n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25200_o = n25185_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25201_o = n25185_o & n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25202_o = n25186_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25203_o = n25186_o & n25188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25204_o = n25187_o & n25189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25205_o = n25187_o & n25188_o;
  assign n25206_o = n24081_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25207_o = n25190_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25208_o = n25207_o ? n24080_o : n25206_o;
  assign n25209_o = n24081_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25210_o = n25191_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25211_o = n25210_o ? n24080_o : n25209_o;
  assign n25212_o = n24081_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25213_o = n25192_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25214_o = n25213_o ? n24080_o : n25212_o;
  assign n25215_o = n24081_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25216_o = n25193_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25217_o = n25216_o ? n24080_o : n25215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n25218_o = n24081_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25219_o = n25194_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25220_o = n25219_o ? n24080_o : n25218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n25221_o = n24081_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25222_o = n25195_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25223_o = n25222_o ? n24080_o : n25221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:165:14  */
  assign n25224_o = n24081_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25225_o = n25196_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25226_o = n25225_o ? n24080_o : n25224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n25227_o = n24081_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25228_o = n25197_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25229_o = n25228_o ? n24080_o : n25227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:419:24  */
  assign n25230_o = n24081_o[295:256];
  assign n25231_o = n24081_o[327:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25232_o = n25198_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25233_o = n25232_o ? n24080_o : n25231_o;
  assign n25234_o = n24081_o[359:328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25235_o = n25199_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25236_o = n25235_o ? n24080_o : n25234_o;
  assign n25237_o = n24081_o[391:360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25238_o = n25200_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25239_o = n25238_o ? n24080_o : n25237_o;
  assign n25240_o = n24081_o[423:392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25241_o = n25201_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25242_o = n25241_o ? n24080_o : n25240_o;
  assign n25243_o = n24081_o[455:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25244_o = n25202_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25245_o = n25244_o ? n24080_o : n25243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:90  */
  assign n25246_o = n24081_o[487:456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25247_o = n25203_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25248_o = n25247_o ? n24080_o : n25246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:153:14  */
  assign n25249_o = n24081_o[519:488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25250_o = n25204_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25251_o = n25250_o ? n24080_o : n25249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:152:12  */
  assign n25252_o = n24081_o[551:520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25253_o = n25205_o & n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:7  */
  assign n25254_o = n25253_o ? n24080_o : n25252_o;
  assign n25255_o = n24081_o[591:552];
  assign n25256_o = {n25255_o, n25254_o, n25251_o, n25248_o, n25245_o, n25242_o, n25239_o, n25236_o, n25233_o, n25230_o, n25229_o, n25226_o, n25223_o, n25220_o, n25217_o, n25214_o, n25211_o, n25208_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:41  */
  assign n25257_o = {n24128_o, n24135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25258_o = n25257_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25259_o = ~n25258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25260_o = n25257_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25261_o = ~n25260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25262_o = n25259_o & n25261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25263_o = n25259_o & n25260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25264_o = n25258_o & n25261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25265_o = n25258_o & n25260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25266_o = n25257_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25267_o = ~n25266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25268_o = n25262_o & n25267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25269_o = n25262_o & n25266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25270_o = n25263_o & n25267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25271_o = n25263_o & n25266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25272_o = n25264_o & n25267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25273_o = n25264_o & n25266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25274_o = n25265_o & n25267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25275_o = n25265_o & n25266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25276_o = n25257_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25277_o = ~n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25278_o = n25268_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25279_o = n25268_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25280_o = n25269_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25281_o = n25269_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25282_o = n25270_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25283_o = n25270_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25284_o = n25271_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25285_o = n25271_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25286_o = n25272_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25287_o = n25272_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25288_o = n25273_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25289_o = n25273_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25290_o = n25274_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25291_o = n25274_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25292_o = n25275_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25293_o = n25275_o & n25276_o;
  assign n25294_o = n24112_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25295_o = n25278_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25296_o = n25295_o ? n24138_o : n25294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:233:14  */
  assign n25297_o = n24112_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25298_o = n25279_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25299_o = n25298_o ? n24138_o : n25297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:65  */
  assign n25300_o = n24112_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25301_o = n25280_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25302_o = n25301_o ? n24138_o : n25300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:230:14  */
  assign n25303_o = n24112_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25304_o = n25281_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25305_o = n25304_o ? n24138_o : n25303_o;
  assign n25306_o = n24112_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25307_o = n25282_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25308_o = n25307_o ? n24138_o : n25306_o;
  assign n25309_o = n24112_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25310_o = n25283_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25311_o = n25310_o ? n24138_o : n25309_o;
  assign n25312_o = n24112_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25313_o = n25284_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25314_o = n25313_o ? n24138_o : n25312_o;
  assign n25315_o = n24112_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25316_o = n25285_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25317_o = n25316_o ? n24138_o : n25315_o;
  assign n25318_o = n24112_o[295:256];
  assign n25319_o = n24112_o[327:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25320_o = n25286_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25321_o = n25320_o ? n24138_o : n25319_o;
  assign n25322_o = n24112_o[359:328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25323_o = n25287_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25324_o = n25323_o ? n24138_o : n25322_o;
  assign n25325_o = n24112_o[391:360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25326_o = n25288_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25327_o = n25326_o ? n24138_o : n25325_o;
  assign n25328_o = n24112_o[423:392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25329_o = n25289_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25330_o = n25329_o ? n24138_o : n25328_o;
  assign n25331_o = n24112_o[455:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25332_o = n25290_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25333_o = n25332_o ? n24138_o : n25331_o;
  assign n25334_o = n24112_o[487:456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25335_o = n25291_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25336_o = n25335_o ? n24138_o : n25334_o;
  assign n25337_o = n24112_o[519:488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25338_o = n25292_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25339_o = n25338_o ? n24138_o : n25337_o;
  assign n25340_o = n24112_o[551:520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25341_o = n25293_o & n24126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n25342_o = n25341_o ? n24138_o : n25340_o;
  assign n25343_o = n24112_o[591:552];
  assign n25344_o = {n25343_o, n25342_o, n25339_o, n25336_o, n25333_o, n25330_o, n25327_o, n25324_o, n25321_o, n25318_o, n25317_o, n25314_o, n25311_o, n25308_o, n25305_o, n25302_o, n25299_o, n25296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:42  */
  assign n25345_o = n24333_o[421:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:18  */
  assign n25346_o = n24333_o[717:422];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n25347_o = n24331_o ? n25346_o : n25345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:78  */
  assign n25348_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n25349_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:41  */
  assign n25350_o = n24382_o ? n25349_o : n25348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:42  */
  assign n25351_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:41  */
  assign n25352_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:72  */
  assign n25353_o = n24423_o ? n25352_o : n25351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n25354_o = n24509_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n25355_o = ~n25354_o;
  assign n25356_o = n24511_o[293:0];
  assign n25357_o = n24511_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n25358_o = n25355_o ? 1'b0 : n25357_o;
  assign n25359_o = n24511_o[589:295];
  assign n25360_o = n24511_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n25361_o = n25354_o ? 1'b0 : n25360_o;
  assign n25362_o = n24511_o[591];
  assign n25363_o = {n25362_o, n25361_o, n25359_o, n25358_o, n25356_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n25364_o = n24527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n25365_o = ~n25364_o;
  assign n25366_o = n24515_o[255:0];
  assign n25367_o = n24515_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n25368_o = n25365_o ? n24537_o : n25367_o;
  assign n25369_o = n24515_o[551:294];
  assign n25370_o = n24515_o[589:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n25371_o = n25364_o ? n24537_o : n25370_o;
  assign n25372_o = n24515_o[591:590];
  assign n25373_o = {n25372_o, n25371_o, n25369_o, n25368_o, n25366_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n25374_o = n24554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n25375_o = ~n25374_o;
  assign n25376_o = n25373_o[294:0];
  assign n25377_o = n25373_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n25378_o = n25375_o ? 1'b0 : n25377_o;
  assign n25379_o = n25373_o[590:296];
  assign n25380_o = n25373_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n25381_o = n25374_o ? 1'b0 : n25380_o;
  assign n25382_o = {n25381_o, n25379_o, n25378_o, n25376_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n25383_o = n24559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n25384_o = ~n25383_o;
  assign n25385_o = n25382_o[293:0];
  assign n25386_o = n25382_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n25387_o = n25384_o ? 1'b0 : n25386_o;
  assign n25388_o = n25382_o[589:295];
  assign n25389_o = n25382_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n25390_o = n25383_o ? 1'b0 : n25389_o;
  assign n25391_o = n25382_o[591];
  assign n25392_o = {n25391_o, n25390_o, n25388_o, n25387_o, n25385_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:46  */
  assign n25393_o = r[421:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n25394_o = r[717:422];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:76  */
  assign n25395_o = n24728_o ? n25394_o : n25393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:77  */
  assign n25396_o = n24771_o[421:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:76  */
  assign n25397_o = n24771_o[717:422];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n25398_o = n24767_o ? n25397_o : n25396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:47  */
  assign n25399_o = r[421:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n25400_o = r[717:422];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:82  */
  assign n25401_o = n24794_o ? n25400_o : n25399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n25402_o = n24788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n25403_o = ~n25402_o;
  assign n25404_o = n24615_o[255:0];
  assign n25405_o = n24615_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n25406_o = n25403_o & n24786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n25407_o = n25406_o ? n24791_o : n25405_o;
  assign n25408_o = n24615_o[551:294];
  assign n25409_o = n24615_o[589:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n25410_o = n25402_o & n24786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n25411_o = n25410_o ? n24791_o : n25409_o;
  assign n25412_o = n24615_o[591:590];
  assign n25413_o = {n25412_o, n25411_o, n25408_o, n25407_o, n25404_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:46  */
  assign n25414_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n25415_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:41  */
  assign n25416_o = n24918_o ? n25415_o : n25414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n25417_o = n24988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n25418_o = ~n25417_o;
  assign n25419_o = n24615_o[294:0];
  assign n25420_o = n24615_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n25421_o = n25418_o ? 1'b0 : n25420_o;
  assign n25422_o = n24615_o[590:296];
  assign n25423_o = n24615_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n25424_o = n25417_o ? 1'b0 : n25423_o;
  assign n25425_o = {n25424_o, n25422_o, n25421_o, n25419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n25426_o = n24993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n25427_o = ~n25426_o;
  assign n25428_o = n25425_o[293:0];
  assign n25429_o = n25425_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n25430_o = n25427_o ? 1'b0 : n25429_o;
  assign n25431_o = n25425_o[589:295];
  assign n25432_o = n25425_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n25433_o = n25426_o ? 1'b0 : n25432_o;
  assign n25434_o = n25425_o[591];
  assign n25435_o = {n25434_o, n25433_o, n25431_o, n25430_o, n25428_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n25436_o = n25032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n25437_o = ~n25436_o;
  assign n25438_o = n24615_o[294:0];
  assign n25439_o = n24615_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n25440_o = n25437_o ? 1'b0 : n25439_o;
  assign n25441_o = n24615_o[590:296];
  assign n25442_o = n24615_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n25443_o = n25436_o ? 1'b0 : n25442_o;
  assign n25444_o = {n25443_o, n25441_o, n25440_o, n25438_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n25445_o = n25037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n25446_o = ~n25445_o;
  assign n25447_o = n25444_o[293:0];
  assign n25448_o = n25444_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n25449_o = n25446_o ? 1'b0 : n25448_o;
  assign n25450_o = n25444_o[589:295];
  assign n25451_o = n25444_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n25452_o = n25445_o ? 1'b0 : n25451_o;
  assign n25453_o = n25444_o[591];
  assign n25454_o = {n25453_o, n25452_o, n25450_o, n25449_o, n25447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:42  */
  assign n25455_o = n25103_o[157:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n25456_o = n25103_o[189:158];
  assign n25457_o = n25103_o[221:190];
  assign n25458_o = n25103_o[253:222];
  assign n25459_o = n25103_o[285:254];
  assign n25460_o = n25103_o[317:286];
  assign n25461_o = n25103_o[349:318];
  assign n25462_o = n25103_o[381:350];
  assign n25463_o = n25103_o[453:422];
  assign n25464_o = n25103_o[485:454];
  assign n25465_o = n25103_o[517:486];
  assign n25466_o = n25103_o[549:518];
  assign n25467_o = n25103_o[581:550];
  assign n25468_o = n25103_o[613:582];
  assign n25469_o = n25103_o[645:614];
  assign n25470_o = n25103_o[677:646];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25471_o = {n25092_o, n25100_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25472_o = n25471_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n25472_o)
      2'b00: n25473_o <= n25455_o;
      2'b01: n25473_o <= n25456_o;
      2'b10: n25473_o <= n25457_o;
      2'b11: n25473_o <= n25458_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25474_o = n25471_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n25474_o)
      2'b00: n25475_o <= n25459_o;
      2'b01: n25475_o <= n25460_o;
      2'b10: n25475_o <= n25461_o;
      2'b11: n25475_o <= n25462_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25476_o = n25471_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n25476_o)
      2'b00: n25477_o <= n25463_o;
      2'b01: n25477_o <= n25464_o;
      2'b10: n25477_o <= n25465_o;
      2'b11: n25477_o <= n25466_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25478_o = n25471_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n25478_o)
      2'b00: n25479_o <= n25467_o;
      2'b01: n25479_o <= n25468_o;
      2'b10: n25479_o <= n25469_o;
      2'b11: n25479_o <= n25470_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25480_o = n25471_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n25480_o)
      2'b00: n25481_o <= n25473_o;
      2'b01: n25481_o <= n25475_o;
      2'b10: n25481_o <= n25477_o;
      2'b11: n25481_o <= n25479_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:66  */
  assign n25482_o = n25117_o[157:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:42  */
  assign n25483_o = n25117_o[189:158];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n25484_o = n25117_o[221:190];
  assign n25485_o = n25117_o[253:222];
  assign n25486_o = n25117_o[285:254];
  assign n25487_o = n25117_o[317:286];
  assign n25488_o = n25117_o[349:318];
  assign n25489_o = n25117_o[381:350];
  assign n25490_o = n25117_o[453:422];
  assign n25491_o = n25117_o[485:454];
  assign n25492_o = n25117_o[517:486];
  assign n25493_o = n25117_o[549:518];
  assign n25494_o = n25117_o[581:550];
  assign n25495_o = n25117_o[613:582];
  assign n25496_o = n25117_o[645:614];
  assign n25497_o = n25117_o[677:646];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25498_o = {n25106_o, n25114_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25499_o = n25498_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n25499_o)
      2'b00: n25500_o <= n25482_o;
      2'b01: n25500_o <= n25483_o;
      2'b10: n25500_o <= n25484_o;
      2'b11: n25500_o <= n25485_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25501_o = n25498_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n25501_o)
      2'b00: n25502_o <= n25486_o;
      2'b01: n25502_o <= n25487_o;
      2'b10: n25502_o <= n25488_o;
      2'b11: n25502_o <= n25489_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25503_o = n25498_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n25503_o)
      2'b00: n25504_o <= n25490_o;
      2'b01: n25504_o <= n25491_o;
      2'b10: n25504_o <= n25492_o;
      2'b11: n25504_o <= n25493_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25505_o = n25498_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n25505_o)
      2'b00: n25506_o <= n25494_o;
      2'b01: n25506_o <= n25495_o;
      2'b10: n25506_o <= n25496_o;
      2'b11: n25506_o <= n25497_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n25507_o = n25498_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n25507_o)
      2'b00: n25508_o <= n25500_o;
      2'b01: n25508_o <= n25502_o;
      2'b10: n25508_o <= n25504_o;
      2'b11: n25508_o <= n25506_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:66  */
  assign n25509_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:42  */
  assign n25510_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:70  */
  assign n25511_o = n25124_o ? n25510_o : n25509_o;
endmodule

module hibi_wishbone_bridge_trigger_2
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [1:0] trigger_i,
   input  [1:0] mask_i,
   output trigger_o,
   output start_o);
  wire [5:0] r;
  wire [5:0] rin;
  wire [1:0] n23919_o;
  wire n23922_o;
  wire n23923_o;
  wire n23924_o;
  wire n23925_o;
  wire n23926_o;
  wire n23927_o;
  wire n23928_o;
  wire n23929_o;
  wire [5:0] n23930_o;
  wire [1:0] n23931_o;
  wire n23932_o;
  wire n23935_o;
  wire [1:0] n23937_o;
  wire [2:0] n23941_o;
  wire [1:0] n23942_o;
  wire [1:0] n23943_o;
  wire n23944_o;
  wire n23945_o;
  wire [2:0] n23946_o;
  wire [2:0] n23947_o;
  wire [2:0] n23948_o;
  wire n23950_o;
  wire [2:0] n23953_o;
  wire [2:0] n23954_o;
  wire [2:0] n23955_o;
  wire n23957_o;
  wire [1:0] n23959_o;
  wire n23961_o;
  wire n23962_o;
  wire [2:0] n23966_o;
  wire [1:0] n23967_o;
  wire [2:0] n23968_o;
  wire [2:0] n23969_o;
  wire n23971_o;
  wire [3:0] n23972_o;
  wire [1:0] n23973_o;
  wire [1:0] n23974_o;
  reg [1:0] n23975_o;
  wire n23976_o;
  wire n23977_o;
  reg n23978_o;
  wire [2:0] n23979_o;
  reg [2:0] n23980_o;
  wire n23981_o;
  wire n23982_o;
  wire [5:0] n23983_o;
  wire n23987_o;
  wire [5:0] n23990_o;
  wire [5:0] n23996_o;
  reg [5:0] n23997_q;
  assign trigger_o = n23981_o;
  assign start_o = n23982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:61:10  */
  assign r = n23997_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:61:13  */
  assign rin = n23983_o; // (signal)
  assign n23919_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:19  */
  assign n23922_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:81:30  */
  assign n23923_o = mask_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:18:12  */
  assign n23924_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:7  */
  assign n23925_o = n23922_o ? n23923_o : n23924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:253:14  */
  assign n23926_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:19  */
  assign n23927_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:81:30  */
  assign n23928_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:7  */
  assign n23929_o = n23927_o ? n23928_o : n23926_o;
  assign n23930_o = {1'b0, n23925_o, n23929_o, 1'b0, n23919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:10  */
  assign n23931_o = n23930_o[4:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:17  */
  assign n23932_o = n23931_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:5  */
  assign n23935_o = n23932_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:18  */
  assign n23937_o = r[1:0];
  assign n23941_o = {1'b1, 2'b10};
  assign n23942_o = n23941_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:98:27  */
  assign n23943_o = n23935_o ? n23942_o : 2'b01;
  assign n23944_o = n23941_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:98:27  */
  assign n23945_o = n23935_o ? n23944_o : 1'b0;
  assign n23946_o = {n23945_o, n23943_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:103:14  */
  assign n23947_o = {1'b0, n23919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:97:25  */
  assign n23948_o = start_i ? n23946_o : n23947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:97:7  */
  assign n23950_o = n23937_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  assign n23953_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:391:3  */
  assign n23954_o = {1'b0, n23919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:106:25  */
  assign n23955_o = n23935_o ? n23953_o : n23954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:106:7  */
  assign n23957_o = n23937_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:111:25  */
  assign n23959_o = busy_i ? 2'b11 : n23919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:111:7  */
  assign n23961_o = n23937_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:35  */
  assign n23962_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:239:3  */
  assign n23966_o = {1'b1, 2'b00};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:25  */
  assign n23967_o = n23962_o ? 2'b00 : n23919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  assign n23968_o = {1'b0, n23925_o, n23929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:25  */
  assign n23969_o = n23962_o ? n23966_o : n23968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:7  */
  assign n23971_o = n23937_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:169:3  */
  assign n23972_o = {n23971_o, n23961_o, n23957_o, n23950_o};
  assign n23973_o = n23948_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  assign n23974_o = n23955_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n23972_o)
      4'b1000: n23975_o <= n23967_o;
      4'b0100: n23975_o <= n23959_o;
      4'b0010: n23975_o <= n23974_o;
      4'b0001: n23975_o <= n23973_o;
    endcase
  assign n23976_o = n23948_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  assign n23977_o = n23955_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n23972_o)
      4'b1000: n23978_o <= 1'b0;
      4'b0100: n23978_o <= 1'b0;
      4'b0010: n23978_o <= n23977_o;
      4'b0001: n23978_o <= n23976_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23979_o = {1'b0, n23925_o, n23929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n23972_o)
      4'b1000: n23980_o <= n23969_o;
      4'b0100: n23980_o <= n23979_o;
      4'b0010: n23980_o <= n23979_o;
      4'b0001: n23980_o <= n23979_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:127:20  */
  assign n23981_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:128:20  */
  assign n23982_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:597:14  */
  assign n23983_o = {n23980_o, n23978_o, n23975_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:138:18  */
  assign n23987_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:142:9  */
  assign n23990_o = init_i ? 6'b000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  assign n23996_o = en_i ? n23990_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n23987_o)
    if (n23987_o)
      n23997_q <= 6'b000000;
    else
      n23997_q <= n23996_o;
endmodule

module hibi_wishbone_bridge_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [8:0] gif_req_i_addr,
   input  [31:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [1:0] logic2reg_i_hibi_dma_status,
   input  [15:0] logic2reg_i_hibi_dma_gpio,
   output [31:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [3:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [10:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [3:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [10:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [3:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [17:0] reg2logic_o_hibi_dma_gpio,
   output [17:0] reg2logic_o_hibi_dma_gpio_dir);
  wire [42:0] n23094_o;
  wire [31:0] n23096_o;
  wire n23097_o;
  wire [17:0] n23098_o;
  wire [2:0] n23100_o;
  wire [1:0] n23101_o;
  wire [3:0] n23102_o;
  wire [18:0] n23103_o;
  wire [10:0] n23104_o;
  wire [17:0] n23105_o;
  wire [3:0] n23106_o;
  wire [18:0] n23107_o;
  wire [10:0] n23108_o;
  wire [17:0] n23109_o;
  wire [3:0] n23110_o;
  wire [17:0] n23111_o;
  wire [17:0] n23112_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [8:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [1:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [8:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [1:0] hibi_dma_trigger_mask1;
  wire [15:0] hibi_dma_gpio_dir;
  wire n23114_o;
  wire [8:0] n23116_o;
  wire n23118_o;
  wire n23119_o;
  wire n23120_o;
  wire n23121_o;
  wire n23127_o;
  reg n23128_q;
  wire n23129_o;
  wire [8:0] n23130_o;
  wire n23132_o;
  wire n23133_o;
  wire n23135_o;
  wire [8:0] n23136_o;
  wire n23138_o;
  wire n23139_o;
  wire n23141_o;
  wire [8:0] n23142_o;
  wire n23144_o;
  wire n23145_o;
  wire n23147_o;
  wire [8:0] n23148_o;
  wire n23150_o;
  wire n23151_o;
  wire n23153_o;
  wire [8:0] n23154_o;
  wire n23156_o;
  wire n23157_o;
  wire n23159_o;
  wire [8:0] n23160_o;
  wire n23162_o;
  wire n23163_o;
  wire n23165_o;
  wire n23166_o;
  wire n23168_o;
  wire [8:0] n23170_o;
  wire n23172_o;
  wire n23173_o;
  wire n23174_o;
  wire [9:0] n23175_o;
  wire n23176_o;
  wire [4:0] n23177_o;
  wire n23178_o;
  wire [16:0] n23179_o;
  wire [16:0] n23185_o;
  reg [16:0] n23186_q;
  wire n23187_o;
  wire [8:0] n23188_o;
  wire n23190_o;
  wire n23191_o;
  wire n23193_o;
  wire [8:0] n23194_o;
  wire n23196_o;
  wire n23197_o;
  wire n23200_o;
  wire [8:0] n23202_o;
  wire n23204_o;
  wire n23205_o;
  wire n23206_o;
  wire [8:0] n23207_o;
  wire [8:0] n23213_o;
  reg [8:0] n23214_q;
  wire n23215_o;
  wire [8:0] n23216_o;
  wire n23218_o;
  wire n23219_o;
  wire n23221_o;
  wire [8:0] n23222_o;
  wire n23224_o;
  wire n23225_o;
  wire n23228_o;
  wire [8:0] n23230_o;
  wire n23232_o;
  wire n23233_o;
  wire n23234_o;
  wire [15:0] n23235_o;
  wire [15:0] n23241_o;
  reg [15:0] n23242_q;
  wire n23243_o;
  wire [8:0] n23244_o;
  wire n23246_o;
  wire n23247_o;
  wire n23249_o;
  wire [8:0] n23250_o;
  wire n23252_o;
  wire n23253_o;
  wire n23256_o;
  wire [8:0] n23258_o;
  wire n23260_o;
  wire n23261_o;
  wire n23262_o;
  wire [1:0] n23263_o;
  wire [1:0] n23269_o;
  reg [1:0] n23270_q;
  wire n23271_o;
  wire [8:0] n23272_o;
  wire n23274_o;
  wire n23275_o;
  wire n23277_o;
  wire [8:0] n23278_o;
  wire n23280_o;
  wire n23281_o;
  wire n23284_o;
  wire [8:0] n23286_o;
  wire n23288_o;
  wire n23289_o;
  wire n23290_o;
  wire [9:0] n23291_o;
  wire n23292_o;
  wire [4:0] n23293_o;
  wire n23294_o;
  wire [16:0] n23295_o;
  wire [16:0] n23301_o;
  reg [16:0] n23302_q;
  wire n23303_o;
  wire [8:0] n23304_o;
  wire n23306_o;
  wire n23307_o;
  wire n23309_o;
  wire [8:0] n23310_o;
  wire n23312_o;
  wire n23313_o;
  wire n23316_o;
  wire [8:0] n23318_o;
  wire n23320_o;
  wire n23321_o;
  wire n23322_o;
  wire [8:0] n23323_o;
  wire [8:0] n23329_o;
  reg [8:0] n23330_q;
  wire n23331_o;
  wire [8:0] n23332_o;
  wire n23334_o;
  wire n23335_o;
  wire n23337_o;
  wire [8:0] n23338_o;
  wire n23340_o;
  wire n23341_o;
  wire n23344_o;
  wire [8:0] n23346_o;
  wire n23348_o;
  wire n23349_o;
  wire n23350_o;
  wire [15:0] n23351_o;
  wire [15:0] n23357_o;
  reg [15:0] n23358_q;
  wire n23359_o;
  wire [8:0] n23360_o;
  wire n23362_o;
  wire n23363_o;
  wire n23365_o;
  wire [8:0] n23366_o;
  wire n23368_o;
  wire n23369_o;
  wire n23372_o;
  wire [8:0] n23374_o;
  wire n23376_o;
  wire n23377_o;
  wire n23378_o;
  wire [1:0] n23379_o;
  wire [1:0] n23385_o;
  reg [1:0] n23386_q;
  wire n23387_o;
  wire [8:0] n23388_o;
  wire n23390_o;
  wire n23391_o;
  wire n23393_o;
  wire [8:0] n23394_o;
  wire n23396_o;
  wire n23397_o;
  wire n23399_o;
  wire [8:0] n23400_o;
  wire n23402_o;
  wire n23403_o;
  wire n23405_o;
  wire [8:0] n23406_o;
  wire n23408_o;
  wire n23409_o;
  wire n23411_o;
  wire n23412_o;
  wire n23413_o;
  wire n23414_o;
  wire n23415_o;
  wire n23416_o;
  wire n23417_o;
  wire n23418_o;
  wire n23419_o;
  wire n23420_o;
  wire n23421_o;
  wire n23422_o;
  wire n23423_o;
  wire n23424_o;
  wire n23425_o;
  wire n23426_o;
  wire n23428_o;
  wire [8:0] n23430_o;
  wire n23432_o;
  wire n23433_o;
  wire n23434_o;
  wire n23435_o;
  wire n23436_o;
  wire n23437_o;
  wire n23438_o;
  wire n23439_o;
  wire n23440_o;
  wire n23441_o;
  wire n23442_o;
  wire n23443_o;
  wire n23444_o;
  wire n23445_o;
  wire n23446_o;
  wire n23447_o;
  wire n23448_o;
  wire n23449_o;
  wire n23450_o;
  wire [15:0] n23451_o;
  wire [15:0] n23457_o;
  reg [15:0] n23458_q;
  wire n23459_o;
  wire [8:0] n23460_o;
  wire n23462_o;
  wire n23463_o;
  wire n23465_o;
  wire [8:0] n23466_o;
  wire n23468_o;
  wire n23469_o;
  wire n23472_o;
  wire n23476_o;
  wire n23477_o;
  wire n23478_o;
  wire n23479_o;
  wire [8:0] n23480_o;
  localparam [31:0] n23481_o = 32'b00000000000000000000000000000000;
  wire n23482_o;
  wire [30:0] n23483_o;
  wire n23485_o;
  localparam [31:0] n23486_o = 32'b00000000000000000000000000000000;
  wire [1:0] n23487_o;
  wire [1:0] n23488_o;
  wire n23489_o;
  wire [1:0] n23491_o;
  wire [1:0] n23492_o;
  wire n23493_o;
  wire [29:0] n23494_o;
  wire n23496_o;
  localparam [31:0] n23497_o = 32'b00000000000000000000000000000000;
  wire [29:0] n23501_o;
  wire n23503_o;
  localparam [31:0] n23504_o = 32'b00000000000000000000000000000000;
  wire [9:0] n23505_o;
  wire n23507_o;
  wire [4:0] n23509_o;
  wire [4:0] n23510_o;
  wire n23512_o;
  wire [9:0] n23513_o;
  wire n23515_o;
  localparam [31:0] n23516_o = 32'b00000000000000000000000000000000;
  wire [8:0] n23517_o;
  wire [22:0] n23518_o;
  wire n23520_o;
  localparam [31:0] n23521_o = 32'b00000000000000000000000000000000;
  wire [15:0] n23522_o;
  wire [15:0] n23523_o;
  wire n23525_o;
  localparam [31:0] n23526_o = 32'b00000000000000000000000000000000;
  wire [1:0] n23527_o;
  wire [29:0] n23528_o;
  wire n23530_o;
  localparam [31:0] n23531_o = 32'b00000000000000000000000000000000;
  wire [9:0] n23532_o;
  wire n23534_o;
  wire [4:0] n23536_o;
  wire [4:0] n23537_o;
  wire n23539_o;
  wire [9:0] n23540_o;
  wire n23542_o;
  localparam [31:0] n23543_o = 32'b00000000000000000000000000000000;
  wire [8:0] n23544_o;
  wire [22:0] n23545_o;
  wire n23547_o;
  localparam [31:0] n23548_o = 32'b00000000000000000000000000000000;
  wire [15:0] n23549_o;
  wire [15:0] n23550_o;
  wire n23552_o;
  localparam [31:0] n23553_o = 32'b00000000000000000000000000000000;
  wire [1:0] n23554_o;
  wire [29:0] n23555_o;
  wire n23557_o;
  localparam [31:0] n23558_o = 32'b00000000000000000000000000000000;
  wire [15:0] n23559_o;
  wire [15:0] n23560_o;
  wire n23561_o;
  wire [15:0] n23563_o;
  wire [15:0] n23564_o;
  wire n23565_o;
  wire [15:0] n23567_o;
  wire [15:0] n23568_o;
  wire n23569_o;
  wire [15:0] n23571_o;
  wire [15:0] n23572_o;
  wire n23573_o;
  wire [15:0] n23575_o;
  wire [15:0] n23576_o;
  wire n23577_o;
  wire [15:0] n23579_o;
  wire [15:0] n23580_o;
  wire n23581_o;
  wire [15:0] n23583_o;
  wire [15:0] n23584_o;
  wire n23585_o;
  wire [15:0] n23587_o;
  wire [15:0] n23588_o;
  wire n23589_o;
  wire [15:0] n23591_o;
  wire [15:0] n23592_o;
  wire n23593_o;
  wire [15:0] n23595_o;
  wire [15:0] n23596_o;
  wire n23597_o;
  wire [15:0] n23599_o;
  wire [15:0] n23600_o;
  wire n23601_o;
  wire [15:0] n23603_o;
  wire [15:0] n23604_o;
  wire n23605_o;
  wire [15:0] n23607_o;
  wire [15:0] n23608_o;
  wire n23609_o;
  wire [15:0] n23611_o;
  wire [15:0] n23612_o;
  wire n23613_o;
  wire [15:0] n23615_o;
  wire [15:0] n23616_o;
  wire n23617_o;
  wire [15:0] n23619_o;
  wire [15:0] n23620_o;
  wire n23621_o;
  wire [15:0] n23622_o;
  wire n23624_o;
  localparam [31:0] n23625_o = 32'b00000000000000000000000000000000;
  wire n23626_o;
  wire n23628_o;
  wire n23630_o;
  wire n23632_o;
  wire n23634_o;
  wire n23636_o;
  wire n23638_o;
  wire n23640_o;
  wire n23642_o;
  wire n23644_o;
  wire n23646_o;
  wire n23648_o;
  wire n23650_o;
  wire n23652_o;
  wire n23654_o;
  wire n23656_o;
  wire [15:0] n23657_o;
  wire n23659_o;
  localparam [31:0] n23660_o = 32'b00000000000000000000000000000000;
  wire [12:0] n23661_o;
  wire n23662_o;
  wire n23663_o;
  wire n23664_o;
  wire n23665_o;
  wire n23666_o;
  wire n23667_o;
  wire n23668_o;
  wire n23669_o;
  wire n23670_o;
  reg n23671_o;
  wire n23672_o;
  wire n23673_o;
  wire n23674_o;
  wire n23675_o;
  wire n23676_o;
  wire n23677_o;
  wire n23678_o;
  wire n23679_o;
  wire n23680_o;
  wire n23681_o;
  reg n23682_o;
  wire n23683_o;
  wire n23684_o;
  wire n23685_o;
  wire n23686_o;
  wire n23687_o;
  wire n23688_o;
  wire n23689_o;
  wire n23690_o;
  wire n23691_o;
  wire n23692_o;
  wire n23693_o;
  wire n23694_o;
  reg n23695_o;
  wire n23696_o;
  wire n23697_o;
  wire n23698_o;
  wire n23699_o;
  wire n23700_o;
  wire n23701_o;
  wire n23702_o;
  wire n23703_o;
  wire n23704_o;
  wire n23705_o;
  wire n23706_o;
  wire n23707_o;
  reg n23708_o;
  wire n23709_o;
  wire n23710_o;
  wire n23711_o;
  wire n23712_o;
  wire n23713_o;
  wire n23714_o;
  wire n23715_o;
  wire n23716_o;
  wire n23717_o;
  wire n23718_o;
  wire n23719_o;
  wire n23720_o;
  reg n23721_o;
  wire n23722_o;
  wire n23723_o;
  wire n23724_o;
  wire n23725_o;
  wire n23726_o;
  wire n23727_o;
  wire n23728_o;
  wire n23729_o;
  wire n23730_o;
  wire n23731_o;
  wire n23732_o;
  wire n23733_o;
  reg n23734_o;
  wire n23735_o;
  wire n23736_o;
  wire n23737_o;
  wire n23738_o;
  wire n23739_o;
  wire n23740_o;
  wire n23741_o;
  wire n23742_o;
  wire n23743_o;
  wire n23744_o;
  wire n23745_o;
  wire n23746_o;
  reg n23747_o;
  wire n23748_o;
  wire n23749_o;
  wire n23750_o;
  wire n23751_o;
  wire n23752_o;
  wire n23753_o;
  wire n23754_o;
  wire n23755_o;
  wire n23756_o;
  wire n23757_o;
  wire n23758_o;
  wire n23759_o;
  reg n23760_o;
  wire n23761_o;
  wire n23762_o;
  wire n23763_o;
  wire n23764_o;
  wire n23765_o;
  wire n23766_o;
  wire n23767_o;
  wire n23768_o;
  wire n23769_o;
  wire n23770_o;
  wire n23771_o;
  wire n23772_o;
  reg n23773_o;
  wire n23774_o;
  wire n23775_o;
  wire n23776_o;
  wire n23777_o;
  wire n23778_o;
  wire n23779_o;
  wire n23780_o;
  wire n23781_o;
  wire n23782_o;
  wire n23783_o;
  wire n23784_o;
  wire n23785_o;
  reg n23786_o;
  wire n23787_o;
  wire n23788_o;
  wire n23789_o;
  wire n23790_o;
  wire n23791_o;
  wire n23792_o;
  wire n23793_o;
  wire n23794_o;
  wire n23795_o;
  wire n23796_o;
  wire n23797_o;
  wire n23798_o;
  reg n23799_o;
  wire n23800_o;
  wire n23801_o;
  wire n23802_o;
  wire n23803_o;
  wire n23804_o;
  wire n23805_o;
  wire n23806_o;
  wire n23807_o;
  wire n23808_o;
  wire n23809_o;
  wire n23810_o;
  wire n23811_o;
  reg n23812_o;
  wire n23813_o;
  wire n23814_o;
  wire n23815_o;
  wire n23816_o;
  wire n23817_o;
  wire n23818_o;
  wire n23819_o;
  wire n23820_o;
  wire n23821_o;
  wire n23822_o;
  wire n23823_o;
  wire n23824_o;
  reg n23825_o;
  wire n23826_o;
  wire n23827_o;
  wire n23828_o;
  wire n23829_o;
  wire n23830_o;
  wire n23831_o;
  wire n23832_o;
  wire n23833_o;
  wire n23834_o;
  wire n23835_o;
  wire n23836_o;
  wire n23837_o;
  reg n23838_o;
  wire n23839_o;
  wire n23840_o;
  wire n23841_o;
  wire n23842_o;
  wire n23843_o;
  wire n23844_o;
  wire n23845_o;
  wire n23846_o;
  wire n23847_o;
  wire n23848_o;
  wire n23849_o;
  wire n23850_o;
  reg n23851_o;
  wire n23852_o;
  wire n23853_o;
  wire n23854_o;
  wire n23855_o;
  wire n23856_o;
  wire n23857_o;
  wire n23858_o;
  wire n23859_o;
  wire n23860_o;
  wire n23861_o;
  reg n23862_o;
  wire [4:0] n23863_o;
  wire [4:0] n23864_o;
  wire [4:0] n23865_o;
  wire [4:0] n23866_o;
  wire [4:0] n23867_o;
  wire [4:0] n23868_o;
  wire [4:0] n23869_o;
  wire [4:0] n23870_o;
  wire [4:0] n23871_o;
  wire [4:0] n23872_o;
  wire [4:0] n23873_o;
  wire [4:0] n23874_o;
  reg [4:0] n23875_o;
  wire n23876_o;
  wire n23877_o;
  wire n23878_o;
  wire n23879_o;
  wire n23880_o;
  wire n23881_o;
  wire n23882_o;
  wire n23883_o;
  wire n23884_o;
  wire n23885_o;
  wire n23886_o;
  wire n23887_o;
  reg n23888_o;
  wire [9:0] n23889_o;
  wire [9:0] n23890_o;
  wire [9:0] n23891_o;
  wire [9:0] n23892_o;
  wire [9:0] n23893_o;
  wire [9:0] n23894_o;
  wire [9:0] n23895_o;
  wire [9:0] n23896_o;
  wire [9:0] n23897_o;
  wire [9:0] n23898_o;
  wire [9:0] n23899_o;
  wire [9:0] n23900_o;
  reg [9:0] n23901_o;
  wire [31:0] n23902_o;
  wire [31:0] n23903_o;
  wire [31:0] n23904_o;
  wire [32:0] n23905_o;
  wire [32:0] n23907_o;
  reg [32:0] n23910_q;
  wire [148:0] n23911_o;
  assign gif_rsp_o_rdata = n23096_o;
  assign gif_rsp_o_ack = n23097_o;
  assign reg2logic_o_hibi_dma_ctrl = n23100_o;
  assign reg2logic_o_hibi_dma_status = n23101_o;
  assign reg2logic_o_hibi_dma_trigger = n23102_o;
  assign reg2logic_o_hibi_dma_cfg0 = n23103_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n23104_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n23105_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n23106_o;
  assign reg2logic_o_hibi_dma_cfg1 = n23107_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n23108_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n23109_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n23110_o;
  assign reg2logic_o_hibi_dma_gpio = n23111_o;
  assign reg2logic_o_hibi_dma_gpio_dir = n23112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:138:9  */
  assign n23094_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:144:9  */
  assign n23096_o = n23910_q[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:46:14  */
  assign n23097_o = n23910_q[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:93:10  */
  assign n23098_o = {logic2reg_i_hibi_dma_gpio, logic2reg_i_hibi_dma_status};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:141:9  */
  assign n23100_o = n23911_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:138:9  */
  assign n23101_o = n23911_o[4:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:135:9  */
  assign n23102_o = n23911_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:159:25  */
  assign n23103_o = n23911_o[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:128:21  */
  assign n23104_o = n23911_o[38:28];
  assign n23105_o = n23911_o[56:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:124:3  */
  assign n23106_o = n23911_o[60:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:125:14  */
  assign n23107_o = n23911_o[79:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:115:5  */
  assign n23108_o = n23911_o[90:80];
  assign n23109_o = n23911_o[108:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:113:3  */
  assign n23110_o = n23911_o[112:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n23111_o = n23911_o[130:113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:99:3  */
  assign n23112_o = n23911_o[148:131];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n23128_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n23186_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n23214_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n23242_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n23270_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n23302_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n23330_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n23358_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n23386_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:65:10  */
  assign hibi_dma_gpio_dir = n23458_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:76:18  */
  assign n23114_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:20  */
  assign n23116_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:25  */
  assign n23118_o = n23116_o == 9'b000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:73  */
  assign n23119_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:59  */
  assign n23120_o = n23118_o & n23119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:80:44  */
  assign n23121_o = n23094_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  assign n23127_o = n23120_o ? n23121_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  always @(posedge clk_i or posedge n23114_o)
    if (n23114_o)
      n23128_q <= 1'b0;
    else
      n23128_q <= n23127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:47  */
  assign n23129_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:65  */
  assign n23130_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:70  */
  assign n23132_o = n23130_o == 9'b000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:50  */
  assign n23133_o = n23132_o ? n23129_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:47  */
  assign n23135_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:65  */
  assign n23136_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:70  */
  assign n23138_o = n23136_o == 9'b000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:50  */
  assign n23139_o = n23138_o ? n23135_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:49  */
  assign n23141_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:67  */
  assign n23142_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:72  */
  assign n23144_o = n23142_o == 9'b000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:52  */
  assign n23145_o = n23144_o ? n23141_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:49  */
  assign n23147_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:67  */
  assign n23148_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:72  */
  assign n23150_o = n23148_o == 9'b000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:52  */
  assign n23151_o = n23150_o ? n23147_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:50  */
  assign n23153_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:68  */
  assign n23154_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:73  */
  assign n23156_o = n23154_o == 9'b000000010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:53  */
  assign n23157_o = n23156_o ? n23153_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:50  */
  assign n23159_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:68  */
  assign n23160_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:73  */
  assign n23162_o = n23160_o == 9'b000000010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:53  */
  assign n23163_o = n23162_o ? n23159_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:116:60  */
  assign n23165_o = n23094_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:117:60  */
  assign n23166_o = n23094_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:127:18  */
  assign n23168_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:20  */
  assign n23170_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:25  */
  assign n23172_o = n23170_o == 9'b000000011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:73  */
  assign n23173_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:59  */
  assign n23174_o = n23172_o & n23173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:131:47  */
  assign n23175_o = n23094_o[18:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:132:51  */
  assign n23176_o = n23094_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:133:50  */
  assign n23177_o = n23094_o[29:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:134:52  */
  assign n23178_o = n23094_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n23179_o = {n23178_o, n23177_o, n23176_o, n23175_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  assign n23185_o = n23174_o ? n23179_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  always @(posedge clk_i or posedge n23168_o)
    if (n23168_o)
      n23186_q <= 17'b00001010000000000;
    else
      n23186_q <= n23185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:47  */
  assign n23187_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:65  */
  assign n23188_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:70  */
  assign n23190_o = n23188_o == 9'b000000011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:50  */
  assign n23191_o = n23190_o ? n23187_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:47  */
  assign n23193_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:65  */
  assign n23194_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:70  */
  assign n23196_o = n23194_o == 9'b000000011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:50  */
  assign n23197_o = n23196_o ? n23193_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:174:18  */
  assign n23200_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:20  */
  assign n23202_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:25  */
  assign n23204_o = n23202_o == 9'b000000100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:78  */
  assign n23205_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:64  */
  assign n23206_o = n23204_o & n23205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:178:51  */
  assign n23207_o = n23094_o[17:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:176:5  */
  assign n23213_o = n23206_o ? n23207_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:176:5  */
  always @(posedge clk_i or posedge n23200_o)
    if (n23200_o)
      n23214_q <= 9'b000000000;
    else
      n23214_q <= n23213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:52  */
  assign n23215_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:70  */
  assign n23216_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:75  */
  assign n23218_o = n23216_o == 9'b000000100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:55  */
  assign n23219_o = n23218_o ? n23215_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:52  */
  assign n23221_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:70  */
  assign n23222_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:75  */
  assign n23224_o = n23222_o == 9'b000000100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:55  */
  assign n23225_o = n23224_o ? n23221_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:209:18  */
  assign n23228_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:20  */
  assign n23230_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:25  */
  assign n23232_o = n23230_o == 9'b000000101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:79  */
  assign n23233_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:65  */
  assign n23234_o = n23232_o & n23233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:213:52  */
  assign n23235_o = n23094_o[24:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  assign n23241_o = n23234_o ? n23235_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  always @(posedge clk_i or posedge n23228_o)
    if (n23228_o)
      n23242_q <= 16'b0000000000000000;
    else
      n23242_q <= n23241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:53  */
  assign n23243_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:71  */
  assign n23244_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:76  */
  assign n23246_o = n23244_o == 9'b000000101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:56  */
  assign n23247_o = n23246_o ? n23243_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:53  */
  assign n23249_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:71  */
  assign n23250_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:76  */
  assign n23252_o = n23250_o == 9'b000000101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:56  */
  assign n23253_o = n23252_o ? n23249_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:244:18  */
  assign n23256_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:20  */
  assign n23258_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:25  */
  assign n23260_o = n23258_o == 9'b000000110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:82  */
  assign n23261_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:68  */
  assign n23262_o = n23260_o & n23261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:248:55  */
  assign n23263_o = n23094_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:246:5  */
  assign n23269_o = n23262_o ? n23263_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:246:5  */
  always @(posedge clk_i or posedge n23256_o)
    if (n23256_o)
      n23270_q <= 2'b00;
    else
      n23270_q <= n23269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:56  */
  assign n23271_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:74  */
  assign n23272_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:79  */
  assign n23274_o = n23272_o == 9'b000000110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:59  */
  assign n23275_o = n23274_o ? n23271_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:56  */
  assign n23277_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:74  */
  assign n23278_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:79  */
  assign n23280_o = n23278_o == 9'b000000110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:59  */
  assign n23281_o = n23280_o ? n23277_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:279:18  */
  assign n23284_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:20  */
  assign n23286_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:25  */
  assign n23288_o = n23286_o == 9'b000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:73  */
  assign n23289_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:59  */
  assign n23290_o = n23288_o & n23289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:283:47  */
  assign n23291_o = n23094_o[18:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:284:51  */
  assign n23292_o = n23094_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:285:50  */
  assign n23293_o = n23094_o[29:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:286:52  */
  assign n23294_o = n23094_o[30];
  assign n23295_o = {n23294_o, n23293_o, n23292_o, n23291_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:281:5  */
  assign n23301_o = n23290_o ? n23295_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:281:5  */
  always @(posedge clk_i or posedge n23284_o)
    if (n23284_o)
      n23302_q <= 17'b00001010000000000;
    else
      n23302_q <= n23301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:47  */
  assign n23303_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:65  */
  assign n23304_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:70  */
  assign n23306_o = n23304_o == 9'b000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:50  */
  assign n23307_o = n23306_o ? n23303_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:47  */
  assign n23309_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:65  */
  assign n23310_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:70  */
  assign n23312_o = n23310_o == 9'b000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:50  */
  assign n23313_o = n23312_o ? n23309_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:326:18  */
  assign n23316_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:20  */
  assign n23318_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:25  */
  assign n23320_o = n23318_o == 9'b000001000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:78  */
  assign n23321_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:64  */
  assign n23322_o = n23320_o & n23321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:330:51  */
  assign n23323_o = n23094_o[17:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:328:5  */
  assign n23329_o = n23322_o ? n23323_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:328:5  */
  always @(posedge clk_i or posedge n23316_o)
    if (n23316_o)
      n23330_q <= 9'b000000000;
    else
      n23330_q <= n23329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:52  */
  assign n23331_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:70  */
  assign n23332_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:75  */
  assign n23334_o = n23332_o == 9'b000001000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:55  */
  assign n23335_o = n23334_o ? n23331_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:52  */
  assign n23337_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:70  */
  assign n23338_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:75  */
  assign n23340_o = n23338_o == 9'b000001000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:55  */
  assign n23341_o = n23340_o ? n23337_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:361:18  */
  assign n23344_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:20  */
  assign n23346_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:25  */
  assign n23348_o = n23346_o == 9'b000001001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:79  */
  assign n23349_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:65  */
  assign n23350_o = n23348_o & n23349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:365:52  */
  assign n23351_o = n23094_o[24:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:363:5  */
  assign n23357_o = n23350_o ? n23351_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:363:5  */
  always @(posedge clk_i or posedge n23344_o)
    if (n23344_o)
      n23358_q <= 16'b0000000000000000;
    else
      n23358_q <= n23357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:53  */
  assign n23359_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:71  */
  assign n23360_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:76  */
  assign n23362_o = n23360_o == 9'b000001001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:56  */
  assign n23363_o = n23362_o ? n23359_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:53  */
  assign n23365_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:71  */
  assign n23366_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:76  */
  assign n23368_o = n23366_o == 9'b000001001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:56  */
  assign n23369_o = n23368_o ? n23365_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:396:18  */
  assign n23372_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:20  */
  assign n23374_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:25  */
  assign n23376_o = n23374_o == 9'b000001010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:82  */
  assign n23377_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:68  */
  assign n23378_o = n23376_o & n23377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:400:55  */
  assign n23379_o = n23094_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  assign n23385_o = n23378_o ? n23379_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  always @(posedge clk_i or posedge n23372_o)
    if (n23372_o)
      n23386_q <= 2'b00;
    else
      n23386_q <= n23385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:56  */
  assign n23387_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:74  */
  assign n23388_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:79  */
  assign n23390_o = n23388_o == 9'b000001010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:59  */
  assign n23391_o = n23390_o ? n23387_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:56  */
  assign n23393_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:74  */
  assign n23394_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:79  */
  assign n23396_o = n23394_o == 9'b000001010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:59  */
  assign n23397_o = n23396_o ? n23393_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:47  */
  assign n23399_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:65  */
  assign n23400_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:70  */
  assign n23402_o = n23400_o == 9'b000001011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:50  */
  assign n23403_o = n23402_o ? n23399_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:47  */
  assign n23405_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:65  */
  assign n23406_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:70  */
  assign n23408_o = n23406_o == 9'b000001011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:50  */
  assign n23409_o = n23408_o ? n23405_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:429:57  */
  assign n23411_o = n23094_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:430:57  */
  assign n23412_o = n23094_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:431:57  */
  assign n23413_o = n23094_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:432:57  */
  assign n23414_o = n23094_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:433:57  */
  assign n23415_o = n23094_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:434:57  */
  assign n23416_o = n23094_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:435:57  */
  assign n23417_o = n23094_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:436:57  */
  assign n23418_o = n23094_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:437:57  */
  assign n23419_o = n23094_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:438:57  */
  assign n23420_o = n23094_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:439:57  */
  assign n23421_o = n23094_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:440:57  */
  assign n23422_o = n23094_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:441:57  */
  assign n23423_o = n23094_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:442:57  */
  assign n23424_o = n23094_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:443:57  */
  assign n23425_o = n23094_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:444:57  */
  assign n23426_o = n23094_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:454:18  */
  assign n23428_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:20  */
  assign n23430_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:25  */
  assign n23432_o = n23430_o == 9'b000001100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:77  */
  assign n23433_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:63  */
  assign n23434_o = n23432_o & n23433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:458:52  */
  assign n23435_o = n23094_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:459:52  */
  assign n23436_o = n23094_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:460:52  */
  assign n23437_o = n23094_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:461:52  */
  assign n23438_o = n23094_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:462:52  */
  assign n23439_o = n23094_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:463:52  */
  assign n23440_o = n23094_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:464:52  */
  assign n23441_o = n23094_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:465:52  */
  assign n23442_o = n23094_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:466:52  */
  assign n23443_o = n23094_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:467:52  */
  assign n23444_o = n23094_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:468:52  */
  assign n23445_o = n23094_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:469:52  */
  assign n23446_o = n23094_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:470:52  */
  assign n23447_o = n23094_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:471:52  */
  assign n23448_o = n23094_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:472:52  */
  assign n23449_o = n23094_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:473:52  */
  assign n23450_o = n23094_o[24];
  assign n23451_o = {n23450_o, n23449_o, n23448_o, n23447_o, n23446_o, n23445_o, n23444_o, n23443_o, n23442_o, n23441_o, n23440_o, n23439_o, n23438_o, n23437_o, n23436_o, n23435_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:456:5  */
  assign n23457_o = n23434_o ? n23451_o : hibi_dma_gpio_dir;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:456:5  */
  always @(posedge clk_i or posedge n23428_o)
    if (n23428_o)
      n23458_q <= 16'b0000000000000000;
    else
      n23458_q <= n23457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:51  */
  assign n23459_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:69  */
  assign n23460_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:74  */
  assign n23462_o = n23460_o == 9'b000001100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:54  */
  assign n23463_o = n23462_o ? n23459_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:51  */
  assign n23465_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:69  */
  assign n23466_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:74  */
  assign n23468_o = n23466_o == 9'b000001100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:54  */
  assign n23469_o = n23468_o ? n23465_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:546:18  */
  assign n23472_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:34  */
  assign n23476_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:50  */
  assign n23477_o = n23094_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:37  */
  assign n23478_o = n23476_o | n23477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:552:20  */
  assign n23479_o = n23094_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:24  */
  assign n23480_o = n23094_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:556:49  */
  assign n23482_o = hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:123:12  */
  assign n23483_o = n23481_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:554:11  */
  assign n23485_o = n23480_o == 9'b000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:47  */
  assign n23487_o = n23098_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:63  */
  assign n23488_o = n23487_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:66  */
  assign n23489_o = n23488_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:47  */
  assign n23491_o = n23098_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:63  */
  assign n23492_o = n23491_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:66  */
  assign n23493_o = n23492_o[1];
  assign n23494_o = n23486_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:557:11  */
  assign n23496_o = n23480_o == 9'b000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:234:12  */
  assign n23501_o = n23497_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:561:11  */
  assign n23503_o = n23480_o == 9'b000000010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:567:58  */
  assign n23505_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:568:50  */
  assign n23507_o = hibi_dma_cfg0[10];
  assign n23509_o = n23504_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:569:60  */
  assign n23510_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:570:50  */
  assign n23512_o = hibi_dma_cfg0[16];
  assign n23513_o = n23504_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:565:11  */
  assign n23515_o = n23480_o == 9'b000000011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:573:63  */
  assign n23517_o = hibi_dma_mem_addr0[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:62:14  */
  assign n23518_o = n23516_o[31:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:571:11  */
  assign n23520_o = n23480_o == 9'b000000100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:576:65  */
  assign n23522_o = hibi_dma_hibi_addr0[15:0];
  assign n23523_o = n23521_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:574:11  */
  assign n23525_o = n23480_o == 9'b000000101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:579:67  */
  assign n23527_o = hibi_dma_trigger_mask0[1:0];
  assign n23528_o = n23526_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:577:11  */
  assign n23530_o = n23480_o == 9'b000000110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:582:58  */
  assign n23532_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:583:50  */
  assign n23534_o = hibi_dma_cfg1[10];
  assign n23536_o = n23531_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:584:60  */
  assign n23537_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:585:50  */
  assign n23539_o = hibi_dma_cfg1[16];
  assign n23540_o = n23531_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:580:11  */
  assign n23542_o = n23480_o == 9'b000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:588:63  */
  assign n23544_o = hibi_dma_mem_addr1[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:61:14  */
  assign n23545_o = n23543_o[31:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:586:11  */
  assign n23547_o = n23480_o == 9'b000001000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:591:65  */
  assign n23549_o = hibi_dma_hibi_addr1[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n23550_o = n23548_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:589:11  */
  assign n23552_o = n23480_o == 9'b000001001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:594:67  */
  assign n23554_o = hibi_dma_trigger_mask1[1:0];
  assign n23555_o = n23553_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:592:11  */
  assign n23557_o = n23480_o == 9'b000001010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:47  */
  assign n23559_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:61  */
  assign n23560_o = n23559_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:64  */
  assign n23561_o = n23560_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:47  */
  assign n23563_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:61  */
  assign n23564_o = n23563_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:64  */
  assign n23565_o = n23564_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:47  */
  assign n23567_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:61  */
  assign n23568_o = n23567_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:64  */
  assign n23569_o = n23568_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:47  */
  assign n23571_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:61  */
  assign n23572_o = n23571_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:64  */
  assign n23573_o = n23572_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:47  */
  assign n23575_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:61  */
  assign n23576_o = n23575_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:64  */
  assign n23577_o = n23576_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:47  */
  assign n23579_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:61  */
  assign n23580_o = n23579_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:64  */
  assign n23581_o = n23580_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:47  */
  assign n23583_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:61  */
  assign n23584_o = n23583_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:64  */
  assign n23585_o = n23584_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:47  */
  assign n23587_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:61  */
  assign n23588_o = n23587_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:64  */
  assign n23589_o = n23588_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:47  */
  assign n23591_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:61  */
  assign n23592_o = n23591_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:64  */
  assign n23593_o = n23592_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:47  */
  assign n23595_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:61  */
  assign n23596_o = n23595_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:64  */
  assign n23597_o = n23596_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:48  */
  assign n23599_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:62  */
  assign n23600_o = n23599_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:65  */
  assign n23601_o = n23600_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:48  */
  assign n23603_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:62  */
  assign n23604_o = n23603_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:65  */
  assign n23605_o = n23604_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:48  */
  assign n23607_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:62  */
  assign n23608_o = n23607_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:65  */
  assign n23609_o = n23608_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:48  */
  assign n23611_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:62  */
  assign n23612_o = n23611_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:65  */
  assign n23613_o = n23612_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:48  */
  assign n23615_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:62  */
  assign n23616_o = n23615_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:65  */
  assign n23617_o = n23616_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:48  */
  assign n23619_o = n23098_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:62  */
  assign n23620_o = n23619_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:65  */
  assign n23621_o = n23620_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:249:14  */
  assign n23622_o = n23558_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:595:11  */
  assign n23624_o = n23480_o == 9'b000001011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:615:53  */
  assign n23626_o = hibi_dma_gpio_dir[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:616:53  */
  assign n23628_o = hibi_dma_gpio_dir[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:617:53  */
  assign n23630_o = hibi_dma_gpio_dir[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:618:53  */
  assign n23632_o = hibi_dma_gpio_dir[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:619:53  */
  assign n23634_o = hibi_dma_gpio_dir[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:620:53  */
  assign n23636_o = hibi_dma_gpio_dir[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:621:53  */
  assign n23638_o = hibi_dma_gpio_dir[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:622:53  */
  assign n23640_o = hibi_dma_gpio_dir[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:623:53  */
  assign n23642_o = hibi_dma_gpio_dir[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:624:53  */
  assign n23644_o = hibi_dma_gpio_dir[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:625:54  */
  assign n23646_o = hibi_dma_gpio_dir[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:626:54  */
  assign n23648_o = hibi_dma_gpio_dir[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:627:54  */
  assign n23650_o = hibi_dma_gpio_dir[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:628:54  */
  assign n23652_o = hibi_dma_gpio_dir[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:629:54  */
  assign n23654_o = hibi_dma_gpio_dir[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:630:54  */
  assign n23656_o = hibi_dma_gpio_dir[15];
  assign n23657_o = n23625_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:613:11  */
  assign n23659_o = n23480_o == 9'b000001100;
  assign n23661_o = {n23659_o, n23624_o, n23557_o, n23552_o, n23547_o, n23542_o, n23530_o, n23525_o, n23520_o, n23515_o, n23503_o, n23496_o, n23485_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23662_o = n23505_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23663_o = n23517_o[0];
  assign n23664_o = n23522_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23665_o = n23527_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n23666_o = n23532_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:47:14  */
  assign n23667_o = n23544_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n23668_o = n23549_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23669_o = n23554_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23670_o = n23660_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23671_o <= n23626_o;
      13'b0100000000000: n23671_o <= n23561_o;
      13'b0010000000000: n23671_o <= n23669_o;
      13'b0001000000000: n23671_o <= n23668_o;
      13'b0000100000000: n23671_o <= n23667_o;
      13'b0000010000000: n23671_o <= n23666_o;
      13'b0000001000000: n23671_o <= n23665_o;
      13'b0000000100000: n23671_o <= n23664_o;
      13'b0000000010000: n23671_o <= n23663_o;
      13'b0000000001000: n23671_o <= n23662_o;
      13'b0000000000100: n23671_o <= 1'b0;
      13'b0000000000010: n23671_o <= n23489_o;
      13'b0000000000001: n23671_o <= n23482_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23672_o = n23483_o[0];
  assign n23673_o = n23505_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:47:14  */
  assign n23674_o = n23517_o[1];
  assign n23675_o = n23522_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23676_o = n23527_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23677_o = n23532_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n23678_o = n23544_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n23679_o = n23549_o[1];
  assign n23680_o = n23554_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23681_o = n23660_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23682_o <= n23628_o;
      13'b0100000000000: n23682_o <= n23565_o;
      13'b0010000000000: n23682_o <= n23680_o;
      13'b0001000000000: n23682_o <= n23679_o;
      13'b0000100000000: n23682_o <= n23678_o;
      13'b0000010000000: n23682_o <= n23677_o;
      13'b0000001000000: n23682_o <= n23676_o;
      13'b0000000100000: n23682_o <= n23675_o;
      13'b0000000010000: n23682_o <= n23674_o;
      13'b0000000001000: n23682_o <= n23673_o;
      13'b0000000000100: n23682_o <= 1'b0;
      13'b0000000000010: n23682_o <= n23493_o;
      13'b0000000000001: n23682_o <= n23672_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23683_o = n23483_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23684_o = n23494_o[0];
  assign n23685_o = n23501_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23686_o = n23505_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23687_o = n23517_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23688_o = n23522_o[2];
  assign n23689_o = n23528_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23690_o = n23532_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23691_o = n23544_o[2];
  assign n23692_o = n23549_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23693_o = n23555_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23694_o = n23660_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23695_o <= n23630_o;
      13'b0100000000000: n23695_o <= n23569_o;
      13'b0010000000000: n23695_o <= n23693_o;
      13'b0001000000000: n23695_o <= n23692_o;
      13'b0000100000000: n23695_o <= n23691_o;
      13'b0000010000000: n23695_o <= n23690_o;
      13'b0000001000000: n23695_o <= n23689_o;
      13'b0000000100000: n23695_o <= n23688_o;
      13'b0000000010000: n23695_o <= n23687_o;
      13'b0000000001000: n23695_o <= n23686_o;
      13'b0000000000100: n23695_o <= n23685_o;
      13'b0000000000010: n23695_o <= n23684_o;
      13'b0000000000001: n23695_o <= n23683_o;
    endcase
  assign n23696_o = n23483_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23697_o = n23494_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23698_o = n23501_o[1];
  assign n23699_o = n23505_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23700_o = n23517_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23701_o = n23522_o[3];
  assign n23702_o = n23528_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23703_o = n23532_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23704_o = n23544_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23705_o = n23549_o[3];
  assign n23706_o = n23555_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23707_o = n23660_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23708_o <= n23632_o;
      13'b0100000000000: n23708_o <= n23573_o;
      13'b0010000000000: n23708_o <= n23706_o;
      13'b0001000000000: n23708_o <= n23705_o;
      13'b0000100000000: n23708_o <= n23704_o;
      13'b0000010000000: n23708_o <= n23703_o;
      13'b0000001000000: n23708_o <= n23702_o;
      13'b0000000100000: n23708_o <= n23701_o;
      13'b0000000010000: n23708_o <= n23700_o;
      13'b0000000001000: n23708_o <= n23699_o;
      13'b0000000000100: n23708_o <= n23698_o;
      13'b0000000000010: n23708_o <= n23697_o;
      13'b0000000000001: n23708_o <= n23696_o;
    endcase
  assign n23709_o = n23483_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23710_o = n23494_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23711_o = n23501_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23712_o = n23505_o[4];
  assign n23713_o = n23517_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23714_o = n23522_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23715_o = n23528_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23716_o = n23532_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23717_o = n23544_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23718_o = n23549_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23719_o = n23555_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23720_o = n23660_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23721_o <= n23634_o;
      13'b0100000000000: n23721_o <= n23577_o;
      13'b0010000000000: n23721_o <= n23719_o;
      13'b0001000000000: n23721_o <= n23718_o;
      13'b0000100000000: n23721_o <= n23717_o;
      13'b0000010000000: n23721_o <= n23716_o;
      13'b0000001000000: n23721_o <= n23715_o;
      13'b0000000100000: n23721_o <= n23714_o;
      13'b0000000010000: n23721_o <= n23713_o;
      13'b0000000001000: n23721_o <= n23712_o;
      13'b0000000000100: n23721_o <= n23711_o;
      13'b0000000000010: n23721_o <= n23710_o;
      13'b0000000000001: n23721_o <= n23709_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23722_o = n23483_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23723_o = n23494_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23724_o = n23501_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23725_o = n23505_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23726_o = n23517_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23727_o = n23522_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23728_o = n23528_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23729_o = n23532_o[5];
  assign n23730_o = n23544_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23731_o = n23549_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23732_o = n23555_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23733_o = n23660_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23734_o <= n23636_o;
      13'b0100000000000: n23734_o <= n23581_o;
      13'b0010000000000: n23734_o <= n23732_o;
      13'b0001000000000: n23734_o <= n23731_o;
      13'b0000100000000: n23734_o <= n23730_o;
      13'b0000010000000: n23734_o <= n23729_o;
      13'b0000001000000: n23734_o <= n23728_o;
      13'b0000000100000: n23734_o <= n23727_o;
      13'b0000000010000: n23734_o <= n23726_o;
      13'b0000000001000: n23734_o <= n23725_o;
      13'b0000000000100: n23734_o <= n23724_o;
      13'b0000000000010: n23734_o <= n23723_o;
      13'b0000000000001: n23734_o <= n23722_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23735_o = n23483_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23736_o = n23494_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23737_o = n23501_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23738_o = n23505_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23739_o = n23517_o[6];
  assign n23740_o = n23522_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23741_o = n23528_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23742_o = n23532_o[6];
  assign n23743_o = n23544_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23744_o = n23549_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23745_o = n23555_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23746_o = n23660_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23747_o <= n23638_o;
      13'b0100000000000: n23747_o <= n23585_o;
      13'b0010000000000: n23747_o <= n23745_o;
      13'b0001000000000: n23747_o <= n23744_o;
      13'b0000100000000: n23747_o <= n23743_o;
      13'b0000010000000: n23747_o <= n23742_o;
      13'b0000001000000: n23747_o <= n23741_o;
      13'b0000000100000: n23747_o <= n23740_o;
      13'b0000000010000: n23747_o <= n23739_o;
      13'b0000000001000: n23747_o <= n23738_o;
      13'b0000000000100: n23747_o <= n23737_o;
      13'b0000000000010: n23747_o <= n23736_o;
      13'b0000000000001: n23747_o <= n23735_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23748_o = n23483_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23749_o = n23494_o[5];
  assign n23750_o = n23501_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23751_o = n23505_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23752_o = n23517_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n23753_o = n23522_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23754_o = n23528_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23755_o = n23532_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23756_o = n23544_o[7];
  assign n23757_o = n23549_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23758_o = n23555_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23759_o = n23660_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23760_o <= n23640_o;
      13'b0100000000000: n23760_o <= n23589_o;
      13'b0010000000000: n23760_o <= n23758_o;
      13'b0001000000000: n23760_o <= n23757_o;
      13'b0000100000000: n23760_o <= n23756_o;
      13'b0000010000000: n23760_o <= n23755_o;
      13'b0000001000000: n23760_o <= n23754_o;
      13'b0000000100000: n23760_o <= n23753_o;
      13'b0000000010000: n23760_o <= n23752_o;
      13'b0000000001000: n23760_o <= n23751_o;
      13'b0000000000100: n23760_o <= n23750_o;
      13'b0000000000010: n23760_o <= n23749_o;
      13'b0000000000001: n23760_o <= n23748_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23761_o = n23483_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23762_o = n23494_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23763_o = n23501_o[6];
  assign n23764_o = n23505_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23765_o = n23517_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23766_o = n23522_o[8];
  assign n23767_o = n23528_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23768_o = n23532_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23769_o = n23544_o[8];
  assign n23770_o = n23549_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23771_o = n23555_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23772_o = n23660_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23773_o <= n23642_o;
      13'b0100000000000: n23773_o <= n23593_o;
      13'b0010000000000: n23773_o <= n23771_o;
      13'b0001000000000: n23773_o <= n23770_o;
      13'b0000100000000: n23773_o <= n23769_o;
      13'b0000010000000: n23773_o <= n23768_o;
      13'b0000001000000: n23773_o <= n23767_o;
      13'b0000000100000: n23773_o <= n23766_o;
      13'b0000000010000: n23773_o <= n23765_o;
      13'b0000000001000: n23773_o <= n23764_o;
      13'b0000000000100: n23773_o <= n23763_o;
      13'b0000000000010: n23773_o <= n23762_o;
      13'b0000000000001: n23773_o <= n23761_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n23774_o = n23483_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23775_o = n23494_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23776_o = n23501_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n23777_o = n23505_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23778_o = n23518_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23779_o = n23522_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23780_o = n23528_o[7];
  assign n23781_o = n23532_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23782_o = n23545_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23783_o = n23549_o[9];
  assign n23784_o = n23555_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23785_o = n23660_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23786_o <= n23644_o;
      13'b0100000000000: n23786_o <= n23597_o;
      13'b0010000000000: n23786_o <= n23784_o;
      13'b0001000000000: n23786_o <= n23783_o;
      13'b0000100000000: n23786_o <= n23782_o;
      13'b0000010000000: n23786_o <= n23781_o;
      13'b0000001000000: n23786_o <= n23780_o;
      13'b0000000100000: n23786_o <= n23779_o;
      13'b0000000010000: n23786_o <= n23778_o;
      13'b0000000001000: n23786_o <= n23777_o;
      13'b0000000000100: n23786_o <= n23776_o;
      13'b0000000000010: n23786_o <= n23775_o;
      13'b0000000000001: n23786_o <= n23774_o;
    endcase
  assign n23787_o = n23483_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23788_o = n23494_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23789_o = n23501_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23790_o = n23509_o[0];
  assign n23791_o = n23518_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23792_o = n23522_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23793_o = n23528_o[8];
  assign n23794_o = n23536_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23795_o = n23545_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23796_o = n23549_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23797_o = n23555_o[8];
  assign n23798_o = n23660_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23799_o <= n23646_o;
      13'b0100000000000: n23799_o <= n23601_o;
      13'b0010000000000: n23799_o <= n23797_o;
      13'b0001000000000: n23799_o <= n23796_o;
      13'b0000100000000: n23799_o <= n23795_o;
      13'b0000010000000: n23799_o <= n23794_o;
      13'b0000001000000: n23799_o <= n23793_o;
      13'b0000000100000: n23799_o <= n23792_o;
      13'b0000000010000: n23799_o <= n23791_o;
      13'b0000000001000: n23799_o <= n23790_o;
      13'b0000000000100: n23799_o <= n23789_o;
      13'b0000000000010: n23799_o <= n23788_o;
      13'b0000000000001: n23799_o <= n23787_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23800_o = n23483_o[10];
  assign n23801_o = n23494_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23802_o = n23501_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23803_o = n23509_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n23804_o = n23518_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23805_o = n23522_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23806_o = n23528_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23807_o = n23536_o[1];
  assign n23808_o = n23545_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23809_o = n23549_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23810_o = n23555_o[9];
  assign n23811_o = n23660_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23812_o <= n23648_o;
      13'b0100000000000: n23812_o <= n23605_o;
      13'b0010000000000: n23812_o <= n23810_o;
      13'b0001000000000: n23812_o <= n23809_o;
      13'b0000100000000: n23812_o <= n23808_o;
      13'b0000010000000: n23812_o <= n23807_o;
      13'b0000001000000: n23812_o <= n23806_o;
      13'b0000000100000: n23812_o <= n23805_o;
      13'b0000000010000: n23812_o <= n23804_o;
      13'b0000000001000: n23812_o <= n23803_o;
      13'b0000000000100: n23812_o <= n23802_o;
      13'b0000000000010: n23812_o <= n23801_o;
      13'b0000000000001: n23812_o <= n23800_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23813_o = n23483_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23814_o = n23494_o[10];
  assign n23815_o = n23501_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23816_o = n23509_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23817_o = n23518_o[3];
  assign n23818_o = n23522_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23819_o = n23528_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23820_o = n23536_o[2];
  assign n23821_o = n23545_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23822_o = n23549_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23823_o = n23555_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23824_o = n23660_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23825_o <= n23650_o;
      13'b0100000000000: n23825_o <= n23609_o;
      13'b0010000000000: n23825_o <= n23823_o;
      13'b0001000000000: n23825_o <= n23822_o;
      13'b0000100000000: n23825_o <= n23821_o;
      13'b0000010000000: n23825_o <= n23820_o;
      13'b0000001000000: n23825_o <= n23819_o;
      13'b0000000100000: n23825_o <= n23818_o;
      13'b0000000010000: n23825_o <= n23817_o;
      13'b0000000001000: n23825_o <= n23816_o;
      13'b0000000000100: n23825_o <= n23815_o;
      13'b0000000000010: n23825_o <= n23814_o;
      13'b0000000000001: n23825_o <= n23813_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23826_o = n23483_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23827_o = n23494_o[11];
  assign n23828_o = n23501_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23829_o = n23509_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23830_o = n23518_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23831_o = n23522_o[13];
  assign n23832_o = n23528_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23833_o = n23536_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23834_o = n23545_o[4];
  assign n23835_o = n23549_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23836_o = n23555_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23837_o = n23660_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23838_o <= n23652_o;
      13'b0100000000000: n23838_o <= n23613_o;
      13'b0010000000000: n23838_o <= n23836_o;
      13'b0001000000000: n23838_o <= n23835_o;
      13'b0000100000000: n23838_o <= n23834_o;
      13'b0000010000000: n23838_o <= n23833_o;
      13'b0000001000000: n23838_o <= n23832_o;
      13'b0000000100000: n23838_o <= n23831_o;
      13'b0000000010000: n23838_o <= n23830_o;
      13'b0000000001000: n23838_o <= n23829_o;
      13'b0000000000100: n23838_o <= n23828_o;
      13'b0000000000010: n23838_o <= n23827_o;
      13'b0000000000001: n23838_o <= n23826_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23839_o = n23483_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23840_o = n23494_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23841_o = n23501_o[12];
  assign n23842_o = n23509_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23843_o = n23518_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23844_o = n23522_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n23845_o = n23528_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23846_o = n23536_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23847_o = n23545_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23848_o = n23549_o[14];
  assign n23849_o = n23555_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23850_o = n23660_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23851_o <= n23654_o;
      13'b0100000000000: n23851_o <= n23617_o;
      13'b0010000000000: n23851_o <= n23849_o;
      13'b0001000000000: n23851_o <= n23848_o;
      13'b0000100000000: n23851_o <= n23847_o;
      13'b0000010000000: n23851_o <= n23846_o;
      13'b0000001000000: n23851_o <= n23845_o;
      13'b0000000100000: n23851_o <= n23844_o;
      13'b0000000010000: n23851_o <= n23843_o;
      13'b0000000001000: n23851_o <= n23842_o;
      13'b0000000000100: n23851_o <= n23841_o;
      13'b0000000000010: n23851_o <= n23840_o;
      13'b0000000000001: n23851_o <= n23839_o;
    endcase
  assign n23852_o = n23483_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23853_o = n23494_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23854_o = n23501_o[13];
  assign n23855_o = n23518_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23856_o = n23522_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23857_o = n23528_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23858_o = n23545_o[6];
  assign n23859_o = n23549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23860_o = n23555_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23861_o = n23660_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23862_o <= n23656_o;
      13'b0100000000000: n23862_o <= n23621_o;
      13'b0010000000000: n23862_o <= n23860_o;
      13'b0001000000000: n23862_o <= n23859_o;
      13'b0000100000000: n23862_o <= n23858_o;
      13'b0000010000000: n23862_o <= n23534_o;
      13'b0000001000000: n23862_o <= n23857_o;
      13'b0000000100000: n23862_o <= n23856_o;
      13'b0000000010000: n23862_o <= n23855_o;
      13'b0000000001000: n23862_o <= n23507_o;
      13'b0000000000100: n23862_o <= n23854_o;
      13'b0000000000010: n23862_o <= n23853_o;
      13'b0000000000001: n23862_o <= n23852_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23863_o = n23483_o[19:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23864_o = n23494_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23865_o = n23501_o[18:14];
  assign n23866_o = n23518_o[11:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23867_o = n23523_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23868_o = n23528_o[18:14];
  assign n23869_o = n23545_o[11:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23870_o = n23550_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23871_o = n23555_o[18:14];
  assign n23872_o = n23622_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23873_o = n23657_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n23874_o = n23660_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23875_o <= n23873_o;
      13'b0100000000000: n23875_o <= n23872_o;
      13'b0010000000000: n23875_o <= n23871_o;
      13'b0001000000000: n23875_o <= n23870_o;
      13'b0000100000000: n23875_o <= n23869_o;
      13'b0000010000000: n23875_o <= n23537_o;
      13'b0000001000000: n23875_o <= n23868_o;
      13'b0000000100000: n23875_o <= n23867_o;
      13'b0000000010000: n23875_o <= n23866_o;
      13'b0000000001000: n23875_o <= n23510_o;
      13'b0000000000100: n23875_o <= n23865_o;
      13'b0000000000010: n23875_o <= n23864_o;
      13'b0000000000001: n23875_o <= n23863_o;
    endcase
  assign n23876_o = n23483_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23877_o = n23494_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23878_o = n23501_o[19];
  assign n23879_o = n23518_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23880_o = n23523_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23881_o = n23528_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23882_o = n23545_o[12];
  assign n23883_o = n23550_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23884_o = n23555_o[19];
  assign n23885_o = n23622_o[5];
  assign n23886_o = n23657_o[5];
  assign n23887_o = n23660_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23888_o <= n23886_o;
      13'b0100000000000: n23888_o <= n23885_o;
      13'b0010000000000: n23888_o <= n23884_o;
      13'b0001000000000: n23888_o <= n23883_o;
      13'b0000100000000: n23888_o <= n23882_o;
      13'b0000010000000: n23888_o <= n23539_o;
      13'b0000001000000: n23888_o <= n23881_o;
      13'b0000000100000: n23888_o <= n23880_o;
      13'b0000000010000: n23888_o <= n23879_o;
      13'b0000000001000: n23888_o <= n23512_o;
      13'b0000000000100: n23888_o <= n23878_o;
      13'b0000000000010: n23888_o <= n23877_o;
      13'b0000000000001: n23888_o <= n23876_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:613:14  */
  assign n23889_o = n23483_o[30:21];
  assign n23890_o = n23494_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n23891_o = n23501_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n23892_o = n23518_o[22:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:99:14  */
  assign n23893_o = n23523_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n23894_o = n23528_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n23895_o = n23545_o[22:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:104:14  */
  assign n23896_o = n23550_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23897_o = n23555_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23898_o = n23622_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:90:3  */
  assign n23899_o = n23657_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23900_o = n23660_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n23661_o)
      13'b1000000000000: n23901_o <= n23899_o;
      13'b0100000000000: n23901_o <= n23898_o;
      13'b0010000000000: n23901_o <= n23897_o;
      13'b0001000000000: n23901_o <= n23896_o;
      13'b0000100000000: n23901_o <= n23895_o;
      13'b0000010000000: n23901_o <= n23540_o;
      13'b0000001000000: n23901_o <= n23894_o;
      13'b0000000100000: n23901_o <= n23893_o;
      13'b0000000010000: n23901_o <= n23892_o;
      13'b0000000001000: n23901_o <= n23513_o;
      13'b0000000000100: n23901_o <= n23891_o;
      13'b0000000000010: n23901_o <= n23890_o;
      13'b0000000000001: n23901_o <= n23889_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23902_o = {n23901_o, n23888_o, n23875_o, n23862_o, n23851_o, n23838_o, n23825_o, n23812_o, n23799_o, n23786_o, n23773_o, n23760_o, n23747_o, n23734_o, n23721_o, n23708_o, n23695_o, n23682_o, n23671_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23903_o = n23910_q[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:552:7  */
  assign n23904_o = n23479_o ? n23902_o : n23903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23905_o = {n23478_o, n23904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23907_o = {1'b0, 32'b00000000000000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:549:5  */
  always @(posedge clk_i or posedge n23472_o)
    if (n23472_o)
      n23910_q <= n23907_o;
    else
      n23910_q <= n23905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:546:5  */
  assign n23911_o = {hibi_dma_gpio_dir, n23469_o, n23463_o, n23426_o, n23425_o, n23424_o, n23423_o, n23422_o, n23421_o, n23420_o, n23419_o, n23418_o, n23417_o, n23416_o, n23415_o, n23414_o, n23413_o, n23412_o, n23411_o, n23409_o, n23403_o, hibi_dma_trigger_mask1, n23397_o, n23391_o, hibi_dma_hibi_addr1, n23369_o, n23363_o, hibi_dma_mem_addr1, n23341_o, n23335_o, hibi_dma_cfg1, n23313_o, n23307_o, hibi_dma_trigger_mask0, n23281_o, n23275_o, hibi_dma_hibi_addr0, n23253_o, n23247_o, hibi_dma_mem_addr0, n23225_o, n23219_o, hibi_dma_cfg0, n23197_o, n23191_o, n23166_o, n23165_o, n23163_o, n23157_o, n23151_o, n23145_o, hibi_dma_ctrl, n23139_o, n23133_o};
endmodule

module sky130_sram_2kbyte_1rw1r_32x512_8_71f8e7976e4cbc4561c9d62fb283e7f788202acb
  (input  clk0,
   input  csb0,
   input  web0,
   input  [3:0] wmask0,
   input  [8:0] addr0,
   input  [31:0] din0,
   input  clk1,
   input  csb1,
   input  [8:0] addr1,
   inout  vccd1,
   inout  vssd1,
   output [31:0] dout0,
   output [31:0] dout1);
  wire n22977_o;
  wire n22977_oport;
  wire n22979_o;
  wire n22979_oport;
  wire csb0_reg;
  wire web0_reg;
  wire [3:0] wmask0_reg;
  wire [8:0] addr0_reg;
  wire [31:0] din0_reg;
  wire [31:0] dout0_int;
  wire [31:0] dout1_int;
  wire csb1_reg;
  wire [8:0] addr1_reg;
  reg n22991_q;
  reg n22992_q;
  reg [3:0] n22993_q;
  reg [8:0] n22994_q;
  reg [31:0] n22995_q;
  reg n23001_q;
  reg [8:0] n23002_q;
  wire n23008_o;
  wire n23009_o;
  wire n23010_o;
  wire n23011_o;
  wire [7:0] n23014_o;
  wire n23017_o;
  wire [7:0] n23020_o;
  wire n23023_o;
  wire [7:0] n23026_o;
  wire n23029_o;
  wire [7:0] n23032_o;
  wire n23039_o;
  wire n23041_o;
  wire n23043_o;
  wire n23045_o;
  wire n23048_o;
  wire n23049_o;
  wire n23050_o;
  wire [31:0] n23054_o;
  reg [31:0] n23060_q;
  wire [31:0] n23061_q;
  wire n23063_o;
  wire n23064_o;
  wire [31:0] n23068_o;
  reg [31:0] n23074_q;
  wire [31:0] n23075_q;
  wire [7:0] n23080_data; // mem_rd
  wire [7:0] n23081_data; // mem_rd
  wire [7:0] n23082_data; // mem_rd
  wire [7:0] n23083_data; // mem_rd
  wire [31:0] n23084_o;
  wire [7:0] n23085_data; // mem_rd
  wire [7:0] n23086_data; // mem_rd
  wire [7:0] n23087_data; // mem_rd
  wire [7:0] n23088_data; // mem_rd
  wire [31:0] n23089_o;
  assign vccd1 = n22977_oport;
  assign vssd1 = n22979_oport;
  assign dout0 = dout0_int;
  assign dout1 = dout1_int;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:13:5  */
  assign n22977_oport = 1'b1; // (inout - port)
  assign n22977_o = vccd1; // (inout - read)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:14:5  */
  assign n22979_oport = 1'b1; // (inout - port)
  assign n22979_o = vssd1; // (inout - read)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:37:10  */
  assign csb0_reg = n22991_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:38:10  */
  assign web0_reg = n22992_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:39:10  */
  assign wmask0_reg = n22993_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:40:10  */
  assign addr0_reg = n22994_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:41:10  */
  assign din0_reg = n22995_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:43:10  */
  assign dout0_int = n23061_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:44:10  */
  assign dout1_int = n23075_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:46:10  */
  assign csb1_reg = n23001_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:47:10  */
  assign addr1_reg = n23002_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:101:5  */
  always @(posedge clk0)
    n22991_q <= csb0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:101:5  */
  always @(posedge clk0)
    n22992_q <= web0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:101:5  */
  always @(posedge clk0)
    n22993_q <= wmask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:101:5  */
  always @(posedge clk0)
    n22994_q <= addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:101:5  */
  always @(posedge clk0)
    n22995_q <= din0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:115:5  */
  always @(posedge clk1)
    n23001_q <= csb1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:115:5  */
  always @(posedge clk1)
    n23002_q <= addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:134:19  */
  assign n23008_o = ~csb0_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:134:38  */
  assign n23009_o = ~web0_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:134:25  */
  assign n23010_o = n23008_o & n23009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:135:22  */
  assign n23011_o = wmask0_reg[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:136:73  */
  assign n23014_o = din0_reg[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:138:22  */
  assign n23017_o = wmask0_reg[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:139:73  */
  assign n23020_o = din0_reg[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:141:22  */
  assign n23023_o = wmask0_reg[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:142:73  */
  assign n23026_o = din0_reg[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:144:22  */
  assign n23029_o = wmask0_reg[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:145:73  */
  assign n23032_o = din0_reg[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:134:25  */
  assign n23039_o = n23029_o & n23010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:134:25  */
  assign n23041_o = n23023_o & n23010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:134:25  */
  assign n23043_o = n23017_o & n23010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:134:25  */
  assign n23045_o = n23011_o & n23010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:157:8  */
  assign n23048_o = 1'b0; // negedge
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:158:19  */
  assign n23049_o = ~csb0_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:158:25  */
  assign n23050_o = n23049_o & web0_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:158:7  */
  assign n23054_o = n23050_o ? n23089_o : dout0_int;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:161:5  */
  always @(posedge clk0)
    n23060_q <= 32'b10101111111111101101111010101101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:157:5  */
   gate_mdff inst_23061 (
    .clk(n23048_o),
    .d(n23054_o),
    .els(n23060_q),
    .q(n23061_q));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:171:8  */
  assign n23063_o = 1'b0; // negedge
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:172:19  */
  assign n23064_o = ~csb1_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:172:7  */
  assign n23068_o = n23064_o ? n23084_o : dout1_int;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:175:5  */
  always @(posedge clk1)
    n23074_q <= 32'b10101111111111101101111010101101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:171:5  */
   gate_mdff inst_23075 (
    .clk(n23063_o),
    .d(n23068_o),
    .els(n23074_q),
    .q(n23075_q));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:22:5  */
  reg [7:0] mem_n1[511:0] ; // memory
  initial begin
    mem_n1[511] = 8'b10101101;
    mem_n1[510] = 8'b10101101;
    mem_n1[509] = 8'b10101101;
    mem_n1[508] = 8'b10101101;
    mem_n1[507] = 8'b10101101;
    mem_n1[506] = 8'b10101101;
    mem_n1[505] = 8'b10101101;
    mem_n1[504] = 8'b10101101;
    mem_n1[503] = 8'b10101101;
    mem_n1[502] = 8'b10101101;
    mem_n1[501] = 8'b10101101;
    mem_n1[500] = 8'b10101101;
    mem_n1[499] = 8'b10101101;
    mem_n1[498] = 8'b10101101;
    mem_n1[497] = 8'b10101101;
    mem_n1[496] = 8'b10101101;
    mem_n1[495] = 8'b10101101;
    mem_n1[494] = 8'b10101101;
    mem_n1[493] = 8'b10101101;
    mem_n1[492] = 8'b10101101;
    mem_n1[491] = 8'b10101101;
    mem_n1[490] = 8'b10101101;
    mem_n1[489] = 8'b10101101;
    mem_n1[488] = 8'b10101101;
    mem_n1[487] = 8'b10101101;
    mem_n1[486] = 8'b10101101;
    mem_n1[485] = 8'b10101101;
    mem_n1[484] = 8'b10101101;
    mem_n1[483] = 8'b10101101;
    mem_n1[482] = 8'b10101101;
    mem_n1[481] = 8'b10101101;
    mem_n1[480] = 8'b10101101;
    mem_n1[479] = 8'b10101101;
    mem_n1[478] = 8'b10101101;
    mem_n1[477] = 8'b10101101;
    mem_n1[476] = 8'b10101101;
    mem_n1[475] = 8'b10101101;
    mem_n1[474] = 8'b10101101;
    mem_n1[473] = 8'b10101101;
    mem_n1[472] = 8'b10101101;
    mem_n1[471] = 8'b10101101;
    mem_n1[470] = 8'b10101101;
    mem_n1[469] = 8'b10101101;
    mem_n1[468] = 8'b10101101;
    mem_n1[467] = 8'b10101101;
    mem_n1[466] = 8'b10101101;
    mem_n1[465] = 8'b10101101;
    mem_n1[464] = 8'b10101101;
    mem_n1[463] = 8'b10101101;
    mem_n1[462] = 8'b10101101;
    mem_n1[461] = 8'b10101101;
    mem_n1[460] = 8'b10101101;
    mem_n1[459] = 8'b10101101;
    mem_n1[458] = 8'b10101101;
    mem_n1[457] = 8'b10101101;
    mem_n1[456] = 8'b10101101;
    mem_n1[455] = 8'b10101101;
    mem_n1[454] = 8'b10101101;
    mem_n1[453] = 8'b10101101;
    mem_n1[452] = 8'b10101101;
    mem_n1[451] = 8'b10101101;
    mem_n1[450] = 8'b10101101;
    mem_n1[449] = 8'b10101101;
    mem_n1[448] = 8'b10101101;
    mem_n1[447] = 8'b10101101;
    mem_n1[446] = 8'b10101101;
    mem_n1[445] = 8'b10101101;
    mem_n1[444] = 8'b10101101;
    mem_n1[443] = 8'b10101101;
    mem_n1[442] = 8'b10101101;
    mem_n1[441] = 8'b10101101;
    mem_n1[440] = 8'b10101101;
    mem_n1[439] = 8'b10101101;
    mem_n1[438] = 8'b10101101;
    mem_n1[437] = 8'b10101101;
    mem_n1[436] = 8'b10101101;
    mem_n1[435] = 8'b10101101;
    mem_n1[434] = 8'b10101101;
    mem_n1[433] = 8'b10101101;
    mem_n1[432] = 8'b10101101;
    mem_n1[431] = 8'b10101101;
    mem_n1[430] = 8'b10101101;
    mem_n1[429] = 8'b10101101;
    mem_n1[428] = 8'b10101101;
    mem_n1[427] = 8'b10101101;
    mem_n1[426] = 8'b10101101;
    mem_n1[425] = 8'b10101101;
    mem_n1[424] = 8'b10101101;
    mem_n1[423] = 8'b10101101;
    mem_n1[422] = 8'b10101101;
    mem_n1[421] = 8'b10101101;
    mem_n1[420] = 8'b10101101;
    mem_n1[419] = 8'b10101101;
    mem_n1[418] = 8'b10101101;
    mem_n1[417] = 8'b10101101;
    mem_n1[416] = 8'b10101101;
    mem_n1[415] = 8'b10101101;
    mem_n1[414] = 8'b10101101;
    mem_n1[413] = 8'b10101101;
    mem_n1[412] = 8'b10101101;
    mem_n1[411] = 8'b10101101;
    mem_n1[410] = 8'b10101101;
    mem_n1[409] = 8'b10101101;
    mem_n1[408] = 8'b10101101;
    mem_n1[407] = 8'b10101101;
    mem_n1[406] = 8'b10101101;
    mem_n1[405] = 8'b10101101;
    mem_n1[404] = 8'b10101101;
    mem_n1[403] = 8'b10101101;
    mem_n1[402] = 8'b10101101;
    mem_n1[401] = 8'b10101101;
    mem_n1[400] = 8'b10101101;
    mem_n1[399] = 8'b10101101;
    mem_n1[398] = 8'b10101101;
    mem_n1[397] = 8'b10101101;
    mem_n1[396] = 8'b10101101;
    mem_n1[395] = 8'b10101101;
    mem_n1[394] = 8'b10101101;
    mem_n1[393] = 8'b10101101;
    mem_n1[392] = 8'b10101101;
    mem_n1[391] = 8'b10101101;
    mem_n1[390] = 8'b10101101;
    mem_n1[389] = 8'b10101101;
    mem_n1[388] = 8'b10101101;
    mem_n1[387] = 8'b10101101;
    mem_n1[386] = 8'b10101101;
    mem_n1[385] = 8'b10101101;
    mem_n1[384] = 8'b10101101;
    mem_n1[383] = 8'b10101101;
    mem_n1[382] = 8'b10101101;
    mem_n1[381] = 8'b10101101;
    mem_n1[380] = 8'b10101101;
    mem_n1[379] = 8'b10101101;
    mem_n1[378] = 8'b10101101;
    mem_n1[377] = 8'b10101101;
    mem_n1[376] = 8'b10101101;
    mem_n1[375] = 8'b10101101;
    mem_n1[374] = 8'b10101101;
    mem_n1[373] = 8'b10101101;
    mem_n1[372] = 8'b10101101;
    mem_n1[371] = 8'b10101101;
    mem_n1[370] = 8'b10101101;
    mem_n1[369] = 8'b10101101;
    mem_n1[368] = 8'b10101101;
    mem_n1[367] = 8'b10101101;
    mem_n1[366] = 8'b10101101;
    mem_n1[365] = 8'b10101101;
    mem_n1[364] = 8'b10101101;
    mem_n1[363] = 8'b10101101;
    mem_n1[362] = 8'b10101101;
    mem_n1[361] = 8'b10101101;
    mem_n1[360] = 8'b10101101;
    mem_n1[359] = 8'b10101101;
    mem_n1[358] = 8'b10101101;
    mem_n1[357] = 8'b10101101;
    mem_n1[356] = 8'b10101101;
    mem_n1[355] = 8'b10101101;
    mem_n1[354] = 8'b10101101;
    mem_n1[353] = 8'b10101101;
    mem_n1[352] = 8'b10101101;
    mem_n1[351] = 8'b10101101;
    mem_n1[350] = 8'b10101101;
    mem_n1[349] = 8'b10101101;
    mem_n1[348] = 8'b10101101;
    mem_n1[347] = 8'b10101101;
    mem_n1[346] = 8'b10101101;
    mem_n1[345] = 8'b10101101;
    mem_n1[344] = 8'b10101101;
    mem_n1[343] = 8'b10101101;
    mem_n1[342] = 8'b10101101;
    mem_n1[341] = 8'b10101101;
    mem_n1[340] = 8'b10101101;
    mem_n1[339] = 8'b10101101;
    mem_n1[338] = 8'b10101101;
    mem_n1[337] = 8'b10101101;
    mem_n1[336] = 8'b10101101;
    mem_n1[335] = 8'b10101101;
    mem_n1[334] = 8'b10101101;
    mem_n1[333] = 8'b10101101;
    mem_n1[332] = 8'b10101101;
    mem_n1[331] = 8'b10101101;
    mem_n1[330] = 8'b10101101;
    mem_n1[329] = 8'b10101101;
    mem_n1[328] = 8'b10101101;
    mem_n1[327] = 8'b10101101;
    mem_n1[326] = 8'b10101101;
    mem_n1[325] = 8'b10101101;
    mem_n1[324] = 8'b10101101;
    mem_n1[323] = 8'b10101101;
    mem_n1[322] = 8'b10101101;
    mem_n1[321] = 8'b10101101;
    mem_n1[320] = 8'b10101101;
    mem_n1[319] = 8'b10101101;
    mem_n1[318] = 8'b10101101;
    mem_n1[317] = 8'b10101101;
    mem_n1[316] = 8'b10101101;
    mem_n1[315] = 8'b10101101;
    mem_n1[314] = 8'b10101101;
    mem_n1[313] = 8'b10101101;
    mem_n1[312] = 8'b10101101;
    mem_n1[311] = 8'b10101101;
    mem_n1[310] = 8'b10101101;
    mem_n1[309] = 8'b10101101;
    mem_n1[308] = 8'b10101101;
    mem_n1[307] = 8'b10101101;
    mem_n1[306] = 8'b10101101;
    mem_n1[305] = 8'b10101101;
    mem_n1[304] = 8'b10101101;
    mem_n1[303] = 8'b10101101;
    mem_n1[302] = 8'b10101101;
    mem_n1[301] = 8'b10101101;
    mem_n1[300] = 8'b10101101;
    mem_n1[299] = 8'b10101101;
    mem_n1[298] = 8'b10101101;
    mem_n1[297] = 8'b10101101;
    mem_n1[296] = 8'b10101101;
    mem_n1[295] = 8'b10101101;
    mem_n1[294] = 8'b10101101;
    mem_n1[293] = 8'b10101101;
    mem_n1[292] = 8'b10101101;
    mem_n1[291] = 8'b10101101;
    mem_n1[290] = 8'b10101101;
    mem_n1[289] = 8'b10101101;
    mem_n1[288] = 8'b10101101;
    mem_n1[287] = 8'b10101101;
    mem_n1[286] = 8'b10101101;
    mem_n1[285] = 8'b10101101;
    mem_n1[284] = 8'b10101101;
    mem_n1[283] = 8'b10101101;
    mem_n1[282] = 8'b10101101;
    mem_n1[281] = 8'b10101101;
    mem_n1[280] = 8'b10101101;
    mem_n1[279] = 8'b10101101;
    mem_n1[278] = 8'b10101101;
    mem_n1[277] = 8'b10101101;
    mem_n1[276] = 8'b10101101;
    mem_n1[275] = 8'b10101101;
    mem_n1[274] = 8'b10101101;
    mem_n1[273] = 8'b10101101;
    mem_n1[272] = 8'b10101101;
    mem_n1[271] = 8'b10101101;
    mem_n1[270] = 8'b10101101;
    mem_n1[269] = 8'b10101101;
    mem_n1[268] = 8'b10101101;
    mem_n1[267] = 8'b10101101;
    mem_n1[266] = 8'b10101101;
    mem_n1[265] = 8'b10101101;
    mem_n1[264] = 8'b10101101;
    mem_n1[263] = 8'b10101101;
    mem_n1[262] = 8'b10101101;
    mem_n1[261] = 8'b10101101;
    mem_n1[260] = 8'b10101101;
    mem_n1[259] = 8'b10101101;
    mem_n1[258] = 8'b10101101;
    mem_n1[257] = 8'b10101101;
    mem_n1[256] = 8'b10101101;
    mem_n1[255] = 8'b10101101;
    mem_n1[254] = 8'b10101101;
    mem_n1[253] = 8'b10101101;
    mem_n1[252] = 8'b10101101;
    mem_n1[251] = 8'b10101101;
    mem_n1[250] = 8'b10101101;
    mem_n1[249] = 8'b10101101;
    mem_n1[248] = 8'b10101101;
    mem_n1[247] = 8'b10101101;
    mem_n1[246] = 8'b10101101;
    mem_n1[245] = 8'b10101101;
    mem_n1[244] = 8'b10101101;
    mem_n1[243] = 8'b10101101;
    mem_n1[242] = 8'b10101101;
    mem_n1[241] = 8'b10101101;
    mem_n1[240] = 8'b10101101;
    mem_n1[239] = 8'b10101101;
    mem_n1[238] = 8'b10101101;
    mem_n1[237] = 8'b10101101;
    mem_n1[236] = 8'b10101101;
    mem_n1[235] = 8'b10101101;
    mem_n1[234] = 8'b10101101;
    mem_n1[233] = 8'b10101101;
    mem_n1[232] = 8'b10101101;
    mem_n1[231] = 8'b10101101;
    mem_n1[230] = 8'b10101101;
    mem_n1[229] = 8'b10101101;
    mem_n1[228] = 8'b10101101;
    mem_n1[227] = 8'b10101101;
    mem_n1[226] = 8'b10101101;
    mem_n1[225] = 8'b10101101;
    mem_n1[224] = 8'b10101101;
    mem_n1[223] = 8'b10101101;
    mem_n1[222] = 8'b10101101;
    mem_n1[221] = 8'b10101101;
    mem_n1[220] = 8'b10101101;
    mem_n1[219] = 8'b10101101;
    mem_n1[218] = 8'b10101101;
    mem_n1[217] = 8'b10101101;
    mem_n1[216] = 8'b10101101;
    mem_n1[215] = 8'b10101101;
    mem_n1[214] = 8'b10101101;
    mem_n1[213] = 8'b10101101;
    mem_n1[212] = 8'b10101101;
    mem_n1[211] = 8'b10101101;
    mem_n1[210] = 8'b10101101;
    mem_n1[209] = 8'b10101101;
    mem_n1[208] = 8'b10101101;
    mem_n1[207] = 8'b10101101;
    mem_n1[206] = 8'b10101101;
    mem_n1[205] = 8'b10101101;
    mem_n1[204] = 8'b10101101;
    mem_n1[203] = 8'b10101101;
    mem_n1[202] = 8'b10101101;
    mem_n1[201] = 8'b10101101;
    mem_n1[200] = 8'b10101101;
    mem_n1[199] = 8'b10101101;
    mem_n1[198] = 8'b10101101;
    mem_n1[197] = 8'b10101101;
    mem_n1[196] = 8'b10101101;
    mem_n1[195] = 8'b10101101;
    mem_n1[194] = 8'b10101101;
    mem_n1[193] = 8'b10101101;
    mem_n1[192] = 8'b10101101;
    mem_n1[191] = 8'b10101101;
    mem_n1[190] = 8'b10101101;
    mem_n1[189] = 8'b10101101;
    mem_n1[188] = 8'b10101101;
    mem_n1[187] = 8'b10101101;
    mem_n1[186] = 8'b10101101;
    mem_n1[185] = 8'b10101101;
    mem_n1[184] = 8'b10101101;
    mem_n1[183] = 8'b10101101;
    mem_n1[182] = 8'b10101101;
    mem_n1[181] = 8'b10101101;
    mem_n1[180] = 8'b10101101;
    mem_n1[179] = 8'b10101101;
    mem_n1[178] = 8'b10101101;
    mem_n1[177] = 8'b10101101;
    mem_n1[176] = 8'b10101101;
    mem_n1[175] = 8'b10101101;
    mem_n1[174] = 8'b10101101;
    mem_n1[173] = 8'b10101101;
    mem_n1[172] = 8'b10101101;
    mem_n1[171] = 8'b10101101;
    mem_n1[170] = 8'b10101101;
    mem_n1[169] = 8'b10101101;
    mem_n1[168] = 8'b10101101;
    mem_n1[167] = 8'b10101101;
    mem_n1[166] = 8'b10101101;
    mem_n1[165] = 8'b10101101;
    mem_n1[164] = 8'b10101101;
    mem_n1[163] = 8'b10101101;
    mem_n1[162] = 8'b10101101;
    mem_n1[161] = 8'b10101101;
    mem_n1[160] = 8'b10101101;
    mem_n1[159] = 8'b10101101;
    mem_n1[158] = 8'b10101101;
    mem_n1[157] = 8'b10101101;
    mem_n1[156] = 8'b10101101;
    mem_n1[155] = 8'b10101101;
    mem_n1[154] = 8'b10101101;
    mem_n1[153] = 8'b10101101;
    mem_n1[152] = 8'b10101101;
    mem_n1[151] = 8'b10101101;
    mem_n1[150] = 8'b10101101;
    mem_n1[149] = 8'b10101101;
    mem_n1[148] = 8'b10101101;
    mem_n1[147] = 8'b10101101;
    mem_n1[146] = 8'b10101101;
    mem_n1[145] = 8'b10101101;
    mem_n1[144] = 8'b10101101;
    mem_n1[143] = 8'b10101101;
    mem_n1[142] = 8'b10101101;
    mem_n1[141] = 8'b10101101;
    mem_n1[140] = 8'b10101101;
    mem_n1[139] = 8'b10101101;
    mem_n1[138] = 8'b10101101;
    mem_n1[137] = 8'b10101101;
    mem_n1[136] = 8'b10101101;
    mem_n1[135] = 8'b10101101;
    mem_n1[134] = 8'b10101101;
    mem_n1[133] = 8'b10101101;
    mem_n1[132] = 8'b10101101;
    mem_n1[131] = 8'b10101101;
    mem_n1[130] = 8'b10101101;
    mem_n1[129] = 8'b10101101;
    mem_n1[128] = 8'b10101101;
    mem_n1[127] = 8'b10101101;
    mem_n1[126] = 8'b10101101;
    mem_n1[125] = 8'b10101101;
    mem_n1[124] = 8'b10101101;
    mem_n1[123] = 8'b10101101;
    mem_n1[122] = 8'b10101101;
    mem_n1[121] = 8'b10101101;
    mem_n1[120] = 8'b10101101;
    mem_n1[119] = 8'b10101101;
    mem_n1[118] = 8'b10101101;
    mem_n1[117] = 8'b10101101;
    mem_n1[116] = 8'b10101101;
    mem_n1[115] = 8'b10101101;
    mem_n1[114] = 8'b10101101;
    mem_n1[113] = 8'b10101101;
    mem_n1[112] = 8'b10101101;
    mem_n1[111] = 8'b10101101;
    mem_n1[110] = 8'b10101101;
    mem_n1[109] = 8'b10101101;
    mem_n1[108] = 8'b10101101;
    mem_n1[107] = 8'b10101101;
    mem_n1[106] = 8'b10101101;
    mem_n1[105] = 8'b10101101;
    mem_n1[104] = 8'b10101101;
    mem_n1[103] = 8'b10101101;
    mem_n1[102] = 8'b10101101;
    mem_n1[101] = 8'b10101101;
    mem_n1[100] = 8'b10101101;
    mem_n1[99] = 8'b10101101;
    mem_n1[98] = 8'b10101101;
    mem_n1[97] = 8'b10101101;
    mem_n1[96] = 8'b10101101;
    mem_n1[95] = 8'b10101101;
    mem_n1[94] = 8'b10101101;
    mem_n1[93] = 8'b10101101;
    mem_n1[92] = 8'b10101101;
    mem_n1[91] = 8'b10101101;
    mem_n1[90] = 8'b10101101;
    mem_n1[89] = 8'b10101101;
    mem_n1[88] = 8'b10101101;
    mem_n1[87] = 8'b10101101;
    mem_n1[86] = 8'b10101101;
    mem_n1[85] = 8'b10101101;
    mem_n1[84] = 8'b10101101;
    mem_n1[83] = 8'b10101101;
    mem_n1[82] = 8'b10101101;
    mem_n1[81] = 8'b10101101;
    mem_n1[80] = 8'b10101101;
    mem_n1[79] = 8'b10101101;
    mem_n1[78] = 8'b10101101;
    mem_n1[77] = 8'b10101101;
    mem_n1[76] = 8'b10101101;
    mem_n1[75] = 8'b10101101;
    mem_n1[74] = 8'b10101101;
    mem_n1[73] = 8'b10101101;
    mem_n1[72] = 8'b10101101;
    mem_n1[71] = 8'b10101101;
    mem_n1[70] = 8'b10101101;
    mem_n1[69] = 8'b10101101;
    mem_n1[68] = 8'b10101101;
    mem_n1[67] = 8'b10101101;
    mem_n1[66] = 8'b10101101;
    mem_n1[65] = 8'b10101101;
    mem_n1[64] = 8'b10101101;
    mem_n1[63] = 8'b10101101;
    mem_n1[62] = 8'b10101101;
    mem_n1[61] = 8'b10101101;
    mem_n1[60] = 8'b10101101;
    mem_n1[59] = 8'b10101101;
    mem_n1[58] = 8'b10101101;
    mem_n1[57] = 8'b10101101;
    mem_n1[56] = 8'b10101101;
    mem_n1[55] = 8'b10101101;
    mem_n1[54] = 8'b10101101;
    mem_n1[53] = 8'b10101101;
    mem_n1[52] = 8'b10101101;
    mem_n1[51] = 8'b10101101;
    mem_n1[50] = 8'b10101101;
    mem_n1[49] = 8'b10101101;
    mem_n1[48] = 8'b10101101;
    mem_n1[47] = 8'b10101101;
    mem_n1[46] = 8'b10101101;
    mem_n1[45] = 8'b10101101;
    mem_n1[44] = 8'b10101101;
    mem_n1[43] = 8'b10101101;
    mem_n1[42] = 8'b10101101;
    mem_n1[41] = 8'b10101101;
    mem_n1[40] = 8'b10101101;
    mem_n1[39] = 8'b10101101;
    mem_n1[38] = 8'b10101101;
    mem_n1[37] = 8'b10101101;
    mem_n1[36] = 8'b10101101;
    mem_n1[35] = 8'b10101101;
    mem_n1[34] = 8'b10101101;
    mem_n1[33] = 8'b10101101;
    mem_n1[32] = 8'b10101101;
    mem_n1[31] = 8'b10101101;
    mem_n1[30] = 8'b10101101;
    mem_n1[29] = 8'b10101101;
    mem_n1[28] = 8'b10101101;
    mem_n1[27] = 8'b10101101;
    mem_n1[26] = 8'b10101101;
    mem_n1[25] = 8'b10101101;
    mem_n1[24] = 8'b10101101;
    mem_n1[23] = 8'b10101101;
    mem_n1[22] = 8'b10101101;
    mem_n1[21] = 8'b10101101;
    mem_n1[20] = 8'b10101101;
    mem_n1[19] = 8'b10101101;
    mem_n1[18] = 8'b10101101;
    mem_n1[17] = 8'b10101101;
    mem_n1[16] = 8'b10101101;
    mem_n1[15] = 8'b10101101;
    mem_n1[14] = 8'b10101101;
    mem_n1[13] = 8'b10101101;
    mem_n1[12] = 8'b10101101;
    mem_n1[11] = 8'b10101101;
    mem_n1[10] = 8'b10101101;
    mem_n1[9] = 8'b10101101;
    mem_n1[8] = 8'b10101101;
    mem_n1[7] = 8'b10101101;
    mem_n1[6] = 8'b10101101;
    mem_n1[5] = 8'b10101101;
    mem_n1[4] = 8'b10101101;
    mem_n1[3] = 8'b10101101;
    mem_n1[2] = 8'b10101101;
    mem_n1[1] = 8'b10101101;
    mem_n1[0] = 8'b10101101;
    end
  assign n23080_data = mem_n1[addr1_reg];
  assign n23085_data = mem_n1[addr0_reg];
  always @(posedge clk0)
    if (n23045_o)
      mem_n1[addr0_reg] <= n23014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:173:26  */
  reg [7:0] mem_n2[511:0] ; // memory
  initial begin
    mem_n2[511] = 8'b11011110;
    mem_n2[510] = 8'b11011110;
    mem_n2[509] = 8'b11011110;
    mem_n2[508] = 8'b11011110;
    mem_n2[507] = 8'b11011110;
    mem_n2[506] = 8'b11011110;
    mem_n2[505] = 8'b11011110;
    mem_n2[504] = 8'b11011110;
    mem_n2[503] = 8'b11011110;
    mem_n2[502] = 8'b11011110;
    mem_n2[501] = 8'b11011110;
    mem_n2[500] = 8'b11011110;
    mem_n2[499] = 8'b11011110;
    mem_n2[498] = 8'b11011110;
    mem_n2[497] = 8'b11011110;
    mem_n2[496] = 8'b11011110;
    mem_n2[495] = 8'b11011110;
    mem_n2[494] = 8'b11011110;
    mem_n2[493] = 8'b11011110;
    mem_n2[492] = 8'b11011110;
    mem_n2[491] = 8'b11011110;
    mem_n2[490] = 8'b11011110;
    mem_n2[489] = 8'b11011110;
    mem_n2[488] = 8'b11011110;
    mem_n2[487] = 8'b11011110;
    mem_n2[486] = 8'b11011110;
    mem_n2[485] = 8'b11011110;
    mem_n2[484] = 8'b11011110;
    mem_n2[483] = 8'b11011110;
    mem_n2[482] = 8'b11011110;
    mem_n2[481] = 8'b11011110;
    mem_n2[480] = 8'b11011110;
    mem_n2[479] = 8'b11011110;
    mem_n2[478] = 8'b11011110;
    mem_n2[477] = 8'b11011110;
    mem_n2[476] = 8'b11011110;
    mem_n2[475] = 8'b11011110;
    mem_n2[474] = 8'b11011110;
    mem_n2[473] = 8'b11011110;
    mem_n2[472] = 8'b11011110;
    mem_n2[471] = 8'b11011110;
    mem_n2[470] = 8'b11011110;
    mem_n2[469] = 8'b11011110;
    mem_n2[468] = 8'b11011110;
    mem_n2[467] = 8'b11011110;
    mem_n2[466] = 8'b11011110;
    mem_n2[465] = 8'b11011110;
    mem_n2[464] = 8'b11011110;
    mem_n2[463] = 8'b11011110;
    mem_n2[462] = 8'b11011110;
    mem_n2[461] = 8'b11011110;
    mem_n2[460] = 8'b11011110;
    mem_n2[459] = 8'b11011110;
    mem_n2[458] = 8'b11011110;
    mem_n2[457] = 8'b11011110;
    mem_n2[456] = 8'b11011110;
    mem_n2[455] = 8'b11011110;
    mem_n2[454] = 8'b11011110;
    mem_n2[453] = 8'b11011110;
    mem_n2[452] = 8'b11011110;
    mem_n2[451] = 8'b11011110;
    mem_n2[450] = 8'b11011110;
    mem_n2[449] = 8'b11011110;
    mem_n2[448] = 8'b11011110;
    mem_n2[447] = 8'b11011110;
    mem_n2[446] = 8'b11011110;
    mem_n2[445] = 8'b11011110;
    mem_n2[444] = 8'b11011110;
    mem_n2[443] = 8'b11011110;
    mem_n2[442] = 8'b11011110;
    mem_n2[441] = 8'b11011110;
    mem_n2[440] = 8'b11011110;
    mem_n2[439] = 8'b11011110;
    mem_n2[438] = 8'b11011110;
    mem_n2[437] = 8'b11011110;
    mem_n2[436] = 8'b11011110;
    mem_n2[435] = 8'b11011110;
    mem_n2[434] = 8'b11011110;
    mem_n2[433] = 8'b11011110;
    mem_n2[432] = 8'b11011110;
    mem_n2[431] = 8'b11011110;
    mem_n2[430] = 8'b11011110;
    mem_n2[429] = 8'b11011110;
    mem_n2[428] = 8'b11011110;
    mem_n2[427] = 8'b11011110;
    mem_n2[426] = 8'b11011110;
    mem_n2[425] = 8'b11011110;
    mem_n2[424] = 8'b11011110;
    mem_n2[423] = 8'b11011110;
    mem_n2[422] = 8'b11011110;
    mem_n2[421] = 8'b11011110;
    mem_n2[420] = 8'b11011110;
    mem_n2[419] = 8'b11011110;
    mem_n2[418] = 8'b11011110;
    mem_n2[417] = 8'b11011110;
    mem_n2[416] = 8'b11011110;
    mem_n2[415] = 8'b11011110;
    mem_n2[414] = 8'b11011110;
    mem_n2[413] = 8'b11011110;
    mem_n2[412] = 8'b11011110;
    mem_n2[411] = 8'b11011110;
    mem_n2[410] = 8'b11011110;
    mem_n2[409] = 8'b11011110;
    mem_n2[408] = 8'b11011110;
    mem_n2[407] = 8'b11011110;
    mem_n2[406] = 8'b11011110;
    mem_n2[405] = 8'b11011110;
    mem_n2[404] = 8'b11011110;
    mem_n2[403] = 8'b11011110;
    mem_n2[402] = 8'b11011110;
    mem_n2[401] = 8'b11011110;
    mem_n2[400] = 8'b11011110;
    mem_n2[399] = 8'b11011110;
    mem_n2[398] = 8'b11011110;
    mem_n2[397] = 8'b11011110;
    mem_n2[396] = 8'b11011110;
    mem_n2[395] = 8'b11011110;
    mem_n2[394] = 8'b11011110;
    mem_n2[393] = 8'b11011110;
    mem_n2[392] = 8'b11011110;
    mem_n2[391] = 8'b11011110;
    mem_n2[390] = 8'b11011110;
    mem_n2[389] = 8'b11011110;
    mem_n2[388] = 8'b11011110;
    mem_n2[387] = 8'b11011110;
    mem_n2[386] = 8'b11011110;
    mem_n2[385] = 8'b11011110;
    mem_n2[384] = 8'b11011110;
    mem_n2[383] = 8'b11011110;
    mem_n2[382] = 8'b11011110;
    mem_n2[381] = 8'b11011110;
    mem_n2[380] = 8'b11011110;
    mem_n2[379] = 8'b11011110;
    mem_n2[378] = 8'b11011110;
    mem_n2[377] = 8'b11011110;
    mem_n2[376] = 8'b11011110;
    mem_n2[375] = 8'b11011110;
    mem_n2[374] = 8'b11011110;
    mem_n2[373] = 8'b11011110;
    mem_n2[372] = 8'b11011110;
    mem_n2[371] = 8'b11011110;
    mem_n2[370] = 8'b11011110;
    mem_n2[369] = 8'b11011110;
    mem_n2[368] = 8'b11011110;
    mem_n2[367] = 8'b11011110;
    mem_n2[366] = 8'b11011110;
    mem_n2[365] = 8'b11011110;
    mem_n2[364] = 8'b11011110;
    mem_n2[363] = 8'b11011110;
    mem_n2[362] = 8'b11011110;
    mem_n2[361] = 8'b11011110;
    mem_n2[360] = 8'b11011110;
    mem_n2[359] = 8'b11011110;
    mem_n2[358] = 8'b11011110;
    mem_n2[357] = 8'b11011110;
    mem_n2[356] = 8'b11011110;
    mem_n2[355] = 8'b11011110;
    mem_n2[354] = 8'b11011110;
    mem_n2[353] = 8'b11011110;
    mem_n2[352] = 8'b11011110;
    mem_n2[351] = 8'b11011110;
    mem_n2[350] = 8'b11011110;
    mem_n2[349] = 8'b11011110;
    mem_n2[348] = 8'b11011110;
    mem_n2[347] = 8'b11011110;
    mem_n2[346] = 8'b11011110;
    mem_n2[345] = 8'b11011110;
    mem_n2[344] = 8'b11011110;
    mem_n2[343] = 8'b11011110;
    mem_n2[342] = 8'b11011110;
    mem_n2[341] = 8'b11011110;
    mem_n2[340] = 8'b11011110;
    mem_n2[339] = 8'b11011110;
    mem_n2[338] = 8'b11011110;
    mem_n2[337] = 8'b11011110;
    mem_n2[336] = 8'b11011110;
    mem_n2[335] = 8'b11011110;
    mem_n2[334] = 8'b11011110;
    mem_n2[333] = 8'b11011110;
    mem_n2[332] = 8'b11011110;
    mem_n2[331] = 8'b11011110;
    mem_n2[330] = 8'b11011110;
    mem_n2[329] = 8'b11011110;
    mem_n2[328] = 8'b11011110;
    mem_n2[327] = 8'b11011110;
    mem_n2[326] = 8'b11011110;
    mem_n2[325] = 8'b11011110;
    mem_n2[324] = 8'b11011110;
    mem_n2[323] = 8'b11011110;
    mem_n2[322] = 8'b11011110;
    mem_n2[321] = 8'b11011110;
    mem_n2[320] = 8'b11011110;
    mem_n2[319] = 8'b11011110;
    mem_n2[318] = 8'b11011110;
    mem_n2[317] = 8'b11011110;
    mem_n2[316] = 8'b11011110;
    mem_n2[315] = 8'b11011110;
    mem_n2[314] = 8'b11011110;
    mem_n2[313] = 8'b11011110;
    mem_n2[312] = 8'b11011110;
    mem_n2[311] = 8'b11011110;
    mem_n2[310] = 8'b11011110;
    mem_n2[309] = 8'b11011110;
    mem_n2[308] = 8'b11011110;
    mem_n2[307] = 8'b11011110;
    mem_n2[306] = 8'b11011110;
    mem_n2[305] = 8'b11011110;
    mem_n2[304] = 8'b11011110;
    mem_n2[303] = 8'b11011110;
    mem_n2[302] = 8'b11011110;
    mem_n2[301] = 8'b11011110;
    mem_n2[300] = 8'b11011110;
    mem_n2[299] = 8'b11011110;
    mem_n2[298] = 8'b11011110;
    mem_n2[297] = 8'b11011110;
    mem_n2[296] = 8'b11011110;
    mem_n2[295] = 8'b11011110;
    mem_n2[294] = 8'b11011110;
    mem_n2[293] = 8'b11011110;
    mem_n2[292] = 8'b11011110;
    mem_n2[291] = 8'b11011110;
    mem_n2[290] = 8'b11011110;
    mem_n2[289] = 8'b11011110;
    mem_n2[288] = 8'b11011110;
    mem_n2[287] = 8'b11011110;
    mem_n2[286] = 8'b11011110;
    mem_n2[285] = 8'b11011110;
    mem_n2[284] = 8'b11011110;
    mem_n2[283] = 8'b11011110;
    mem_n2[282] = 8'b11011110;
    mem_n2[281] = 8'b11011110;
    mem_n2[280] = 8'b11011110;
    mem_n2[279] = 8'b11011110;
    mem_n2[278] = 8'b11011110;
    mem_n2[277] = 8'b11011110;
    mem_n2[276] = 8'b11011110;
    mem_n2[275] = 8'b11011110;
    mem_n2[274] = 8'b11011110;
    mem_n2[273] = 8'b11011110;
    mem_n2[272] = 8'b11011110;
    mem_n2[271] = 8'b11011110;
    mem_n2[270] = 8'b11011110;
    mem_n2[269] = 8'b11011110;
    mem_n2[268] = 8'b11011110;
    mem_n2[267] = 8'b11011110;
    mem_n2[266] = 8'b11011110;
    mem_n2[265] = 8'b11011110;
    mem_n2[264] = 8'b11011110;
    mem_n2[263] = 8'b11011110;
    mem_n2[262] = 8'b11011110;
    mem_n2[261] = 8'b11011110;
    mem_n2[260] = 8'b11011110;
    mem_n2[259] = 8'b11011110;
    mem_n2[258] = 8'b11011110;
    mem_n2[257] = 8'b11011110;
    mem_n2[256] = 8'b11011110;
    mem_n2[255] = 8'b11011110;
    mem_n2[254] = 8'b11011110;
    mem_n2[253] = 8'b11011110;
    mem_n2[252] = 8'b11011110;
    mem_n2[251] = 8'b11011110;
    mem_n2[250] = 8'b11011110;
    mem_n2[249] = 8'b11011110;
    mem_n2[248] = 8'b11011110;
    mem_n2[247] = 8'b11011110;
    mem_n2[246] = 8'b11011110;
    mem_n2[245] = 8'b11011110;
    mem_n2[244] = 8'b11011110;
    mem_n2[243] = 8'b11011110;
    mem_n2[242] = 8'b11011110;
    mem_n2[241] = 8'b11011110;
    mem_n2[240] = 8'b11011110;
    mem_n2[239] = 8'b11011110;
    mem_n2[238] = 8'b11011110;
    mem_n2[237] = 8'b11011110;
    mem_n2[236] = 8'b11011110;
    mem_n2[235] = 8'b11011110;
    mem_n2[234] = 8'b11011110;
    mem_n2[233] = 8'b11011110;
    mem_n2[232] = 8'b11011110;
    mem_n2[231] = 8'b11011110;
    mem_n2[230] = 8'b11011110;
    mem_n2[229] = 8'b11011110;
    mem_n2[228] = 8'b11011110;
    mem_n2[227] = 8'b11011110;
    mem_n2[226] = 8'b11011110;
    mem_n2[225] = 8'b11011110;
    mem_n2[224] = 8'b11011110;
    mem_n2[223] = 8'b11011110;
    mem_n2[222] = 8'b11011110;
    mem_n2[221] = 8'b11011110;
    mem_n2[220] = 8'b11011110;
    mem_n2[219] = 8'b11011110;
    mem_n2[218] = 8'b11011110;
    mem_n2[217] = 8'b11011110;
    mem_n2[216] = 8'b11011110;
    mem_n2[215] = 8'b11011110;
    mem_n2[214] = 8'b11011110;
    mem_n2[213] = 8'b11011110;
    mem_n2[212] = 8'b11011110;
    mem_n2[211] = 8'b11011110;
    mem_n2[210] = 8'b11011110;
    mem_n2[209] = 8'b11011110;
    mem_n2[208] = 8'b11011110;
    mem_n2[207] = 8'b11011110;
    mem_n2[206] = 8'b11011110;
    mem_n2[205] = 8'b11011110;
    mem_n2[204] = 8'b11011110;
    mem_n2[203] = 8'b11011110;
    mem_n2[202] = 8'b11011110;
    mem_n2[201] = 8'b11011110;
    mem_n2[200] = 8'b11011110;
    mem_n2[199] = 8'b11011110;
    mem_n2[198] = 8'b11011110;
    mem_n2[197] = 8'b11011110;
    mem_n2[196] = 8'b11011110;
    mem_n2[195] = 8'b11011110;
    mem_n2[194] = 8'b11011110;
    mem_n2[193] = 8'b11011110;
    mem_n2[192] = 8'b11011110;
    mem_n2[191] = 8'b11011110;
    mem_n2[190] = 8'b11011110;
    mem_n2[189] = 8'b11011110;
    mem_n2[188] = 8'b11011110;
    mem_n2[187] = 8'b11011110;
    mem_n2[186] = 8'b11011110;
    mem_n2[185] = 8'b11011110;
    mem_n2[184] = 8'b11011110;
    mem_n2[183] = 8'b11011110;
    mem_n2[182] = 8'b11011110;
    mem_n2[181] = 8'b11011110;
    mem_n2[180] = 8'b11011110;
    mem_n2[179] = 8'b11011110;
    mem_n2[178] = 8'b11011110;
    mem_n2[177] = 8'b11011110;
    mem_n2[176] = 8'b11011110;
    mem_n2[175] = 8'b11011110;
    mem_n2[174] = 8'b11011110;
    mem_n2[173] = 8'b11011110;
    mem_n2[172] = 8'b11011110;
    mem_n2[171] = 8'b11011110;
    mem_n2[170] = 8'b11011110;
    mem_n2[169] = 8'b11011110;
    mem_n2[168] = 8'b11011110;
    mem_n2[167] = 8'b11011110;
    mem_n2[166] = 8'b11011110;
    mem_n2[165] = 8'b11011110;
    mem_n2[164] = 8'b11011110;
    mem_n2[163] = 8'b11011110;
    mem_n2[162] = 8'b11011110;
    mem_n2[161] = 8'b11011110;
    mem_n2[160] = 8'b11011110;
    mem_n2[159] = 8'b11011110;
    mem_n2[158] = 8'b11011110;
    mem_n2[157] = 8'b11011110;
    mem_n2[156] = 8'b11011110;
    mem_n2[155] = 8'b11011110;
    mem_n2[154] = 8'b11011110;
    mem_n2[153] = 8'b11011110;
    mem_n2[152] = 8'b11011110;
    mem_n2[151] = 8'b11011110;
    mem_n2[150] = 8'b11011110;
    mem_n2[149] = 8'b11011110;
    mem_n2[148] = 8'b11011110;
    mem_n2[147] = 8'b11011110;
    mem_n2[146] = 8'b11011110;
    mem_n2[145] = 8'b11011110;
    mem_n2[144] = 8'b11011110;
    mem_n2[143] = 8'b11011110;
    mem_n2[142] = 8'b11011110;
    mem_n2[141] = 8'b11011110;
    mem_n2[140] = 8'b11011110;
    mem_n2[139] = 8'b11011110;
    mem_n2[138] = 8'b11011110;
    mem_n2[137] = 8'b11011110;
    mem_n2[136] = 8'b11011110;
    mem_n2[135] = 8'b11011110;
    mem_n2[134] = 8'b11011110;
    mem_n2[133] = 8'b11011110;
    mem_n2[132] = 8'b11011110;
    mem_n2[131] = 8'b11011110;
    mem_n2[130] = 8'b11011110;
    mem_n2[129] = 8'b11011110;
    mem_n2[128] = 8'b11011110;
    mem_n2[127] = 8'b11011110;
    mem_n2[126] = 8'b11011110;
    mem_n2[125] = 8'b11011110;
    mem_n2[124] = 8'b11011110;
    mem_n2[123] = 8'b11011110;
    mem_n2[122] = 8'b11011110;
    mem_n2[121] = 8'b11011110;
    mem_n2[120] = 8'b11011110;
    mem_n2[119] = 8'b11011110;
    mem_n2[118] = 8'b11011110;
    mem_n2[117] = 8'b11011110;
    mem_n2[116] = 8'b11011110;
    mem_n2[115] = 8'b11011110;
    mem_n2[114] = 8'b11011110;
    mem_n2[113] = 8'b11011110;
    mem_n2[112] = 8'b11011110;
    mem_n2[111] = 8'b11011110;
    mem_n2[110] = 8'b11011110;
    mem_n2[109] = 8'b11011110;
    mem_n2[108] = 8'b11011110;
    mem_n2[107] = 8'b11011110;
    mem_n2[106] = 8'b11011110;
    mem_n2[105] = 8'b11011110;
    mem_n2[104] = 8'b11011110;
    mem_n2[103] = 8'b11011110;
    mem_n2[102] = 8'b11011110;
    mem_n2[101] = 8'b11011110;
    mem_n2[100] = 8'b11011110;
    mem_n2[99] = 8'b11011110;
    mem_n2[98] = 8'b11011110;
    mem_n2[97] = 8'b11011110;
    mem_n2[96] = 8'b11011110;
    mem_n2[95] = 8'b11011110;
    mem_n2[94] = 8'b11011110;
    mem_n2[93] = 8'b11011110;
    mem_n2[92] = 8'b11011110;
    mem_n2[91] = 8'b11011110;
    mem_n2[90] = 8'b11011110;
    mem_n2[89] = 8'b11011110;
    mem_n2[88] = 8'b11011110;
    mem_n2[87] = 8'b11011110;
    mem_n2[86] = 8'b11011110;
    mem_n2[85] = 8'b11011110;
    mem_n2[84] = 8'b11011110;
    mem_n2[83] = 8'b11011110;
    mem_n2[82] = 8'b11011110;
    mem_n2[81] = 8'b11011110;
    mem_n2[80] = 8'b11011110;
    mem_n2[79] = 8'b11011110;
    mem_n2[78] = 8'b11011110;
    mem_n2[77] = 8'b11011110;
    mem_n2[76] = 8'b11011110;
    mem_n2[75] = 8'b11011110;
    mem_n2[74] = 8'b11011110;
    mem_n2[73] = 8'b11011110;
    mem_n2[72] = 8'b11011110;
    mem_n2[71] = 8'b11011110;
    mem_n2[70] = 8'b11011110;
    mem_n2[69] = 8'b11011110;
    mem_n2[68] = 8'b11011110;
    mem_n2[67] = 8'b11011110;
    mem_n2[66] = 8'b11011110;
    mem_n2[65] = 8'b11011110;
    mem_n2[64] = 8'b11011110;
    mem_n2[63] = 8'b11011110;
    mem_n2[62] = 8'b11011110;
    mem_n2[61] = 8'b11011110;
    mem_n2[60] = 8'b11011110;
    mem_n2[59] = 8'b11011110;
    mem_n2[58] = 8'b11011110;
    mem_n2[57] = 8'b11011110;
    mem_n2[56] = 8'b11011110;
    mem_n2[55] = 8'b11011110;
    mem_n2[54] = 8'b11011110;
    mem_n2[53] = 8'b11011110;
    mem_n2[52] = 8'b11011110;
    mem_n2[51] = 8'b11011110;
    mem_n2[50] = 8'b11011110;
    mem_n2[49] = 8'b11011110;
    mem_n2[48] = 8'b11011110;
    mem_n2[47] = 8'b11011110;
    mem_n2[46] = 8'b11011110;
    mem_n2[45] = 8'b11011110;
    mem_n2[44] = 8'b11011110;
    mem_n2[43] = 8'b11011110;
    mem_n2[42] = 8'b11011110;
    mem_n2[41] = 8'b11011110;
    mem_n2[40] = 8'b11011110;
    mem_n2[39] = 8'b11011110;
    mem_n2[38] = 8'b11011110;
    mem_n2[37] = 8'b11011110;
    mem_n2[36] = 8'b11011110;
    mem_n2[35] = 8'b11011110;
    mem_n2[34] = 8'b11011110;
    mem_n2[33] = 8'b11011110;
    mem_n2[32] = 8'b11011110;
    mem_n2[31] = 8'b11011110;
    mem_n2[30] = 8'b11011110;
    mem_n2[29] = 8'b11011110;
    mem_n2[28] = 8'b11011110;
    mem_n2[27] = 8'b11011110;
    mem_n2[26] = 8'b11011110;
    mem_n2[25] = 8'b11011110;
    mem_n2[24] = 8'b11011110;
    mem_n2[23] = 8'b11011110;
    mem_n2[22] = 8'b11011110;
    mem_n2[21] = 8'b11011110;
    mem_n2[20] = 8'b11011110;
    mem_n2[19] = 8'b11011110;
    mem_n2[18] = 8'b11011110;
    mem_n2[17] = 8'b11011110;
    mem_n2[16] = 8'b11011110;
    mem_n2[15] = 8'b11011110;
    mem_n2[14] = 8'b11011110;
    mem_n2[13] = 8'b11011110;
    mem_n2[12] = 8'b11011110;
    mem_n2[11] = 8'b11011110;
    mem_n2[10] = 8'b11011110;
    mem_n2[9] = 8'b11011110;
    mem_n2[8] = 8'b11011110;
    mem_n2[7] = 8'b11011110;
    mem_n2[6] = 8'b11011110;
    mem_n2[5] = 8'b11011110;
    mem_n2[4] = 8'b11011110;
    mem_n2[3] = 8'b11011110;
    mem_n2[2] = 8'b11011110;
    mem_n2[1] = 8'b11011110;
    mem_n2[0] = 8'b11011110;
    end
  assign n23081_data = mem_n2[addr1_reg];
  assign n23086_data = mem_n2[addr0_reg];
  always @(posedge clk0)
    if (n23043_o)
      mem_n2[addr0_reg] <= n23020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  reg [7:0] mem_n3[511:0] ; // memory
  initial begin
    mem_n3[511] = 8'b11111110;
    mem_n3[510] = 8'b11111110;
    mem_n3[509] = 8'b11111110;
    mem_n3[508] = 8'b11111110;
    mem_n3[507] = 8'b11111110;
    mem_n3[506] = 8'b11111110;
    mem_n3[505] = 8'b11111110;
    mem_n3[504] = 8'b11111110;
    mem_n3[503] = 8'b11111110;
    mem_n3[502] = 8'b11111110;
    mem_n3[501] = 8'b11111110;
    mem_n3[500] = 8'b11111110;
    mem_n3[499] = 8'b11111110;
    mem_n3[498] = 8'b11111110;
    mem_n3[497] = 8'b11111110;
    mem_n3[496] = 8'b11111110;
    mem_n3[495] = 8'b11111110;
    mem_n3[494] = 8'b11111110;
    mem_n3[493] = 8'b11111110;
    mem_n3[492] = 8'b11111110;
    mem_n3[491] = 8'b11111110;
    mem_n3[490] = 8'b11111110;
    mem_n3[489] = 8'b11111110;
    mem_n3[488] = 8'b11111110;
    mem_n3[487] = 8'b11111110;
    mem_n3[486] = 8'b11111110;
    mem_n3[485] = 8'b11111110;
    mem_n3[484] = 8'b11111110;
    mem_n3[483] = 8'b11111110;
    mem_n3[482] = 8'b11111110;
    mem_n3[481] = 8'b11111110;
    mem_n3[480] = 8'b11111110;
    mem_n3[479] = 8'b11111110;
    mem_n3[478] = 8'b11111110;
    mem_n3[477] = 8'b11111110;
    mem_n3[476] = 8'b11111110;
    mem_n3[475] = 8'b11111110;
    mem_n3[474] = 8'b11111110;
    mem_n3[473] = 8'b11111110;
    mem_n3[472] = 8'b11111110;
    mem_n3[471] = 8'b11111110;
    mem_n3[470] = 8'b11111110;
    mem_n3[469] = 8'b11111110;
    mem_n3[468] = 8'b11111110;
    mem_n3[467] = 8'b11111110;
    mem_n3[466] = 8'b11111110;
    mem_n3[465] = 8'b11111110;
    mem_n3[464] = 8'b11111110;
    mem_n3[463] = 8'b11111110;
    mem_n3[462] = 8'b11111110;
    mem_n3[461] = 8'b11111110;
    mem_n3[460] = 8'b11111110;
    mem_n3[459] = 8'b11111110;
    mem_n3[458] = 8'b11111110;
    mem_n3[457] = 8'b11111110;
    mem_n3[456] = 8'b11111110;
    mem_n3[455] = 8'b11111110;
    mem_n3[454] = 8'b11111110;
    mem_n3[453] = 8'b11111110;
    mem_n3[452] = 8'b11111110;
    mem_n3[451] = 8'b11111110;
    mem_n3[450] = 8'b11111110;
    mem_n3[449] = 8'b11111110;
    mem_n3[448] = 8'b11111110;
    mem_n3[447] = 8'b11111110;
    mem_n3[446] = 8'b11111110;
    mem_n3[445] = 8'b11111110;
    mem_n3[444] = 8'b11111110;
    mem_n3[443] = 8'b11111110;
    mem_n3[442] = 8'b11111110;
    mem_n3[441] = 8'b11111110;
    mem_n3[440] = 8'b11111110;
    mem_n3[439] = 8'b11111110;
    mem_n3[438] = 8'b11111110;
    mem_n3[437] = 8'b11111110;
    mem_n3[436] = 8'b11111110;
    mem_n3[435] = 8'b11111110;
    mem_n3[434] = 8'b11111110;
    mem_n3[433] = 8'b11111110;
    mem_n3[432] = 8'b11111110;
    mem_n3[431] = 8'b11111110;
    mem_n3[430] = 8'b11111110;
    mem_n3[429] = 8'b11111110;
    mem_n3[428] = 8'b11111110;
    mem_n3[427] = 8'b11111110;
    mem_n3[426] = 8'b11111110;
    mem_n3[425] = 8'b11111110;
    mem_n3[424] = 8'b11111110;
    mem_n3[423] = 8'b11111110;
    mem_n3[422] = 8'b11111110;
    mem_n3[421] = 8'b11111110;
    mem_n3[420] = 8'b11111110;
    mem_n3[419] = 8'b11111110;
    mem_n3[418] = 8'b11111110;
    mem_n3[417] = 8'b11111110;
    mem_n3[416] = 8'b11111110;
    mem_n3[415] = 8'b11111110;
    mem_n3[414] = 8'b11111110;
    mem_n3[413] = 8'b11111110;
    mem_n3[412] = 8'b11111110;
    mem_n3[411] = 8'b11111110;
    mem_n3[410] = 8'b11111110;
    mem_n3[409] = 8'b11111110;
    mem_n3[408] = 8'b11111110;
    mem_n3[407] = 8'b11111110;
    mem_n3[406] = 8'b11111110;
    mem_n3[405] = 8'b11111110;
    mem_n3[404] = 8'b11111110;
    mem_n3[403] = 8'b11111110;
    mem_n3[402] = 8'b11111110;
    mem_n3[401] = 8'b11111110;
    mem_n3[400] = 8'b11111110;
    mem_n3[399] = 8'b11111110;
    mem_n3[398] = 8'b11111110;
    mem_n3[397] = 8'b11111110;
    mem_n3[396] = 8'b11111110;
    mem_n3[395] = 8'b11111110;
    mem_n3[394] = 8'b11111110;
    mem_n3[393] = 8'b11111110;
    mem_n3[392] = 8'b11111110;
    mem_n3[391] = 8'b11111110;
    mem_n3[390] = 8'b11111110;
    mem_n3[389] = 8'b11111110;
    mem_n3[388] = 8'b11111110;
    mem_n3[387] = 8'b11111110;
    mem_n3[386] = 8'b11111110;
    mem_n3[385] = 8'b11111110;
    mem_n3[384] = 8'b11111110;
    mem_n3[383] = 8'b11111110;
    mem_n3[382] = 8'b11111110;
    mem_n3[381] = 8'b11111110;
    mem_n3[380] = 8'b11111110;
    mem_n3[379] = 8'b11111110;
    mem_n3[378] = 8'b11111110;
    mem_n3[377] = 8'b11111110;
    mem_n3[376] = 8'b11111110;
    mem_n3[375] = 8'b11111110;
    mem_n3[374] = 8'b11111110;
    mem_n3[373] = 8'b11111110;
    mem_n3[372] = 8'b11111110;
    mem_n3[371] = 8'b11111110;
    mem_n3[370] = 8'b11111110;
    mem_n3[369] = 8'b11111110;
    mem_n3[368] = 8'b11111110;
    mem_n3[367] = 8'b11111110;
    mem_n3[366] = 8'b11111110;
    mem_n3[365] = 8'b11111110;
    mem_n3[364] = 8'b11111110;
    mem_n3[363] = 8'b11111110;
    mem_n3[362] = 8'b11111110;
    mem_n3[361] = 8'b11111110;
    mem_n3[360] = 8'b11111110;
    mem_n3[359] = 8'b11111110;
    mem_n3[358] = 8'b11111110;
    mem_n3[357] = 8'b11111110;
    mem_n3[356] = 8'b11111110;
    mem_n3[355] = 8'b11111110;
    mem_n3[354] = 8'b11111110;
    mem_n3[353] = 8'b11111110;
    mem_n3[352] = 8'b11111110;
    mem_n3[351] = 8'b11111110;
    mem_n3[350] = 8'b11111110;
    mem_n3[349] = 8'b11111110;
    mem_n3[348] = 8'b11111110;
    mem_n3[347] = 8'b11111110;
    mem_n3[346] = 8'b11111110;
    mem_n3[345] = 8'b11111110;
    mem_n3[344] = 8'b11111110;
    mem_n3[343] = 8'b11111110;
    mem_n3[342] = 8'b11111110;
    mem_n3[341] = 8'b11111110;
    mem_n3[340] = 8'b11111110;
    mem_n3[339] = 8'b11111110;
    mem_n3[338] = 8'b11111110;
    mem_n3[337] = 8'b11111110;
    mem_n3[336] = 8'b11111110;
    mem_n3[335] = 8'b11111110;
    mem_n3[334] = 8'b11111110;
    mem_n3[333] = 8'b11111110;
    mem_n3[332] = 8'b11111110;
    mem_n3[331] = 8'b11111110;
    mem_n3[330] = 8'b11111110;
    mem_n3[329] = 8'b11111110;
    mem_n3[328] = 8'b11111110;
    mem_n3[327] = 8'b11111110;
    mem_n3[326] = 8'b11111110;
    mem_n3[325] = 8'b11111110;
    mem_n3[324] = 8'b11111110;
    mem_n3[323] = 8'b11111110;
    mem_n3[322] = 8'b11111110;
    mem_n3[321] = 8'b11111110;
    mem_n3[320] = 8'b11111110;
    mem_n3[319] = 8'b11111110;
    mem_n3[318] = 8'b11111110;
    mem_n3[317] = 8'b11111110;
    mem_n3[316] = 8'b11111110;
    mem_n3[315] = 8'b11111110;
    mem_n3[314] = 8'b11111110;
    mem_n3[313] = 8'b11111110;
    mem_n3[312] = 8'b11111110;
    mem_n3[311] = 8'b11111110;
    mem_n3[310] = 8'b11111110;
    mem_n3[309] = 8'b11111110;
    mem_n3[308] = 8'b11111110;
    mem_n3[307] = 8'b11111110;
    mem_n3[306] = 8'b11111110;
    mem_n3[305] = 8'b11111110;
    mem_n3[304] = 8'b11111110;
    mem_n3[303] = 8'b11111110;
    mem_n3[302] = 8'b11111110;
    mem_n3[301] = 8'b11111110;
    mem_n3[300] = 8'b11111110;
    mem_n3[299] = 8'b11111110;
    mem_n3[298] = 8'b11111110;
    mem_n3[297] = 8'b11111110;
    mem_n3[296] = 8'b11111110;
    mem_n3[295] = 8'b11111110;
    mem_n3[294] = 8'b11111110;
    mem_n3[293] = 8'b11111110;
    mem_n3[292] = 8'b11111110;
    mem_n3[291] = 8'b11111110;
    mem_n3[290] = 8'b11111110;
    mem_n3[289] = 8'b11111110;
    mem_n3[288] = 8'b11111110;
    mem_n3[287] = 8'b11111110;
    mem_n3[286] = 8'b11111110;
    mem_n3[285] = 8'b11111110;
    mem_n3[284] = 8'b11111110;
    mem_n3[283] = 8'b11111110;
    mem_n3[282] = 8'b11111110;
    mem_n3[281] = 8'b11111110;
    mem_n3[280] = 8'b11111110;
    mem_n3[279] = 8'b11111110;
    mem_n3[278] = 8'b11111110;
    mem_n3[277] = 8'b11111110;
    mem_n3[276] = 8'b11111110;
    mem_n3[275] = 8'b11111110;
    mem_n3[274] = 8'b11111110;
    mem_n3[273] = 8'b11111110;
    mem_n3[272] = 8'b11111110;
    mem_n3[271] = 8'b11111110;
    mem_n3[270] = 8'b11111110;
    mem_n3[269] = 8'b11111110;
    mem_n3[268] = 8'b11111110;
    mem_n3[267] = 8'b11111110;
    mem_n3[266] = 8'b11111110;
    mem_n3[265] = 8'b11111110;
    mem_n3[264] = 8'b11111110;
    mem_n3[263] = 8'b11111110;
    mem_n3[262] = 8'b11111110;
    mem_n3[261] = 8'b11111110;
    mem_n3[260] = 8'b11111110;
    mem_n3[259] = 8'b11111110;
    mem_n3[258] = 8'b11111110;
    mem_n3[257] = 8'b11111110;
    mem_n3[256] = 8'b11111110;
    mem_n3[255] = 8'b11111110;
    mem_n3[254] = 8'b11111110;
    mem_n3[253] = 8'b11111110;
    mem_n3[252] = 8'b11111110;
    mem_n3[251] = 8'b11111110;
    mem_n3[250] = 8'b11111110;
    mem_n3[249] = 8'b11111110;
    mem_n3[248] = 8'b11111110;
    mem_n3[247] = 8'b11111110;
    mem_n3[246] = 8'b11111110;
    mem_n3[245] = 8'b11111110;
    mem_n3[244] = 8'b11111110;
    mem_n3[243] = 8'b11111110;
    mem_n3[242] = 8'b11111110;
    mem_n3[241] = 8'b11111110;
    mem_n3[240] = 8'b11111110;
    mem_n3[239] = 8'b11111110;
    mem_n3[238] = 8'b11111110;
    mem_n3[237] = 8'b11111110;
    mem_n3[236] = 8'b11111110;
    mem_n3[235] = 8'b11111110;
    mem_n3[234] = 8'b11111110;
    mem_n3[233] = 8'b11111110;
    mem_n3[232] = 8'b11111110;
    mem_n3[231] = 8'b11111110;
    mem_n3[230] = 8'b11111110;
    mem_n3[229] = 8'b11111110;
    mem_n3[228] = 8'b11111110;
    mem_n3[227] = 8'b11111110;
    mem_n3[226] = 8'b11111110;
    mem_n3[225] = 8'b11111110;
    mem_n3[224] = 8'b11111110;
    mem_n3[223] = 8'b11111110;
    mem_n3[222] = 8'b11111110;
    mem_n3[221] = 8'b11111110;
    mem_n3[220] = 8'b11111110;
    mem_n3[219] = 8'b11111110;
    mem_n3[218] = 8'b11111110;
    mem_n3[217] = 8'b11111110;
    mem_n3[216] = 8'b11111110;
    mem_n3[215] = 8'b11111110;
    mem_n3[214] = 8'b11111110;
    mem_n3[213] = 8'b11111110;
    mem_n3[212] = 8'b11111110;
    mem_n3[211] = 8'b11111110;
    mem_n3[210] = 8'b11111110;
    mem_n3[209] = 8'b11111110;
    mem_n3[208] = 8'b11111110;
    mem_n3[207] = 8'b11111110;
    mem_n3[206] = 8'b11111110;
    mem_n3[205] = 8'b11111110;
    mem_n3[204] = 8'b11111110;
    mem_n3[203] = 8'b11111110;
    mem_n3[202] = 8'b11111110;
    mem_n3[201] = 8'b11111110;
    mem_n3[200] = 8'b11111110;
    mem_n3[199] = 8'b11111110;
    mem_n3[198] = 8'b11111110;
    mem_n3[197] = 8'b11111110;
    mem_n3[196] = 8'b11111110;
    mem_n3[195] = 8'b11111110;
    mem_n3[194] = 8'b11111110;
    mem_n3[193] = 8'b11111110;
    mem_n3[192] = 8'b11111110;
    mem_n3[191] = 8'b11111110;
    mem_n3[190] = 8'b11111110;
    mem_n3[189] = 8'b11111110;
    mem_n3[188] = 8'b11111110;
    mem_n3[187] = 8'b11111110;
    mem_n3[186] = 8'b11111110;
    mem_n3[185] = 8'b11111110;
    mem_n3[184] = 8'b11111110;
    mem_n3[183] = 8'b11111110;
    mem_n3[182] = 8'b11111110;
    mem_n3[181] = 8'b11111110;
    mem_n3[180] = 8'b11111110;
    mem_n3[179] = 8'b11111110;
    mem_n3[178] = 8'b11111110;
    mem_n3[177] = 8'b11111110;
    mem_n3[176] = 8'b11111110;
    mem_n3[175] = 8'b11111110;
    mem_n3[174] = 8'b11111110;
    mem_n3[173] = 8'b11111110;
    mem_n3[172] = 8'b11111110;
    mem_n3[171] = 8'b11111110;
    mem_n3[170] = 8'b11111110;
    mem_n3[169] = 8'b11111110;
    mem_n3[168] = 8'b11111110;
    mem_n3[167] = 8'b11111110;
    mem_n3[166] = 8'b11111110;
    mem_n3[165] = 8'b11111110;
    mem_n3[164] = 8'b11111110;
    mem_n3[163] = 8'b11111110;
    mem_n3[162] = 8'b11111110;
    mem_n3[161] = 8'b11111110;
    mem_n3[160] = 8'b11111110;
    mem_n3[159] = 8'b11111110;
    mem_n3[158] = 8'b11111110;
    mem_n3[157] = 8'b11111110;
    mem_n3[156] = 8'b11111110;
    mem_n3[155] = 8'b11111110;
    mem_n3[154] = 8'b11111110;
    mem_n3[153] = 8'b11111110;
    mem_n3[152] = 8'b11111110;
    mem_n3[151] = 8'b11111110;
    mem_n3[150] = 8'b11111110;
    mem_n3[149] = 8'b11111110;
    mem_n3[148] = 8'b11111110;
    mem_n3[147] = 8'b11111110;
    mem_n3[146] = 8'b11111110;
    mem_n3[145] = 8'b11111110;
    mem_n3[144] = 8'b11111110;
    mem_n3[143] = 8'b11111110;
    mem_n3[142] = 8'b11111110;
    mem_n3[141] = 8'b11111110;
    mem_n3[140] = 8'b11111110;
    mem_n3[139] = 8'b11111110;
    mem_n3[138] = 8'b11111110;
    mem_n3[137] = 8'b11111110;
    mem_n3[136] = 8'b11111110;
    mem_n3[135] = 8'b11111110;
    mem_n3[134] = 8'b11111110;
    mem_n3[133] = 8'b11111110;
    mem_n3[132] = 8'b11111110;
    mem_n3[131] = 8'b11111110;
    mem_n3[130] = 8'b11111110;
    mem_n3[129] = 8'b11111110;
    mem_n3[128] = 8'b11111110;
    mem_n3[127] = 8'b11111110;
    mem_n3[126] = 8'b11111110;
    mem_n3[125] = 8'b11111110;
    mem_n3[124] = 8'b11111110;
    mem_n3[123] = 8'b11111110;
    mem_n3[122] = 8'b11111110;
    mem_n3[121] = 8'b11111110;
    mem_n3[120] = 8'b11111110;
    mem_n3[119] = 8'b11111110;
    mem_n3[118] = 8'b11111110;
    mem_n3[117] = 8'b11111110;
    mem_n3[116] = 8'b11111110;
    mem_n3[115] = 8'b11111110;
    mem_n3[114] = 8'b11111110;
    mem_n3[113] = 8'b11111110;
    mem_n3[112] = 8'b11111110;
    mem_n3[111] = 8'b11111110;
    mem_n3[110] = 8'b11111110;
    mem_n3[109] = 8'b11111110;
    mem_n3[108] = 8'b11111110;
    mem_n3[107] = 8'b11111110;
    mem_n3[106] = 8'b11111110;
    mem_n3[105] = 8'b11111110;
    mem_n3[104] = 8'b11111110;
    mem_n3[103] = 8'b11111110;
    mem_n3[102] = 8'b11111110;
    mem_n3[101] = 8'b11111110;
    mem_n3[100] = 8'b11111110;
    mem_n3[99] = 8'b11111110;
    mem_n3[98] = 8'b11111110;
    mem_n3[97] = 8'b11111110;
    mem_n3[96] = 8'b11111110;
    mem_n3[95] = 8'b11111110;
    mem_n3[94] = 8'b11111110;
    mem_n3[93] = 8'b11111110;
    mem_n3[92] = 8'b11111110;
    mem_n3[91] = 8'b11111110;
    mem_n3[90] = 8'b11111110;
    mem_n3[89] = 8'b11111110;
    mem_n3[88] = 8'b11111110;
    mem_n3[87] = 8'b11111110;
    mem_n3[86] = 8'b11111110;
    mem_n3[85] = 8'b11111110;
    mem_n3[84] = 8'b11111110;
    mem_n3[83] = 8'b11111110;
    mem_n3[82] = 8'b11111110;
    mem_n3[81] = 8'b11111110;
    mem_n3[80] = 8'b11111110;
    mem_n3[79] = 8'b11111110;
    mem_n3[78] = 8'b11111110;
    mem_n3[77] = 8'b11111110;
    mem_n3[76] = 8'b11111110;
    mem_n3[75] = 8'b11111110;
    mem_n3[74] = 8'b11111110;
    mem_n3[73] = 8'b11111110;
    mem_n3[72] = 8'b11111110;
    mem_n3[71] = 8'b11111110;
    mem_n3[70] = 8'b11111110;
    mem_n3[69] = 8'b11111110;
    mem_n3[68] = 8'b11111110;
    mem_n3[67] = 8'b11111110;
    mem_n3[66] = 8'b11111110;
    mem_n3[65] = 8'b11111110;
    mem_n3[64] = 8'b11111110;
    mem_n3[63] = 8'b11111110;
    mem_n3[62] = 8'b11111110;
    mem_n3[61] = 8'b11111110;
    mem_n3[60] = 8'b11111110;
    mem_n3[59] = 8'b11111110;
    mem_n3[58] = 8'b11111110;
    mem_n3[57] = 8'b11111110;
    mem_n3[56] = 8'b11111110;
    mem_n3[55] = 8'b11111110;
    mem_n3[54] = 8'b11111110;
    mem_n3[53] = 8'b11111110;
    mem_n3[52] = 8'b11111110;
    mem_n3[51] = 8'b11111110;
    mem_n3[50] = 8'b11111110;
    mem_n3[49] = 8'b11111110;
    mem_n3[48] = 8'b11111110;
    mem_n3[47] = 8'b11111110;
    mem_n3[46] = 8'b11111110;
    mem_n3[45] = 8'b11111110;
    mem_n3[44] = 8'b11111110;
    mem_n3[43] = 8'b11111110;
    mem_n3[42] = 8'b11111110;
    mem_n3[41] = 8'b11111110;
    mem_n3[40] = 8'b11111110;
    mem_n3[39] = 8'b11111110;
    mem_n3[38] = 8'b11111110;
    mem_n3[37] = 8'b11111110;
    mem_n3[36] = 8'b11111110;
    mem_n3[35] = 8'b11111110;
    mem_n3[34] = 8'b11111110;
    mem_n3[33] = 8'b11111110;
    mem_n3[32] = 8'b11111110;
    mem_n3[31] = 8'b11111110;
    mem_n3[30] = 8'b11111110;
    mem_n3[29] = 8'b11111110;
    mem_n3[28] = 8'b11111110;
    mem_n3[27] = 8'b11111110;
    mem_n3[26] = 8'b11111110;
    mem_n3[25] = 8'b11111110;
    mem_n3[24] = 8'b11111110;
    mem_n3[23] = 8'b11111110;
    mem_n3[22] = 8'b11111110;
    mem_n3[21] = 8'b11111110;
    mem_n3[20] = 8'b11111110;
    mem_n3[19] = 8'b11111110;
    mem_n3[18] = 8'b11111110;
    mem_n3[17] = 8'b11111110;
    mem_n3[16] = 8'b11111110;
    mem_n3[15] = 8'b11111110;
    mem_n3[14] = 8'b11111110;
    mem_n3[13] = 8'b11111110;
    mem_n3[12] = 8'b11111110;
    mem_n3[11] = 8'b11111110;
    mem_n3[10] = 8'b11111110;
    mem_n3[9] = 8'b11111110;
    mem_n3[8] = 8'b11111110;
    mem_n3[7] = 8'b11111110;
    mem_n3[6] = 8'b11111110;
    mem_n3[5] = 8'b11111110;
    mem_n3[4] = 8'b11111110;
    mem_n3[3] = 8'b11111110;
    mem_n3[2] = 8'b11111110;
    mem_n3[1] = 8'b11111110;
    mem_n3[0] = 8'b11111110;
    end
  assign n23082_data = mem_n3[addr1_reg];
  assign n23087_data = mem_n3[addr0_reg];
  always @(posedge clk0)
    if (n23041_o)
      mem_n3[addr0_reg] <= n23026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:155:3  */
  reg [7:0] mem_n4[511:0] ; // memory
  initial begin
    mem_n4[511] = 8'b10101111;
    mem_n4[510] = 8'b10101111;
    mem_n4[509] = 8'b10101111;
    mem_n4[508] = 8'b10101111;
    mem_n4[507] = 8'b10101111;
    mem_n4[506] = 8'b10101111;
    mem_n4[505] = 8'b10101111;
    mem_n4[504] = 8'b10101111;
    mem_n4[503] = 8'b10101111;
    mem_n4[502] = 8'b10101111;
    mem_n4[501] = 8'b10101111;
    mem_n4[500] = 8'b10101111;
    mem_n4[499] = 8'b10101111;
    mem_n4[498] = 8'b10101111;
    mem_n4[497] = 8'b10101111;
    mem_n4[496] = 8'b10101111;
    mem_n4[495] = 8'b10101111;
    mem_n4[494] = 8'b10101111;
    mem_n4[493] = 8'b10101111;
    mem_n4[492] = 8'b10101111;
    mem_n4[491] = 8'b10101111;
    mem_n4[490] = 8'b10101111;
    mem_n4[489] = 8'b10101111;
    mem_n4[488] = 8'b10101111;
    mem_n4[487] = 8'b10101111;
    mem_n4[486] = 8'b10101111;
    mem_n4[485] = 8'b10101111;
    mem_n4[484] = 8'b10101111;
    mem_n4[483] = 8'b10101111;
    mem_n4[482] = 8'b10101111;
    mem_n4[481] = 8'b10101111;
    mem_n4[480] = 8'b10101111;
    mem_n4[479] = 8'b10101111;
    mem_n4[478] = 8'b10101111;
    mem_n4[477] = 8'b10101111;
    mem_n4[476] = 8'b10101111;
    mem_n4[475] = 8'b10101111;
    mem_n4[474] = 8'b10101111;
    mem_n4[473] = 8'b10101111;
    mem_n4[472] = 8'b10101111;
    mem_n4[471] = 8'b10101111;
    mem_n4[470] = 8'b10101111;
    mem_n4[469] = 8'b10101111;
    mem_n4[468] = 8'b10101111;
    mem_n4[467] = 8'b10101111;
    mem_n4[466] = 8'b10101111;
    mem_n4[465] = 8'b10101111;
    mem_n4[464] = 8'b10101111;
    mem_n4[463] = 8'b10101111;
    mem_n4[462] = 8'b10101111;
    mem_n4[461] = 8'b10101111;
    mem_n4[460] = 8'b10101111;
    mem_n4[459] = 8'b10101111;
    mem_n4[458] = 8'b10101111;
    mem_n4[457] = 8'b10101111;
    mem_n4[456] = 8'b10101111;
    mem_n4[455] = 8'b10101111;
    mem_n4[454] = 8'b10101111;
    mem_n4[453] = 8'b10101111;
    mem_n4[452] = 8'b10101111;
    mem_n4[451] = 8'b10101111;
    mem_n4[450] = 8'b10101111;
    mem_n4[449] = 8'b10101111;
    mem_n4[448] = 8'b10101111;
    mem_n4[447] = 8'b10101111;
    mem_n4[446] = 8'b10101111;
    mem_n4[445] = 8'b10101111;
    mem_n4[444] = 8'b10101111;
    mem_n4[443] = 8'b10101111;
    mem_n4[442] = 8'b10101111;
    mem_n4[441] = 8'b10101111;
    mem_n4[440] = 8'b10101111;
    mem_n4[439] = 8'b10101111;
    mem_n4[438] = 8'b10101111;
    mem_n4[437] = 8'b10101111;
    mem_n4[436] = 8'b10101111;
    mem_n4[435] = 8'b10101111;
    mem_n4[434] = 8'b10101111;
    mem_n4[433] = 8'b10101111;
    mem_n4[432] = 8'b10101111;
    mem_n4[431] = 8'b10101111;
    mem_n4[430] = 8'b10101111;
    mem_n4[429] = 8'b10101111;
    mem_n4[428] = 8'b10101111;
    mem_n4[427] = 8'b10101111;
    mem_n4[426] = 8'b10101111;
    mem_n4[425] = 8'b10101111;
    mem_n4[424] = 8'b10101111;
    mem_n4[423] = 8'b10101111;
    mem_n4[422] = 8'b10101111;
    mem_n4[421] = 8'b10101111;
    mem_n4[420] = 8'b10101111;
    mem_n4[419] = 8'b10101111;
    mem_n4[418] = 8'b10101111;
    mem_n4[417] = 8'b10101111;
    mem_n4[416] = 8'b10101111;
    mem_n4[415] = 8'b10101111;
    mem_n4[414] = 8'b10101111;
    mem_n4[413] = 8'b10101111;
    mem_n4[412] = 8'b10101111;
    mem_n4[411] = 8'b10101111;
    mem_n4[410] = 8'b10101111;
    mem_n4[409] = 8'b10101111;
    mem_n4[408] = 8'b10101111;
    mem_n4[407] = 8'b10101111;
    mem_n4[406] = 8'b10101111;
    mem_n4[405] = 8'b10101111;
    mem_n4[404] = 8'b10101111;
    mem_n4[403] = 8'b10101111;
    mem_n4[402] = 8'b10101111;
    mem_n4[401] = 8'b10101111;
    mem_n4[400] = 8'b10101111;
    mem_n4[399] = 8'b10101111;
    mem_n4[398] = 8'b10101111;
    mem_n4[397] = 8'b10101111;
    mem_n4[396] = 8'b10101111;
    mem_n4[395] = 8'b10101111;
    mem_n4[394] = 8'b10101111;
    mem_n4[393] = 8'b10101111;
    mem_n4[392] = 8'b10101111;
    mem_n4[391] = 8'b10101111;
    mem_n4[390] = 8'b10101111;
    mem_n4[389] = 8'b10101111;
    mem_n4[388] = 8'b10101111;
    mem_n4[387] = 8'b10101111;
    mem_n4[386] = 8'b10101111;
    mem_n4[385] = 8'b10101111;
    mem_n4[384] = 8'b10101111;
    mem_n4[383] = 8'b10101111;
    mem_n4[382] = 8'b10101111;
    mem_n4[381] = 8'b10101111;
    mem_n4[380] = 8'b10101111;
    mem_n4[379] = 8'b10101111;
    mem_n4[378] = 8'b10101111;
    mem_n4[377] = 8'b10101111;
    mem_n4[376] = 8'b10101111;
    mem_n4[375] = 8'b10101111;
    mem_n4[374] = 8'b10101111;
    mem_n4[373] = 8'b10101111;
    mem_n4[372] = 8'b10101111;
    mem_n4[371] = 8'b10101111;
    mem_n4[370] = 8'b10101111;
    mem_n4[369] = 8'b10101111;
    mem_n4[368] = 8'b10101111;
    mem_n4[367] = 8'b10101111;
    mem_n4[366] = 8'b10101111;
    mem_n4[365] = 8'b10101111;
    mem_n4[364] = 8'b10101111;
    mem_n4[363] = 8'b10101111;
    mem_n4[362] = 8'b10101111;
    mem_n4[361] = 8'b10101111;
    mem_n4[360] = 8'b10101111;
    mem_n4[359] = 8'b10101111;
    mem_n4[358] = 8'b10101111;
    mem_n4[357] = 8'b10101111;
    mem_n4[356] = 8'b10101111;
    mem_n4[355] = 8'b10101111;
    mem_n4[354] = 8'b10101111;
    mem_n4[353] = 8'b10101111;
    mem_n4[352] = 8'b10101111;
    mem_n4[351] = 8'b10101111;
    mem_n4[350] = 8'b10101111;
    mem_n4[349] = 8'b10101111;
    mem_n4[348] = 8'b10101111;
    mem_n4[347] = 8'b10101111;
    mem_n4[346] = 8'b10101111;
    mem_n4[345] = 8'b10101111;
    mem_n4[344] = 8'b10101111;
    mem_n4[343] = 8'b10101111;
    mem_n4[342] = 8'b10101111;
    mem_n4[341] = 8'b10101111;
    mem_n4[340] = 8'b10101111;
    mem_n4[339] = 8'b10101111;
    mem_n4[338] = 8'b10101111;
    mem_n4[337] = 8'b10101111;
    mem_n4[336] = 8'b10101111;
    mem_n4[335] = 8'b10101111;
    mem_n4[334] = 8'b10101111;
    mem_n4[333] = 8'b10101111;
    mem_n4[332] = 8'b10101111;
    mem_n4[331] = 8'b10101111;
    mem_n4[330] = 8'b10101111;
    mem_n4[329] = 8'b10101111;
    mem_n4[328] = 8'b10101111;
    mem_n4[327] = 8'b10101111;
    mem_n4[326] = 8'b10101111;
    mem_n4[325] = 8'b10101111;
    mem_n4[324] = 8'b10101111;
    mem_n4[323] = 8'b10101111;
    mem_n4[322] = 8'b10101111;
    mem_n4[321] = 8'b10101111;
    mem_n4[320] = 8'b10101111;
    mem_n4[319] = 8'b10101111;
    mem_n4[318] = 8'b10101111;
    mem_n4[317] = 8'b10101111;
    mem_n4[316] = 8'b10101111;
    mem_n4[315] = 8'b10101111;
    mem_n4[314] = 8'b10101111;
    mem_n4[313] = 8'b10101111;
    mem_n4[312] = 8'b10101111;
    mem_n4[311] = 8'b10101111;
    mem_n4[310] = 8'b10101111;
    mem_n4[309] = 8'b10101111;
    mem_n4[308] = 8'b10101111;
    mem_n4[307] = 8'b10101111;
    mem_n4[306] = 8'b10101111;
    mem_n4[305] = 8'b10101111;
    mem_n4[304] = 8'b10101111;
    mem_n4[303] = 8'b10101111;
    mem_n4[302] = 8'b10101111;
    mem_n4[301] = 8'b10101111;
    mem_n4[300] = 8'b10101111;
    mem_n4[299] = 8'b10101111;
    mem_n4[298] = 8'b10101111;
    mem_n4[297] = 8'b10101111;
    mem_n4[296] = 8'b10101111;
    mem_n4[295] = 8'b10101111;
    mem_n4[294] = 8'b10101111;
    mem_n4[293] = 8'b10101111;
    mem_n4[292] = 8'b10101111;
    mem_n4[291] = 8'b10101111;
    mem_n4[290] = 8'b10101111;
    mem_n4[289] = 8'b10101111;
    mem_n4[288] = 8'b10101111;
    mem_n4[287] = 8'b10101111;
    mem_n4[286] = 8'b10101111;
    mem_n4[285] = 8'b10101111;
    mem_n4[284] = 8'b10101111;
    mem_n4[283] = 8'b10101111;
    mem_n4[282] = 8'b10101111;
    mem_n4[281] = 8'b10101111;
    mem_n4[280] = 8'b10101111;
    mem_n4[279] = 8'b10101111;
    mem_n4[278] = 8'b10101111;
    mem_n4[277] = 8'b10101111;
    mem_n4[276] = 8'b10101111;
    mem_n4[275] = 8'b10101111;
    mem_n4[274] = 8'b10101111;
    mem_n4[273] = 8'b10101111;
    mem_n4[272] = 8'b10101111;
    mem_n4[271] = 8'b10101111;
    mem_n4[270] = 8'b10101111;
    mem_n4[269] = 8'b10101111;
    mem_n4[268] = 8'b10101111;
    mem_n4[267] = 8'b10101111;
    mem_n4[266] = 8'b10101111;
    mem_n4[265] = 8'b10101111;
    mem_n4[264] = 8'b10101111;
    mem_n4[263] = 8'b10101111;
    mem_n4[262] = 8'b10101111;
    mem_n4[261] = 8'b10101111;
    mem_n4[260] = 8'b10101111;
    mem_n4[259] = 8'b10101111;
    mem_n4[258] = 8'b10101111;
    mem_n4[257] = 8'b10101111;
    mem_n4[256] = 8'b10101111;
    mem_n4[255] = 8'b10101111;
    mem_n4[254] = 8'b10101111;
    mem_n4[253] = 8'b10101111;
    mem_n4[252] = 8'b10101111;
    mem_n4[251] = 8'b10101111;
    mem_n4[250] = 8'b10101111;
    mem_n4[249] = 8'b10101111;
    mem_n4[248] = 8'b10101111;
    mem_n4[247] = 8'b10101111;
    mem_n4[246] = 8'b10101111;
    mem_n4[245] = 8'b10101111;
    mem_n4[244] = 8'b10101111;
    mem_n4[243] = 8'b10101111;
    mem_n4[242] = 8'b10101111;
    mem_n4[241] = 8'b10101111;
    mem_n4[240] = 8'b10101111;
    mem_n4[239] = 8'b10101111;
    mem_n4[238] = 8'b10101111;
    mem_n4[237] = 8'b10101111;
    mem_n4[236] = 8'b10101111;
    mem_n4[235] = 8'b10101111;
    mem_n4[234] = 8'b10101111;
    mem_n4[233] = 8'b10101111;
    mem_n4[232] = 8'b10101111;
    mem_n4[231] = 8'b10101111;
    mem_n4[230] = 8'b10101111;
    mem_n4[229] = 8'b10101111;
    mem_n4[228] = 8'b10101111;
    mem_n4[227] = 8'b10101111;
    mem_n4[226] = 8'b10101111;
    mem_n4[225] = 8'b10101111;
    mem_n4[224] = 8'b10101111;
    mem_n4[223] = 8'b10101111;
    mem_n4[222] = 8'b10101111;
    mem_n4[221] = 8'b10101111;
    mem_n4[220] = 8'b10101111;
    mem_n4[219] = 8'b10101111;
    mem_n4[218] = 8'b10101111;
    mem_n4[217] = 8'b10101111;
    mem_n4[216] = 8'b10101111;
    mem_n4[215] = 8'b10101111;
    mem_n4[214] = 8'b10101111;
    mem_n4[213] = 8'b10101111;
    mem_n4[212] = 8'b10101111;
    mem_n4[211] = 8'b10101111;
    mem_n4[210] = 8'b10101111;
    mem_n4[209] = 8'b10101111;
    mem_n4[208] = 8'b10101111;
    mem_n4[207] = 8'b10101111;
    mem_n4[206] = 8'b10101111;
    mem_n4[205] = 8'b10101111;
    mem_n4[204] = 8'b10101111;
    mem_n4[203] = 8'b10101111;
    mem_n4[202] = 8'b10101111;
    mem_n4[201] = 8'b10101111;
    mem_n4[200] = 8'b10101111;
    mem_n4[199] = 8'b10101111;
    mem_n4[198] = 8'b10101111;
    mem_n4[197] = 8'b10101111;
    mem_n4[196] = 8'b10101111;
    mem_n4[195] = 8'b10101111;
    mem_n4[194] = 8'b10101111;
    mem_n4[193] = 8'b10101111;
    mem_n4[192] = 8'b10101111;
    mem_n4[191] = 8'b10101111;
    mem_n4[190] = 8'b10101111;
    mem_n4[189] = 8'b10101111;
    mem_n4[188] = 8'b10101111;
    mem_n4[187] = 8'b10101111;
    mem_n4[186] = 8'b10101111;
    mem_n4[185] = 8'b10101111;
    mem_n4[184] = 8'b10101111;
    mem_n4[183] = 8'b10101111;
    mem_n4[182] = 8'b10101111;
    mem_n4[181] = 8'b10101111;
    mem_n4[180] = 8'b10101111;
    mem_n4[179] = 8'b10101111;
    mem_n4[178] = 8'b10101111;
    mem_n4[177] = 8'b10101111;
    mem_n4[176] = 8'b10101111;
    mem_n4[175] = 8'b10101111;
    mem_n4[174] = 8'b10101111;
    mem_n4[173] = 8'b10101111;
    mem_n4[172] = 8'b10101111;
    mem_n4[171] = 8'b10101111;
    mem_n4[170] = 8'b10101111;
    mem_n4[169] = 8'b10101111;
    mem_n4[168] = 8'b10101111;
    mem_n4[167] = 8'b10101111;
    mem_n4[166] = 8'b10101111;
    mem_n4[165] = 8'b10101111;
    mem_n4[164] = 8'b10101111;
    mem_n4[163] = 8'b10101111;
    mem_n4[162] = 8'b10101111;
    mem_n4[161] = 8'b10101111;
    mem_n4[160] = 8'b10101111;
    mem_n4[159] = 8'b10101111;
    mem_n4[158] = 8'b10101111;
    mem_n4[157] = 8'b10101111;
    mem_n4[156] = 8'b10101111;
    mem_n4[155] = 8'b10101111;
    mem_n4[154] = 8'b10101111;
    mem_n4[153] = 8'b10101111;
    mem_n4[152] = 8'b10101111;
    mem_n4[151] = 8'b10101111;
    mem_n4[150] = 8'b10101111;
    mem_n4[149] = 8'b10101111;
    mem_n4[148] = 8'b10101111;
    mem_n4[147] = 8'b10101111;
    mem_n4[146] = 8'b10101111;
    mem_n4[145] = 8'b10101111;
    mem_n4[144] = 8'b10101111;
    mem_n4[143] = 8'b10101111;
    mem_n4[142] = 8'b10101111;
    mem_n4[141] = 8'b10101111;
    mem_n4[140] = 8'b10101111;
    mem_n4[139] = 8'b10101111;
    mem_n4[138] = 8'b10101111;
    mem_n4[137] = 8'b10101111;
    mem_n4[136] = 8'b10101111;
    mem_n4[135] = 8'b10101111;
    mem_n4[134] = 8'b10101111;
    mem_n4[133] = 8'b10101111;
    mem_n4[132] = 8'b10101111;
    mem_n4[131] = 8'b10101111;
    mem_n4[130] = 8'b10101111;
    mem_n4[129] = 8'b10101111;
    mem_n4[128] = 8'b10101111;
    mem_n4[127] = 8'b10101111;
    mem_n4[126] = 8'b10101111;
    mem_n4[125] = 8'b10101111;
    mem_n4[124] = 8'b10101111;
    mem_n4[123] = 8'b10101111;
    mem_n4[122] = 8'b10101111;
    mem_n4[121] = 8'b10101111;
    mem_n4[120] = 8'b10101111;
    mem_n4[119] = 8'b10101111;
    mem_n4[118] = 8'b10101111;
    mem_n4[117] = 8'b10101111;
    mem_n4[116] = 8'b10101111;
    mem_n4[115] = 8'b10101111;
    mem_n4[114] = 8'b10101111;
    mem_n4[113] = 8'b10101111;
    mem_n4[112] = 8'b10101111;
    mem_n4[111] = 8'b10101111;
    mem_n4[110] = 8'b10101111;
    mem_n4[109] = 8'b10101111;
    mem_n4[108] = 8'b10101111;
    mem_n4[107] = 8'b10101111;
    mem_n4[106] = 8'b10101111;
    mem_n4[105] = 8'b10101111;
    mem_n4[104] = 8'b10101111;
    mem_n4[103] = 8'b10101111;
    mem_n4[102] = 8'b10101111;
    mem_n4[101] = 8'b10101111;
    mem_n4[100] = 8'b10101111;
    mem_n4[99] = 8'b10101111;
    mem_n4[98] = 8'b10101111;
    mem_n4[97] = 8'b10101111;
    mem_n4[96] = 8'b10101111;
    mem_n4[95] = 8'b10101111;
    mem_n4[94] = 8'b10101111;
    mem_n4[93] = 8'b10101111;
    mem_n4[92] = 8'b10101111;
    mem_n4[91] = 8'b10101111;
    mem_n4[90] = 8'b10101111;
    mem_n4[89] = 8'b10101111;
    mem_n4[88] = 8'b10101111;
    mem_n4[87] = 8'b10101111;
    mem_n4[86] = 8'b10101111;
    mem_n4[85] = 8'b10101111;
    mem_n4[84] = 8'b10101111;
    mem_n4[83] = 8'b10101111;
    mem_n4[82] = 8'b10101111;
    mem_n4[81] = 8'b10101111;
    mem_n4[80] = 8'b10101111;
    mem_n4[79] = 8'b10101111;
    mem_n4[78] = 8'b10101111;
    mem_n4[77] = 8'b10101111;
    mem_n4[76] = 8'b10101111;
    mem_n4[75] = 8'b10101111;
    mem_n4[74] = 8'b10101111;
    mem_n4[73] = 8'b10101111;
    mem_n4[72] = 8'b10101111;
    mem_n4[71] = 8'b10101111;
    mem_n4[70] = 8'b10101111;
    mem_n4[69] = 8'b10101111;
    mem_n4[68] = 8'b10101111;
    mem_n4[67] = 8'b10101111;
    mem_n4[66] = 8'b10101111;
    mem_n4[65] = 8'b10101111;
    mem_n4[64] = 8'b10101111;
    mem_n4[63] = 8'b10101111;
    mem_n4[62] = 8'b10101111;
    mem_n4[61] = 8'b10101111;
    mem_n4[60] = 8'b10101111;
    mem_n4[59] = 8'b10101111;
    mem_n4[58] = 8'b10101111;
    mem_n4[57] = 8'b10101111;
    mem_n4[56] = 8'b10101111;
    mem_n4[55] = 8'b10101111;
    mem_n4[54] = 8'b10101111;
    mem_n4[53] = 8'b10101111;
    mem_n4[52] = 8'b10101111;
    mem_n4[51] = 8'b10101111;
    mem_n4[50] = 8'b10101111;
    mem_n4[49] = 8'b10101111;
    mem_n4[48] = 8'b10101111;
    mem_n4[47] = 8'b10101111;
    mem_n4[46] = 8'b10101111;
    mem_n4[45] = 8'b10101111;
    mem_n4[44] = 8'b10101111;
    mem_n4[43] = 8'b10101111;
    mem_n4[42] = 8'b10101111;
    mem_n4[41] = 8'b10101111;
    mem_n4[40] = 8'b10101111;
    mem_n4[39] = 8'b10101111;
    mem_n4[38] = 8'b10101111;
    mem_n4[37] = 8'b10101111;
    mem_n4[36] = 8'b10101111;
    mem_n4[35] = 8'b10101111;
    mem_n4[34] = 8'b10101111;
    mem_n4[33] = 8'b10101111;
    mem_n4[32] = 8'b10101111;
    mem_n4[31] = 8'b10101111;
    mem_n4[30] = 8'b10101111;
    mem_n4[29] = 8'b10101111;
    mem_n4[28] = 8'b10101111;
    mem_n4[27] = 8'b10101111;
    mem_n4[26] = 8'b10101111;
    mem_n4[25] = 8'b10101111;
    mem_n4[24] = 8'b10101111;
    mem_n4[23] = 8'b10101111;
    mem_n4[22] = 8'b10101111;
    mem_n4[21] = 8'b10101111;
    mem_n4[20] = 8'b10101111;
    mem_n4[19] = 8'b10101111;
    mem_n4[18] = 8'b10101111;
    mem_n4[17] = 8'b10101111;
    mem_n4[16] = 8'b10101111;
    mem_n4[15] = 8'b10101111;
    mem_n4[14] = 8'b10101111;
    mem_n4[13] = 8'b10101111;
    mem_n4[12] = 8'b10101111;
    mem_n4[11] = 8'b10101111;
    mem_n4[10] = 8'b10101111;
    mem_n4[9] = 8'b10101111;
    mem_n4[8] = 8'b10101111;
    mem_n4[7] = 8'b10101111;
    mem_n4[6] = 8'b10101111;
    mem_n4[5] = 8'b10101111;
    mem_n4[4] = 8'b10101111;
    mem_n4[3] = 8'b10101111;
    mem_n4[2] = 8'b10101111;
    mem_n4[1] = 8'b10101111;
    mem_n4[0] = 8'b10101111;
    end
  assign n23083_data = mem_n4[addr1_reg];
  assign n23088_data = mem_n4[addr0_reg];
  always @(posedge clk0)
    if (n23039_o)
      mem_n4[addr0_reg] <= n23032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:173:26  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:113:14  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:133:5  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:145:15  */
  assign n23084_o = {n23083_data, n23082_data, n23081_data, n23080_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:159:26  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:173:25  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:142:15  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:139:15  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:136:15  */
  assign n23089_o = {n23088_data, n23087_data, n23086_data, n23085_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:136:15  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:139:15  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:142:15  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:145:15  */
endmodule

module hibi_dma_fsl
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  sel_i,
   input  fsl_req_i_blocking,
   input  fsl_req_i_ctrl,
   input  fsl_req_i_wr,
   input  fsl_req_i_rd,
   input  [31:0] fsl_req_i_data,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  [3:0] dma_status_i,
   output [31:0] fsl_rsp_o_rdata,
   output fsl_rsp_o_valid,
   output fsl_rsp_o_wait_req,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd);
  wire [35:0] n22849_o;
  wire [31:0] n22851_o;
  wire n22852_o;
  wire n22853_o;
  wire [4:0] n22855_o;
  wire [21:0] n22856_o;
  wire n22857_o;
  wire n22858_o;
  wire [22:0] n22859_o;
  wire [63:0] r;
  wire [63:0] rin;
  wire [27:0] n22865_o;
  wire [33:0] n22867_o;
  wire [63:0] n22868_o;
  wire n22869_o;
  wire n22870_o;
  wire n22871_o;
  wire n22872_o;
  wire n22874_o;
  wire n22875_o;
  wire n22876_o;
  wire [4:0] n22877_o;
  wire [4:0] n22878_o;
  wire [4:0] n22879_o;
  wire n22881_o;
  wire [21:0] n22882_o;
  wire n22883_o;
  wire n22884_o;
  wire n22885_o;
  wire n22886_o;
  wire [21:0] n22887_o;
  wire [63:0] n22888_o;
  wire n22889_o;
  wire [22:0] n22890_o;
  wire [22:0] n22891_o;
  wire [22:0] n22892_o;
  wire [22:0] n22893_o;
  wire [22:0] n22894_o;
  wire n22895_o;
  wire n22896_o;
  wire n22897_o;
  wire [4:0] n22898_o;
  wire [63:0] n22899_o;
  wire n22900_o;
  wire [4:0] n22901_o;
  wire n22902_o;
  wire n22903_o;
  wire n22904_o;
  wire n22905_o;
  wire n22906_o;
  wire n22907_o;
  wire n22908_o;
  wire n22909_o;
  wire n22910_o;
  wire n22911_o;
  wire n22912_o;
  wire n22913_o;
  wire n22914_o;
  wire n22915_o;
  wire n22916_o;
  wire [21:0] n22917_o;
  wire [31:0] n22918_o;
  wire [31:0] n22919_o;
  wire [31:0] n22920_o;
  wire [28:0] n22921_o;
  wire [4:0] n22922_o;
  wire n22924_o;
  wire [3:0] n22925_o;
  wire n22927_o;
  wire n22930_o;
  wire n22931_o;
  wire [3:0] n22932_o;
  wire n22934_o;
  wire n22936_o;
  wire n22937_o;
  wire n22939_o;
  wire [1:0] n22940_o;
  wire [1:0] n22941_o;
  wire [1:0] n22942_o;
  wire [33:0] n22943_o;
  wire [3:0] n22945_o;
  wire n22947_o;
  wire [1:0] n22950_o;
  wire [1:0] n22951_o;
  wire [1:0] n22952_o;
  wire [1:0] n22953_o;
  wire [1:0] n22954_o;
  wire [31:0] n22955_o;
  wire [31:0] n22956_o;
  wire [31:0] n22957_o;
  wire [28:0] n22958_o;
  wire [33:0] n22959_o;
  wire [63:0] n22960_o;
  wire n22965_o;
  wire [63:0] n22968_o;
  wire [63:0] n22974_o;
  reg [63:0] n22975_q;
  assign fsl_rsp_o_rdata = n22851_o;
  assign fsl_rsp_o_valid = n22852_o;
  assign fsl_rsp_o_wait_req = n22853_o;
  assign gif_req_o_addr = n22855_o;
  assign gif_req_o_wdata = n22856_o;
  assign gif_req_o_wr = n22857_o;
  assign gif_req_o_rd = n22858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:198:24  */
  assign n22849_o = {fsl_req_i_data, fsl_req_i_rd, fsl_req_i_wr, fsl_req_i_ctrl, fsl_req_i_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:182:29  */
  assign n22851_o = n22959_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:180:29  */
  assign n22852_o = n22959_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:178:29  */
  assign n22853_o = n22959_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:162:24  */
  assign n22855_o = n22958_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:159:24  */
  assign n22856_o = n22958_o[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:166:24  */
  assign n22857_o = n22958_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:139:22  */
  assign n22858_o = n22958_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:138:22  */
  assign n22859_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:39:10  */
  assign r = n22975_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:39:13  */
  assign rin = n22960_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:57:5  */
  assign n22865_o = r[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:53:5  */
  assign n22867_o = r[63:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:51:5  */
  assign n22868_o = {n22867_o, 1'b0, 1'b0, n22865_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:55:34  */
  assign n22869_o = n22868_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:55:28  */
  assign n22870_o = ~n22869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:45:5  */
  assign n22871_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:54:5  */
  assign n22872_o = sel_i ? n22870_o : n22871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:20  */
  assign n22874_o = n22849_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:43  */
  assign n22875_o = n22849_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:29  */
  assign n22876_o = n22874_o & n22875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:60:42  */
  assign n22877_o = n22849_o[8:4];
  assign n22878_o = r[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:58:5  */
  assign n22879_o = n22881_o ? n22877_o : n22878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:58:5  */
  assign n22881_o = sel_i & n22876_o;
  assign n22882_o = r[27:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:20  */
  assign n22883_o = n22849_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:43  */
  assign n22884_o = n22849_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:48  */
  assign n22885_o = ~n22884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:29  */
  assign n22886_o = n22883_o & n22885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:66:42  */
  assign n22887_o = n22849_o[25:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n22888_o = {n22867_o, 1'b0, 1'b0, n22887_o, n22879_o, n22872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:67:30  */
  assign n22889_o = n22888_o[0];
  assign n22890_o = {n22889_o, n22887_o};
  assign n22891_o = {1'b0, n22882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:7  */
  assign n22892_o = n22886_o ? n22890_o : n22891_o;
  assign n22893_o = {1'b0, n22882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:64:5  */
  assign n22894_o = sel_i ? n22892_o : n22893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:20  */
  assign n22895_o = n22849_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:43  */
  assign n22896_o = n22849_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:29  */
  assign n22897_o = n22895_o & n22896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:73:42  */
  assign n22898_o = n22849_o[8:4];
  assign n22899_o = {n22867_o, 1'b0, n22894_o, n22898_o, n22872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:74:30  */
  assign n22900_o = n22899_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n22901_o = n22903_o ? n22898_o : n22879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n22902_o = n22904_o ? n22900_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n22903_o = sel_i & n22897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n22904_o = sel_i & n22897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n22905_o = dma_status_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n22906_o = n22905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n22907_o = dma_status_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n22908_o = n22907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n22909_o = dma_status_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n22910_o = n22909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n22911_o = dma_status_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n22912_o = n22911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:20  */
  assign n22913_o = n22849_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:43  */
  assign n22914_o = n22849_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:48  */
  assign n22915_o = ~n22914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:29  */
  assign n22916_o = n22913_o & n22915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:87:72  */
  assign n22917_o = n22859_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:87:46  */
  assign n22918_o = {10'b0, n22917_o};  //  uext
  assign n22919_o = r[61:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:7  */
  assign n22920_o = n22916_o ? n22918_o : n22919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:12  */
  assign n22921_o = r[29:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:20  */
  assign n22922_o = n22921_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:25  */
  assign n22924_o = n22922_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:64:14  */
  assign n22925_o = {n22912_o, n22910_o, n22908_o, n22906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:91:19  */
  assign n22927_o = n22925_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:91:9  */
  assign n22930_o = n22927_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:22  */
  assign n22931_o = n22849_o[0];
  assign n22932_o = {n22912_o, n22910_o, n22908_o, n22906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:98:21  */
  assign n22934_o = n22932_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n22936_o = r[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:9  */
  assign n22937_o = n22939_o ? 1'b1 : n22936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:9  */
  assign n22939_o = n22931_o & n22934_o;
  assign n22940_o = {n22937_o, n22930_o};
  assign n22941_o = r[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:7  */
  assign n22942_o = n22924_o ? n22940_o : n22941_o;
  assign n22943_o = {n22942_o, n22920_o};
  assign n22945_o = {n22912_o, n22910_o, n22908_o, n22906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:105:15  */
  assign n22947_o = n22945_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:253:14  */
  assign n22950_o = {1'b0, 1'b1};
  assign n22951_o = n22943_o[33:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:252:14  */
  assign n22952_o = r[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:85:5  */
  assign n22953_o = sel_i ? n22951_o : n22952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:105:5  */
  assign n22954_o = n22947_o ? n22950_o : n22953_o;
  assign n22955_o = n22943_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:250:14  */
  assign n22956_o = r[61:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:85:5  */
  assign n22957_o = sel_i ? n22955_o : n22956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:113:20  */
  assign n22958_o = r[29:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:114:20  */
  assign n22959_o = r[63:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:18:12  */
  assign n22960_o = {n22954_o, n22957_o, n22902_o, n22894_o, n22901_o, n22872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:124:18  */
  assign n22965_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:128:9  */
  assign n22968_o = init_i ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:126:5  */
  assign n22974_o = en_i ? n22968_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:126:5  */
  always @(posedge clk_i or posedge n22965_o)
    if (n22965_o)
      n22975_q <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    else
      n22975_q <= n22974_o;
endmodule

module hibi_dma_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [4:0] ext_gif_req_i_addr,
   input  [21:0] ext_gif_req_i_wdata,
   input  ext_gif_req_i_wr,
   input  ext_gif_req_i_rd,
   input  [15:0] gpio_i_xr,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [21:0] ext_gif_rsp_o_rdata,
   output ext_gif_rsp_o_ack,
   output [1:0] gpio_o_c,
   output [15:0] gpio_o_xw,
   output [1:0] gpio_dir_o_c,
   output [15:0] gpio_dir_o_rw,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [3:0] status_o);
  wire [28:0] n22575_o;
  wire [21:0] n22577_o;
  wire n22578_o;
  wire [1:0] n22580_o;
  wire [15:0] n22581_o;
  wire [1:0] n22583_o;
  wire [15:0] n22584_o;
  wire [15:0] n22586_o;
  wire n22587_o;
  wire n22588_o;
  wire [31:0] n22589_o;
  wire n22591_o;
  wire [31:0] n22592_o;
  wire [4:0] n22593_o;
  wire n22594_o;
  wire [1:0] n22595_o;
  wire n22597_o;
  wire [39:0] n22598_o;
  wire n22600_o;
  wire [31:0] n22601_o;
  wire [4:0] n22602_o;
  wire n22603_o;
  wire [1:0] n22604_o;
  wire n22606_o;
  wire [39:0] n22607_o;
  wire [22:0] regifi0_gif_rsp;
  wire [290:0] regifi0_reg2logic;
  wire [28:0] ctrli0_gif_req;
  wire [19:0] logic2reg;
  wire [22:0] muxi0_m0_gif_rsp;
  wire [28:0] muxi0_gif_req;
  wire [15:0] chain_mask;
  wire [3:0] chain_trigger;
  wire [3:0] chain_start;
  wire [3:0] chain_busy;
  wire [3:0] chaini0_start;
  wire [3:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [195:0] dma_cfg;
  wire [3:0] dma_ctrl;
  wire [3:0] dmai0_status;
  wire [21:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr2;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask2;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr3;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio_dir;
  wire [4:0] n22609_o;
  wire [21:0] n22610_o;
  wire n22611_o;
  wire n22612_o;
  wire [22:0] n22613_o;
  wire [3:0] n22615_o;
  wire [15:0] n22616_o;
  wire [290:0] n22617_o;
  wire [5:0] n22619_o;
  wire [3:0] n22620_o;
  wire [3:0] n22621_o;
  wire [5:0] n22622_o;
  wire [1:0] n22623_o;
  wire n22624_o;
  wire [5:0] n22625_o;
  wire [3:0] n22626_o;
  wire n22627_o;
  wire n22628_o;
  wire n22629_o;
  wire n22630_o;
  wire [5:0] n22631_o;
  wire [3:0] n22632_o;
  wire [3:0] n22633_o;
  wire [5:0] n22634_o;
  wire [1:0] n22635_o;
  wire n22636_o;
  wire [5:0] n22637_o;
  wire [3:0] n22638_o;
  wire n22639_o;
  wire n22640_o;
  wire n22641_o;
  wire n22642_o;
  wire [5:0] n22643_o;
  wire [3:0] n22644_o;
  wire [3:0] n22645_o;
  wire [5:0] n22646_o;
  wire [1:0] n22647_o;
  wire n22648_o;
  wire [5:0] n22649_o;
  wire [3:0] n22650_o;
  wire n22651_o;
  wire n22652_o;
  wire n22653_o;
  wire n22654_o;
  wire [5:0] n22655_o;
  wire [3:0] n22656_o;
  wire [3:0] n22657_o;
  wire [5:0] n22658_o;
  wire [1:0] n22659_o;
  wire n22660_o;
  wire [5:0] n22661_o;
  wire [3:0] n22662_o;
  wire n22663_o;
  wire n22664_o;
  wire n22665_o;
  wire n22666_o;
  wire n22667_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n22668_o;
  wire n22669_o;
  wire [3:0] n22670_o;
  wire n22673_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n22674_o;
  wire n22675_o;
  wire [3:0] n22676_o;
  wire n22679_o;
  wire chaini0_n3_trigi0_trigger_o;
  wire chaini0_n3_trigi0_start_o;
  wire n22680_o;
  wire n22681_o;
  wire [3:0] n22682_o;
  wire n22685_o;
  wire chaini0_n4_trigi0_trigger_o;
  wire chaini0_n4_trigi0_start_o;
  wire n22686_o;
  wire n22687_o;
  wire [3:0] n22688_o;
  wire [3:0] dmai0_status_o;
  wire [15:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [49:0] n22692_o;
  wire [31:0] n22694_o;
  wire [38:0] n22695_o;
  wire n22697_o;
  wire n22698_o;
  wire n22700_o;
  wire [31:0] n22701_o;
  wire [4:0] n22702_o;
  wire n22703_o;
  wire n22704_o;
  wire [4:0] ctrli0_gif_req_o_addr;
  wire [21:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [28:0] n22705_o;
  wire [21:0] n22707_o;
  wire n22708_o;
  wire [38:0] n22709_o;
  wire n22711_o;
  wire n22712_o;
  wire n22714_o;
  wire [31:0] n22715_o;
  wire [4:0] n22716_o;
  wire n22717_o;
  wire n22718_o;
  wire [21:0] muxi0_m0_gif_rsp_o_rdata;
  wire muxi0_m0_gif_rsp_o_ack;
  wire [21:0] muxi0_m1_gif_rsp_o_rdata;
  wire muxi0_m1_gif_rsp_o_ack;
  wire [4:0] muxi0_mux_gif_req_o_addr;
  wire [21:0] muxi0_mux_gif_req_o_wdata;
  wire muxi0_mux_gif_req_o_wr;
  wire muxi0_mux_gif_req_o_rd;
  wire [4:0] n22719_o;
  wire [21:0] n22720_o;
  wire n22721_o;
  wire n22722_o;
  wire [22:0] n22723_o;
  wire [4:0] n22725_o;
  wire [21:0] n22726_o;
  wire n22727_o;
  wire n22728_o;
  wire [22:0] n22729_o;
  wire [28:0] n22731_o;
  wire [21:0] n22733_o;
  wire n22734_o;
  wire n22735_o;
  wire n22736_o;
  wire n22737_o;
  wire [17:0] n22738_o;
  wire [15:0] n22739_o;
  wire [15:0] n22740_o;
  wire [17:0] n22741_o;
  wire [15:0] n22742_o;
  wire [15:0] n22743_o;
  wire [18:0] n22744_o;
  wire [16:0] n22745_o;
  wire [9:0] n22746_o;
  wire [18:0] n22747_o;
  wire [16:0] n22748_o;
  wire n22749_o;
  wire [18:0] n22750_o;
  wire [16:0] n22751_o;
  wire n22752_o;
  wire [18:0] n22753_o;
  wire [16:0] n22754_o;
  wire [4:0] n22755_o;
  wire n22756_o;
  wire n22757_o;
  wire n22758_o;
  wire [17:0] n22759_o;
  wire [15:0] n22760_o;
  wire [15:0] n22761_o;
  wire [17:0] n22762_o;
  wire [15:0] n22763_o;
  wire [15:0] n22764_o;
  wire [18:0] n22765_o;
  wire [16:0] n22766_o;
  wire [9:0] n22767_o;
  wire [18:0] n22768_o;
  wire [16:0] n22769_o;
  wire n22770_o;
  wire [18:0] n22771_o;
  wire [16:0] n22772_o;
  wire n22773_o;
  wire [18:0] n22774_o;
  wire [16:0] n22775_o;
  wire [4:0] n22776_o;
  wire n22777_o;
  wire n22778_o;
  wire n22779_o;
  wire [17:0] n22780_o;
  wire [15:0] n22781_o;
  wire [15:0] n22782_o;
  wire [17:0] n22783_o;
  wire [15:0] n22784_o;
  wire [15:0] n22785_o;
  wire [18:0] n22786_o;
  wire [16:0] n22787_o;
  wire [9:0] n22788_o;
  wire [18:0] n22789_o;
  wire [16:0] n22790_o;
  wire n22791_o;
  wire [18:0] n22792_o;
  wire [16:0] n22793_o;
  wire n22794_o;
  wire [18:0] n22795_o;
  wire [16:0] n22796_o;
  wire [4:0] n22797_o;
  wire n22798_o;
  wire n22799_o;
  wire n22800_o;
  wire [17:0] n22801_o;
  wire [15:0] n22802_o;
  wire [15:0] n22803_o;
  wire [17:0] n22804_o;
  wire [15:0] n22805_o;
  wire [15:0] n22806_o;
  wire [18:0] n22807_o;
  wire [16:0] n22808_o;
  wire [9:0] n22809_o;
  wire [18:0] n22810_o;
  wire [16:0] n22811_o;
  wire n22812_o;
  wire [18:0] n22813_o;
  wire [16:0] n22814_o;
  wire n22815_o;
  wire [18:0] n22816_o;
  wire [16:0] n22817_o;
  wire [4:0] n22818_o;
  wire [17:0] n22819_o;
  wire [17:0] n22820_o;
  wire n22822_o;
  wire [2:0] n22824_o;
  wire n22825_o;
  wire n22826_o;
  reg n22831_q;
  wire [2:0] n22833_o;
  wire n22834_o;
  wire n22835_o;
  wire n22836_o;
  wire n22837_o;
  wire n22838_o;
  wire [19:0] n22840_o;
  wire [15:0] n22841_o;
  wire [3:0] n22842_o;
  wire [3:0] n22843_o;
  wire [3:0] n22844_o;
  wire [3:0] n22845_o;
  wire [3:0] n22846_o;
  wire [195:0] n22847_o;
  wire [3:0] n22848_o;
  assign ext_gif_rsp_o_rdata = n22577_o;
  assign ext_gif_rsp_o_ack = n22578_o;
  assign gpio_o_c = n22580_o;
  assign gpio_o_xw = n22581_o;
  assign gpio_dir_o_c = n22583_o;
  assign gpio_dir_o_rw = n22584_o;
  assign mem_req_o_adr = n22586_o;
  assign mem_req_o_we = n22587_o;
  assign mem_req_o_ena = n22588_o;
  assign mem_req_o_dat = n22589_o;
  assign agent_txreq_o_av = n22591_o;
  assign agent_txreq_o_data = n22592_o;
  assign agent_txreq_o_comm = n22593_o;
  assign agent_txreq_o_we = n22594_o;
  assign agent_rxreq_o_re = n22597_o;
  assign agent_msg_txreq_o_av = n22600_o;
  assign agent_msg_txreq_o_data = n22601_o;
  assign agent_msg_txreq_o_comm = n22602_o;
  assign agent_msg_txreq_o_we = n22603_o;
  assign agent_msg_rxreq_o_re = n22606_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:31  */
  assign n22575_o = {ext_gif_req_i_rd, ext_gif_req_i_wr, ext_gif_req_i_wdata, ext_gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:338:14  */
  assign n22577_o = n22729_o[21:0];
  assign n22578_o = n22729_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:18  */
  assign n22580_o = n22819_o[1:0];
  assign n22581_o = n22819_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:62:3  */
  assign n22583_o = n22820_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:63:14  */
  assign n22584_o = n22820_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:369:14  */
  assign n22586_o = n22692_o[15:0];
  assign n22587_o = n22692_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n22588_o = n22692_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n22589_o = n22692_o[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n22591_o = n22695_o[0];
  assign n22592_o = n22695_o[32:1];
  assign n22593_o = n22695_o[37:33];
  assign n22594_o = n22695_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:370:14  */
  assign n22595_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:369:14  */
  assign n22597_o = dmai0_agent_rxreq_o_re;
  assign n22598_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n22600_o = n22709_o[0];
  assign n22601_o = n22709_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n22602_o = n22709_o[37:33];
  assign n22603_o = n22709_o[38];
  assign n22604_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n22606_o = ctrli0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:293:14  */
  assign n22607_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:65:10  */
  assign regifi0_gif_rsp = n22613_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:66:10  */
  assign regifi0_reg2logic = n22617_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:68:10  */
  assign ctrli0_gif_req = n22705_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:69:10  */
  assign logic2reg = n22840_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:71:10  */
  assign muxi0_m0_gif_rsp = n22723_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:72:10  */
  assign muxi0_gif_req = n22731_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:75:10  */
  assign chain_mask = n22841_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:76:10  */
  assign chain_trigger = n22842_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:77:10  */
  assign chain_start = n22843_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:78:10  */
  assign chain_busy = n22844_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:79:10  */
  assign chaini0_start = n22845_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:80:10  */
  assign chaini0_trigger = n22846_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:82:10  */
  assign dma_en = n22831_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:83:10  */
  assign dma_init = n22838_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:84:10  */
  assign dma_cfg = n22847_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:85:10  */
  assign dma_ctrl = n22848_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:87:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:93:3  */
  hibi_dma_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n22609_o),
    .gif_req_i_wdata(n22610_o),
    .gif_req_i_wr(n22611_o),
    .gif_req_i_rd(n22612_o),
    .logic2reg_i_hibi_dma_status(n22615_o),
    .logic2reg_i_hibi_dma_gpio(n22616_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_cfg2(regifi0_reg2logic_o_hibi_dma_cfg2),
    .reg2logic_o_hibi_dma_mem_addr2(regifi0_reg2logic_o_hibi_dma_mem_addr2),
    .reg2logic_o_hibi_dma_hibi_addr2(regifi0_reg2logic_o_hibi_dma_hibi_addr2),
    .reg2logic_o_hibi_dma_trigger_mask2(regifi0_reg2logic_o_hibi_dma_trigger_mask2),
    .reg2logic_o_hibi_dma_cfg3(regifi0_reg2logic_o_hibi_dma_cfg3),
    .reg2logic_o_hibi_dma_mem_addr3(regifi0_reg2logic_o_hibi_dma_mem_addr3),
    .reg2logic_o_hibi_dma_hibi_addr3(regifi0_reg2logic_o_hibi_dma_hibi_addr3),
    .reg2logic_o_hibi_dma_trigger_mask3(regifi0_reg2logic_o_hibi_dma_trigger_mask3),
    .reg2logic_o_hibi_dma_gpio(regifi0_reg2logic_o_hibi_dma_gpio),
    .reg2logic_o_hibi_dma_gpio_dir(regifi0_reg2logic_o_hibi_dma_gpio_dir));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:324:14  */
  assign n22609_o = muxi0_gif_req[4:0];
  assign n22610_o = muxi0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:32:12  */
  assign n22611_o = muxi0_gif_req[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:32:12  */
  assign n22612_o = muxi0_gif_req[28];
  assign n22613_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  assign n22615_o = logic2reg[3:0];
  assign n22616_o = logic2reg[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:325:14  */
  assign n22617_o = {regifi0_reg2logic_o_hibi_dma_gpio_dir, regifi0_reg2logic_o_hibi_dma_gpio, regifi0_reg2logic_o_hibi_dma_trigger_mask3, regifi0_reg2logic_o_hibi_dma_hibi_addr3, regifi0_reg2logic_o_hibi_dma_mem_addr3, regifi0_reg2logic_o_hibi_dma_cfg3, regifi0_reg2logic_o_hibi_dma_trigger_mask2, regifi0_reg2logic_o_hibi_dma_hibi_addr2, regifi0_reg2logic_o_hibi_dma_mem_addr2, regifi0_reg2logic_o_hibi_dma_cfg2, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:43  */
  assign n22619_o = regifi0_reg2logic[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:66  */
  assign n22620_o = n22619_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:69  */
  assign n22621_o = n22620_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:43  */
  assign n22622_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:60  */
  assign n22623_o = n22622_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:62  */
  assign n22624_o = n22623_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:87  */
  assign n22625_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:104  */
  assign n22626_o = n22625_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:107  */
  assign n22627_o = n22626_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:65  */
  assign n22628_o = n22624_o & n22627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:108:37  */
  assign n22629_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:108:41  */
  assign n22630_o = n22629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:43  */
  assign n22631_o = regifi0_reg2logic[132:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:66  */
  assign n22632_o = n22631_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:69  */
  assign n22633_o = n22632_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:43  */
  assign n22634_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:60  */
  assign n22635_o = n22634_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:62  */
  assign n22636_o = n22635_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:87  */
  assign n22637_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:104  */
  assign n22638_o = n22637_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:107  */
  assign n22639_o = n22638_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:65  */
  assign n22640_o = n22636_o & n22639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:112:37  */
  assign n22641_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:112:41  */
  assign n22642_o = n22641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:43  */
  assign n22643_o = regifi0_reg2logic[193:188];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:66  */
  assign n22644_o = n22643_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:69  */
  assign n22645_o = n22644_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:43  */
  assign n22646_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:60  */
  assign n22647_o = n22646_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:62  */
  assign n22648_o = n22647_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:87  */
  assign n22649_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:104  */
  assign n22650_o = n22649_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:107  */
  assign n22651_o = n22650_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:65  */
  assign n22652_o = n22648_o & n22651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:116:37  */
  assign n22653_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:116:41  */
  assign n22654_o = n22653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:43  */
  assign n22655_o = regifi0_reg2logic[254:249];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:66  */
  assign n22656_o = n22655_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:69  */
  assign n22657_o = n22656_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:43  */
  assign n22658_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:60  */
  assign n22659_o = n22658_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:62  */
  assign n22660_o = n22659_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:87  */
  assign n22661_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:104  */
  assign n22662_o = n22661_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:107  */
  assign n22663_o = n22662_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:65  */
  assign n22664_o = n22660_o & n22663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:120:37  */
  assign n22665_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:120:41  */
  assign n22666_o = n22665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n22667_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n22668_o),
    .busy_i(n22669_o),
    .trigger_i(chain_trigger),
    .mask_i(n22670_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n22668_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n22669_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n22670_o = chain_mask[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n22673_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n22674_o),
    .busy_i(n22675_o),
    .trigger_i(chain_trigger),
    .mask_i(n22676_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n22674_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n22675_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n22676_o = chain_mask[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n22679_o = chaini0_trigger[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n3_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n22680_o),
    .busy_i(n22681_o),
    .trigger_i(chain_trigger),
    .mask_i(n22682_o),
    .trigger_o(chaini0_n3_trigi0_trigger_o),
    .start_o(chaini0_n3_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n22680_o = chain_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n22681_o = chain_busy[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n22682_o = chain_mask[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n22685_o = chaini0_trigger[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n4_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n22686_o),
    .busy_i(n22687_o),
    .trigger_i(chain_trigger),
    .mask_i(n22688_o),
    .trigger_o(chaini0_n4_trigi0_trigger_o),
    .start_o(chaini0_n4_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n22686_o = chain_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n22687_o = chain_busy[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n22688_o = chain_mask[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:148:3  */
  hibi_dma_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n22694_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n22697_o),
    .agent_txrsp_i_almost_full(n22698_o),
    .agent_rxrsp_i_av(n22700_o),
    .agent_rxrsp_i_data(n22701_o),
    .agent_rxrsp_i_comm(n22702_o),
    .agent_rxrsp_i_empty(n22703_o),
    .agent_rxrsp_i_almost_empty(n22704_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:168:14  */
  assign n22692_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:167:14  */
  assign n22694_o = mem_rsp_i_dat[31:0];
  assign n22695_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n22697_o = n22595_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:164:14  */
  assign n22698_o = n22595_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:162:14  */
  assign n22700_o = n22598_o[0];
  assign n22701_o = n22598_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:161:14  */
  assign n22702_o = n22598_o[37:33];
  assign n22703_o = n22598_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:160:14  */
  assign n22704_o = n22598_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:172:3  */
  hibi_dma_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n22707_o),
    .gif_rsp_i_ack(n22708_o),
    .agent_msg_txrsp_i_full(n22711_o),
    .agent_msg_txrsp_i_almost_full(n22712_o),
    .agent_msg_rxrsp_i_av(n22714_o),
    .agent_msg_rxrsp_i_data(n22715_o),
    .agent_msg_rxrsp_i_comm(n22716_o),
    .agent_msg_rxrsp_i_empty(n22717_o),
    .agent_msg_rxrsp_i_almost_empty(n22718_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:158:14  */
  assign n22705_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:157:14  */
  assign n22707_o = muxi0_m0_gif_rsp[21:0];
  assign n22708_o = muxi0_m0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:156:14  */
  assign n22709_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:154:14  */
  assign n22711_o = n22604_o[0];
  assign n22712_o = n22604_o[1];
  assign n22714_o = n22607_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:152:14  */
  assign n22715_o = n22607_o[32:1];
  assign n22716_o = n22607_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:151:14  */
  assign n22717_o = n22607_o[38];
  assign n22718_o = n22607_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:189:3  */
  hibi_dma_gif_mux muxi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .m0_gif_req_i_addr(n22719_o),
    .m0_gif_req_i_wdata(n22720_o),
    .m0_gif_req_i_wr(n22721_o),
    .m0_gif_req_i_rd(n22722_o),
    .m1_gif_req_i_addr(n22725_o),
    .m1_gif_req_i_wdata(n22726_o),
    .m1_gif_req_i_wr(n22727_o),
    .m1_gif_req_i_rd(n22728_o),
    .mux_gif_rsp_i_rdata(n22733_o),
    .mux_gif_rsp_i_ack(n22734_o),
    .m0_gif_rsp_o_rdata(muxi0_m0_gif_rsp_o_rdata),
    .m0_gif_rsp_o_ack(muxi0_m0_gif_rsp_o_ack),
    .m1_gif_rsp_o_rdata(muxi0_m1_gif_rsp_o_rdata),
    .m1_gif_rsp_o_ack(muxi0_m1_gif_rsp_o_ack),
    .mux_gif_req_o_addr(muxi0_mux_gif_req_o_addr),
    .mux_gif_req_o_wdata(muxi0_mux_gif_req_o_wdata),
    .mux_gif_req_o_wr(muxi0_mux_gif_req_o_wr),
    .mux_gif_req_o_rd(muxi0_mux_gif_req_o_rd));
  assign n22719_o = ctrli0_gif_req[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:148:14  */
  assign n22720_o = ctrli0_gif_req[26:5];
  assign n22721_o = ctrli0_gif_req[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:147:14  */
  assign n22722_o = ctrli0_gif_req[28];
  assign n22723_o = {muxi0_m0_gif_rsp_o_ack, muxi0_m0_gif_rsp_o_rdata};
  assign n22725_o = n22575_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:145:14  */
  assign n22726_o = n22575_o[26:5];
  assign n22727_o = n22575_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:144:14  */
  assign n22728_o = n22575_o[28];
  assign n22729_o = {muxi0_m1_gif_rsp_o_ack, muxi0_m1_gif_rsp_o_rdata};
  assign n22731_o = {muxi0_mux_gif_req_o_rd, muxi0_mux_gif_req_o_wr, muxi0_mux_gif_req_o_wdata, muxi0_mux_gif_req_o_addr};
  assign n22733_o = regifi0_gif_rsp[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:140:14  */
  assign n22734_o = regifi0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:206:53  */
  assign n22735_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:206:57  */
  assign n22736_o = n22735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:207:54  */
  assign n22737_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:59  */
  assign n22738_o = regifi0_reg2logic[65:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:79  */
  assign n22739_o = n22738_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:82  */
  assign n22740_o = n22739_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:59  */
  assign n22741_o = regifi0_reg2logic[47:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:78  */
  assign n22742_o = n22741_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:81  */
  assign n22743_o = n22742_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:59  */
  assign n22744_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:73  */
  assign n22745_o = n22744_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:76  */
  assign n22746_o = n22745_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:59  */
  assign n22747_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:73  */
  assign n22748_o = n22747_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:76  */
  assign n22749_o = n22748_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:59  */
  assign n22750_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:73  */
  assign n22751_o = n22750_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:76  */
  assign n22752_o = n22751_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:59  */
  assign n22753_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:73  */
  assign n22754_o = n22753_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:76  */
  assign n22755_o = n22754_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:215:53  */
  assign n22756_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:215:57  */
  assign n22757_o = n22756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:216:54  */
  assign n22758_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:59  */
  assign n22759_o = regifi0_reg2logic[126:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:79  */
  assign n22760_o = n22759_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:82  */
  assign n22761_o = n22760_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:59  */
  assign n22762_o = regifi0_reg2logic[108:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:78  */
  assign n22763_o = n22762_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:81  */
  assign n22764_o = n22763_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:59  */
  assign n22765_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:73  */
  assign n22766_o = n22765_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:76  */
  assign n22767_o = n22766_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:59  */
  assign n22768_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:73  */
  assign n22769_o = n22768_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:76  */
  assign n22770_o = n22769_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:59  */
  assign n22771_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:73  */
  assign n22772_o = n22771_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:76  */
  assign n22773_o = n22772_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:59  */
  assign n22774_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:73  */
  assign n22775_o = n22774_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:76  */
  assign n22776_o = n22775_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:224:53  */
  assign n22777_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:224:57  */
  assign n22778_o = n22777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:225:54  */
  assign n22779_o = chaini0_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:59  */
  assign n22780_o = regifi0_reg2logic[187:170];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:79  */
  assign n22781_o = n22780_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:82  */
  assign n22782_o = n22781_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:59  */
  assign n22783_o = regifi0_reg2logic[169:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:78  */
  assign n22784_o = n22783_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:81  */
  assign n22785_o = n22784_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:59  */
  assign n22786_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:73  */
  assign n22787_o = n22786_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:76  */
  assign n22788_o = n22787_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:59  */
  assign n22789_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:73  */
  assign n22790_o = n22789_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:76  */
  assign n22791_o = n22790_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:59  */
  assign n22792_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:73  */
  assign n22793_o = n22792_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:76  */
  assign n22794_o = n22793_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:59  */
  assign n22795_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:73  */
  assign n22796_o = n22795_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:76  */
  assign n22797_o = n22796_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:233:53  */
  assign n22798_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:233:57  */
  assign n22799_o = n22798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:234:54  */
  assign n22800_o = chaini0_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:59  */
  assign n22801_o = regifi0_reg2logic[248:231];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:79  */
  assign n22802_o = n22801_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:82  */
  assign n22803_o = n22802_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:59  */
  assign n22804_o = regifi0_reg2logic[230:213];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:78  */
  assign n22805_o = n22804_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:81  */
  assign n22806_o = n22805_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:59  */
  assign n22807_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:73  */
  assign n22808_o = n22807_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:76  */
  assign n22809_o = n22808_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:59  */
  assign n22810_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:73  */
  assign n22811_o = n22810_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:76  */
  assign n22812_o = n22811_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:59  */
  assign n22813_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:73  */
  assign n22814_o = n22813_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:76  */
  assign n22815_o = n22814_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:59  */
  assign n22816_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:73  */
  assign n22817_o = n22816_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:76  */
  assign n22818_o = n22817_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:242:48  */
  assign n22819_o = regifi0_reg2logic[272:255];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:243:48  */
  assign n22820_o = regifi0_reg2logic[290:273];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:251:18  */
  assign n22822_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:35  */
  assign n22824_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:49  */
  assign n22825_o = n22824_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:52  */
  assign n22826_o = n22825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:253:5  */
  always @(posedge clk_i or posedge n22822_o)
    if (n22822_o)
      n22831_q <= 1'b0;
    else
      n22831_q <= n22826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:59  */
  assign n22833_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:73  */
  assign n22834_o = n22833_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:76  */
  assign n22835_o = n22834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:79  */
  assign n22836_o = ~n22835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:37  */
  assign n22837_o = dma_en & n22836_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:19  */
  assign n22838_o = n22837_o ? 1'b1 : 1'b0;
  assign n22840_o = {gpio_i_xr, n22799_o, n22778_o, n22757_o, n22736_o};
  assign n22841_o = {n22621_o, n22633_o, n22645_o, n22657_o};
  assign n22842_o = {n22685_o, n22679_o, n22673_o, n22667_o};
  assign n22843_o = {n22664_o, n22652_o, n22640_o, n22628_o};
  assign n22844_o = {n22666_o, n22654_o, n22642_o, n22630_o};
  assign n22845_o = {chaini0_n4_trigi0_start_o, chaini0_n3_trigi0_start_o, chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n22846_o = {chaini0_n4_trigi0_trigger_o, chaini0_n3_trigi0_trigger_o, chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:65:14  */
  assign n22847_o = {n22755_o, n22752_o, n22749_o, n22746_o, n22743_o, n22740_o, n22776_o, n22773_o, n22770_o, n22767_o, n22764_o, n22761_o, n22797_o, n22794_o, n22791_o, n22788_o, n22785_o, n22782_o, n22818_o, n22815_o, n22812_o, n22809_o, n22806_o, n22803_o};
  assign n22848_o = {n22737_o, n22758_o, n22779_o, n22800_o};
endmodule

module lsu
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  wait_n_i,
   input  [53:0] core_dmem_i_scu,
   input  [83:0] core_dmem_i_simd,
   input  [31:0] lsu_dmem_i_dat,
   output [31:0] core_dmem_o_scu,
   output [63:0] core_dmem_o_simd,
   output [31:0] lsu_dmem_o_dat,
   output [15:0] lsu_dmem_o_adr,
   output [3:0] lsu_dmem_o_sel,
   output lsu_dmem_o_we,
   output lsu_dmem_o_ena,
   output wait_n_o);
  wire [137:0] n22177_o;
  wire [31:0] n22179_o;
  wire [63:0] n22180_o;
  wire [31:0] n22182_o;
  wire [15:0] n22183_o;
  wire [3:0] n22184_o;
  wire n22185_o;
  wire n22186_o;
  wire [187:0] r;
  wire [187:0] rin;
  wire [53:0] n22188_o;
  wire [31:0] n22189_o;
  wire [63:0] n22190_o;
  wire n22191_o;
  wire n22192_o;
  wire n22195_o;
  wire n22196_o;
  wire [53:0] n22197_o;
  wire n22198_o;
  wire [53:0] n22199_o;
  wire [15:0] n22200_o;
  wire [53:0] n22201_o;
  wire [31:0] n22202_o;
  wire [53:0] n22203_o;
  wire n22204_o;
  wire [53:0] n22205_o;
  wire [3:0] n22206_o;
  wire [53:0] n22207_o;
  wire n22208_o;
  wire [53:0] n22209_o;
  wire n22210_o;
  wire [1:0] n22211_o;
  wire [53:0] n22212_o;
  wire n22213_o;
  wire [2:0] n22214_o;
  wire [53:0] n22215_o;
  wire n22216_o;
  wire [3:0] n22217_o;
  wire [3:0] n22218_o;
  wire [83:0] n22219_o;
  wire n22220_o;
  wire n22221_o;
  wire n22222_o;
  wire n22223_o;
  wire n22224_o;
  wire [83:0] n22225_o;
  wire [15:0] n22226_o;
  wire [83:0] n22227_o;
  wire n22228_o;
  wire [83:0] n22229_o;
  wire n22230_o;
  wire [83:0] n22231_o;
  wire n22232_o;
  wire [83:0] n22233_o;
  wire n22234_o;
  wire [83:0] n22235_o;
  wire n22236_o;
  wire [3:0] n22237_o;
  wire [83:0] n22238_o;
  wire [1:0] n22239_o;
  wire n22240_o;
  wire [31:0] n22241_o;
  wire [31:0] n22242_o;
  wire [31:0] n22243_o;
  wire [83:0] n22244_o;
  wire n22245_o;
  wire n22246_o;
  wire n22247_o;
  wire n22248_o;
  wire n22249_o;
  wire [83:0] n22250_o;
  wire [1:0] n22251_o;
  wire [83:0] n22254_o;
  wire [15:0] n22255_o;
  wire [31:0] n22256_o;
  wire [83:0] n22257_o;
  wire n22258_o;
  wire [83:0] n22259_o;
  wire n22260_o;
  wire [83:0] n22261_o;
  wire n22262_o;
  wire [83:0] n22263_o;
  wire n22264_o;
  wire [83:0] n22265_o;
  wire n22266_o;
  wire [3:0] n22267_o;
  wire [83:0] n22268_o;
  wire [63:0] n22269_o;
  wire [52:0] n22270_o;
  wire [66:0] n22271_o;
  wire [52:0] n22272_o;
  wire [52:0] n22273_o;
  wire n22274_o;
  wire n22275_o;
  wire [66:0] n22276_o;
  wire [66:0] n22277_o;
  wire [52:0] n22278_o;
  wire [52:0] n22279_o;
  wire n22280_o;
  wire n22281_o;
  wire [64:0] n22282_o;
  wire [64:0] n22283_o;
  wire [64:0] n22284_o;
  wire [1:0] n22285_o;
  wire [1:0] n22286_o;
  wire [66:0] n22287_o;
  wire [52:0] n22288_o;
  wire [52:0] n22289_o;
  wire n22290_o;
  wire n22291_o;
  wire [66:0] n22292_o;
  wire [66:0] n22293_o;
  wire [52:0] n22294_o;
  wire [52:0] n22295_o;
  wire n22296_o;
  wire n22297_o;
  wire [66:0] n22298_o;
  wire [66:0] n22299_o;
  wire [1:0] n22301_o;
  wire n22303_o;
  wire [63:0] n22304_o;
  wire n22305_o;
  wire n22306_o;
  wire [31:0] n22309_o;
  wire [53:0] n22311_o;
  wire [15:0] n22312_o;
  wire [15:0] n22314_o;
  wire n22315_o;
  wire n22317_o;
  wire n22318_o;
  wire n22320_o;
  wire [31:0] n22321_o;
  wire [31:0] n22322_o;
  wire [31:0] n22323_o;
  wire [31:0] n22324_o;
  wire [31:0] n22325_o;
  wire [31:0] n22326_o;
  wire [31:0] n22327_o;
  wire [31:0] n22328_o;
  wire [31:0] n22329_o;
  wire [4:0] n22330_o;
  wire [4:0] n22331_o;
  wire [4:0] n22332_o;
  wire [4:0] n22333_o;
  wire [4:0] n22334_o;
  wire [4:0] n22335_o;
  wire [4:0] n22336_o;
  wire [4:0] n22337_o;
  wire [4:0] n22338_o;
  wire [187:0] n22339_o;
  wire n22340_o;
  wire [4:0] n22344_o;
  wire [4:0] n22345_o;
  wire [4:0] n22346_o;
  wire [4:0] n22347_o;
  wire [4:0] n22348_o;
  wire [4:0] n22349_o;
  wire [4:0] n22350_o;
  wire [4:0] n22351_o;
  wire [4:0] n22352_o;
  wire [187:0] n22353_o;
  wire n22354_o;
  wire n22356_o;
  wire n22358_o;
  wire n22359_o;
  wire n22361_o;
  wire [53:0] n22364_o;
  wire n22365_o;
  wire [53:0] n22366_o;
  wire [15:0] n22367_o;
  wire [53:0] n22368_o;
  wire [31:0] n22369_o;
  wire [53:0] n22370_o;
  wire n22371_o;
  wire [53:0] n22372_o;
  wire [3:0] n22373_o;
  wire [53:0] n22374_o;
  wire n22375_o;
  wire [53:0] n22376_o;
  wire n22377_o;
  wire [1:0] n22378_o;
  wire [53:0] n22379_o;
  wire n22380_o;
  wire [2:0] n22381_o;
  wire [53:0] n22382_o;
  wire n22383_o;
  wire [3:0] n22384_o;
  wire [3:0] n22385_o;
  wire [83:0] n22386_o;
  wire n22387_o;
  wire n22388_o;
  wire n22389_o;
  wire n22390_o;
  wire n22391_o;
  wire [83:0] n22392_o;
  wire [15:0] n22393_o;
  wire [83:0] n22394_o;
  wire n22395_o;
  wire [83:0] n22396_o;
  wire n22397_o;
  wire [83:0] n22398_o;
  wire n22399_o;
  wire [83:0] n22400_o;
  wire n22401_o;
  wire [83:0] n22402_o;
  wire n22403_o;
  wire [3:0] n22404_o;
  wire [83:0] n22405_o;
  wire [1:0] n22406_o;
  wire n22407_o;
  wire [31:0] n22408_o;
  wire [31:0] n22409_o;
  wire [31:0] n22410_o;
  wire [83:0] n22411_o;
  wire n22412_o;
  wire n22413_o;
  wire n22414_o;
  wire n22415_o;
  wire n22416_o;
  wire [83:0] n22417_o;
  wire [1:0] n22418_o;
  wire [83:0] n22421_o;
  wire [15:0] n22422_o;
  wire [31:0] n22423_o;
  wire [83:0] n22424_o;
  wire n22425_o;
  wire [83:0] n22426_o;
  wire n22427_o;
  wire [83:0] n22428_o;
  wire n22429_o;
  wire [83:0] n22430_o;
  wire n22431_o;
  wire [83:0] n22432_o;
  wire n22433_o;
  wire [3:0] n22434_o;
  wire [83:0] n22435_o;
  wire [63:0] n22436_o;
  wire [52:0] n22437_o;
  wire [66:0] n22438_o;
  wire [4:0] n22439_o;
  wire [4:0] n22440_o;
  wire [4:0] n22441_o;
  wire [4:0] n22442_o;
  wire [4:0] n22443_o;
  wire [4:0] n22444_o;
  wire [4:0] n22445_o;
  wire [4:0] n22446_o;
  wire [4:0] n22447_o;
  wire [52:0] n22448_o;
  wire [52:0] n22449_o;
  wire n22450_o;
  wire [63:0] n22451_o;
  wire [63:0] n22452_o;
  wire [63:0] n22453_o;
  wire [63:0] n22454_o;
  wire [63:0] n22455_o;
  wire [1:0] n22456_o;
  wire [1:0] n22457_o;
  wire [1:0] n22458_o;
  wire [1:0] n22459_o;
  wire [1:0] n22460_o;
  wire [66:0] n22461_o;
  wire [66:0] n22462_o;
  wire [52:0] n22463_o;
  wire [52:0] n22464_o;
  wire n22465_o;
  wire [64:0] n22466_o;
  wire [63:0] n22467_o;
  wire [63:0] n22468_o;
  wire [63:0] n22469_o;
  wire [63:0] n22470_o;
  wire [63:0] n22471_o;
  wire [64:0] n22472_o;
  wire [64:0] n22473_o;
  wire [1:0] n22474_o;
  wire [1:0] n22475_o;
  wire [66:0] n22476_o;
  wire [52:0] n22477_o;
  wire [52:0] n22478_o;
  wire n22479_o;
  wire [63:0] n22480_o;
  wire [63:0] n22481_o;
  wire [63:0] n22482_o;
  wire [63:0] n22483_o;
  wire [63:0] n22484_o;
  wire [1:0] n22485_o;
  wire [1:0] n22486_o;
  wire [1:0] n22487_o;
  wire [1:0] n22488_o;
  wire [1:0] n22489_o;
  wire [66:0] n22490_o;
  wire [66:0] n22491_o;
  wire [53:0] n22492_o;
  wire [4:0] n22493_o;
  wire [4:0] n22494_o;
  wire [4:0] n22495_o;
  wire [4:0] n22496_o;
  wire [4:0] n22497_o;
  wire [4:0] n22498_o;
  wire [4:0] n22499_o;
  wire [4:0] n22500_o;
  wire [4:0] n22501_o;
  wire [53:0] n22502_o;
  wire [53:0] n22503_o;
  wire n22504_o;
  wire [66:0] n22505_o;
  wire [54:0] n22506_o;
  wire [131:0] n22507_o;
  wire [54:0] n22508_o;
  wire [54:0] n22509_o;
  wire [131:0] n22510_o;
  wire [131:0] n22511_o;
  wire [187:0] n22512_o;
  wire n22513_o;
  wire [53:0] n22514_o;
  wire n22515_o;
  wire n22516_o;
  wire [1:0] n22517_o;
  wire n22519_o;
  wire [31:0] n22520_o;
  wire n22521_o;
  wire [31:0] n22522_o;
  wire [31:0] n22523_o;
  wire [31:0] n22524_o;
  wire [31:0] n22525_o;
  wire [31:0] n22526_o;
  wire [31:0] n22527_o;
  wire [31:0] n22528_o;
  wire [31:0] n22529_o;
  wire [31:0] n22530_o;
  wire [31:0] n22531_o;
  wire [63:0] n22532_o;
  wire [31:0] n22533_o;
  wire [31:0] n22534_o;
  wire [31:0] n22535_o;
  wire [31:0] n22536_o;
  wire [31:0] n22537_o;
  wire [31:0] n22538_o;
  wire [31:0] n22539_o;
  wire n22543_o;
  wire n22544_o;
  wire n22545_o;
  wire [66:0] n22546_o;
  wire [66:0] n22547_o;
  wire [66:0] n22548_o;
  wire [187:0] n22549_o;
  wire n22553_o;
  wire [187:0] n22556_o;
  wire [187:0] n22562_o;
  reg [187:0] n22563_q;
  wire [95:0] n22564_o;
  wire n22565_o;
  wire n22566_o;
  wire [31:0] n22567_o;
  wire [31:0] n22568_o;
  wire [31:0] n22569_o;
  wire [31:0] n22570_o;
  wire [63:0] n22571_o;
  wire [31:0] n22572_o;
  wire [31:0] n22573_o;
  wire [31:0] n22574_o;
  assign core_dmem_o_scu = n22179_o;
  assign core_dmem_o_simd = n22180_o;
  assign lsu_dmem_o_dat = n22182_o;
  assign lsu_dmem_o_adr = n22183_o;
  assign lsu_dmem_o_sel = n22184_o;
  assign lsu_dmem_o_we = n22185_o;
  assign lsu_dmem_o_ena = n22186_o;
  assign wait_n_o = n22192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:19:5  */
  assign n22177_o = {core_dmem_i_simd, core_dmem_i_scu};
  assign n22179_o = n22564_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  assign n22180_o = n22564_o[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22182_o = n22188_o[31:0];
  assign n22183_o = n22188_o[47:32];
  assign n22184_o = n22188_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:581:12  */
  assign n22185_o = n22188_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:581:12  */
  assign n22186_o = n22188_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:48:10  */
  assign r = n22563_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:48:13  */
  assign rin = n22549_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:54:31  */
  assign n22188_o = rin[55:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:55:38  */
  assign n22189_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:56:31  */
  assign n22190_o = rin[120:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:57:29  */
  assign n22191_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:57:35  */
  assign n22192_o = n22191_o & wait_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:10  */
  assign n22195_o = r[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:18  */
  assign n22196_o = ~n22195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:22  */
  assign n22197_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:26  */
  assign n22198_o = n22197_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:72:36  */
  assign n22199_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:72:40  */
  assign n22200_o = n22199_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:73:36  */
  assign n22201_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:73:40  */
  assign n22202_o = n22201_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:74:36  */
  assign n22203_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:74:40  */
  assign n22204_o = n22203_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:36  */
  assign n22205_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:40  */
  assign n22206_o = n22205_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:61  */
  assign n22207_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:65  */
  assign n22208_o = n22207_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:82  */
  assign n22209_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:86  */
  assign n22210_o = n22209_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:68  */
  assign n22211_o = {n22208_o, n22210_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:103  */
  assign n22212_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:107  */
  assign n22213_o = n22212_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:89  */
  assign n22214_o = {n22211_o, n22213_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:124  */
  assign n22215_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:128  */
  assign n22216_o = n22215_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:110  */
  assign n22217_o = {n22214_o, n22216_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:44  */
  assign n22218_o = n22206_o & n22217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:25  */
  assign n22219_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:30  */
  assign n22220_o = n22219_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:65  */
  assign n22221_o = n22177_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:93  */
  assign n22222_o = n22177_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:69  */
  assign n22223_o = n22221_o ^ n22222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:40  */
  assign n22224_o = n22220_o & n22223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:79:36  */
  assign n22225_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:79:41  */
  assign n22226_o = n22225_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:80:36  */
  assign n22227_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:80:41  */
  assign n22228_o = n22227_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n22229_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n22230_o = n22229_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n22231_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n22232_o = n22231_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n22233_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n22234_o = n22233_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n22235_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n22236_o = n22235_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22237_o = {n22230_o, n22232_o, n22234_o, n22236_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:82:36  */
  assign n22238_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:82:41  */
  assign n22239_o = n22238_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:84:32  */
  assign n22240_o = n22177_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:85:44  */
  assign n22241_o = n22177_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:87:44  */
  assign n22242_o = n22177_o[117:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:84:9  */
  assign n22243_o = n22240_o ? n22241_o : n22242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:25  */
  assign n22244_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:30  */
  assign n22245_o = n22244_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:65  */
  assign n22246_o = n22177_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:93  */
  assign n22247_o = n22177_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:69  */
  assign n22248_o = n22246_o & n22247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:40  */
  assign n22249_o = n22245_o & n22248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:91:36  */
  assign n22250_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:91:41  */
  assign n22251_o = n22250_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:94:36  */
  assign n22254_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:94:41  */
  assign n22255_o = n22254_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:95:44  */
  assign n22256_o = n22177_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:96:36  */
  assign n22257_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:96:41  */
  assign n22258_o = n22257_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n22259_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n22260_o = n22259_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n22261_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n22262_o = n22261_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n22263_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n22264_o = n22263_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n22265_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n22266_o = n22265_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:47:14  */
  assign n22267_o = {n22260_o, n22262_o, n22264_o, n22266_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:98:36  */
  assign n22268_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:98:41  */
  assign n22269_o = n22268_o[63:0];
  assign n22270_o = {n22258_o, n22267_o, n22255_o, n22256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:45:14  */
  assign n22271_o = {n22251_o, 1'b1, n22269_o};
  assign n22272_o = r[54:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22273_o = n22249_o ? n22270_o : n22272_o;
  assign n22274_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22275_o = n22249_o ? 1'b0 : n22274_o;
  assign n22276_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22277_o = n22249_o ? n22271_o : n22276_o;
  assign n22278_o = {n22228_o, n22237_o, n22226_o, n22243_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22279_o = n22224_o ? n22278_o : n22273_o;
  assign n22280_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22281_o = n22224_o ? n22280_o : n22275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22282_o = n22277_o[64:0];
  assign n22283_o = r[185:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22284_o = n22224_o ? n22283_o : n22282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n22285_o = n22277_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22286_o = n22224_o ? n22239_o : n22285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22287_o = {n22286_o, n22284_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22288_o = {n22204_o, n22218_o, n22200_o, n22202_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22289_o = n22198_o ? n22288_o : n22279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22290_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22291_o = n22198_o ? n22290_o : n22281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22292_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22293_o = n22198_o ? n22292_o : n22287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22294_o = r[54:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22295_o = n22196_o ? n22289_o : n22294_o;
  assign n22296_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22297_o = n22196_o ? n22291_o : n22296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n22298_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22299_o = n22196_o ? n22293_o : n22298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22301_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22303_o = r[55];
  assign n22304_o = r[120:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:10  */
  assign n22305_o = r[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:31  */
  assign n22306_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:51  */
  assign n22309_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:53  */
  assign n22311_o = r[55:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:57  */
  assign n22312_o = n22311_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:62  */
  assign n22314_o = n22312_o + 16'b0000000000000100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:109:26  */
  assign n22315_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:109:30  */
  assign n22317_o = n22315_o + 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:110:26  */
  assign n22318_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:110:32  */
  assign n22320_o = n22318_o + 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22321_o = n22288_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22322_o = n22278_o[31:0];
  assign n22323_o = n22270_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22324_o = r[33:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22325_o = n22249_o ? n22323_o : n22324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22326_o = n22224_o ? n22322_o : n22325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22327_o = n22198_o ? n22321_o : n22326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:19:12  */
  assign n22328_o = r[33:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22329_o = n22196_o ? n22327_o : n22328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:19:12  */
  assign n22330_o = n22288_o[52:48];
  assign n22331_o = n22278_o[52:48];
  assign n22332_o = n22270_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22333_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22334_o = n22249_o ? n22332_o : n22333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22335_o = n22224_o ? n22331_o : n22334_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22336_o = n22198_o ? n22330_o : n22335_o;
  assign n22337_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22338_o = n22196_o ? n22336_o : n22337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n22339_o = {n22299_o, n22571_o, n22297_o, n22303_o, n22338_o, n22314_o, n22329_o, n22317_o, n22320_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:45  */
  assign n22340_o = n22339_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22344_o = n22288_o[52:48];
  assign n22345_o = n22278_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22346_o = n22270_o[52:48];
  assign n22347_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22348_o = n22249_o ? n22346_o : n22347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22349_o = n22224_o ? n22345_o : n22348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22350_o = n22198_o ? n22344_o : n22349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22351_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22352_o = n22196_o ? n22350_o : n22351_o;
  assign n22353_o = {n22299_o, n22571_o, n22297_o, n22303_o, n22352_o, n22314_o, n22574_o, n22317_o, n22320_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:12  */
  assign n22354_o = n22353_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:18  */
  assign n22356_o = n22354_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:7  */
  assign n22358_o = n22356_o ? 1'b1 : n22297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:12  */
  assign n22359_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:18  */
  assign n22361_o = n22359_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:24  */
  assign n22364_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:28  */
  assign n22365_o = n22364_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:124:38  */
  assign n22366_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:124:42  */
  assign n22367_o = n22366_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:125:38  */
  assign n22368_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:125:42  */
  assign n22369_o = n22368_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:126:38  */
  assign n22370_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:126:42  */
  assign n22371_o = n22370_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:38  */
  assign n22372_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:42  */
  assign n22373_o = n22372_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:63  */
  assign n22374_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:67  */
  assign n22375_o = n22374_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:84  */
  assign n22376_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:88  */
  assign n22377_o = n22376_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:70  */
  assign n22378_o = {n22375_o, n22377_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:105  */
  assign n22379_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:109  */
  assign n22380_o = n22379_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:91  */
  assign n22381_o = {n22378_o, n22380_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:126  */
  assign n22382_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:130  */
  assign n22383_o = n22382_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:112  */
  assign n22384_o = {n22381_o, n22383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:46  */
  assign n22385_o = n22373_o & n22384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:27  */
  assign n22386_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:32  */
  assign n22387_o = n22386_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:67  */
  assign n22388_o = n22177_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:95  */
  assign n22389_o = n22177_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:71  */
  assign n22390_o = n22388_o ^ n22389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:42  */
  assign n22391_o = n22387_o & n22390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:130:38  */
  assign n22392_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:130:43  */
  assign n22393_o = n22392_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:131:38  */
  assign n22394_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:131:43  */
  assign n22395_o = n22394_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n22396_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n22397_o = n22396_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n22398_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n22399_o = n22398_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n22400_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n22401_o = n22400_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n22402_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n22403_o = n22402_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22404_o = {n22397_o, n22399_o, n22401_o, n22403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:133:38  */
  assign n22405_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:133:43  */
  assign n22406_o = n22405_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:135:34  */
  assign n22407_o = n22177_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:136:46  */
  assign n22408_o = n22177_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:138:46  */
  assign n22409_o = n22177_o[117:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:135:11  */
  assign n22410_o = n22407_o ? n22408_o : n22409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:27  */
  assign n22411_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:32  */
  assign n22412_o = n22411_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:67  */
  assign n22413_o = n22177_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:95  */
  assign n22414_o = n22177_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:71  */
  assign n22415_o = n22413_o & n22414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:42  */
  assign n22416_o = n22412_o & n22415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:142:38  */
  assign n22417_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:142:43  */
  assign n22418_o = n22417_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:145:38  */
  assign n22421_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:145:43  */
  assign n22422_o = n22421_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:146:46  */
  assign n22423_o = n22177_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:147:38  */
  assign n22424_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:147:43  */
  assign n22425_o = n22424_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n22426_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n22427_o = n22426_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n22428_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n22429_o = n22428_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n22430_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n22431_o = n22430_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n22432_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n22433_o = n22432_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n22434_o = {n22427_o, n22429_o, n22431_o, n22433_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:149:38  */
  assign n22435_o = n22177_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:149:43  */
  assign n22436_o = n22435_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22437_o = {n22425_o, n22434_o, n22422_o, n22423_o};
  assign n22438_o = {n22418_o, 1'b1, n22436_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22439_o = n22288_o[52:48];
  assign n22440_o = n22278_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:113:14  */
  assign n22441_o = n22270_o[52:48];
  assign n22442_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22443_o = n22249_o ? n22441_o : n22442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22444_o = n22224_o ? n22440_o : n22443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22445_o = n22198_o ? n22439_o : n22444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22446_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22447_o = n22196_o ? n22445_o : n22446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n22448_o = {n22447_o, n22314_o, n22574_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n22449_o = n22416_o ? n22437_o : n22448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n22450_o = n22416_o ? 1'b0 : n22358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22451_o = r[184:121];
  assign n22452_o = n22287_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22453_o = n22198_o ? n22451_o : n22452_o;
  assign n22454_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22455_o = n22196_o ? n22453_o : n22454_o;
  assign n22456_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22457_o = n22287_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22458_o = n22198_o ? n22456_o : n22457_o;
  assign n22459_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22460_o = n22196_o ? n22458_o : n22459_o;
  assign n22461_o = {n22460_o, 1'b0, n22455_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n22462_o = n22416_o ? n22438_o : n22461_o;
  assign n22463_o = {n22395_o, n22404_o, n22393_o, n22410_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n22464_o = n22391_o ? n22463_o : n22449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n22465_o = n22391_o ? n22358_o : n22450_o;
  assign n22466_o = n22462_o[64:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22467_o = r[184:121];
  assign n22468_o = n22287_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22469_o = n22198_o ? n22467_o : n22468_o;
  assign n22470_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22471_o = n22196_o ? n22469_o : n22470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22472_o = {1'b0, n22471_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n22473_o = n22391_o ? n22472_o : n22466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22474_o = n22462_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n22475_o = n22391_o ? n22406_o : n22474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n22476_o = {n22475_o, n22473_o};
  assign n22477_o = {n22371_o, n22385_o, n22367_o, n22369_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n22478_o = n22365_o ? n22477_o : n22464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n22479_o = n22365_o ? n22358_o : n22465_o;
  assign n22480_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22481_o = n22287_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22482_o = n22198_o ? n22480_o : n22481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:113:14  */
  assign n22483_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22484_o = n22196_o ? n22482_o : n22483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22485_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22486_o = n22287_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22487_o = n22198_o ? n22485_o : n22486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n22488_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22489_o = n22196_o ? n22487_o : n22488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n22490_o = {n22489_o, 1'b0, n22484_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n22491_o = n22365_o ? n22490_o : n22476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22492_o = {n22478_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22493_o = n22288_o[52:48];
  assign n22494_o = n22278_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22495_o = n22270_o[52:48];
  assign n22496_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n22497_o = n22249_o ? n22495_o : n22496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n22498_o = n22224_o ? n22494_o : n22497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n22499_o = n22198_o ? n22493_o : n22498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22500_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n22501_o = n22196_o ? n22499_o : n22500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22502_o = {n22501_o, n22314_o, n22574_o, n22317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n22503_o = n22361_o ? n22492_o : n22502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n22504_o = n22361_o ? n22479_o : n22358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n22505_o = n22361_o ? n22491_o : n22299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22506_o = {n22503_o, n22320_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n22507_o = {n22505_o, n22571_o, n22504_o};
  assign n22508_o = {n22295_o, n22301_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n22509_o = n22305_o ? n22506_o : n22508_o;
  assign n22510_o = {n22299_o, n22304_o, n22297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n22511_o = n22305_o ? n22507_o : n22510_o;
  assign n22512_o = {n22511_o, n22303_o, n22509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:42  */
  assign n22513_o = n22512_o[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:65  */
  assign n22514_o = n22177_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:69  */
  assign n22515_o = n22514_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:50  */
  assign n22516_o = n22513_o | n22515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:10  */
  assign n22517_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:14  */
  assign n22519_o = n22517_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:157:51  */
  assign n22520_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:16  */
  assign n22521_o = r[186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:159:51  */
  assign n22522_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:161:51  */
  assign n22523_o = lsu_dmem_i_dat[31:0];
  assign n22524_o = n22507_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  assign n22525_o = n22510_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n22526_o = n22305_o ? n22524_o : n22525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:5  */
  assign n22527_o = n22521_o ? n22522_o : n22526_o;
  assign n22528_o = n22507_o[64:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  assign n22529_o = n22510_o[64:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n22530_o = n22305_o ? n22528_o : n22529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:5  */
  assign n22531_o = n22521_o ? n22530_o : n22523_o;
  assign n22532_o = {n22531_o, n22527_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  assign n22533_o = n22532_o[31:0];
  assign n22534_o = n22507_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  assign n22535_o = n22510_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n22536_o = n22305_o ? n22534_o : n22535_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:5  */
  assign n22537_o = n22519_o ? n22536_o : n22533_o;
  assign n22538_o = n22532_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:5  */
  assign n22539_o = n22519_o ? n22520_o : n22538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n22543_o = n22507_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n22544_o = n22510_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n22545_o = n22305_o ? n22543_o : n22544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n22546_o = n22507_o[131:65];
  assign n22547_o = n22510_o[131:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n22548_o = n22305_o ? n22546_o : n22547_o;
  assign n22549_o = {n22548_o, n22539_o, n22537_o, n22545_o, n22516_o, n22509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:172:18  */
  assign n22553_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:176:9  */
  assign n22556_o = init_i ? "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  assign n22562_o = wait_n_i ? n22556_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  always @(posedge clk_i or posedge n22553_o)
    if (n22553_o)
      n22563_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    else
      n22563_q <= n22562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:172:5  */
  assign n22564_o = {n22190_o, n22189_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n22565_o = n22306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n22566_o = ~n22565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:18:5  */
  assign n22567_o = n22304_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n22568_o = n22566_o ? n22309_o : n22567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  assign n22569_o = n22304_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n22570_o = n22565_o ? n22309_o : n22569_o;
  assign n22571_o = {n22570_o, n22568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:18  */
  assign n22572_o = r[152:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n22573_o = r[184:153];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:31  */
  assign n22574_o = n22340_o ? n22573_o : n22572_o;
endmodule

module mem
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [154:0] mem_i_scu,
   input  [201:0] mem_i_simd,
   output [40:0] mem_o_scu,
   output [72:0] mem_o_simd,
   output [53:0] dmem_o_scu,
   output [83:0] dmem_o_simd);
  wire [40:0] n21796_o;
  wire [72:0] n21797_o;
  wire [356:0] n21798_o;
  wire [53:0] n21800_o;
  wire [83:0] n21801_o;
  wire [116:0] r;
  wire [116:0] rin;
  wire [154:0] n21809_o;
  wire [5:0] n21810_o;
  wire [154:0] n21813_o;
  wire [3:0] n21814_o;
  wire n21815_o;
  wire [154:0] n21817_o;
  wire [3:0] n21818_o;
  wire [1:0] n21819_o;
  wire [201:0] n21821_o;
  wire [5:0] n21822_o;
  wire [201:0] n21825_o;
  wire [63:0] n21826_o;
  wire [201:0] n21827_o;
  wire [3:0] n21828_o;
  wire n21829_o;
  wire [201:0] n21831_o;
  wire [3:0] n21832_o;
  wire [1:0] n21833_o;
  wire [154:0] n21835_o;
  wire n21836_o;
  wire [154:0] n21838_o;
  wire [15:0] n21839_o;
  wire [31:0] n21848_o;
  wire [154:0] n21849_o;
  wire [31:0] n21850_o;
  wire [31:0] n21851_o;
  wire [1:0] n21852_o;
  wire n21853_o;
  wire [113:0] n21854_o;
  wire [40:0] n21855_o;
  wire [2:0] n21856_o;
  wire n21857_o;
  wire [154:0] n21859_o;
  wire [5:0] n21860_o;
  wire [4:0] n21861_o;
  wire [113:0] n21862_o;
  wire [40:0] n21863_o;
  wire [5:0] n21864_o;
  wire [4:0] n21865_o;
  wire n21879_o;
  wire n21880_o;
  wire n21883_o;
  wire n21884_o;
  wire n21886_o;
  wire [154:0] n21888_o;
  wire [31:0] n21889_o;
  wire [113:0] n21890_o;
  wire [40:0] n21891_o;
  wire [2:0] n21892_o;
  wire [1:0] n21893_o;
  wire [1:0] n21894_o;
  wire [7:0] n21899_o;
  wire [31:0] n21901_o;
  wire n21903_o;
  wire [7:0] n21904_o;
  wire [31:0] n21906_o;
  wire n21908_o;
  wire [7:0] n21909_o;
  wire [31:0] n21911_o;
  wire n21913_o;
  wire [7:0] n21914_o;
  wire [31:0] n21916_o;
  wire n21918_o;
  wire [3:0] n21920_o;
  reg [31:0] n21921_o;
  wire n21923_o;
  wire [15:0] n21924_o;
  wire [31:0] n21926_o;
  wire n21928_o;
  wire [15:0] n21929_o;
  wire [31:0] n21931_o;
  wire n21933_o;
  wire [1:0] n21935_o;
  reg [31:0] n21936_o;
  wire n21938_o;
  wire [1:0] n21939_o;
  reg [31:0] n21940_o;
  wire [154:0] n21942_o;
  wire [3:0] n21943_o;
  wire [1:0] n21944_o;
  wire [7:0] n21949_o;
  wire [7:0] n21950_o;
  wire [15:0] n21951_o;
  wire [7:0] n21952_o;
  wire [23:0] n21953_o;
  wire [7:0] n21954_o;
  wire [31:0] n21955_o;
  wire n21957_o;
  wire [15:0] n21958_o;
  wire [15:0] n21959_o;
  wire [31:0] n21960_o;
  wire n21962_o;
  wire [1:0] n21963_o;
  reg [31:0] n21964_o;
  wire [154:0] n21965_o;
  wire [31:0] n21966_o;
  wire [31:0] n21968_o;
  wire [201:0] n21970_o;
  wire [63:0] n21971_o;
  wire [113:0] n21972_o;
  wire [72:0] n21973_o;
  wire [2:0] n21974_o;
  wire [1:0] n21975_o;
  wire n21982_o;
  wire n21984_o;
  wire [31:0] n21985_o;
  wire [31:0] n21986_o;
  wire [63:0] n21987_o;
  wire [31:0] n21988_o;
  wire [31:0] n21989_o;
  wire [63:0] n21990_o;
  wire [63:0] n21991_o;
  wire [63:0] n21992_o;
  wire [201:0] n21995_o;
  wire [3:0] n21996_o;
  wire [1:0] n21997_o;
  wire n22004_o;
  wire n22006_o;
  wire [31:0] n22007_o;
  wire [31:0] n22008_o;
  wire [63:0] n22009_o;
  wire [31:0] n22010_o;
  wire [31:0] n22011_o;
  wire [63:0] n22012_o;
  wire [63:0] n22013_o;
  wire [63:0] n22014_o;
  wire [113:0] n22016_o;
  wire [72:0] n22017_o;
  wire [2:0] n22018_o;
  wire n22019_o;
  wire [201:0] n22021_o;
  wire [5:0] n22022_o;
  wire [3:0] n22023_o;
  wire [113:0] n22024_o;
  wire [72:0] n22025_o;
  wire [5:0] n22026_o;
  wire [3:0] n22027_o;
  wire n22041_o;
  wire n22042_o;
  wire n22045_o;
  wire n22046_o;
  wire n22048_o;
  wire n22049_o;
  wire n22050_o;
  wire [31:0] n22051_o;
  wire [31:0] n22052_o;
  wire [31:0] n22053_o;
  wire [113:0] n22054_o;
  wire [72:0] n22055_o;
  wire [2:0] n22056_o;
  wire n22057_o;
  wire [201:0] n22059_o;
  wire [5:0] n22060_o;
  wire [3:0] n22061_o;
  wire [113:0] n22062_o;
  wire [72:0] n22063_o;
  wire [5:0] n22064_o;
  wire [3:0] n22065_o;
  wire n22079_o;
  wire n22080_o;
  wire n22083_o;
  wire n22084_o;
  wire n22086_o;
  wire n22087_o;
  wire n22088_o;
  wire [31:0] n22089_o;
  wire [31:0] n22090_o;
  wire [31:0] n22091_o;
  wire [113:0] n22092_o;
  wire [1:0] n22094_o;
  wire [154:0] n22095_o;
  wire [3:0] n22096_o;
  wire [1:0] n22097_o;
  wire n22104_o;
  wire n22107_o;
  wire n22110_o;
  wire n22113_o;
  wire [3:0] n22115_o;
  reg [3:0] n22116_o;
  wire n22118_o;
  wire n22121_o;
  wire n22124_o;
  wire [1:0] n22126_o;
  reg [3:0] n22127_o;
  wire n22129_o;
  wire [1:0] n22131_o;
  reg [3:0] n22132_o;
  wire [154:0] n22133_o;
  wire [3:0] n22134_o;
  wire n22135_o;
  wire [15:0] n22136_o;
  wire [154:0] n22137_o;
  wire [3:0] n22138_o;
  wire n22139_o;
  wire [154:0] n22140_o;
  wire [3:0] n22141_o;
  wire n22142_o;
  wire n22143_o;
  wire [63:0] n22144_o;
  wire [201:0] n22145_o;
  wire [3:0] n22146_o;
  wire n22147_o;
  wire [201:0] n22148_o;
  wire [3:0] n22149_o;
  wire [1:0] n22150_o;
  wire [15:0] n22151_o;
  wire [201:0] n22152_o;
  wire [3:0] n22153_o;
  wire n22154_o;
  wire [201:0] n22155_o;
  wire [3:0] n22156_o;
  wire n22157_o;
  wire n22158_o;
  wire [116:0] n22159_o;
  wire n22165_o;
  wire [116:0] n22168_o;
  wire [116:0] n22174_o;
  reg [116:0] n22175_q;
  wire [137:0] n22176_o;
  assign mem_o_scu = n21796_o;
  assign mem_o_simd = n21797_o;
  assign dmem_o_scu = n21800_o;
  assign dmem_o_simd = n21801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:182:24  */
  assign n21796_o = n22092_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:181:24  */
  assign n21797_o = n22092_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:30:5  */
  assign n21798_o = {mem_i_simd, mem_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:26:5  */
  assign n21800_o = n22176_o[53:0];
  assign n21801_o = n22176_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:36:10  */
  assign r = n22175_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:36:13  */
  assign rin = n22159_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:55:52  */
  assign n21809_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:55:56  */
  assign n21810_o = n21809_o[154:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:52  */
  assign n21813_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:56  */
  assign n21814_o = n21813_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:65  */
  assign n21815_o = n21814_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:52  */
  assign n21817_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:56  */
  assign n21818_o = n21817_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:65  */
  assign n21819_o = n21818_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:59:52  */
  assign n21821_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:59:57  */
  assign n21822_o = n21821_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:60:52  */
  assign n21825_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:60:57  */
  assign n21826_o = n21825_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:52  */
  assign n21827_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:57  */
  assign n21828_o = n21827_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:66  */
  assign n21829_o = n21828_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:52  */
  assign n21831_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:57  */
  assign n21832_o = n21831_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:66  */
  assign n21833_o = n21832_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:14  */
  assign n21835_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:18  */
  assign n21836_o = n21835_o[144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:68:63  */
  assign n21838_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:68:67  */
  assign n21839_o = n21838_o[143:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:243:14  */
  assign n21848_o = {16'b0000000000000000, n21839_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:70:51  */
  assign n21849_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:70:55  */
  assign n21850_o = n21849_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:5  */
  assign n21851_o = n21836_o ? n21848_o : n21850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:76:63  */
  assign n21852_o = n21798_o[65:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:40:12  */
  assign n21853_o = r[116];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:38  */
  assign n21854_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:42  */
  assign n21855_o = n21854_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:46  */
  assign n21856_o = n21855_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:59  */
  assign n21857_o = n21856_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:86  */
  assign n21859_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:90  */
  assign n21860_o = n21859_o[154:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:99  */
  assign n21861_o = n21860_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:108  */
  assign n21862_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:112  */
  assign n21863_o = n21862_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:116  */
  assign n21864_o = n21863_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:125  */
  assign n21865_o = n21864_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n21879_o = n21861_o == n21865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n21880_o = 1'b1 & n21879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n21883_o = n21880_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:68  */
  assign n21884_o = n21857_o & n21883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:31  */
  assign n21886_o = 1'b1 & n21884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:66  */
  assign n21888_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:70  */
  assign n21889_o = n21888_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:84  */
  assign n21890_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:88  */
  assign n21891_o = n21890_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:92  */
  assign n21892_o = n21891_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:105  */
  assign n21893_o = n21892_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:649:21  */
  assign n21894_o = r[115:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:50  */
  assign n21899_o = n21889_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:44  */
  assign n21901_o = {24'b000000000000000000000000, n21899_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:11  */
  assign n21903_o = n21894_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:50  */
  assign n21904_o = n21889_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:44  */
  assign n21906_o = {24'b000000000000000000000000, n21904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:11  */
  assign n21908_o = n21894_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n21909_o = n21889_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n21911_o = {24'b000000000000000000000000, n21909_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n21913_o = n21894_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n21914_o = n21889_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n21916_o = {24'b000000000000000000000000, n21914_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n21918_o = n21894_o == 2'b11;
  assign n21920_o = {n21918_o, n21913_o, n21908_o, n21903_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:9  */
  always @*
    case (n21920_o)
      4'b1000: n21921_o <= n21916_o;
      4'b0100: n21921_o <= n21911_o;
      4'b0010: n21921_o <= n21906_o;
      4'b0001: n21921_o <= n21901_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:640:7  */
  assign n21923_o = n21893_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:50  */
  assign n21924_o = n21889_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:44  */
  assign n21926_o = {16'b0000000000000000, n21924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:11  */
  assign n21928_o = n21894_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:50  */
  assign n21929_o = n21889_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:44  */
  assign n21931_o = {16'b0000000000000000, n21929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:11  */
  assign n21933_o = n21894_o == 2'b10;
  assign n21935_o = {n21933_o, n21928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:649:9  */
  always @*
    case (n21935_o)
      2'b10: n21936_o <= n21931_o;
      2'b01: n21936_o <= n21926_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:648:7  */
  assign n21938_o = n21893_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:41:12  */
  assign n21939_o = {n21938_o, n21923_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:639:5  */
  always @*
    case (n21939_o)
      2'b10: n21940_o <= n21936_o;
      2'b01: n21940_o <= n21921_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:81  */
  assign n21942_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:85  */
  assign n21943_o = n21942_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:94  */
  assign n21944_o = n21943_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:35  */
  assign n21949_o = n21940_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:55  */
  assign n21950_o = n21940_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:49  */
  assign n21951_o = {n21949_o, n21950_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:75  */
  assign n21952_o = n21940_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:69  */
  assign n21953_o = {n21951_o, n21952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:94  */
  assign n21954_o = n21940_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:88  */
  assign n21955_o = {n21953_o, n21954_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:7  */
  assign n21957_o = n21944_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:35  */
  assign n21958_o = n21940_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:55  */
  assign n21959_o = n21940_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:49  */
  assign n21960_o = {n21958_o, n21959_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:7  */
  assign n21962_o = n21944_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n21963_o = {n21962_o, n21957_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:663:5  */
  always @*
    case (n21963_o)
      2'b10: n21964_o <= n21960_o;
      2'b01: n21964_o <= n21955_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:85:51  */
  assign n21965_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:85:55  */
  assign n21966_o = n21965_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:5  */
  assign n21968_o = n21886_o ? n21964_o : n21966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:66  */
  assign n21970_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:71  */
  assign n21971_o = n21970_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:85  */
  assign n21972_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:89  */
  assign n21973_o = n21972_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:94  */
  assign n21974_o = n21973_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:107  */
  assign n21975_o = n21974_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:700:13  */
  assign n21982_o = n21975_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:702:16  */
  assign n21984_o = n21975_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:703:23  */
  assign n21985_o = n21971_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:703:39  */
  assign n21986_o = n21971_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:703:33  */
  assign n21987_o = {n21985_o, n21986_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:705:23  */
  assign n21988_o = n21971_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:705:40  */
  assign n21989_o = n21971_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:705:34  */
  assign n21990_o = {n21988_o, n21989_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:702:5  */
  assign n21991_o = n21984_o ? n21987_o : n21990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:700:5  */
  assign n21992_o = n21982_o ? n21971_o : n21991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:77  */
  assign n21995_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:82  */
  assign n21996_o = n21995_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:91  */
  assign n21997_o = n21996_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:715:13  */
  assign n22004_o = n21997_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:717:16  */
  assign n22006_o = n21997_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:718:21  */
  assign n22007_o = n21992_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:718:37  */
  assign n22008_o = n21992_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:718:31  */
  assign n22009_o = {n22007_o, n22008_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:720:21  */
  assign n22010_o = n21992_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:720:38  */
  assign n22011_o = n21992_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:720:32  */
  assign n22012_o = {n22010_o, n22011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:717:5  */
  assign n22013_o = n22006_o ? n22009_o : n22012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:715:5  */
  assign n22014_o = n22004_o ? n21992_o : n22013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:38  */
  assign n22016_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:42  */
  assign n22017_o = n22016_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:47  */
  assign n22018_o = n22017_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:60  */
  assign n22019_o = n22018_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:87  */
  assign n22021_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:92  */
  assign n22022_o = n22021_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:101  */
  assign n22023_o = n22022_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:110  */
  assign n22024_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:114  */
  assign n22025_o = n22024_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:119  */
  assign n22026_o = n22025_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:128  */
  assign n22027_o = n22026_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n22041_o = n22023_o == n22027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n22042_o = 1'b1 & n22041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n22045_o = n22042_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:69  */
  assign n22046_o = n22019_o & n22045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:31  */
  assign n22048_o = 1'b1 & n22046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:175  */
  assign n22049_o = r[109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:142  */
  assign n22050_o = n22048_o & n22049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:92:59  */
  assign n22051_o = n22014_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:94:61  */
  assign n22052_o = n21798_o[186:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:5  */
  assign n22053_o = n22050_o ? n22051_o : n22052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:38  */
  assign n22054_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:42  */
  assign n22055_o = n22054_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:47  */
  assign n22056_o = n22055_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:60  */
  assign n22057_o = n22056_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:87  */
  assign n22059_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:92  */
  assign n22060_o = n22059_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:101  */
  assign n22061_o = n22060_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:110  */
  assign n22062_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:114  */
  assign n22063_o = n22062_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:119  */
  assign n22064_o = n22063_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:128  */
  assign n22065_o = n22064_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n22079_o = n22061_o == n22065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n22080_o = 1'b1 & n22079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n22083_o = n22080_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:69  */
  assign n22084_o = n22057_o & n22083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:31  */
  assign n22086_o = 1'b1 & n22084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:175  */
  assign n22087_o = r[110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:142  */
  assign n22088_o = n22086_o & n22087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:98:59  */
  assign n22089_o = n22014_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:100:61  */
  assign n22090_o = n21798_o[218:187];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:5  */
  assign n22091_o = n22088_o ? n22089_o : n22090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:106:26  */
  assign n22092_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:59  */
  assign n22094_o = n21798_o[65:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:79  */
  assign n22095_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:83  */
  assign n22096_o = n22095_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:92  */
  assign n22097_o = n22096_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:677:11  */
  assign n22104_o = n22094_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:678:11  */
  assign n22107_o = n22094_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:679:11  */
  assign n22110_o = n22094_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:680:11  */
  assign n22113_o = n22094_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:201:14  */
  assign n22115_o = {n22113_o, n22110_o, n22107_o, n22104_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:676:9  */
  always @*
    case (n22115_o)
      4'b1000: n22116_o <= 4'b0001;
      4'b0100: n22116_o <= 4'b0010;
      4'b0010: n22116_o <= 4'b0100;
      4'b0001: n22116_o <= 4'b1000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:675:7  */
  assign n22118_o = n22097_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:686:11  */
  assign n22121_o = n22094_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:687:11  */
  assign n22124_o = n22094_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22126_o = {n22124_o, n22121_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:684:9  */
  always @*
    case (n22126_o)
      2'b10: n22127_o <= 4'b1100;
      2'b01: n22127_o <= 4'b0011;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:683:7  */
  assign n22129_o = n22097_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22131_o = {n22129_o, n22118_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:674:5  */
  always @*
    case (n22131_o)
      2'b10: n22132_o <= n22127_o;
      2'b01: n22132_o <= n22116_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:30  */
  assign n22133_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:34  */
  assign n22134_o = n22133_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:43  */
  assign n22135_o = n22134_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:111:42  */
  assign n22136_o = n21798_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:30  */
  assign n22137_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:34  */
  assign n22138_o = n22137_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:43  */
  assign n22139_o = n22138_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:61  */
  assign n22140_o = n21798_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:65  */
  assign n22141_o = n22140_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:74  */
  assign n22142_o = n22141_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:52  */
  assign n22143_o = n22139_o | n22142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n22144_o = {n22091_o, n22053_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:30  */
  assign n22145_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:35  */
  assign n22146_o = n22145_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:44  */
  assign n22147_o = n22146_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:30  */
  assign n22148_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:35  */
  assign n22149_o = n22148_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:44  */
  assign n22150_o = n22149_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:117:42  */
  assign n22151_o = n21798_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:30  */
  assign n22152_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:35  */
  assign n22153_o = n22152_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:44  */
  assign n22154_o = n22153_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:62  */
  assign n22155_o = n21798_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:67  */
  assign n22156_o = n22155_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:76  */
  assign n22157_o = n22156_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:53  */
  assign n22158_o = n22154_o | n22157_o;
  assign n22159_o = {n21853_o, n21852_o, n21833_o, n21829_o, n21822_o, n21826_o, n21819_o, n21815_o, n21810_o, n21851_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:128:18  */
  assign n22165_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:132:9  */
  assign n22168_o = init_i ? "000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  assign n22174_o = en_i ? n22168_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  always @(posedge clk_i or posedge n22165_o)
    if (n22165_o)
      n22175_q <= "000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    else
      n22175_q <= n22174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:128:5  */
  assign n22176_o = {n22158_o, n22147_o, n22150_o, n22151_o, n22144_o, n22143_o, n22135_o, n22132_o, n22136_o, n21968_o};
endmodule

module simd_execute_964b0ccc442bf614d153fd473a38aa54fffe5c92
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  stall_i,
   input  [3:0] exec_i_reg_a,
   input  [63:0] exec_i_dat_a,
   input  [3:0] exec_i_reg_b,
   input  [63:0] exec_i_dat_b,
   input  [63:0] exec_i_dat_d,
   input  [31:0] exec_i_imm,
   input  [5:0] exec_i_fwd_dec,
   input  [63:0] exec_i_fwd_dec_result,
   input  [5:0] exec_i_fwd_mem,
   input  [28:0] exec_i_ctrl_ex,
   input  [3:0] exec_i_ctrl_mem,
   input  [5:0] exec_i_ctrl_wrb,
   input  [2:0] exec_i_ctrl_mem_wrb,
   input  [63:0] exec_i_mem_result,
   input  [63:0] exec_i_alu_result,
   input  exec_i_flush,
   input  [31:0] scalar_i,
   output [63:0] exec_o_alu_result,
   output [63:0] exec_o_dat_d,
   output [3:0] exec_o_ctrl_mem,
   output [5:0] exec_o_ctrl_wrb,
   output [63:0] vec_data_o,
   output ready_o);
  wire [63:0] n13139_o;
  wire [63:0] n13140_o;
  wire [3:0] n13141_o;
  wire [5:0] n13142_o;
  wire [478:0] n13143_o;
  wire shuffle_ready;
  wire [63:0] shuffle_data;
  wire [1:0] shuffle_vwidth;
  wire [3:0] shuffle_ssss;
  wire [7:0] shuffle_vn;
  wire [63:0] shuffle_veca;
  wire [63:0] shuffle_vecb;
  wire [197:0] mul;
  wire mul_ready;
  wire [63:0] mul_data;
  wire custom_ready;
  wire [63:0] custom_data;
  wire ena;
  wire [137:0] r;
  wire [137:0] rin;
  wire shuffle_block_shufflei0_ready;
  wire [63:0] shuffle_block_shufflei0_data;
  wire shuffle_block_shuffle_start;
  wire [28:0] n13147_o;
  wire [3:0] n13148_o;
  wire n13150_o;
  wire n13151_o;
  wire n13152_o;
  wire n13153_o;
  wire n13154_o;
  wire shuffle_block_shuffle_unit_shufflei0_ready_o;
  wire [63:0] shuffle_block_shuffle_unit_shufflei0_data_o;
  wire n13159_o;
  wire [63:0] n13162_o;
  wire mac_block_muli0_ready;
  wire [63:0] mac_block_muli0_mul;
  wire mac_block_mul_start;
  wire [28:0] n13165_o;
  wire [3:0] n13166_o;
  wire n13168_o;
  wire n13169_o;
  wire n13170_o;
  wire n13171_o;
  wire n13172_o;
  wire [63:0] mac_block_mac_unit_muli0_mul_o_result;
  wire mac_block_mac_unit_muli0_ready_o;
  wire [1:0] n13174_o;
  wire n13175_o;
  wire n13176_o;
  wire n13177_o;
  wire n13178_o;
  wire [63:0] n13179_o;
  wire [63:0] n13180_o;
  wire [63:0] n13181_o;
  wire n13185_o;
  wire [63:0] n13187_o;
  wire [63:0] n13189_o;
  wire custom_block_customi0_ready;
  wire [63:0] custom_block_customi0_result;
  wire n13192_o;
  wire [63:0] n13195_o;
  wire [63:0] n13222_o;
  wire [63:0] n13224_o;
  wire n13226_o;
  wire [5:0] n13227_o;
  wire [3:0] n13228_o;
  wire [3:0] n13229_o;
  wire n13248_o;
  wire n13249_o;
  wire n13252_o;
  wire n13253_o;
  wire n13260_o;
  wire [63:0] n13261_o;
  wire [31:0] n13263_o;
  wire [63:0] n13265_o;
  wire [63:0] n13267_o;
  wire n13269_o;
  wire [5:0] n13270_o;
  wire [3:0] n13271_o;
  wire [3:0] n13272_o;
  wire n13291_o;
  wire n13292_o;
  wire n13295_o;
  wire n13296_o;
  wire n13303_o;
  wire [63:0] n13304_o;
  wire [31:0] n13306_o;
  wire [63:0] n13308_o;
  wire [63:0] n13310_o;
  wire n13312_o;
  wire [5:0] n13313_o;
  wire [3:0] n13314_o;
  wire [3:0] n13315_o;
  wire n13334_o;
  wire n13335_o;
  wire n13338_o;
  wire n13339_o;
  wire n13346_o;
  wire [63:0] n13347_o;
  wire [31:0] n13349_o;
  wire [63:0] n13351_o;
  wire [63:0] n13353_o;
  wire n13355_o;
  wire [5:0] n13356_o;
  wire [3:0] n13357_o;
  wire [3:0] n13358_o;
  wire n13377_o;
  wire n13378_o;
  wire n13381_o;
  wire n13382_o;
  wire n13389_o;
  wire [63:0] n13390_o;
  wire [31:0] n13392_o;
  wire [63:0] n13394_o;
  wire [63:0] n13397_o;
  wire n13399_o;
  wire [5:0] n13400_o;
  wire [3:0] n13401_o;
  wire [5:0] n13402_o;
  wire [3:0] n13403_o;
  wire n13422_o;
  wire n13423_o;
  wire n13426_o;
  wire n13427_o;
  wire n13434_o;
  wire [63:0] n13435_o;
  wire [31:0] n13437_o;
  wire [63:0] n13439_o;
  wire [63:0] n13442_o;
  wire n13444_o;
  wire [5:0] n13445_o;
  wire [3:0] n13446_o;
  wire [5:0] n13447_o;
  wire [3:0] n13448_o;
  wire n13467_o;
  wire n13468_o;
  wire n13471_o;
  wire n13472_o;
  wire n13479_o;
  wire [63:0] n13480_o;
  wire [31:0] n13482_o;
  wire n13483_o;
  wire [3:0] n13488_o;
  wire [5:0] n13489_o;
  wire [9:0] n13490_o;
  wire [1:0] n13491_o;
  wire [5:0] n13492_o;
  wire [1:0] n13493_o;
  wire [1:0] n13494_o;
  wire [1:0] n13495_o;
  wire [1:0] n13496_o;
  wire [1:0] n13497_o;
  wire [5:0] n13498_o;
  wire [5:0] n13499_o;
  wire [2:0] n13503_o;
  wire n13504_o;
  wire [63:0] n13505_o;
  wire [63:0] n13506_o;
  wire [63:0] n13507_o;
  wire n13509_o;
  wire [137:0] n13510_o;
  wire [5:0] n13511_o;
  wire [3:0] n13512_o;
  wire [3:0] n13513_o;
  wire n13532_o;
  wire n13533_o;
  wire n13536_o;
  wire n13537_o;
  wire [31:0] n13538_o;
  wire n13540_o;
  wire [5:0] n13541_o;
  wire [3:0] n13542_o;
  wire [3:0] n13543_o;
  wire n13562_o;
  wire n13563_o;
  wire n13566_o;
  wire n13567_o;
  wire [31:0] n13568_o;
  wire [63:0] n13569_o;
  wire [31:0] n13570_o;
  wire [31:0] n13571_o;
  wire [31:0] n13572_o;
  wire n13574_o;
  wire [137:0] n13575_o;
  wire [5:0] n13576_o;
  wire [3:0] n13577_o;
  wire [3:0] n13578_o;
  wire n13597_o;
  wire n13598_o;
  wire n13601_o;
  wire n13602_o;
  wire [31:0] n13603_o;
  wire n13605_o;
  wire [5:0] n13606_o;
  wire [3:0] n13607_o;
  wire [3:0] n13608_o;
  wire n13627_o;
  wire n13628_o;
  wire n13631_o;
  wire n13632_o;
  wire [31:0] n13633_o;
  wire [63:0] n13634_o;
  wire [31:0] n13635_o;
  wire [31:0] n13636_o;
  wire [31:0] n13637_o;
  wire n13639_o;
  wire [137:0] n13640_o;
  wire [5:0] n13641_o;
  wire [3:0] n13642_o;
  wire [3:0] n13643_o;
  wire n13662_o;
  wire n13663_o;
  wire n13666_o;
  wire n13667_o;
  wire [31:0] n13668_o;
  wire n13670_o;
  wire [5:0] n13671_o;
  wire [3:0] n13672_o;
  wire [3:0] n13673_o;
  wire n13692_o;
  wire n13693_o;
  wire n13696_o;
  wire n13697_o;
  wire [31:0] n13698_o;
  wire [63:0] n13699_o;
  wire [31:0] n13700_o;
  wire [31:0] n13701_o;
  wire [31:0] n13702_o;
  wire n13704_o;
  wire [137:0] n13705_o;
  wire [5:0] n13706_o;
  wire [3:0] n13707_o;
  wire [3:0] n13708_o;
  wire n13727_o;
  wire n13728_o;
  wire n13731_o;
  wire n13732_o;
  wire [31:0] n13733_o;
  wire n13735_o;
  wire [5:0] n13736_o;
  wire [3:0] n13737_o;
  wire [3:0] n13738_o;
  wire n13757_o;
  wire n13758_o;
  wire n13761_o;
  wire n13762_o;
  wire [31:0] n13763_o;
  wire [63:0] n13764_o;
  wire [31:0] n13765_o;
  wire [31:0] n13766_o;
  wire [31:0] n13767_o;
  wire n13769_o;
  wire [137:0] n13770_o;
  wire [5:0] n13771_o;
  wire [3:0] n13772_o;
  wire [5:0] n13773_o;
  wire [3:0] n13774_o;
  wire n13793_o;
  wire n13794_o;
  wire n13797_o;
  wire n13798_o;
  wire [31:0] n13799_o;
  wire n13801_o;
  wire [5:0] n13802_o;
  wire [3:0] n13803_o;
  wire [5:0] n13804_o;
  wire [3:0] n13805_o;
  wire n13824_o;
  wire n13825_o;
  wire n13828_o;
  wire n13829_o;
  wire [31:0] n13830_o;
  wire [63:0] n13831_o;
  wire [31:0] n13832_o;
  wire [31:0] n13833_o;
  wire [31:0] n13834_o;
  wire n13836_o;
  wire [137:0] n13837_o;
  wire [5:0] n13838_o;
  wire [3:0] n13839_o;
  wire [5:0] n13840_o;
  wire [3:0] n13841_o;
  wire n13860_o;
  wire n13861_o;
  wire n13864_o;
  wire n13865_o;
  wire [31:0] n13866_o;
  wire n13868_o;
  wire [5:0] n13869_o;
  wire [3:0] n13870_o;
  wire [5:0] n13871_o;
  wire [3:0] n13872_o;
  wire n13891_o;
  wire n13892_o;
  wire n13895_o;
  wire n13896_o;
  wire [31:0] n13897_o;
  wire [63:0] n13898_o;
  wire [31:0] n13899_o;
  wire [31:0] n13900_o;
  wire [31:0] n13901_o;
  wire [63:0] n13902_o;
  wire [28:0] n13905_o;
  wire [1:0] n13906_o;
  wire [63:0] n13912_o;
  wire n13915_o;
  wire [63:0] n13916_o;
  wire [31:0] n13917_o;
  wire [63:0] n13918_o;
  wire [31:0] n13919_o;
  wire [63:0] n13920_o;
  wire n13922_o;
  wire [63:0] n13923_o;
  wire [31:0] n13924_o;
  wire [63:0] n13925_o;
  wire [31:0] n13926_o;
  wire [63:0] n13927_o;
  wire [63:0] n13928_o;
  wire [63:0] n13929_o;
  wire [28:0] n13931_o;
  wire [1:0] n13932_o;
  wire [63:0] n13938_o;
  wire n13941_o;
  wire [63:0] n13942_o;
  wire [31:0] n13943_o;
  wire [63:0] n13944_o;
  wire [31:0] n13945_o;
  wire [63:0] n13946_o;
  wire n13948_o;
  wire [63:0] n13949_o;
  wire [31:0] n13950_o;
  wire [63:0] n13951_o;
  wire [31:0] n13952_o;
  wire [63:0] n13953_o;
  wire [63:0] n13954_o;
  wire [63:0] n13955_o;
  wire [5:0] n13957_o;
  wire [1:0] n13958_o;
  wire [63:0] n13964_o;
  wire n13967_o;
  wire [63:0] n13968_o;
  wire [31:0] n13969_o;
  wire [63:0] n13970_o;
  wire [31:0] n13971_o;
  wire [63:0] n13972_o;
  wire n13974_o;
  wire [63:0] n13975_o;
  wire [31:0] n13976_o;
  wire [63:0] n13977_o;
  wire [31:0] n13978_o;
  wire [63:0] n13979_o;
  wire [63:0] n13980_o;
  wire [63:0] n13981_o;
  wire [28:0] n13982_o;
  wire [2:0] n13983_o;
  wire n13985_o;
  wire [31:0] n13986_o;
  wire [31:0] n13987_o;
  wire [63:0] n13988_o;
  wire [63:0] n13989_o;
  wire [28:0] n13990_o;
  wire [2:0] n13991_o;
  wire n13993_o;
  wire [28:0] n13994_o;
  wire [1:0] n13995_o;
  wire n13997_o;
  localparam [15:0] n14000_o = 16'b0000000000000000;
  wire [7:0] n14001_o;
  wire [7:0] n14002_o;
  wire [7:0] n14003_o;
  wire [7:0] n14004_o;
  wire [7:0] n14005_o;
  wire [7:0] n14006_o;
  wire [7:0] n14007_o;
  wire [7:0] n14008_o;
  wire [7:0] n14009_o;
  wire [7:0] n14010_o;
  wire [7:0] n14011_o;
  wire [7:0] n14012_o;
  wire [7:0] n14013_o;
  wire [7:0] n14014_o;
  wire [7:0] n14015_o;
  wire [23:0] n14016_o;
  wire [23:0] n14017_o;
  wire [23:0] n14018_o;
  wire [23:0] n14019_o;
  wire [23:0] n14020_o;
  wire [23:0] n14021_o;
  wire [23:0] n14022_o;
  wire [7:0] n14028_o;
  wire [7:0] n14029_o;
  wire [7:0] n14030_o;
  wire [7:0] n14031_o;
  wire [7:0] n14032_o;
  wire [28:0] n14033_o;
  wire [2:0] n14034_o;
  wire n14036_o;
  wire [28:0] n14037_o;
  wire [1:0] n14038_o;
  wire n14040_o;
  localparam [15:0] n14043_o = 16'b0000000000000000;
  wire [7:0] n14044_o;
  wire [7:0] n14045_o;
  wire [7:0] n14046_o;
  wire [7:0] n14047_o;
  wire [7:0] n14048_o;
  wire [7:0] n14049_o;
  wire [7:0] n14050_o;
  wire [7:0] n14051_o;
  wire [7:0] n14052_o;
  wire [7:0] n14053_o;
  wire [7:0] n14054_o;
  wire [7:0] n14055_o;
  wire [7:0] n14056_o;
  wire [7:0] n14057_o;
  wire [7:0] n14058_o;
  wire [23:0] n14059_o;
  wire [23:0] n14060_o;
  wire [23:0] n14061_o;
  wire [23:0] n14062_o;
  wire [23:0] n14063_o;
  wire [23:0] n14064_o;
  wire [23:0] n14065_o;
  wire [7:0] n14066_o;
  wire [7:0] n14067_o;
  wire [7:0] n14068_o;
  wire [7:0] n14069_o;
  wire [7:0] n14070_o;
  wire [28:0] n14071_o;
  wire [2:0] n14072_o;
  wire n14074_o;
  wire [28:0] n14075_o;
  wire [1:0] n14076_o;
  wire n14078_o;
  wire [7:0] n14079_o;
  wire [7:0] n14080_o;
  wire [7:0] n14081_o;
  wire [7:0] n14082_o;
  wire [15:0] n14083_o;
  wire [15:0] n14084_o;
  wire [31:0] n14085_o;
  wire [31:0] n14086_o;
  wire [31:0] n14087_o;
  wire [31:0] n14088_o;
  wire [31:0] n14089_o;
  wire [31:0] n14090_o;
  wire [31:0] n14091_o;
  wire [31:0] n14092_o;
  wire [63:0] n14093_o;
  wire [31:0] n14094_o;
  wire [63:0] n14095_o;
  wire [63:0] n14096_o;
  wire [28:0] n14097_o;
  wire [2:0] n14098_o;
  wire n14100_o;
  wire [31:0] n14101_o;
  wire [31:0] n14102_o;
  wire [31:0] n14103_o;
  wire [31:0] n14104_o;
  wire [31:0] n14105_o;
  wire [31:0] n14106_o;
  wire [31:0] n14107_o;
  wire [63:0] n14108_o;
  wire [31:0] n14109_o;
  wire [31:0] n14110_o;
  wire [28:0] n14111_o;
  wire [2:0] n14112_o;
  wire n14114_o;
  wire [31:0] n14115_o;
  wire [31:0] n14116_o;
  wire [28:0] n14117_o;
  wire [2:0] n14118_o;
  wire n14120_o;
  wire [31:0] n14121_o;
  wire [31:0] n14122_o;
  wire [31:0] n14123_o;
  wire [31:0] n14124_o;
  wire [28:0] n14125_o;
  wire [2:0] n14126_o;
  wire n14128_o;
  wire [28:0] n14129_o;
  wire [1:0] n14130_o;
  wire n14132_o;
  wire [7:0] n14133_o;
  wire [7:0] n14134_o;
  wire [7:0] n14135_o;
  wire [7:0] n14136_o;
  wire [15:0] n14137_o;
  wire [15:0] n14138_o;
  wire [31:0] n14139_o;
  wire [31:0] n14140_o;
  wire [31:0] n14141_o;
  wire [31:0] n14142_o;
  wire [31:0] n14143_o;
  wire [31:0] n14144_o;
  wire [31:0] n14145_o;
  wire [31:0] n14146_o;
  wire [63:0] n14147_o;
  wire [31:0] n14148_o;
  wire [63:0] n14149_o;
  wire [63:0] n14150_o;
  wire [63:0] n14151_o;
  wire [63:0] n14152_o;
  wire [63:0] n14153_o;
  wire [63:0] n14154_o;
  wire [63:0] n14155_o;
  wire [63:0] n14156_o;
  wire [28:0] n14157_o;
  wire [2:0] n14158_o;
  wire n14160_o;
  wire [28:0] n14161_o;
  wire [1:0] n14162_o;
  wire n14164_o;
  wire [28:0] n14165_o;
  wire n14166_o;
  wire n14168_o;
  wire n14171_o;
  wire n14172_o;
  wire n14173_o;
  wire n14174_o;
  wire n14175_o;
  wire n14176_o;
  wire n14177_o;
  wire n14178_o;
  wire [3:0] n14179_o;
  wire [3:0] n14180_o;
  wire [7:0] n14181_o;
  wire [7:0] n14182_o;
  wire [7:0] n14183_o;
  wire [7:0] n14184_o;
  wire [7:0] n14185_o;
  wire [7:0] n14186_o;
  wire [7:0] n14187_o;
  wire [7:0] n14188_o;
  wire [47:0] n14189_o;
  wire [47:0] n14190_o;
  wire [47:0] n14191_o;
  wire [47:0] n14192_o;
  wire [47:0] n14193_o;
  wire [47:0] n14194_o;
  wire [47:0] n14195_o;
  wire [63:0] n14196_o;
  wire n14197_o;
  wire [7:0] n14198_o;
  wire [7:0] n14199_o;
  wire [7:0] n14200_o;
  wire [7:0] n14201_o;
  wire [7:0] n14202_o;
  wire [7:0] n14203_o;
  wire [7:0] n14204_o;
  wire [47:0] n14205_o;
  wire [47:0] n14206_o;
  wire [47:0] n14207_o;
  wire [47:0] n14208_o;
  wire [47:0] n14209_o;
  wire [47:0] n14210_o;
  wire [47:0] n14211_o;
  wire [63:0] n14212_o;
  wire n14213_o;
  wire [7:0] n14214_o;
  wire [7:0] n14215_o;
  wire [7:0] n14216_o;
  wire [7:0] n14217_o;
  wire [7:0] n14218_o;
  wire [7:0] n14219_o;
  wire [7:0] n14220_o;
  wire [47:0] n14221_o;
  wire [47:0] n14222_o;
  wire [47:0] n14223_o;
  wire [47:0] n14224_o;
  wire [47:0] n14225_o;
  wire [47:0] n14226_o;
  wire [47:0] n14227_o;
  wire [63:0] n14228_o;
  wire n14229_o;
  wire [7:0] n14230_o;
  wire [7:0] n14231_o;
  wire [7:0] n14232_o;
  wire [7:0] n14233_o;
  wire [7:0] n14234_o;
  wire [7:0] n14235_o;
  wire [7:0] n14236_o;
  wire [47:0] n14237_o;
  wire [47:0] n14238_o;
  wire [47:0] n14239_o;
  wire [47:0] n14240_o;
  wire [47:0] n14241_o;
  wire [47:0] n14242_o;
  wire [47:0] n14243_o;
  wire [63:0] n14244_o;
  wire n14245_o;
  wire [7:0] n14246_o;
  wire [7:0] n14247_o;
  wire [7:0] n14248_o;
  wire [7:0] n14249_o;
  wire [7:0] n14250_o;
  wire [7:0] n14251_o;
  wire [7:0] n14252_o;
  wire [47:0] n14253_o;
  wire [47:0] n14254_o;
  wire [47:0] n14255_o;
  wire [47:0] n14256_o;
  wire [47:0] n14257_o;
  wire [47:0] n14258_o;
  wire [47:0] n14259_o;
  wire [63:0] n14260_o;
  wire n14261_o;
  wire [7:0] n14262_o;
  wire [7:0] n14263_o;
  wire [7:0] n14264_o;
  wire [7:0] n14265_o;
  wire [7:0] n14266_o;
  wire [7:0] n14267_o;
  wire [7:0] n14268_o;
  wire [47:0] n14269_o;
  wire [47:0] n14270_o;
  wire [47:0] n14271_o;
  wire [47:0] n14272_o;
  wire [47:0] n14273_o;
  wire [47:0] n14274_o;
  wire [47:0] n14275_o;
  wire [63:0] n14276_o;
  wire n14277_o;
  wire [7:0] n14278_o;
  wire [7:0] n14279_o;
  wire [7:0] n14280_o;
  wire [7:0] n14281_o;
  wire [7:0] n14282_o;
  wire [7:0] n14283_o;
  wire [7:0] n14284_o;
  wire [47:0] n14285_o;
  wire [47:0] n14286_o;
  wire [47:0] n14287_o;
  wire [47:0] n14288_o;
  wire [47:0] n14289_o;
  wire [47:0] n14290_o;
  wire [47:0] n14291_o;
  wire [63:0] n14292_o;
  wire n14293_o;
  wire [7:0] n14294_o;
  wire [7:0] n14295_o;
  wire [7:0] n14296_o;
  wire [7:0] n14297_o;
  wire [7:0] n14298_o;
  wire [7:0] n14299_o;
  wire [7:0] n14300_o;
  wire [47:0] n14301_o;
  wire [47:0] n14302_o;
  wire [47:0] n14303_o;
  wire [47:0] n14304_o;
  wire [47:0] n14305_o;
  wire [47:0] n14306_o;
  wire [47:0] n14307_o;
  wire [63:0] n14308_o;
  wire n14309_o;
  wire [3:0] n14310_o;
  wire [3:0] n14311_o;
  wire [7:0] n14312_o;
  wire [7:0] n14313_o;
  wire [7:0] n14314_o;
  wire [28:0] n14315_o;
  wire n14316_o;
  wire n14318_o;
  wire n14320_o;
  wire n14321_o;
  wire n14322_o;
  wire n14323_o;
  wire n14324_o;
  wire n14325_o;
  wire n14326_o;
  wire n14327_o;
  wire n14328_o;
  wire n14329_o;
  wire n14330_o;
  wire n14331_o;
  wire n14332_o;
  wire n14333_o;
  wire n14334_o;
  wire n14335_o;
  wire [3:0] n14336_o;
  wire [3:0] n14337_o;
  wire [3:0] n14338_o;
  wire [3:0] n14339_o;
  wire [15:0] n14340_o;
  wire [15:0] n14341_o;
  wire [7:0] n14342_o;
  wire [7:0] n14343_o;
  wire [7:0] n14344_o;
  wire [7:0] n14345_o;
  wire [7:0] n14346_o;
  wire [7:0] n14347_o;
  wire [7:0] n14348_o;
  wire [7:0] n14349_o;
  wire [7:0] n14350_o;
  wire [7:0] n14351_o;
  wire [7:0] n14352_o;
  wire [7:0] n14353_o;
  wire [7:0] n14354_o;
  wire [7:0] n14355_o;
  wire [7:0] n14356_o;
  wire [7:0] n14357_o;
  wire [7:0] n14358_o;
  wire [7:0] n14359_o;
  wire [7:0] n14360_o;
  wire [23:0] n14361_o;
  wire [23:0] n14362_o;
  wire [23:0] n14363_o;
  wire [23:0] n14364_o;
  wire [23:0] n14365_o;
  wire [23:0] n14366_o;
  wire [23:0] n14367_o;
  wire [23:0] n14368_o;
  wire [23:0] n14369_o;
  wire [31:0] n14370_o;
  wire [31:0] n14371_o;
  wire [31:0] n14372_o;
  wire [31:0] n14373_o;
  wire [31:0] n14374_o;
  wire [31:0] n14375_o;
  wire [31:0] n14376_o;
  wire [7:0] n14377_o;
  wire [7:0] n14378_o;
  wire [7:0] n14379_o;
  wire [7:0] n14380_o;
  wire [7:0] n14381_o;
  wire [7:0] n14382_o;
  wire [7:0] n14383_o;
  wire [28:0] n14384_o;
  wire [2:0] n14385_o;
  wire [28:0] n14386_o;
  wire [1:0] n14387_o;
  wire n14389_o;
  wire [28:0] n14390_o;
  wire n14391_o;
  wire n14393_o;
  wire n14396_o;
  wire n14397_o;
  wire n14398_o;
  wire n14399_o;
  wire n14400_o;
  wire n14401_o;
  wire n14402_o;
  wire n14403_o;
  wire [3:0] n14404_o;
  wire [3:0] n14405_o;
  wire [7:0] n14406_o;
  wire [7:0] n14407_o;
  wire [7:0] n14408_o;
  wire [7:0] n14409_o;
  wire [7:0] n14410_o;
  wire [7:0] n14411_o;
  wire [7:0] n14412_o;
  wire [7:0] n14413_o;
  wire [7:0] n14414_o;
  wire [7:0] n14415_o;
  wire [7:0] n14416_o;
  wire [7:0] n14417_o;
  wire [7:0] n14418_o;
  wire [7:0] n14419_o;
  wire [47:0] n14420_o;
  wire [47:0] n14421_o;
  wire [47:0] n14422_o;
  wire [47:0] n14423_o;
  wire [47:0] n14424_o;
  wire [47:0] n14425_o;
  wire [47:0] n14426_o;
  wire [47:0] n14427_o;
  wire [47:0] n14428_o;
  wire [47:0] n14429_o;
  wire [47:0] n14430_o;
  wire [47:0] n14431_o;
  wire [47:0] n14432_o;
  wire [63:0] n14433_o;
  wire n14434_o;
  wire [7:0] n14435_o;
  wire [7:0] n14436_o;
  wire [7:0] n14437_o;
  wire [7:0] n14438_o;
  wire [7:0] n14439_o;
  wire [7:0] n14440_o;
  wire [7:0] n14441_o;
  wire [7:0] n14442_o;
  wire [7:0] n14443_o;
  wire [7:0] n14444_o;
  wire [7:0] n14445_o;
  wire [7:0] n14446_o;
  wire [7:0] n14447_o;
  wire [47:0] n14448_o;
  wire [47:0] n14449_o;
  wire [47:0] n14450_o;
  wire [47:0] n14451_o;
  wire [47:0] n14452_o;
  wire [47:0] n14453_o;
  wire [47:0] n14454_o;
  wire [47:0] n14455_o;
  wire [47:0] n14456_o;
  wire [47:0] n14457_o;
  wire [47:0] n14458_o;
  wire [47:0] n14459_o;
  wire [47:0] n14460_o;
  wire [63:0] n14461_o;
  wire n14462_o;
  wire [7:0] n14463_o;
  wire [7:0] n14464_o;
  wire [7:0] n14465_o;
  wire [7:0] n14466_o;
  wire [7:0] n14467_o;
  wire [7:0] n14468_o;
  wire [7:0] n14469_o;
  wire [7:0] n14470_o;
  wire [7:0] n14471_o;
  wire [7:0] n14472_o;
  wire [7:0] n14473_o;
  wire [7:0] n14474_o;
  wire [7:0] n14475_o;
  wire [47:0] n14476_o;
  wire [47:0] n14477_o;
  wire [47:0] n14478_o;
  wire [47:0] n14479_o;
  wire [47:0] n14480_o;
  wire [47:0] n14481_o;
  wire [47:0] n14482_o;
  wire [47:0] n14483_o;
  wire [47:0] n14484_o;
  wire [47:0] n14485_o;
  wire [47:0] n14486_o;
  wire [47:0] n14487_o;
  wire [47:0] n14488_o;
  wire [63:0] n14489_o;
  wire n14490_o;
  wire [7:0] n14491_o;
  wire [7:0] n14492_o;
  wire [7:0] n14493_o;
  wire [7:0] n14494_o;
  wire [7:0] n14495_o;
  wire [7:0] n14496_o;
  wire [7:0] n14497_o;
  wire [7:0] n14498_o;
  wire [7:0] n14499_o;
  wire [7:0] n14500_o;
  wire [7:0] n14501_o;
  wire [7:0] n14502_o;
  wire [7:0] n14503_o;
  wire [47:0] n14504_o;
  wire [47:0] n14505_o;
  wire [47:0] n14506_o;
  wire [47:0] n14507_o;
  wire [47:0] n14508_o;
  wire [47:0] n14509_o;
  wire [47:0] n14510_o;
  wire [47:0] n14511_o;
  wire [47:0] n14512_o;
  wire [47:0] n14513_o;
  wire [47:0] n14514_o;
  wire [47:0] n14515_o;
  wire [47:0] n14516_o;
  wire [63:0] n14517_o;
  wire n14518_o;
  wire [7:0] n14519_o;
  wire [7:0] n14520_o;
  wire [7:0] n14521_o;
  wire [7:0] n14522_o;
  wire [7:0] n14523_o;
  wire [7:0] n14524_o;
  wire [7:0] n14525_o;
  wire [7:0] n14526_o;
  wire [7:0] n14527_o;
  wire [7:0] n14528_o;
  wire [7:0] n14529_o;
  wire [7:0] n14530_o;
  wire [7:0] n14531_o;
  wire [47:0] n14532_o;
  wire [47:0] n14533_o;
  wire [47:0] n14534_o;
  wire [47:0] n14535_o;
  wire [47:0] n14536_o;
  wire [47:0] n14537_o;
  wire [47:0] n14538_o;
  wire [47:0] n14539_o;
  wire [47:0] n14540_o;
  wire [47:0] n14541_o;
  wire [47:0] n14542_o;
  wire [47:0] n14543_o;
  wire [47:0] n14544_o;
  wire [63:0] n14545_o;
  wire n14546_o;
  wire [7:0] n14547_o;
  wire [7:0] n14548_o;
  wire [7:0] n14549_o;
  wire [7:0] n14550_o;
  wire [7:0] n14551_o;
  wire [7:0] n14552_o;
  wire [7:0] n14553_o;
  wire [7:0] n14554_o;
  wire [7:0] n14555_o;
  wire [7:0] n14556_o;
  wire [7:0] n14557_o;
  wire [7:0] n14558_o;
  wire [7:0] n14559_o;
  wire [47:0] n14560_o;
  wire [47:0] n14561_o;
  wire [47:0] n14562_o;
  wire [47:0] n14563_o;
  wire [47:0] n14564_o;
  wire [47:0] n14565_o;
  wire [47:0] n14566_o;
  wire [47:0] n14567_o;
  wire [47:0] n14568_o;
  wire [47:0] n14569_o;
  wire [47:0] n14570_o;
  wire [47:0] n14571_o;
  wire [47:0] n14572_o;
  wire [63:0] n14573_o;
  wire n14574_o;
  wire [7:0] n14575_o;
  wire [7:0] n14576_o;
  wire [7:0] n14577_o;
  wire [7:0] n14578_o;
  wire [7:0] n14579_o;
  wire [7:0] n14580_o;
  wire [7:0] n14581_o;
  wire [7:0] n14582_o;
  wire [7:0] n14583_o;
  wire [7:0] n14584_o;
  wire [7:0] n14585_o;
  wire [7:0] n14586_o;
  wire [7:0] n14587_o;
  wire [47:0] n14588_o;
  wire [47:0] n14589_o;
  wire [47:0] n14590_o;
  wire [47:0] n14591_o;
  wire [47:0] n14592_o;
  wire [47:0] n14593_o;
  wire [47:0] n14594_o;
  wire [47:0] n14595_o;
  wire [47:0] n14596_o;
  wire [47:0] n14597_o;
  wire [47:0] n14598_o;
  wire [47:0] n14599_o;
  wire [47:0] n14600_o;
  wire [63:0] n14601_o;
  wire n14602_o;
  wire [7:0] n14603_o;
  wire [7:0] n14604_o;
  wire [7:0] n14605_o;
  wire [7:0] n14606_o;
  wire [7:0] n14607_o;
  wire [7:0] n14608_o;
  wire [7:0] n14609_o;
  wire [7:0] n14610_o;
  wire [7:0] n14611_o;
  wire [7:0] n14612_o;
  wire [7:0] n14613_o;
  wire [7:0] n14614_o;
  wire [7:0] n14615_o;
  wire [47:0] n14616_o;
  wire [47:0] n14617_o;
  wire [47:0] n14618_o;
  wire [47:0] n14619_o;
  wire [47:0] n14620_o;
  wire [47:0] n14621_o;
  wire [47:0] n14622_o;
  wire [47:0] n14623_o;
  wire [47:0] n14624_o;
  wire [47:0] n14625_o;
  wire [47:0] n14626_o;
  wire [47:0] n14627_o;
  wire [47:0] n14628_o;
  wire [63:0] n14629_o;
  wire n14630_o;
  wire [3:0] n14631_o;
  wire [3:0] n14632_o;
  wire [7:0] n14633_o;
  wire [7:0] n14634_o;
  wire [7:0] n14635_o;
  wire [28:0] n14636_o;
  wire n14637_o;
  wire n14639_o;
  wire n14641_o;
  wire n14642_o;
  wire n14643_o;
  wire n14644_o;
  wire n14645_o;
  wire n14646_o;
  wire n14647_o;
  wire n14648_o;
  wire n14649_o;
  wire n14650_o;
  wire n14651_o;
  wire n14652_o;
  wire n14653_o;
  wire n14654_o;
  wire n14655_o;
  wire n14656_o;
  wire [3:0] n14657_o;
  wire [3:0] n14658_o;
  wire [3:0] n14659_o;
  wire [3:0] n14660_o;
  wire [15:0] n14661_o;
  wire [15:0] n14662_o;
  wire [7:0] n14663_o;
  wire [7:0] n14664_o;
  wire [7:0] n14665_o;
  wire [7:0] n14666_o;
  wire [7:0] n14667_o;
  wire [7:0] n14668_o;
  wire [7:0] n14669_o;
  wire [7:0] n14670_o;
  wire [7:0] n14671_o;
  wire [7:0] n14672_o;
  wire [7:0] n14673_o;
  wire [7:0] n14674_o;
  wire [7:0] n14675_o;
  wire [7:0] n14676_o;
  wire [7:0] n14677_o;
  wire [7:0] n14678_o;
  wire [7:0] n14679_o;
  wire [7:0] n14680_o;
  wire [7:0] n14681_o;
  wire [7:0] n14682_o;
  wire [7:0] n14683_o;
  wire [7:0] n14684_o;
  wire [7:0] n14685_o;
  wire [7:0] n14686_o;
  wire [7:0] n14687_o;
  wire [7:0] n14688_o;
  wire [7:0] n14689_o;
  wire [7:0] n14690_o;
  wire [7:0] n14691_o;
  wire [7:0] n14692_o;
  wire [7:0] n14693_o;
  wire n14695_o;
  wire n14697_o;
  wire n14698_o;
  wire [7:0] n14699_o;
  wire [7:0] n14700_o;
  wire [7:0] n14701_o;
  wire [7:0] n14702_o;
  wire [7:0] n14703_o;
  wire [7:0] n14704_o;
  wire [7:0] n14705_o;
  wire [7:0] n14706_o;
  wire [7:0] n14707_o;
  wire [7:0] n14708_o;
  wire [7:0] n14709_o;
  wire [7:0] n14710_o;
  wire [7:0] n14711_o;
  reg [7:0] n14712_o;
  wire [7:0] n14713_o;
  wire [7:0] n14714_o;
  wire [7:0] n14715_o;
  wire [7:0] n14716_o;
  wire [7:0] n14717_o;
  wire [7:0] n14718_o;
  wire [7:0] n14719_o;
  wire [7:0] n14720_o;
  wire [7:0] n14721_o;
  wire [7:0] n14722_o;
  wire [7:0] n14723_o;
  wire [7:0] n14724_o;
  wire [7:0] n14725_o;
  reg [7:0] n14726_o;
  wire [7:0] n14727_o;
  wire [7:0] n14728_o;
  wire [7:0] n14729_o;
  wire [7:0] n14730_o;
  wire [7:0] n14731_o;
  wire [7:0] n14732_o;
  wire [7:0] n14733_o;
  wire [7:0] n14734_o;
  wire [7:0] n14735_o;
  wire [7:0] n14736_o;
  wire [7:0] n14737_o;
  wire [7:0] n14738_o;
  wire [7:0] n14739_o;
  reg [7:0] n14740_o;
  wire [7:0] n14754_o;
  wire [7:0] n14755_o;
  wire [7:0] n14756_o;
  wire [7:0] n14757_o;
  wire [7:0] n14758_o;
  wire [7:0] n14759_o;
  wire [7:0] n14760_o;
  wire [7:0] n14761_o;
  wire [7:0] n14762_o;
  wire [7:0] n14763_o;
  wire [7:0] n14764_o;
  wire [7:0] n14765_o;
  wire [7:0] n14766_o;
  wire [31:0] n14780_o;
  wire [31:0] n14781_o;
  wire [31:0] n14782_o;
  wire [31:0] n14783_o;
  wire [31:0] n14784_o;
  wire [31:0] n14785_o;
  wire [31:0] n14786_o;
  wire [31:0] n14787_o;
  wire [31:0] n14788_o;
  wire [31:0] n14789_o;
  wire [31:0] n14790_o;
  wire [31:0] n14791_o;
  wire [31:0] n14792_o;
  wire [63:0] n14794_o;
  wire [31:0] n14795_o;
  wire [63:0] n14796_o;
  wire [31:0] n14797_o;
  wire [28:0] n14798_o;
  wire n14799_o;
  wire [28:0] n14800_o;
  wire [1:0] n14801_o;
  wire [28:0] n14802_o;
  wire n14803_o;
  wire [28:0] n14804_o;
  wire n14805_o;
  wire n14823_o;
  wire n14829_o;
  wire [1:0] n14834_o;
  reg n14835_o;
  reg n14836_o;
  reg n14837_o;
  reg n14838_o;
  wire [3:0] n14843_o;
  wire n14844_o;
  wire n14846_o;
  wire n14849_o;
  wire n14851_o;
  wire [7:0] n14854_o;
  wire [7:0] n14855_o;
  wire [7:0] n14869_o;
  wire [7:0] n14870_o;
  wire [7:0] n14871_o;
  wire n14873_o;
  wire n14874_o;
  wire [1:0] n14875_o;
  wire n14876_o;
  wire [2:0] n14877_o;
  wire n14881_o;
  wire n14883_o;
  wire n14884_o;
  wire n14886_o;
  wire n14887_o;
  wire n14889_o;
  wire n14890_o;
  reg n14892_o;
  localparam [12:0] n14893_o = 13'b0000000000000;
  wire [3:0] n14894_o;
  wire [7:0] n14895_o;
  wire n14897_o;
  wire [12:0] n14898_o;
  wire [4:0] n14899_o;
  wire n14900_o;
  wire n14902_o;
  wire [12:0] n14903_o;
  wire [4:0] n14904_o;
  wire n14905_o;
  wire n14906_o;
  wire n14907_o;
  wire n14908_o;
  wire n14909_o;
  wire n14910_o;
  wire n14911_o;
  wire n14912_o;
  wire n14915_o;
  wire n14916_o;
  wire n14917_o;
  wire n14918_o;
  wire n14919_o;
  wire n14920_o;
  wire n14921_o;
  wire n14923_o;
  wire n14924_o;
  wire n14925_o;
  wire n14926_o;
  wire n14927_o;
  wire n14928_o;
  wire [12:0] n14929_o;
  localparam [51:0] n14930_o = 52'bX;
  wire [38:0] n14931_o;
  wire [3:0] n14932_o;
  wire n14933_o;
  wire [51:0] n14934_o;
  wire [12:0] n14935_o;
  wire [4:0] n14936_o;
  wire n14937_o;
  wire n14939_o;
  wire n14942_o;
  wire n14943_o;
  wire [7:0] n14946_o;
  wire [7:0] n14947_o;
  wire [7:0] n14961_o;
  wire [7:0] n14962_o;
  wire [7:0] n14963_o;
  wire n14965_o;
  wire n14966_o;
  wire [1:0] n14967_o;
  wire n14968_o;
  wire [2:0] n14969_o;
  wire n14973_o;
  wire n14975_o;
  wire n14976_o;
  wire n14978_o;
  wire n14979_o;
  wire n14981_o;
  wire n14982_o;
  reg n14984_o;
  localparam [12:0] n14985_o = 13'b0000000000000;
  wire [3:0] n14986_o;
  wire [7:0] n14987_o;
  wire n14989_o;
  wire [12:0] n14990_o;
  wire [4:0] n14991_o;
  wire n14992_o;
  wire n14994_o;
  wire [12:0] n14995_o;
  wire [4:0] n14996_o;
  wire n14997_o;
  wire n14998_o;
  wire n14999_o;
  wire n15000_o;
  wire n15001_o;
  wire n15002_o;
  wire n15003_o;
  wire n15004_o;
  wire n15007_o;
  wire n15008_o;
  wire n15009_o;
  wire n15010_o;
  wire n15011_o;
  wire n15012_o;
  wire n15013_o;
  wire n15015_o;
  wire n15016_o;
  wire n15017_o;
  wire n15018_o;
  wire n15019_o;
  wire n15020_o;
  wire [12:0] n15021_o;
  wire [25:0] n15022_o;
  wire [3:0] n15023_o;
  wire n15024_o;
  wire [51:0] n15025_o;
  wire [12:0] n15026_o;
  wire [4:0] n15027_o;
  wire n15028_o;
  wire n15030_o;
  wire n15033_o;
  wire n15034_o;
  wire [7:0] n15037_o;
  wire [7:0] n15038_o;
  wire [7:0] n15052_o;
  wire [7:0] n15053_o;
  wire [7:0] n15054_o;
  wire n15056_o;
  wire n15057_o;
  wire [1:0] n15058_o;
  wire n15059_o;
  wire [2:0] n15060_o;
  wire n15064_o;
  wire n15066_o;
  wire n15067_o;
  wire n15069_o;
  wire n15070_o;
  wire n15072_o;
  wire n15073_o;
  reg n15075_o;
  localparam [12:0] n15076_o = 13'b0000000000000;
  wire [3:0] n15077_o;
  wire [7:0] n15078_o;
  wire n15080_o;
  wire [12:0] n15081_o;
  wire [4:0] n15082_o;
  wire n15083_o;
  wire n15085_o;
  wire [12:0] n15086_o;
  wire [4:0] n15087_o;
  wire n15088_o;
  wire n15089_o;
  wire n15090_o;
  wire n15091_o;
  wire n15092_o;
  wire n15093_o;
  wire n15094_o;
  wire n15095_o;
  wire n15098_o;
  wire n15099_o;
  wire n15100_o;
  wire n15101_o;
  wire n15102_o;
  wire n15103_o;
  wire n15104_o;
  wire n15106_o;
  wire n15107_o;
  wire n15108_o;
  wire n15109_o;
  wire n15110_o;
  wire n15111_o;
  wire [12:0] n15112_o;
  wire [12:0] n15113_o;
  wire [3:0] n15114_o;
  wire n15115_o;
  wire [51:0] n15116_o;
  wire [12:0] n15117_o;
  wire [4:0] n15118_o;
  wire n15119_o;
  wire n15121_o;
  wire n15124_o;
  wire n15125_o;
  wire [7:0] n15128_o;
  wire [7:0] n15129_o;
  wire [7:0] n15143_o;
  wire [7:0] n15144_o;
  wire [7:0] n15145_o;
  wire n15147_o;
  wire n15148_o;
  wire [1:0] n15149_o;
  wire n15150_o;
  wire [2:0] n15151_o;
  wire n15155_o;
  wire n15157_o;
  wire n15158_o;
  wire n15160_o;
  wire n15161_o;
  wire n15163_o;
  wire n15164_o;
  reg n15166_o;
  localparam [12:0] n15167_o = 13'b0000000000000;
  wire [3:0] n15168_o;
  wire [7:0] n15169_o;
  wire n15171_o;
  wire [12:0] n15172_o;
  wire [4:0] n15173_o;
  wire n15174_o;
  wire n15176_o;
  wire [12:0] n15177_o;
  wire [4:0] n15178_o;
  wire n15179_o;
  wire n15180_o;
  wire n15181_o;
  wire n15182_o;
  wire n15183_o;
  wire n15184_o;
  wire n15185_o;
  wire n15186_o;
  wire n15189_o;
  wire n15190_o;
  wire n15191_o;
  wire n15192_o;
  wire n15193_o;
  wire n15194_o;
  wire n15195_o;
  wire n15197_o;
  wire n15198_o;
  wire n15199_o;
  wire n15200_o;
  wire n15201_o;
  wire n15202_o;
  wire [12:0] n15203_o;
  wire [51:0] n15210_o;
  wire [12:0] n15211_o;
  wire [7:0] n15212_o;
  wire [51:0] n15213_o;
  wire [12:0] n15214_o;
  wire [7:0] n15215_o;
  wire [15:0] n15216_o;
  wire [51:0] n15217_o;
  wire [12:0] n15218_o;
  wire [7:0] n15219_o;
  wire [23:0] n15220_o;
  wire [51:0] n15221_o;
  wire [12:0] n15222_o;
  wire [7:0] n15223_o;
  wire [31:0] n15224_o;
  wire n15228_o;
  wire [51:0] n15235_o;
  wire [12:0] n15236_o;
  wire [4:0] n15237_o;
  wire n15238_o;
  wire [51:0] n15240_o;
  wire [12:0] n15241_o;
  wire [4:0] n15242_o;
  wire n15243_o;
  wire [51:0] n15245_o;
  wire [12:0] n15246_o;
  wire [7:0] n15247_o;
  wire [7:0] n15248_o;
  wire [7:0] n15249_o;
  wire [51:0] n15252_o;
  wire [12:0] n15253_o;
  wire [4:0] n15254_o;
  wire n15255_o;
  wire [51:0] n15257_o;
  wire [12:0] n15258_o;
  wire [4:0] n15259_o;
  wire n15260_o;
  wire [51:0] n15262_o;
  wire [12:0] n15263_o;
  wire [7:0] n15264_o;
  wire [7:0] n15265_o;
  wire [7:0] n15266_o;
  wire [51:0] n15268_o;
  wire [12:0] n15269_o;
  wire [4:0] n15270_o;
  wire n15271_o;
  wire [51:0] n15273_o;
  wire [12:0] n15274_o;
  wire [4:0] n15275_o;
  wire n15276_o;
  wire [51:0] n15278_o;
  wire [12:0] n15279_o;
  wire [7:0] n15280_o;
  wire [7:0] n15281_o;
  wire [7:0] n15282_o;
  wire [51:0] n15284_o;
  wire [12:0] n15285_o;
  wire [4:0] n15286_o;
  wire n15287_o;
  wire [51:0] n15289_o;
  wire [12:0] n15290_o;
  wire [4:0] n15291_o;
  wire n15292_o;
  wire [51:0] n15294_o;
  wire [12:0] n15295_o;
  wire [7:0] n15296_o;
  wire [7:0] n15297_o;
  wire [7:0] n15298_o;
  wire [31:0] n15299_o;
  wire [51:0] n15306_o;
  wire [12:0] n15307_o;
  wire [4:0] n15308_o;
  wire n15309_o;
  wire [51:0] n15311_o;
  wire [12:0] n15312_o;
  wire [4:0] n15313_o;
  wire n15314_o;
  wire [51:0] n15316_o;
  wire [12:0] n15317_o;
  wire [7:0] n15318_o;
  wire [7:0] n15319_o;
  wire [7:0] n15320_o;
  wire [51:0] n15323_o;
  wire [12:0] n15324_o;
  wire [4:0] n15325_o;
  wire n15326_o;
  wire [51:0] n15328_o;
  wire [12:0] n15329_o;
  wire [4:0] n15330_o;
  wire n15331_o;
  wire [51:0] n15333_o;
  wire [12:0] n15334_o;
  wire [7:0] n15335_o;
  wire [7:0] n15336_o;
  wire [7:0] n15337_o;
  wire [51:0] n15339_o;
  wire [12:0] n15340_o;
  wire [4:0] n15341_o;
  wire n15342_o;
  wire [51:0] n15344_o;
  wire [12:0] n15345_o;
  wire [4:0] n15346_o;
  wire n15347_o;
  wire [51:0] n15349_o;
  wire [12:0] n15350_o;
  wire [7:0] n15351_o;
  wire [7:0] n15352_o;
  wire [7:0] n15353_o;
  wire [51:0] n15355_o;
  wire [12:0] n15356_o;
  wire [4:0] n15357_o;
  wire n15358_o;
  wire [51:0] n15360_o;
  wire [12:0] n15361_o;
  wire [4:0] n15362_o;
  wire n15363_o;
  wire [51:0] n15365_o;
  wire [12:0] n15366_o;
  wire [7:0] n15367_o;
  wire [7:0] n15368_o;
  wire [7:0] n15369_o;
  wire [31:0] n15370_o;
  wire [31:0] n15371_o;
  wire n15373_o;
  wire n15375_o;
  wire [51:0] n15382_o;
  wire [12:0] n15383_o;
  wire [4:0] n15384_o;
  wire n15385_o;
  wire [51:0] n15387_o;
  wire [12:0] n15388_o;
  wire [4:0] n15389_o;
  wire n15390_o;
  wire [51:0] n15392_o;
  wire [12:0] n15393_o;
  wire [7:0] n15394_o;
  wire [51:0] n15395_o;
  wire [12:0] n15396_o;
  wire [7:0] n15397_o;
  wire [15:0] n15398_o;
  wire [15:0] n15399_o;
  wire [15:0] n15400_o;
  wire [51:0] n15403_o;
  wire [12:0] n15404_o;
  wire [4:0] n15405_o;
  wire n15406_o;
  wire [51:0] n15408_o;
  wire [12:0] n15409_o;
  wire [4:0] n15410_o;
  wire n15411_o;
  wire [51:0] n15413_o;
  wire [12:0] n15414_o;
  wire [7:0] n15415_o;
  wire [51:0] n15416_o;
  wire [12:0] n15417_o;
  wire [7:0] n15418_o;
  wire [15:0] n15419_o;
  wire [15:0] n15420_o;
  wire [15:0] n15421_o;
  wire [31:0] n15422_o;
  wire [51:0] n15429_o;
  wire [12:0] n15430_o;
  wire [4:0] n15431_o;
  wire n15432_o;
  wire [51:0] n15434_o;
  wire [12:0] n15435_o;
  wire [4:0] n15436_o;
  wire n15437_o;
  wire [51:0] n15439_o;
  wire [12:0] n15440_o;
  wire [7:0] n15441_o;
  wire [51:0] n15442_o;
  wire [12:0] n15443_o;
  wire [7:0] n15444_o;
  wire [15:0] n15445_o;
  wire [15:0] n15446_o;
  wire [15:0] n15447_o;
  wire [51:0] n15450_o;
  wire [12:0] n15451_o;
  wire [4:0] n15452_o;
  wire n15453_o;
  wire [51:0] n15455_o;
  wire [12:0] n15456_o;
  wire [4:0] n15457_o;
  wire n15458_o;
  wire [51:0] n15460_o;
  wire [12:0] n15461_o;
  wire [7:0] n15462_o;
  wire [51:0] n15463_o;
  wire [12:0] n15464_o;
  wire [7:0] n15465_o;
  wire [15:0] n15466_o;
  wire [15:0] n15467_o;
  wire [15:0] n15468_o;
  wire [31:0] n15469_o;
  wire [31:0] n15470_o;
  wire n15472_o;
  wire n15474_o;
  wire [51:0] n15481_o;
  wire [12:0] n15482_o;
  wire [4:0] n15483_o;
  wire n15484_o;
  wire [51:0] n15485_o;
  wire [12:0] n15486_o;
  wire [4:0] n15487_o;
  wire n15488_o;
  wire [51:0] n15489_o;
  wire [12:0] n15490_o;
  wire [7:0] n15491_o;
  wire [51:0] n15492_o;
  wire [12:0] n15493_o;
  wire [7:0] n15494_o;
  wire [15:0] n15495_o;
  wire [51:0] n15496_o;
  wire [12:0] n15497_o;
  wire [7:0] n15498_o;
  wire [23:0] n15499_o;
  wire [51:0] n15500_o;
  wire [12:0] n15501_o;
  wire [7:0] n15502_o;
  wire [31:0] n15503_o;
  wire [31:0] n15505_o;
  wire [31:0] n15507_o;
  wire [51:0] n15515_o;
  wire [12:0] n15516_o;
  wire [4:0] n15517_o;
  wire n15518_o;
  wire [51:0] n15519_o;
  wire [12:0] n15520_o;
  wire [4:0] n15521_o;
  wire n15522_o;
  wire [51:0] n15523_o;
  wire [12:0] n15524_o;
  wire [7:0] n15525_o;
  wire [51:0] n15526_o;
  wire [12:0] n15527_o;
  wire [7:0] n15528_o;
  wire [15:0] n15529_o;
  wire [51:0] n15530_o;
  wire [12:0] n15531_o;
  wire [7:0] n15532_o;
  wire [23:0] n15533_o;
  wire [51:0] n15534_o;
  wire [12:0] n15535_o;
  wire [7:0] n15536_o;
  wire [31:0] n15537_o;
  wire [31:0] n15539_o;
  wire [31:0] n15541_o;
  wire [31:0] n15543_o;
  wire [1:0] n15544_o;
  reg [31:0] n15545_o;
  wire [31:0] n15546_o;
  wire [63:0] n15548_o;
  wire [31:0] n15549_o;
  wire [31:0] n15550_o;
  wire [28:0] n15551_o;
  wire [1:0] n15552_o;
  wire [28:0] n15553_o;
  wire n15554_o;
  wire [28:0] n15555_o;
  wire n15556_o;
  wire [28:0] n15557_o;
  wire [1:0] n15558_o;
  wire [28:0] n15559_o;
  wire n15560_o;
  wire n15596_o;
  wire n15598_o;
  wire n15599_o;
  wire n15600_o;
  wire n15601_o;
  wire n15602_o;
  wire n15604_o;
  wire n15605_o;
  wire n15606_o;
  wire n15607_o;
  wire n15608_o;
  wire n15610_o;
  wire n15611_o;
  wire n15612_o;
  wire n15613_o;
  wire n15614_o;
  wire [3:0] n15615_o;
  wire [1:0] n15616_o;
  wire n15617_o;
  reg n15618_o;
  wire n15619_o;
  reg n15620_o;
  wire n15621_o;
  reg n15622_o;
  wire n15623_o;
  reg n15624_o;
  wire n15626_o;
  wire [2:0] n15627_o;
  reg n15631_o;
  reg n15635_o;
  reg n15639_o;
  reg n15643_o;
  wire [7:0] n15648_o;
  wire [3:0] n15650_o;
  wire n15657_o;
  wire [3:0] n15658_o;
  wire [3:0] n15660_o;
  wire [3:0] n15661_o;
  wire [2:0] n15662_o;
  wire [7:0] n15663_o;
  wire [3:0] n15665_o;
  wire n15672_o;
  wire [3:0] n15673_o;
  wire [3:0] n15675_o;
  wire [3:0] n15676_o;
  wire [2:0] n15677_o;
  wire [7:0] n15678_o;
  wire [15:0] n15679_o;
  wire [3:0] n15681_o;
  wire n15688_o;
  wire [3:0] n15689_o;
  wire [3:0] n15691_o;
  wire [3:0] n15692_o;
  wire [2:0] n15693_o;
  wire [3:0] n15695_o;
  wire [7:0] n15696_o;
  wire [31:0] n15697_o;
  wire [3:0] n15699_o;
  wire n15706_o;
  wire [3:0] n15707_o;
  wire [3:0] n15709_o;
  wire [3:0] n15710_o;
  wire [2:0] n15711_o;
  wire [4:0] n15713_o;
  wire n15715_o;
  wire n15716_o;
  wire n15717_o;
  wire n15718_o;
  wire n15719_o;
  wire [7:0] n15720_o;
  wire [15:0] n15721_o;
  wire [7:0] n15722_o;
  wire [31:0] n15723_o;
  wire [31:0] n15724_o;
  wire n15726_o;
  wire [15:0] n15728_o;
  wire n15730_o;
  wire n15733_o;
  wire n15736_o;
  wire n15739_o;
  wire [15:0] n15740_o;
  wire [4:0] n15742_o;
  wire n15749_o;
  wire [4:0] n15750_o;
  wire [4:0] n15752_o;
  wire [4:0] n15753_o;
  wire [3:0] n15754_o;
  wire [15:0] n15755_o;
  wire [31:0] n15756_o;
  wire [4:0] n15758_o;
  wire n15765_o;
  wire [4:0] n15766_o;
  wire [4:0] n15768_o;
  wire [4:0] n15769_o;
  wire [3:0] n15770_o;
  wire [4:0] n15772_o;
  wire n15774_o;
  wire n15775_o;
  wire n15776_o;
  wire [15:0] n15777_o;
  wire [31:0] n15778_o;
  wire [31:0] n15779_o;
  wire n15781_o;
  wire n15784_o;
  wire n15787_o;
  wire [5:0] n15789_o;
  wire n15796_o;
  wire [5:0] n15797_o;
  wire [5:0] n15799_o;
  wire [5:0] n15800_o;
  wire [4:0] n15801_o;
  wire n15803_o;
  wire n15804_o;
  wire n15806_o;
  wire [1:0] n15808_o;
  reg [31:0] n15809_o;
  reg [4:0] n15811_o;
  reg n15813_o;
  reg [15:0] n15816_o;
  reg [3:0] n15819_o;
  reg n15822_o;
  reg [7:0] n15825_o;
  reg [2:0] n15828_o;
  reg n15831_o;
  reg [7:0] n15834_o;
  reg [2:0] n15837_o;
  reg n15840_o;
  wire n15850_o;
  wire [3:0] n15851_o;
  wire [7:0] n15853_o;
  wire [7:0] n15854_o;
  wire n15855_o;
  wire [5:0] n15856_o;
  localparam [3:0] n15857_o = 4'b0000;
  wire [1:0] n15858_o;
  wire [7:0] n15859_o;
  wire [7:0] n15860_o;
  wire n15861_o;
  wire [6:0] n15862_o;
  localparam [3:0] n15863_o = 4'b0000;
  wire n15864_o;
  wire [7:0] n15865_o;
  wire [7:0] n15866_o;
  wire n15876_o;
  wire [3:0] n15877_o;
  wire [7:0] n15879_o;
  wire [7:0] n15880_o;
  wire n15881_o;
  wire [5:0] n15882_o;
  localparam [3:0] n15883_o = 4'b0000;
  wire [1:0] n15884_o;
  wire [7:0] n15885_o;
  wire [7:0] n15886_o;
  wire n15887_o;
  wire [6:0] n15888_o;
  localparam [3:0] n15889_o = 4'b0000;
  wire n15890_o;
  wire [7:0] n15891_o;
  wire [7:0] n15892_o;
  wire n15902_o;
  wire [7:0] n15903_o;
  wire [15:0] n15905_o;
  wire [15:0] n15906_o;
  wire n15907_o;
  wire [11:0] n15908_o;
  localparam [7:0] n15909_o = 8'b00000000;
  wire [3:0] n15910_o;
  wire [15:0] n15911_o;
  wire [15:0] n15912_o;
  wire n15913_o;
  wire [13:0] n15914_o;
  localparam [7:0] n15915_o = 8'b00000000;
  wire [1:0] n15916_o;
  wire [15:0] n15917_o;
  wire [15:0] n15918_o;
  wire n15919_o;
  wire [14:0] n15920_o;
  localparam [7:0] n15921_o = 8'b00000000;
  wire n15922_o;
  wire [15:0] n15923_o;
  wire [15:0] n15924_o;
  wire n15934_o;
  wire [15:0] n15935_o;
  wire [31:0] n15937_o;
  wire [31:0] n15938_o;
  wire n15939_o;
  wire [23:0] n15940_o;
  localparam [15:0] n15941_o = 16'b0000000000000000;
  wire [7:0] n15942_o;
  wire [31:0] n15943_o;
  wire [31:0] n15944_o;
  wire n15945_o;
  wire [27:0] n15946_o;
  localparam [15:0] n15947_o = 16'b0000000000000000;
  wire [3:0] n15948_o;
  wire [31:0] n15949_o;
  wire [31:0] n15950_o;
  wire n15951_o;
  wire [29:0] n15952_o;
  localparam [15:0] n15953_o = 16'b0000000000000000;
  wire [1:0] n15954_o;
  wire [31:0] n15955_o;
  wire [31:0] n15956_o;
  wire n15957_o;
  wire [30:0] n15958_o;
  localparam [15:0] n15959_o = 16'b0000000000000000;
  wire n15960_o;
  wire [31:0] n15961_o;
  wire [31:0] n15962_o;
  wire [3:0] n15971_o;
  wire n15974_o;
  wire [3:0] n15975_o;
  wire [7:0] n15976_o;
  wire [7:0] n15977_o;
  wire n15978_o;
  wire [1:0] n15979_o;
  wire [5:0] n15980_o;
  wire [7:0] n15981_o;
  wire [7:0] n15982_o;
  wire n15983_o;
  wire n15984_o;
  wire [6:0] n15985_o;
  wire [7:0] n15986_o;
  wire [7:0] n15987_o;
  wire [3:0] n15996_o;
  wire n15999_o;
  wire [3:0] n16000_o;
  wire [7:0] n16001_o;
  wire [7:0] n16002_o;
  wire n16003_o;
  wire [1:0] n16004_o;
  wire [5:0] n16005_o;
  wire [7:0] n16006_o;
  wire [7:0] n16007_o;
  wire n16008_o;
  wire n16009_o;
  wire [6:0] n16010_o;
  wire [7:0] n16011_o;
  wire [7:0] n16012_o;
  wire [3:0] n16021_o;
  wire [3:0] n16022_o;
  wire [7:0] n16023_o;
  wire n16026_o;
  wire [7:0] n16027_o;
  wire [15:0] n16028_o;
  wire [15:0] n16029_o;
  wire n16030_o;
  wire [3:0] n16031_o;
  wire [11:0] n16032_o;
  wire [15:0] n16033_o;
  wire [15:0] n16034_o;
  wire n16035_o;
  wire [1:0] n16036_o;
  wire [13:0] n16037_o;
  wire [15:0] n16038_o;
  wire [15:0] n16039_o;
  wire n16040_o;
  wire n16041_o;
  wire [14:0] n16042_o;
  wire [15:0] n16043_o;
  wire [15:0] n16044_o;
  wire [3:0] n16053_o;
  wire [3:0] n16054_o;
  wire [3:0] n16055_o;
  wire [3:0] n16056_o;
  wire [15:0] n16057_o;
  wire n16060_o;
  wire [15:0] n16061_o;
  wire [31:0] n16062_o;
  wire [31:0] n16063_o;
  wire n16064_o;
  wire [7:0] n16065_o;
  wire [23:0] n16066_o;
  wire [31:0] n16067_o;
  wire [31:0] n16068_o;
  wire n16069_o;
  wire [3:0] n16070_o;
  wire [27:0] n16071_o;
  wire [31:0] n16072_o;
  wire [31:0] n16073_o;
  wire n16074_o;
  wire [1:0] n16075_o;
  wire [29:0] n16076_o;
  wire [31:0] n16077_o;
  wire [31:0] n16078_o;
  wire n16079_o;
  wire n16080_o;
  wire [30:0] n16081_o;
  wire [31:0] n16082_o;
  wire [31:0] n16083_o;
  wire [2:0] n16085_o;
  wire [2:0] n16088_o;
  wire [3:0] n16093_o;
  wire [3:0] n16096_o;
  wire [4:0] n16101_o;
  wire [4:0] n16104_o;
  wire [2:0] n16109_o;
  wire [2:0] n16112_o;
  wire [3:0] n16117_o;
  wire [3:0] n16120_o;
  wire [4:0] n16125_o;
  wire [4:0] n16128_o;
  wire n16134_o;
  wire [7:0] n16136_o;
  wire [7:0] n16137_o;
  wire n16143_o;
  wire n16145_o;
  wire n16147_o;
  wire n16148_o;
  wire n16149_o;
  wire n16150_o;
  wire n16151_o;
  wire n16152_o;
  wire n16153_o;
  wire n16154_o;
  wire n16155_o;
  wire n16156_o;
  wire n16157_o;
  wire n16158_o;
  wire n16159_o;
  wire n16160_o;
  wire [7:0] n16162_o;
  wire [7:0] n16163_o;
  wire n16169_o;
  wire n16171_o;
  wire n16173_o;
  wire n16174_o;
  wire n16175_o;
  wire n16176_o;
  wire n16177_o;
  wire n16178_o;
  wire n16179_o;
  wire n16180_o;
  wire n16181_o;
  wire n16182_o;
  wire n16183_o;
  wire n16184_o;
  wire n16185_o;
  wire n16186_o;
  wire [7:0] n16188_o;
  wire [7:0] n16189_o;
  wire n16195_o;
  wire n16197_o;
  wire n16199_o;
  wire n16200_o;
  wire n16201_o;
  wire n16202_o;
  wire n16203_o;
  wire n16204_o;
  wire n16205_o;
  wire n16206_o;
  wire n16207_o;
  wire n16208_o;
  wire n16209_o;
  wire n16210_o;
  wire n16211_o;
  wire n16212_o;
  wire [7:0] n16214_o;
  wire [7:0] n16215_o;
  wire n16221_o;
  wire n16223_o;
  wire n16225_o;
  wire n16226_o;
  wire n16227_o;
  wire n16228_o;
  wire n16229_o;
  wire n16230_o;
  wire n16231_o;
  wire n16232_o;
  wire n16233_o;
  wire n16234_o;
  wire n16235_o;
  wire n16236_o;
  wire n16237_o;
  wire n16238_o;
  wire n16240_o;
  wire n16241_o;
  wire n16242_o;
  wire [7:0] n16244_o;
  wire [7:0] n16245_o;
  wire n16251_o;
  wire n16253_o;
  wire n16255_o;
  wire n16256_o;
  wire n16257_o;
  wire n16258_o;
  wire n16259_o;
  wire n16260_o;
  wire n16261_o;
  wire n16262_o;
  wire n16263_o;
  wire n16264_o;
  wire n16265_o;
  wire n16266_o;
  wire n16267_o;
  wire n16268_o;
  wire [7:0] n16270_o;
  wire [7:0] n16271_o;
  wire [7:0] n16272_o;
  wire n16278_o;
  wire n16280_o;
  wire n16282_o;
  wire n16283_o;
  wire n16284_o;
  wire n16285_o;
  wire n16286_o;
  wire n16287_o;
  wire n16288_o;
  wire n16289_o;
  wire n16290_o;
  wire n16291_o;
  wire n16292_o;
  wire n16293_o;
  wire n16294_o;
  wire n16295_o;
  wire n16296_o;
  wire n16297_o;
  wire n16298_o;
  wire n16299_o;
  wire [7:0] n16301_o;
  wire [7:0] n16302_o;
  wire n16308_o;
  wire n16310_o;
  wire n16312_o;
  wire n16313_o;
  wire n16314_o;
  wire n16315_o;
  wire n16316_o;
  wire n16317_o;
  wire n16318_o;
  wire n16319_o;
  wire n16320_o;
  wire n16321_o;
  wire n16322_o;
  wire n16323_o;
  wire n16324_o;
  wire n16325_o;
  wire [7:0] n16327_o;
  wire [7:0] n16328_o;
  wire [7:0] n16329_o;
  wire n16335_o;
  wire n16337_o;
  wire n16339_o;
  wire n16340_o;
  wire n16341_o;
  wire n16342_o;
  wire n16343_o;
  wire n16344_o;
  wire n16345_o;
  wire n16346_o;
  wire n16347_o;
  wire n16348_o;
  wire n16349_o;
  wire n16350_o;
  wire n16351_o;
  wire n16352_o;
  wire n16353_o;
  wire n16354_o;
  wire n16355_o;
  wire n16356_o;
  wire [7:0] n16358_o;
  wire [7:0] n16359_o;
  wire n16365_o;
  wire n16367_o;
  wire n16369_o;
  wire n16370_o;
  wire n16371_o;
  wire n16372_o;
  wire n16373_o;
  wire n16374_o;
  wire n16375_o;
  wire n16376_o;
  wire n16377_o;
  wire n16378_o;
  wire n16379_o;
  wire n16380_o;
  wire n16381_o;
  wire n16382_o;
  wire [7:0] n16384_o;
  wire [7:0] n16385_o;
  wire [7:0] n16386_o;
  wire n16392_o;
  wire n16394_o;
  wire n16396_o;
  wire n16397_o;
  wire n16398_o;
  wire n16399_o;
  wire n16400_o;
  wire n16401_o;
  wire n16402_o;
  wire n16403_o;
  wire n16404_o;
  wire n16405_o;
  wire n16406_o;
  wire n16407_o;
  wire n16408_o;
  wire n16409_o;
  wire n16410_o;
  wire n16411_o;
  wire n16412_o;
  wire n16413_o;
  wire [7:0] n16415_o;
  wire [7:0] n16416_o;
  wire n16422_o;
  wire n16424_o;
  wire n16426_o;
  wire n16427_o;
  wire n16428_o;
  wire n16429_o;
  wire n16430_o;
  wire n16431_o;
  wire n16432_o;
  wire n16433_o;
  wire n16434_o;
  wire n16435_o;
  wire n16436_o;
  wire n16437_o;
  wire n16438_o;
  wire n16439_o;
  wire [7:0] n16441_o;
  wire [7:0] n16442_o;
  wire [7:0] n16443_o;
  wire n16449_o;
  wire n16451_o;
  wire n16453_o;
  wire n16454_o;
  wire n16455_o;
  wire n16456_o;
  wire n16457_o;
  wire n16458_o;
  wire n16459_o;
  wire n16460_o;
  wire n16461_o;
  wire n16462_o;
  wire n16463_o;
  wire n16464_o;
  wire n16465_o;
  wire n16466_o;
  wire n16467_o;
  wire n16468_o;
  wire [3:0] n16469_o;
  wire [3:0] n16471_o;
  wire [3:0] n16473_o;
  wire [3:0] n16474_o;
  wire [3:0] n16476_o;
  wire n16478_o;
  wire n16480_o;
  wire [15:0] n16482_o;
  wire [15:0] n16483_o;
  wire n16489_o;
  wire n16491_o;
  wire n16493_o;
  wire n16494_o;
  wire n16495_o;
  wire n16496_o;
  wire n16497_o;
  wire n16498_o;
  wire n16499_o;
  wire n16500_o;
  wire n16501_o;
  wire n16502_o;
  wire n16503_o;
  wire n16504_o;
  wire n16505_o;
  wire n16506_o;
  wire n16507_o;
  wire n16508_o;
  wire n16509_o;
  wire n16510_o;
  wire n16511_o;
  wire n16512_o;
  wire n16513_o;
  wire n16514_o;
  wire n16515_o;
  wire n16516_o;
  wire n16517_o;
  wire n16518_o;
  wire n16519_o;
  wire n16520_o;
  wire n16521_o;
  wire n16522_o;
  wire [15:0] n16524_o;
  wire [15:0] n16525_o;
  wire n16531_o;
  wire n16533_o;
  wire n16535_o;
  wire n16536_o;
  wire n16537_o;
  wire n16538_o;
  wire n16539_o;
  wire n16540_o;
  wire n16541_o;
  wire n16542_o;
  wire n16543_o;
  wire n16544_o;
  wire n16545_o;
  wire n16546_o;
  wire n16547_o;
  wire n16548_o;
  wire n16549_o;
  wire n16550_o;
  wire n16551_o;
  wire n16552_o;
  wire n16553_o;
  wire n16554_o;
  wire n16555_o;
  wire n16556_o;
  wire n16557_o;
  wire n16558_o;
  wire n16559_o;
  wire n16560_o;
  wire n16561_o;
  wire n16562_o;
  wire n16563_o;
  wire n16564_o;
  wire n16566_o;
  wire n16567_o;
  wire n16568_o;
  wire [15:0] n16570_o;
  wire [15:0] n16571_o;
  wire n16577_o;
  wire n16579_o;
  wire n16581_o;
  wire n16582_o;
  wire n16583_o;
  wire n16584_o;
  wire n16585_o;
  wire n16586_o;
  wire n16587_o;
  wire n16588_o;
  wire n16589_o;
  wire n16590_o;
  wire n16591_o;
  wire n16592_o;
  wire n16593_o;
  wire n16594_o;
  wire n16595_o;
  wire n16596_o;
  wire n16597_o;
  wire n16598_o;
  wire n16599_o;
  wire n16600_o;
  wire n16601_o;
  wire n16602_o;
  wire n16603_o;
  wire n16604_o;
  wire n16605_o;
  wire n16606_o;
  wire n16607_o;
  wire n16608_o;
  wire n16609_o;
  wire n16610_o;
  wire [15:0] n16612_o;
  wire [15:0] n16613_o;
  wire n16619_o;
  wire n16621_o;
  wire n16623_o;
  wire n16624_o;
  wire n16625_o;
  wire n16626_o;
  wire n16627_o;
  wire n16628_o;
  wire n16629_o;
  wire n16630_o;
  wire n16631_o;
  wire n16632_o;
  wire n16633_o;
  wire n16634_o;
  wire n16635_o;
  wire n16636_o;
  wire n16637_o;
  wire n16638_o;
  wire n16639_o;
  wire n16640_o;
  wire n16641_o;
  wire n16642_o;
  wire n16643_o;
  wire n16644_o;
  wire n16645_o;
  wire n16646_o;
  wire n16647_o;
  wire n16648_o;
  wire n16649_o;
  wire n16650_o;
  wire n16651_o;
  wire n16652_o;
  wire [15:0] n16654_o;
  wire [15:0] n16655_o;
  wire [15:0] n16656_o;
  wire n16662_o;
  wire n16664_o;
  wire n16666_o;
  wire n16667_o;
  wire n16668_o;
  wire n16669_o;
  wire n16670_o;
  wire n16671_o;
  wire n16672_o;
  wire n16673_o;
  wire n16674_o;
  wire n16675_o;
  wire n16676_o;
  wire n16677_o;
  wire n16678_o;
  wire n16679_o;
  wire n16680_o;
  wire n16681_o;
  wire n16682_o;
  wire n16683_o;
  wire n16684_o;
  wire n16685_o;
  wire n16686_o;
  wire n16687_o;
  wire n16688_o;
  wire n16689_o;
  wire n16690_o;
  wire n16691_o;
  wire n16692_o;
  wire n16693_o;
  wire n16694_o;
  wire n16695_o;
  wire n16696_o;
  wire [15:0] n16698_o;
  wire [15:0] n16699_o;
  wire [15:0] n16700_o;
  wire n16706_o;
  wire n16708_o;
  wire n16710_o;
  wire n16711_o;
  wire n16712_o;
  wire n16713_o;
  wire n16714_o;
  wire n16715_o;
  wire n16716_o;
  wire n16717_o;
  wire n16718_o;
  wire n16719_o;
  wire n16720_o;
  wire n16721_o;
  wire n16722_o;
  wire n16723_o;
  wire n16724_o;
  wire n16725_o;
  wire n16726_o;
  wire n16727_o;
  wire n16728_o;
  wire n16729_o;
  wire n16730_o;
  wire n16731_o;
  wire n16732_o;
  wire n16733_o;
  wire n16734_o;
  wire n16735_o;
  wire n16736_o;
  wire n16737_o;
  wire n16738_o;
  wire n16739_o;
  wire n16740_o;
  wire n16741_o;
  wire n16742_o;
  wire n16744_o;
  wire n16746_o;
  wire n16748_o;
  wire n16750_o;
  wire n16752_o;
  wire n16754_o;
  wire n16756_o;
  wire n16758_o;
  wire [31:0] n16760_o;
  wire n16766_o;
  wire n16768_o;
  wire n16770_o;
  wire n16771_o;
  wire n16772_o;
  wire n16773_o;
  wire n16774_o;
  wire n16775_o;
  wire n16776_o;
  wire n16777_o;
  wire n16778_o;
  wire n16779_o;
  wire n16780_o;
  wire n16781_o;
  wire n16782_o;
  wire n16783_o;
  wire n16784_o;
  wire n16785_o;
  wire n16786_o;
  wire n16787_o;
  wire n16788_o;
  wire n16789_o;
  wire n16790_o;
  wire n16791_o;
  wire n16792_o;
  wire n16793_o;
  wire n16794_o;
  wire n16795_o;
  wire n16796_o;
  wire n16797_o;
  wire n16798_o;
  wire n16799_o;
  wire n16800_o;
  wire n16801_o;
  wire n16802_o;
  wire n16803_o;
  wire n16804_o;
  wire n16805_o;
  wire n16806_o;
  wire n16807_o;
  wire n16808_o;
  wire n16809_o;
  wire n16810_o;
  wire n16811_o;
  wire n16812_o;
  wire n16813_o;
  wire n16814_o;
  wire n16815_o;
  wire n16816_o;
  wire n16817_o;
  wire n16818_o;
  wire n16819_o;
  wire n16820_o;
  wire n16821_o;
  wire n16822_o;
  wire n16823_o;
  wire n16824_o;
  wire n16825_o;
  wire n16826_o;
  wire n16827_o;
  wire n16828_o;
  wire n16829_o;
  wire n16830_o;
  wire n16831_o;
  wire n16833_o;
  wire n16834_o;
  wire n16835_o;
  wire [31:0] n16837_o;
  wire n16843_o;
  wire n16845_o;
  wire n16847_o;
  wire n16848_o;
  wire n16849_o;
  wire n16850_o;
  wire n16851_o;
  wire n16852_o;
  wire n16853_o;
  wire n16854_o;
  wire n16855_o;
  wire n16856_o;
  wire n16857_o;
  wire n16858_o;
  wire n16859_o;
  wire n16860_o;
  wire n16861_o;
  wire n16862_o;
  wire n16863_o;
  wire n16864_o;
  wire n16865_o;
  wire n16866_o;
  wire n16867_o;
  wire n16868_o;
  wire n16869_o;
  wire n16870_o;
  wire n16871_o;
  wire n16872_o;
  wire n16873_o;
  wire n16874_o;
  wire n16875_o;
  wire n16876_o;
  wire n16877_o;
  wire n16878_o;
  wire n16879_o;
  wire n16880_o;
  wire n16881_o;
  wire n16882_o;
  wire n16883_o;
  wire n16884_o;
  wire n16885_o;
  wire n16886_o;
  wire n16887_o;
  wire n16888_o;
  wire n16889_o;
  wire n16890_o;
  wire n16891_o;
  wire n16892_o;
  wire n16893_o;
  wire n16894_o;
  wire n16895_o;
  wire n16896_o;
  wire n16897_o;
  wire n16898_o;
  wire n16899_o;
  wire n16900_o;
  wire n16901_o;
  wire n16902_o;
  wire n16903_o;
  wire n16904_o;
  wire n16905_o;
  wire n16906_o;
  wire n16907_o;
  wire n16908_o;
  wire [31:0] n16910_o;
  wire [31:0] n16911_o;
  wire n16917_o;
  wire n16919_o;
  wire n16921_o;
  wire n16922_o;
  wire n16923_o;
  wire n16924_o;
  wire n16925_o;
  wire n16926_o;
  wire n16927_o;
  wire n16928_o;
  wire n16929_o;
  wire n16930_o;
  wire n16931_o;
  wire n16932_o;
  wire n16933_o;
  wire n16934_o;
  wire n16935_o;
  wire n16936_o;
  wire n16937_o;
  wire n16938_o;
  wire n16939_o;
  wire n16940_o;
  wire n16941_o;
  wire n16942_o;
  wire n16943_o;
  wire n16944_o;
  wire n16945_o;
  wire n16946_o;
  wire n16947_o;
  wire n16948_o;
  wire n16949_o;
  wire n16950_o;
  wire n16951_o;
  wire n16952_o;
  wire n16953_o;
  wire n16954_o;
  wire n16955_o;
  wire n16956_o;
  wire n16957_o;
  wire n16958_o;
  wire n16959_o;
  wire n16960_o;
  wire n16961_o;
  wire n16962_o;
  wire n16963_o;
  wire n16964_o;
  wire n16965_o;
  wire n16966_o;
  wire n16967_o;
  wire n16968_o;
  wire n16969_o;
  wire n16970_o;
  wire n16971_o;
  wire n16972_o;
  wire n16973_o;
  wire n16974_o;
  wire n16975_o;
  wire n16976_o;
  wire n16977_o;
  wire n16978_o;
  wire n16979_o;
  wire n16980_o;
  wire n16981_o;
  wire n16982_o;
  wire n16983_o;
  wire n16984_o;
  wire n16986_o;
  wire n16988_o;
  wire n16990_o;
  wire [1:0] n16991_o;
  wire n16992_o;
  reg n16994_o;
  wire n16995_o;
  reg n16997_o;
  wire n16998_o;
  reg n17000_o;
  wire n17001_o;
  reg n17002_o;
  wire n17003_o;
  reg n17005_o;
  wire n17006_o;
  reg n17008_o;
  wire n17009_o;
  reg n17011_o;
  wire n17012_o;
  reg n17013_o;
  wire [3:0] n17014_o;
  wire [3:0] n17016_o;
  wire [3:0] n17018_o;
  wire [3:0] n17020_o;
  wire [3:0] n17022_o;
  wire n17023_o;
  wire [7:0] n17024_o;
  wire [3:0] n17025_o;
  wire n17026_o;
  wire [7:0] n17027_o;
  wire [3:0] n17028_o;
  wire n17029_o;
  wire [7:0] n17030_o;
  wire [7:0] n17031_o;
  wire [7:0] n17032_o;
  wire [3:0] n17033_o;
  wire n17034_o;
  wire [7:0] n17035_o;
  wire [7:0] n17036_o;
  wire [7:0] n17037_o;
  wire n17039_o;
  wire [3:0] n17040_o;
  wire n17041_o;
  wire [15:0] n17042_o;
  wire [3:0] n17043_o;
  wire n17044_o;
  wire [15:0] n17045_o;
  wire [15:0] n17046_o;
  wire [15:0] n17047_o;
  wire n17049_o;
  wire [3:0] n17050_o;
  wire n17051_o;
  wire [31:0] n17052_o;
  wire [1:0] n17053_o;
  wire [7:0] n17054_o;
  wire [7:0] n17055_o;
  reg [7:0] n17056_o;
  wire [7:0] n17057_o;
  wire [7:0] n17058_o;
  reg [7:0] n17059_o;
  wire [7:0] n17060_o;
  wire [7:0] n17061_o;
  reg [7:0] n17062_o;
  wire [7:0] n17063_o;
  wire [7:0] n17064_o;
  reg [7:0] n17065_o;
  wire n17071_o;
  wire n17072_o;
  wire [7:0] n17074_o;
  wire n17076_o;
  wire n17077_o;
  wire n17078_o;
  wire n17079_o;
  wire [7:0] n17082_o;
  wire [7:0] n17083_o;
  wire n17084_o;
  wire n17085_o;
  wire n17086_o;
  wire [7:0] n17089_o;
  wire [7:0] n17090_o;
  wire [7:0] n17091_o;
  wire [7:0] n17092_o;
  wire n17094_o;
  wire n17095_o;
  wire [7:0] n17097_o;
  wire n17099_o;
  wire n17100_o;
  wire n17101_o;
  wire n17102_o;
  wire [7:0] n17105_o;
  wire [7:0] n17106_o;
  wire n17107_o;
  wire n17108_o;
  wire n17109_o;
  wire [7:0] n17112_o;
  wire [7:0] n17113_o;
  wire [7:0] n17114_o;
  wire [7:0] n17115_o;
  wire n17117_o;
  wire n17118_o;
  wire [7:0] n17120_o;
  wire n17122_o;
  wire n17123_o;
  wire n17124_o;
  wire n17125_o;
  wire [7:0] n17128_o;
  wire [7:0] n17129_o;
  wire n17130_o;
  wire n17131_o;
  wire n17132_o;
  wire [7:0] n17135_o;
  wire [7:0] n17136_o;
  wire [7:0] n17137_o;
  wire [7:0] n17138_o;
  wire n17140_o;
  wire n17141_o;
  wire [7:0] n17143_o;
  wire n17145_o;
  wire n17146_o;
  wire n17147_o;
  wire n17148_o;
  wire [7:0] n17151_o;
  wire [7:0] n17152_o;
  wire n17153_o;
  wire n17154_o;
  wire n17155_o;
  wire [7:0] n17158_o;
  wire [7:0] n17159_o;
  wire [7:0] n17160_o;
  wire [7:0] n17161_o;
  wire n17163_o;
  wire n17165_o;
  wire n17166_o;
  wire [15:0] n17168_o;
  wire [15:0] n17169_o;
  wire n17171_o;
  wire n17172_o;
  wire n17173_o;
  wire n17174_o;
  wire [15:0] n17177_o;
  wire [15:0] n17178_o;
  wire [15:0] n17179_o;
  wire n17180_o;
  wire n17181_o;
  wire n17182_o;
  wire [15:0] n17185_o;
  wire [15:0] n17186_o;
  wire [15:0] n17187_o;
  wire [15:0] n17188_o;
  wire [15:0] n17189_o;
  wire n17191_o;
  wire n17192_o;
  wire [15:0] n17194_o;
  wire [15:0] n17195_o;
  wire n17197_o;
  wire n17198_o;
  wire n17199_o;
  wire n17200_o;
  wire [15:0] n17203_o;
  wire [15:0] n17204_o;
  wire [15:0] n17205_o;
  wire n17206_o;
  wire n17207_o;
  wire n17208_o;
  wire [15:0] n17211_o;
  wire [15:0] n17212_o;
  wire [15:0] n17213_o;
  wire [15:0] n17214_o;
  wire [15:0] n17215_o;
  wire n17217_o;
  wire n17219_o;
  wire n17220_o;
  wire [31:0] n17222_o;
  wire [31:0] n17223_o;
  wire n17225_o;
  wire n17226_o;
  wire n17227_o;
  wire [31:0] n17230_o;
  wire n17231_o;
  wire n17232_o;
  wire n17233_o;
  wire [31:0] n17236_o;
  wire [31:0] n17237_o;
  wire [31:0] n17238_o;
  wire [31:0] n17239_o;
  wire [31:0] n17240_o;
  wire [1:0] n17241_o;
  wire [7:0] n17242_o;
  wire [7:0] n17243_o;
  reg [7:0] n17244_o;
  wire [7:0] n17245_o;
  wire [7:0] n17246_o;
  reg [7:0] n17247_o;
  wire [7:0] n17248_o;
  wire [7:0] n17249_o;
  reg [7:0] n17250_o;
  wire [7:0] n17251_o;
  wire [7:0] n17252_o;
  reg [7:0] n17253_o;
  wire [31:0] n17254_o;
  wire [31:0] n17255_o;
  wire [31:0] n17256_o;
  wire [28:0] n17257_o;
  wire [2:0] n17258_o;
  wire n17260_o;
  wire [28:0] n17261_o;
  wire [1:0] n17262_o;
  wire n17264_o;
  wire [28:0] n17265_o;
  wire n17266_o;
  wire n17268_o;
  wire [63:0] n17271_o;
  wire n17272_o;
  wire [63:0] n17273_o;
  wire n17274_o;
  wire [63:0] n17275_o;
  wire n17276_o;
  wire [63:0] n17277_o;
  wire n17278_o;
  wire [63:0] n17279_o;
  wire n17280_o;
  wire [63:0] n17281_o;
  wire n17282_o;
  wire [63:0] n17283_o;
  wire n17284_o;
  wire [63:0] n17285_o;
  wire n17286_o;
  wire [3:0] n17287_o;
  wire [3:0] n17288_o;
  wire [7:0] n17289_o;
  wire [7:0] n17290_o;
  wire [7:0] n17291_o;
  wire [7:0] n17292_o;
  wire [7:0] n17293_o;
  wire [7:0] n17294_o;
  wire [7:0] n17295_o;
  wire [7:0] n17296_o;
  wire [15:0] n17297_o;
  wire [15:0] n17298_o;
  wire [15:0] n17299_o;
  wire [15:0] n17300_o;
  wire [15:0] n17301_o;
  wire [15:0] n17302_o;
  wire [15:0] n17303_o;
  wire [63:0] n17304_o;
  wire n17305_o;
  wire [7:0] n17306_o;
  wire [7:0] n17307_o;
  wire [7:0] n17308_o;
  wire [7:0] n17309_o;
  wire [7:0] n17310_o;
  wire [7:0] n17311_o;
  wire [7:0] n17312_o;
  wire [15:0] n17313_o;
  wire [15:0] n17314_o;
  wire [15:0] n17315_o;
  wire [15:0] n17316_o;
  wire [15:0] n17317_o;
  wire [15:0] n17318_o;
  wire [15:0] n17319_o;
  wire [63:0] n17320_o;
  wire n17321_o;
  wire [7:0] n17322_o;
  wire [7:0] n17323_o;
  wire [7:0] n17324_o;
  wire [7:0] n17325_o;
  wire [7:0] n17326_o;
  wire [7:0] n17327_o;
  wire [7:0] n17328_o;
  wire [15:0] n17329_o;
  wire [15:0] n17330_o;
  wire [15:0] n17331_o;
  wire [15:0] n17332_o;
  wire [15:0] n17333_o;
  wire [15:0] n17334_o;
  wire [15:0] n17335_o;
  wire [63:0] n17336_o;
  wire n17337_o;
  wire [7:0] n17338_o;
  wire [7:0] n17339_o;
  wire [7:0] n17340_o;
  wire [7:0] n17341_o;
  wire [7:0] n17342_o;
  wire [7:0] n17343_o;
  wire [7:0] n17344_o;
  wire [15:0] n17345_o;
  wire [15:0] n17346_o;
  wire [15:0] n17347_o;
  wire [15:0] n17348_o;
  wire [15:0] n17349_o;
  wire [15:0] n17350_o;
  wire [15:0] n17351_o;
  wire [63:0] n17352_o;
  wire n17353_o;
  wire [7:0] n17354_o;
  wire [7:0] n17355_o;
  wire [7:0] n17356_o;
  wire [7:0] n17357_o;
  wire [7:0] n17358_o;
  wire [7:0] n17359_o;
  wire [7:0] n17360_o;
  wire [15:0] n17361_o;
  wire [15:0] n17362_o;
  wire [15:0] n17363_o;
  wire [15:0] n17364_o;
  wire [15:0] n17365_o;
  wire [15:0] n17366_o;
  wire [15:0] n17367_o;
  wire [63:0] n17368_o;
  wire n17369_o;
  wire [7:0] n17370_o;
  wire [7:0] n17371_o;
  wire [7:0] n17372_o;
  wire [7:0] n17373_o;
  wire [7:0] n17374_o;
  wire [7:0] n17375_o;
  wire [7:0] n17376_o;
  wire [15:0] n17377_o;
  wire [15:0] n17378_o;
  wire [15:0] n17379_o;
  wire [15:0] n17380_o;
  wire [15:0] n17381_o;
  wire [15:0] n17382_o;
  wire [15:0] n17383_o;
  wire [63:0] n17384_o;
  wire n17385_o;
  wire [7:0] n17386_o;
  wire [7:0] n17387_o;
  wire [7:0] n17388_o;
  wire [7:0] n17389_o;
  wire [7:0] n17390_o;
  wire [7:0] n17391_o;
  wire [7:0] n17392_o;
  wire [15:0] n17393_o;
  wire [15:0] n17394_o;
  wire [15:0] n17395_o;
  wire [15:0] n17396_o;
  wire [15:0] n17397_o;
  wire [15:0] n17398_o;
  wire [15:0] n17399_o;
  wire [63:0] n17400_o;
  wire n17401_o;
  wire [7:0] n17402_o;
  wire [7:0] n17403_o;
  wire [7:0] n17404_o;
  wire [7:0] n17405_o;
  wire [7:0] n17406_o;
  wire [7:0] n17407_o;
  wire [7:0] n17408_o;
  wire [15:0] n17409_o;
  wire [15:0] n17410_o;
  wire [15:0] n17411_o;
  wire [15:0] n17412_o;
  wire [15:0] n17413_o;
  wire [15:0] n17414_o;
  wire [15:0] n17415_o;
  wire [63:0] n17416_o;
  wire n17417_o;
  wire [3:0] n17418_o;
  wire [3:0] n17419_o;
  wire [7:0] n17420_o;
  wire [7:0] n17421_o;
  wire [7:0] n17422_o;
  wire [28:0] n17423_o;
  wire n17424_o;
  wire n17426_o;
  wire [63:0] n17428_o;
  wire n17429_o;
  wire [63:0] n17430_o;
  wire n17431_o;
  wire [63:0] n17432_o;
  wire n17433_o;
  wire [63:0] n17434_o;
  wire n17435_o;
  wire [63:0] n17436_o;
  wire n17437_o;
  wire [63:0] n17438_o;
  wire n17439_o;
  wire [63:0] n17440_o;
  wire n17441_o;
  wire [63:0] n17442_o;
  wire n17443_o;
  wire [63:0] n17444_o;
  wire n17445_o;
  wire [63:0] n17446_o;
  wire n17447_o;
  wire [63:0] n17448_o;
  wire n17449_o;
  wire [63:0] n17450_o;
  wire n17451_o;
  wire [63:0] n17452_o;
  wire n17453_o;
  wire [63:0] n17454_o;
  wire n17455_o;
  wire [63:0] n17456_o;
  wire n17457_o;
  wire [63:0] n17458_o;
  wire n17459_o;
  wire [3:0] n17460_o;
  wire [3:0] n17461_o;
  wire [3:0] n17462_o;
  wire [3:0] n17463_o;
  wire [15:0] n17464_o;
  wire [15:0] n17465_o;
  wire [7:0] n17466_o;
  wire [7:0] n17467_o;
  wire [7:0] n17468_o;
  wire [7:0] n17469_o;
  wire [7:0] n17470_o;
  wire [7:0] n17471_o;
  wire [7:0] n17472_o;
  wire [7:0] n17473_o;
  wire [7:0] n17474_o;
  wire [7:0] n17475_o;
  wire [7:0] n17476_o;
  wire [7:0] n17477_o;
  wire [7:0] n17478_o;
  wire [7:0] n17479_o;
  wire [7:0] n17480_o;
  wire [7:0] n17481_o;
  wire [7:0] n17482_o;
  wire [7:0] n17483_o;
  wire [7:0] n17484_o;
  wire [23:0] n17485_o;
  wire [23:0] n17486_o;
  wire [23:0] n17487_o;
  wire [23:0] n17488_o;
  wire [23:0] n17489_o;
  wire [23:0] n17490_o;
  wire [23:0] n17491_o;
  wire [23:0] n17492_o;
  wire [23:0] n17493_o;
  wire [7:0] n17494_o;
  wire [7:0] n17495_o;
  wire [7:0] n17496_o;
  wire [7:0] n17497_o;
  wire [7:0] n17498_o;
  wire [7:0] n17499_o;
  wire [7:0] n17500_o;
  wire [28:0] n17501_o;
  wire [2:0] n17502_o;
  wire [28:0] n17503_o;
  wire [1:0] n17504_o;
  wire n17506_o;
  wire [28:0] n17507_o;
  wire n17508_o;
  wire n17510_o;
  wire [63:0] n17513_o;
  wire n17514_o;
  wire [63:0] n17515_o;
  wire n17516_o;
  wire [63:0] n17517_o;
  wire n17518_o;
  wire [63:0] n17519_o;
  wire n17520_o;
  wire [63:0] n17521_o;
  wire n17522_o;
  wire [63:0] n17523_o;
  wire n17524_o;
  wire [63:0] n17525_o;
  wire n17526_o;
  wire [63:0] n17527_o;
  wire n17528_o;
  wire [3:0] n17529_o;
  wire [3:0] n17530_o;
  wire [7:0] n17531_o;
  wire [7:0] n17532_o;
  wire [7:0] n17533_o;
  wire [7:0] n17534_o;
  wire [7:0] n17535_o;
  wire [7:0] n17536_o;
  wire [7:0] n17537_o;
  wire [7:0] n17538_o;
  wire [7:0] n17539_o;
  wire [7:0] n17540_o;
  wire [7:0] n17541_o;
  wire [7:0] n17542_o;
  wire [7:0] n17543_o;
  wire [7:0] n17544_o;
  wire [15:0] n17545_o;
  wire [15:0] n17546_o;
  wire [15:0] n17547_o;
  wire [15:0] n17548_o;
  wire [15:0] n17549_o;
  wire [15:0] n17550_o;
  wire [15:0] n17551_o;
  wire [15:0] n17552_o;
  wire [15:0] n17553_o;
  wire [15:0] n17554_o;
  wire [15:0] n17555_o;
  wire [15:0] n17556_o;
  wire [15:0] n17557_o;
  wire [63:0] n17558_o;
  wire n17559_o;
  wire [7:0] n17560_o;
  wire [7:0] n17561_o;
  wire [7:0] n17562_o;
  wire [7:0] n17563_o;
  wire [7:0] n17564_o;
  wire [7:0] n17565_o;
  wire [7:0] n17566_o;
  wire [7:0] n17567_o;
  wire [7:0] n17568_o;
  wire [7:0] n17569_o;
  wire [7:0] n17570_o;
  wire [7:0] n17571_o;
  wire [7:0] n17572_o;
  wire [15:0] n17573_o;
  wire [15:0] n17574_o;
  wire [15:0] n17575_o;
  wire [15:0] n17576_o;
  wire [15:0] n17577_o;
  wire [15:0] n17578_o;
  wire [15:0] n17579_o;
  wire [15:0] n17580_o;
  wire [15:0] n17581_o;
  wire [15:0] n17582_o;
  wire [15:0] n17583_o;
  wire [15:0] n17584_o;
  wire [15:0] n17585_o;
  wire [63:0] n17586_o;
  wire n17587_o;
  wire [7:0] n17588_o;
  wire [7:0] n17589_o;
  wire [7:0] n17590_o;
  wire [7:0] n17591_o;
  wire [7:0] n17592_o;
  wire [7:0] n17593_o;
  wire [7:0] n17594_o;
  wire [7:0] n17595_o;
  wire [7:0] n17596_o;
  wire [7:0] n17597_o;
  wire [7:0] n17598_o;
  wire [7:0] n17599_o;
  wire [7:0] n17600_o;
  wire [15:0] n17601_o;
  wire [15:0] n17602_o;
  wire [15:0] n17603_o;
  wire [15:0] n17604_o;
  wire [15:0] n17605_o;
  wire [15:0] n17606_o;
  wire [15:0] n17607_o;
  wire [15:0] n17608_o;
  wire [15:0] n17609_o;
  wire [15:0] n17610_o;
  wire [15:0] n17611_o;
  wire [15:0] n17612_o;
  wire [15:0] n17613_o;
  wire [63:0] n17614_o;
  wire n17615_o;
  wire [7:0] n17616_o;
  wire [7:0] n17617_o;
  wire [7:0] n17618_o;
  wire [7:0] n17619_o;
  wire [7:0] n17620_o;
  wire [7:0] n17621_o;
  wire [7:0] n17622_o;
  wire [7:0] n17623_o;
  wire [7:0] n17624_o;
  wire [7:0] n17625_o;
  wire [7:0] n17626_o;
  wire [7:0] n17627_o;
  wire [7:0] n17628_o;
  wire [15:0] n17629_o;
  wire [15:0] n17630_o;
  wire [15:0] n17631_o;
  wire [15:0] n17632_o;
  wire [15:0] n17633_o;
  wire [15:0] n17634_o;
  wire [15:0] n17635_o;
  wire [15:0] n17636_o;
  wire [15:0] n17637_o;
  wire [15:0] n17638_o;
  wire [15:0] n17639_o;
  wire [15:0] n17640_o;
  wire [15:0] n17641_o;
  wire [63:0] n17642_o;
  wire n17643_o;
  wire [7:0] n17644_o;
  wire [7:0] n17645_o;
  wire [7:0] n17646_o;
  wire [7:0] n17647_o;
  wire [7:0] n17648_o;
  wire [7:0] n17649_o;
  wire [7:0] n17650_o;
  wire [7:0] n17651_o;
  wire [7:0] n17652_o;
  wire [7:0] n17653_o;
  wire [7:0] n17654_o;
  wire [7:0] n17655_o;
  wire [7:0] n17656_o;
  wire [15:0] n17657_o;
  wire [15:0] n17658_o;
  wire [15:0] n17659_o;
  wire [15:0] n17660_o;
  wire [15:0] n17661_o;
  wire [15:0] n17662_o;
  wire [15:0] n17663_o;
  wire [15:0] n17664_o;
  wire [15:0] n17665_o;
  wire [15:0] n17666_o;
  wire [15:0] n17667_o;
  wire [15:0] n17668_o;
  wire [15:0] n17669_o;
  wire [63:0] n17670_o;
  wire n17671_o;
  wire [7:0] n17672_o;
  wire [7:0] n17673_o;
  wire [7:0] n17674_o;
  wire [7:0] n17675_o;
  wire [7:0] n17676_o;
  wire [7:0] n17677_o;
  wire [7:0] n17678_o;
  wire [7:0] n17679_o;
  wire [7:0] n17680_o;
  wire [7:0] n17681_o;
  wire [7:0] n17682_o;
  wire [7:0] n17683_o;
  wire [7:0] n17684_o;
  wire [15:0] n17685_o;
  wire [15:0] n17686_o;
  wire [15:0] n17687_o;
  wire [15:0] n17688_o;
  wire [15:0] n17689_o;
  wire [15:0] n17690_o;
  wire [15:0] n17691_o;
  wire [15:0] n17692_o;
  wire [15:0] n17693_o;
  wire [15:0] n17694_o;
  wire [15:0] n17695_o;
  wire [15:0] n17696_o;
  wire [15:0] n17697_o;
  wire [63:0] n17698_o;
  wire n17699_o;
  wire [7:0] n17700_o;
  wire [7:0] n17701_o;
  wire [7:0] n17702_o;
  wire [7:0] n17703_o;
  wire [7:0] n17704_o;
  wire [7:0] n17705_o;
  wire [7:0] n17706_o;
  wire [7:0] n17707_o;
  wire [7:0] n17708_o;
  wire [7:0] n17709_o;
  wire [7:0] n17710_o;
  wire [7:0] n17711_o;
  wire [7:0] n17712_o;
  wire [15:0] n17713_o;
  wire [15:0] n17714_o;
  wire [15:0] n17715_o;
  wire [15:0] n17716_o;
  wire [15:0] n17717_o;
  wire [15:0] n17718_o;
  wire [15:0] n17719_o;
  wire [15:0] n17720_o;
  wire [15:0] n17721_o;
  wire [15:0] n17722_o;
  wire [15:0] n17723_o;
  wire [15:0] n17724_o;
  wire [15:0] n17725_o;
  wire [63:0] n17726_o;
  wire n17727_o;
  wire [7:0] n17728_o;
  wire [7:0] n17729_o;
  wire [7:0] n17730_o;
  wire [7:0] n17731_o;
  wire [7:0] n17732_o;
  wire [7:0] n17733_o;
  wire [7:0] n17734_o;
  wire [7:0] n17735_o;
  wire [7:0] n17736_o;
  wire [7:0] n17737_o;
  wire [7:0] n17738_o;
  wire [7:0] n17739_o;
  wire [7:0] n17740_o;
  wire [15:0] n17741_o;
  wire [15:0] n17742_o;
  wire [15:0] n17743_o;
  wire [15:0] n17744_o;
  wire [15:0] n17745_o;
  wire [15:0] n17746_o;
  wire [15:0] n17747_o;
  wire [15:0] n17748_o;
  wire [15:0] n17749_o;
  wire [15:0] n17750_o;
  wire [15:0] n17751_o;
  wire [15:0] n17752_o;
  wire [15:0] n17753_o;
  wire [63:0] n17754_o;
  wire n17755_o;
  wire [3:0] n17756_o;
  wire [3:0] n17757_o;
  wire [7:0] n17758_o;
  wire [7:0] n17759_o;
  wire [7:0] n17760_o;
  wire [28:0] n17761_o;
  wire n17762_o;
  wire n17764_o;
  wire [63:0] n17766_o;
  wire n17767_o;
  wire [63:0] n17768_o;
  wire n17769_o;
  wire [63:0] n17770_o;
  wire n17771_o;
  wire [63:0] n17772_o;
  wire n17773_o;
  wire [63:0] n17774_o;
  wire n17775_o;
  wire [63:0] n17776_o;
  wire n17777_o;
  wire [63:0] n17778_o;
  wire n17779_o;
  wire [63:0] n17780_o;
  wire n17781_o;
  wire [63:0] n17782_o;
  wire n17783_o;
  wire [63:0] n17784_o;
  wire n17785_o;
  wire [63:0] n17786_o;
  wire n17787_o;
  wire [63:0] n17788_o;
  wire n17789_o;
  wire [63:0] n17790_o;
  wire n17791_o;
  wire [63:0] n17792_o;
  wire n17793_o;
  wire [63:0] n17794_o;
  wire n17795_o;
  wire [63:0] n17796_o;
  wire n17797_o;
  wire [3:0] n17798_o;
  wire [3:0] n17799_o;
  wire [3:0] n17800_o;
  wire [3:0] n17801_o;
  wire [15:0] n17802_o;
  wire [15:0] n17803_o;
  wire [7:0] n17804_o;
  wire [7:0] n17805_o;
  wire [7:0] n17806_o;
  wire [7:0] n17807_o;
  wire [7:0] n17808_o;
  wire [7:0] n17809_o;
  wire [7:0] n17810_o;
  wire [7:0] n17811_o;
  wire [7:0] n17812_o;
  wire [7:0] n17813_o;
  wire [7:0] n17814_o;
  wire [7:0] n17815_o;
  wire [7:0] n17816_o;
  wire [7:0] n17817_o;
  wire [7:0] n17818_o;
  wire [7:0] n17819_o;
  wire [7:0] n17820_o;
  wire [7:0] n17821_o;
  wire [7:0] n17822_o;
  wire [7:0] n17823_o;
  wire [7:0] n17824_o;
  wire [7:0] n17825_o;
  wire [7:0] n17826_o;
  wire [7:0] n17827_o;
  wire [7:0] n17828_o;
  wire [7:0] n17829_o;
  wire [7:0] n17830_o;
  wire [7:0] n17831_o;
  wire [7:0] n17832_o;
  wire [7:0] n17833_o;
  wire [7:0] n17834_o;
  wire n17836_o;
  wire n17838_o;
  wire n17839_o;
  wire [7:0] n17840_o;
  wire [7:0] n17841_o;
  wire [7:0] n17842_o;
  wire [7:0] n17843_o;
  wire [7:0] n17844_o;
  wire [7:0] n17845_o;
  wire [7:0] n17846_o;
  wire [7:0] n17847_o;
  wire [7:0] n17848_o;
  wire [7:0] n17849_o;
  wire [7:0] n17850_o;
  wire [7:0] n17851_o;
  wire [7:0] n17852_o;
  reg [7:0] n17853_o;
  wire [7:0] n17854_o;
  wire [7:0] n17855_o;
  wire [7:0] n17856_o;
  wire [7:0] n17857_o;
  wire [7:0] n17858_o;
  wire [7:0] n17859_o;
  wire [7:0] n17860_o;
  wire [7:0] n17861_o;
  wire [7:0] n17862_o;
  wire [7:0] n17863_o;
  wire [7:0] n17864_o;
  wire [7:0] n17865_o;
  wire [7:0] n17866_o;
  reg [7:0] n17867_o;
  wire [7:0] n17868_o;
  wire [7:0] n17869_o;
  wire [7:0] n17870_o;
  wire [7:0] n17871_o;
  wire [7:0] n17872_o;
  wire [7:0] n17873_o;
  wire [7:0] n17874_o;
  wire [7:0] n17875_o;
  wire [7:0] n17876_o;
  wire [7:0] n17877_o;
  wire [7:0] n17878_o;
  wire [7:0] n17879_o;
  wire [7:0] n17880_o;
  reg [7:0] n17881_o;
  wire [7:0] n17895_o;
  wire [7:0] n17896_o;
  wire [7:0] n17897_o;
  wire [7:0] n17898_o;
  wire [7:0] n17899_o;
  wire [7:0] n17900_o;
  wire [7:0] n17901_o;
  wire [7:0] n17902_o;
  wire [7:0] n17903_o;
  wire [7:0] n17904_o;
  wire [7:0] n17905_o;
  wire [7:0] n17906_o;
  wire [7:0] n17907_o;
  wire [63:0] n17922_o;
  wire [31:0] n17923_o;
  wire [63:0] n17924_o;
  wire [31:0] n17925_o;
  wire [28:0] n17926_o;
  wire n17927_o;
  wire [28:0] n17928_o;
  wire [1:0] n17929_o;
  wire [28:0] n17930_o;
  wire n17931_o;
  wire [28:0] n17932_o;
  wire n17933_o;
  wire n17951_o;
  wire n17957_o;
  wire [1:0] n17962_o;
  reg n17963_o;
  reg n17964_o;
  reg n17965_o;
  reg n17966_o;
  wire [3:0] n17971_o;
  wire n17972_o;
  wire n17974_o;
  wire n17977_o;
  wire n17979_o;
  wire [7:0] n17982_o;
  wire [7:0] n17983_o;
  wire [7:0] n17997_o;
  wire [7:0] n17998_o;
  wire [7:0] n17999_o;
  wire n18001_o;
  wire n18002_o;
  wire [1:0] n18003_o;
  wire n18004_o;
  wire [2:0] n18005_o;
  wire n18009_o;
  wire n18011_o;
  wire n18012_o;
  wire n18014_o;
  wire n18015_o;
  wire n18017_o;
  wire n18018_o;
  reg n18020_o;
  localparam [12:0] n18021_o = 13'b0000000000000;
  wire [3:0] n18022_o;
  wire [7:0] n18023_o;
  wire n18025_o;
  wire [12:0] n18026_o;
  wire [4:0] n18027_o;
  wire n18028_o;
  wire n18030_o;
  wire [12:0] n18031_o;
  wire [4:0] n18032_o;
  wire n18033_o;
  wire n18034_o;
  wire n18035_o;
  wire n18036_o;
  wire n18037_o;
  wire n18038_o;
  wire n18039_o;
  wire n18040_o;
  wire n18043_o;
  wire n18044_o;
  wire n18045_o;
  wire n18046_o;
  wire n18047_o;
  wire n18048_o;
  wire n18049_o;
  wire n18051_o;
  wire n18052_o;
  wire n18053_o;
  wire n18054_o;
  wire n18055_o;
  wire n18056_o;
  wire [12:0] n18057_o;
  localparam [51:0] n18058_o = 52'bX;
  wire [38:0] n18059_o;
  wire [3:0] n18060_o;
  wire n18061_o;
  wire [51:0] n18062_o;
  wire [12:0] n18063_o;
  wire [4:0] n18064_o;
  wire n18065_o;
  wire n18067_o;
  wire n18070_o;
  wire n18071_o;
  wire [7:0] n18074_o;
  wire [7:0] n18075_o;
  wire [7:0] n18089_o;
  wire [7:0] n18090_o;
  wire [7:0] n18091_o;
  wire n18093_o;
  wire n18094_o;
  wire [1:0] n18095_o;
  wire n18096_o;
  wire [2:0] n18097_o;
  wire n18101_o;
  wire n18103_o;
  wire n18104_o;
  wire n18106_o;
  wire n18107_o;
  wire n18109_o;
  wire n18110_o;
  reg n18112_o;
  localparam [12:0] n18113_o = 13'b0000000000000;
  wire [3:0] n18114_o;
  wire [7:0] n18115_o;
  wire n18117_o;
  wire [12:0] n18118_o;
  wire [4:0] n18119_o;
  wire n18120_o;
  wire n18122_o;
  wire [12:0] n18123_o;
  wire [4:0] n18124_o;
  wire n18125_o;
  wire n18126_o;
  wire n18127_o;
  wire n18128_o;
  wire n18129_o;
  wire n18130_o;
  wire n18131_o;
  wire n18132_o;
  wire n18135_o;
  wire n18136_o;
  wire n18137_o;
  wire n18138_o;
  wire n18139_o;
  wire n18140_o;
  wire n18141_o;
  wire n18143_o;
  wire n18144_o;
  wire n18145_o;
  wire n18146_o;
  wire n18147_o;
  wire n18148_o;
  wire [12:0] n18149_o;
  wire [25:0] n18150_o;
  wire [3:0] n18151_o;
  wire n18152_o;
  wire [51:0] n18153_o;
  wire [12:0] n18154_o;
  wire [4:0] n18155_o;
  wire n18156_o;
  wire n18158_o;
  wire n18161_o;
  wire n18162_o;
  wire [7:0] n18165_o;
  wire [7:0] n18166_o;
  wire [7:0] n18180_o;
  wire [7:0] n18181_o;
  wire [7:0] n18182_o;
  wire n18184_o;
  wire n18185_o;
  wire [1:0] n18186_o;
  wire n18187_o;
  wire [2:0] n18188_o;
  wire n18192_o;
  wire n18194_o;
  wire n18195_o;
  wire n18197_o;
  wire n18198_o;
  wire n18200_o;
  wire n18201_o;
  reg n18203_o;
  localparam [12:0] n18204_o = 13'b0000000000000;
  wire [3:0] n18205_o;
  wire [7:0] n18206_o;
  wire n18208_o;
  wire [12:0] n18209_o;
  wire [4:0] n18210_o;
  wire n18211_o;
  wire n18213_o;
  wire [12:0] n18214_o;
  wire [4:0] n18215_o;
  wire n18216_o;
  wire n18217_o;
  wire n18218_o;
  wire n18219_o;
  wire n18220_o;
  wire n18221_o;
  wire n18222_o;
  wire n18223_o;
  wire n18226_o;
  wire n18227_o;
  wire n18228_o;
  wire n18229_o;
  wire n18230_o;
  wire n18231_o;
  wire n18232_o;
  wire n18234_o;
  wire n18235_o;
  wire n18236_o;
  wire n18237_o;
  wire n18238_o;
  wire n18239_o;
  wire [12:0] n18240_o;
  wire [12:0] n18241_o;
  wire [3:0] n18242_o;
  wire n18243_o;
  wire [51:0] n18244_o;
  wire [12:0] n18245_o;
  wire [4:0] n18246_o;
  wire n18247_o;
  wire n18249_o;
  wire n18252_o;
  wire n18253_o;
  wire [7:0] n18256_o;
  wire [7:0] n18257_o;
  wire [7:0] n18271_o;
  wire [7:0] n18272_o;
  wire [7:0] n18273_o;
  wire n18275_o;
  wire n18276_o;
  wire [1:0] n18277_o;
  wire n18278_o;
  wire [2:0] n18279_o;
  wire n18283_o;
  wire n18285_o;
  wire n18286_o;
  wire n18288_o;
  wire n18289_o;
  wire n18291_o;
  wire n18292_o;
  reg n18294_o;
  localparam [12:0] n18295_o = 13'b0000000000000;
  wire [3:0] n18296_o;
  wire [7:0] n18297_o;
  wire n18299_o;
  wire [12:0] n18300_o;
  wire [4:0] n18301_o;
  wire n18302_o;
  wire n18304_o;
  wire [12:0] n18305_o;
  wire [4:0] n18306_o;
  wire n18307_o;
  wire n18308_o;
  wire n18309_o;
  wire n18310_o;
  wire n18311_o;
  wire n18312_o;
  wire n18313_o;
  wire n18314_o;
  wire n18317_o;
  wire n18318_o;
  wire n18319_o;
  wire n18320_o;
  wire n18321_o;
  wire n18322_o;
  wire n18323_o;
  wire n18325_o;
  wire n18326_o;
  wire n18327_o;
  wire n18328_o;
  wire n18329_o;
  wire n18330_o;
  wire [12:0] n18331_o;
  wire [51:0] n18338_o;
  wire [12:0] n18339_o;
  wire [7:0] n18340_o;
  wire [51:0] n18341_o;
  wire [12:0] n18342_o;
  wire [7:0] n18343_o;
  wire [15:0] n18344_o;
  wire [51:0] n18345_o;
  wire [12:0] n18346_o;
  wire [7:0] n18347_o;
  wire [23:0] n18348_o;
  wire [51:0] n18349_o;
  wire [12:0] n18350_o;
  wire [7:0] n18351_o;
  wire [31:0] n18352_o;
  wire n18356_o;
  wire [51:0] n18363_o;
  wire [12:0] n18364_o;
  wire [4:0] n18365_o;
  wire n18366_o;
  wire [51:0] n18368_o;
  wire [12:0] n18369_o;
  wire [4:0] n18370_o;
  wire n18371_o;
  wire [51:0] n18373_o;
  wire [12:0] n18374_o;
  wire [7:0] n18375_o;
  wire [7:0] n18376_o;
  wire [7:0] n18377_o;
  wire [51:0] n18380_o;
  wire [12:0] n18381_o;
  wire [4:0] n18382_o;
  wire n18383_o;
  wire [51:0] n18385_o;
  wire [12:0] n18386_o;
  wire [4:0] n18387_o;
  wire n18388_o;
  wire [51:0] n18390_o;
  wire [12:0] n18391_o;
  wire [7:0] n18392_o;
  wire [7:0] n18393_o;
  wire [7:0] n18394_o;
  wire [51:0] n18396_o;
  wire [12:0] n18397_o;
  wire [4:0] n18398_o;
  wire n18399_o;
  wire [51:0] n18401_o;
  wire [12:0] n18402_o;
  wire [4:0] n18403_o;
  wire n18404_o;
  wire [51:0] n18406_o;
  wire [12:0] n18407_o;
  wire [7:0] n18408_o;
  wire [7:0] n18409_o;
  wire [7:0] n18410_o;
  wire [51:0] n18412_o;
  wire [12:0] n18413_o;
  wire [4:0] n18414_o;
  wire n18415_o;
  wire [51:0] n18417_o;
  wire [12:0] n18418_o;
  wire [4:0] n18419_o;
  wire n18420_o;
  wire [51:0] n18422_o;
  wire [12:0] n18423_o;
  wire [7:0] n18424_o;
  wire [7:0] n18425_o;
  wire [7:0] n18426_o;
  wire [31:0] n18427_o;
  wire [51:0] n18434_o;
  wire [12:0] n18435_o;
  wire [4:0] n18436_o;
  wire n18437_o;
  wire [51:0] n18439_o;
  wire [12:0] n18440_o;
  wire [4:0] n18441_o;
  wire n18442_o;
  wire [51:0] n18444_o;
  wire [12:0] n18445_o;
  wire [7:0] n18446_o;
  wire [7:0] n18447_o;
  wire [7:0] n18448_o;
  wire [51:0] n18451_o;
  wire [12:0] n18452_o;
  wire [4:0] n18453_o;
  wire n18454_o;
  wire [51:0] n18456_o;
  wire [12:0] n18457_o;
  wire [4:0] n18458_o;
  wire n18459_o;
  wire [51:0] n18461_o;
  wire [12:0] n18462_o;
  wire [7:0] n18463_o;
  wire [7:0] n18464_o;
  wire [7:0] n18465_o;
  wire [51:0] n18467_o;
  wire [12:0] n18468_o;
  wire [4:0] n18469_o;
  wire n18470_o;
  wire [51:0] n18472_o;
  wire [12:0] n18473_o;
  wire [4:0] n18474_o;
  wire n18475_o;
  wire [51:0] n18477_o;
  wire [12:0] n18478_o;
  wire [7:0] n18479_o;
  wire [7:0] n18480_o;
  wire [7:0] n18481_o;
  wire [51:0] n18483_o;
  wire [12:0] n18484_o;
  wire [4:0] n18485_o;
  wire n18486_o;
  wire [51:0] n18488_o;
  wire [12:0] n18489_o;
  wire [4:0] n18490_o;
  wire n18491_o;
  wire [51:0] n18493_o;
  wire [12:0] n18494_o;
  wire [7:0] n18495_o;
  wire [7:0] n18496_o;
  wire [7:0] n18497_o;
  wire [31:0] n18498_o;
  wire [31:0] n18499_o;
  wire n18501_o;
  wire n18503_o;
  wire [51:0] n18510_o;
  wire [12:0] n18511_o;
  wire [4:0] n18512_o;
  wire n18513_o;
  wire [51:0] n18515_o;
  wire [12:0] n18516_o;
  wire [4:0] n18517_o;
  wire n18518_o;
  wire [51:0] n18520_o;
  wire [12:0] n18521_o;
  wire [7:0] n18522_o;
  wire [51:0] n18523_o;
  wire [12:0] n18524_o;
  wire [7:0] n18525_o;
  wire [15:0] n18526_o;
  wire [15:0] n18527_o;
  wire [15:0] n18528_o;
  wire [51:0] n18531_o;
  wire [12:0] n18532_o;
  wire [4:0] n18533_o;
  wire n18534_o;
  wire [51:0] n18536_o;
  wire [12:0] n18537_o;
  wire [4:0] n18538_o;
  wire n18539_o;
  wire [51:0] n18541_o;
  wire [12:0] n18542_o;
  wire [7:0] n18543_o;
  wire [51:0] n18544_o;
  wire [12:0] n18545_o;
  wire [7:0] n18546_o;
  wire [15:0] n18547_o;
  wire [15:0] n18548_o;
  wire [15:0] n18549_o;
  wire [31:0] n18550_o;
  wire [51:0] n18557_o;
  wire [12:0] n18558_o;
  wire [4:0] n18559_o;
  wire n18560_o;
  wire [51:0] n18562_o;
  wire [12:0] n18563_o;
  wire [4:0] n18564_o;
  wire n18565_o;
  wire [51:0] n18567_o;
  wire [12:0] n18568_o;
  wire [7:0] n18569_o;
  wire [51:0] n18570_o;
  wire [12:0] n18571_o;
  wire [7:0] n18572_o;
  wire [15:0] n18573_o;
  wire [15:0] n18574_o;
  wire [15:0] n18575_o;
  wire [51:0] n18578_o;
  wire [12:0] n18579_o;
  wire [4:0] n18580_o;
  wire n18581_o;
  wire [51:0] n18583_o;
  wire [12:0] n18584_o;
  wire [4:0] n18585_o;
  wire n18586_o;
  wire [51:0] n18588_o;
  wire [12:0] n18589_o;
  wire [7:0] n18590_o;
  wire [51:0] n18591_o;
  wire [12:0] n18592_o;
  wire [7:0] n18593_o;
  wire [15:0] n18594_o;
  wire [15:0] n18595_o;
  wire [15:0] n18596_o;
  wire [31:0] n18597_o;
  wire [31:0] n18598_o;
  wire n18600_o;
  wire n18602_o;
  wire [51:0] n18609_o;
  wire [12:0] n18610_o;
  wire [4:0] n18611_o;
  wire n18612_o;
  wire [51:0] n18613_o;
  wire [12:0] n18614_o;
  wire [4:0] n18615_o;
  wire n18616_o;
  wire [51:0] n18617_o;
  wire [12:0] n18618_o;
  wire [7:0] n18619_o;
  wire [51:0] n18620_o;
  wire [12:0] n18621_o;
  wire [7:0] n18622_o;
  wire [15:0] n18623_o;
  wire [51:0] n18624_o;
  wire [12:0] n18625_o;
  wire [7:0] n18626_o;
  wire [23:0] n18627_o;
  wire [51:0] n18628_o;
  wire [12:0] n18629_o;
  wire [7:0] n18630_o;
  wire [31:0] n18631_o;
  wire [31:0] n18633_o;
  wire [31:0] n18635_o;
  wire [51:0] n18643_o;
  wire [12:0] n18644_o;
  wire [4:0] n18645_o;
  wire n18646_o;
  wire [51:0] n18647_o;
  wire [12:0] n18648_o;
  wire [4:0] n18649_o;
  wire n18650_o;
  wire [51:0] n18651_o;
  wire [12:0] n18652_o;
  wire [7:0] n18653_o;
  wire [51:0] n18654_o;
  wire [12:0] n18655_o;
  wire [7:0] n18656_o;
  wire [15:0] n18657_o;
  wire [51:0] n18658_o;
  wire [12:0] n18659_o;
  wire [7:0] n18660_o;
  wire [23:0] n18661_o;
  wire [51:0] n18662_o;
  wire [12:0] n18663_o;
  wire [7:0] n18664_o;
  wire [31:0] n18665_o;
  wire [31:0] n18667_o;
  wire [31:0] n18669_o;
  wire [31:0] n18671_o;
  wire [1:0] n18672_o;
  reg [31:0] n18673_o;
  wire [31:0] n18674_o;
  wire [63:0] n18676_o;
  wire [31:0] n18677_o;
  wire [31:0] n18678_o;
  wire [28:0] n18679_o;
  wire [1:0] n18680_o;
  wire [28:0] n18681_o;
  wire n18682_o;
  wire [28:0] n18683_o;
  wire n18684_o;
  wire [28:0] n18685_o;
  wire [1:0] n18686_o;
  wire [28:0] n18687_o;
  wire n18688_o;
  wire n18724_o;
  wire n18726_o;
  wire n18727_o;
  wire n18728_o;
  wire n18729_o;
  wire n18730_o;
  wire n18732_o;
  wire n18733_o;
  wire n18734_o;
  wire n18735_o;
  wire n18736_o;
  wire n18738_o;
  wire n18739_o;
  wire n18740_o;
  wire n18741_o;
  wire n18742_o;
  wire [3:0] n18743_o;
  wire [1:0] n18744_o;
  wire n18745_o;
  reg n18746_o;
  wire n18747_o;
  reg n18748_o;
  wire n18749_o;
  reg n18750_o;
  wire n18751_o;
  reg n18752_o;
  wire n18754_o;
  wire [2:0] n18755_o;
  reg n18759_o;
  reg n18763_o;
  reg n18767_o;
  reg n18771_o;
  wire [7:0] n18776_o;
  wire [3:0] n18778_o;
  wire n18785_o;
  wire [3:0] n18786_o;
  wire [3:0] n18788_o;
  wire [3:0] n18789_o;
  wire [2:0] n18790_o;
  wire [7:0] n18791_o;
  wire [3:0] n18793_o;
  wire n18800_o;
  wire [3:0] n18801_o;
  wire [3:0] n18803_o;
  wire [3:0] n18804_o;
  wire [2:0] n18805_o;
  wire [7:0] n18806_o;
  wire [15:0] n18807_o;
  wire [3:0] n18809_o;
  wire n18816_o;
  wire [3:0] n18817_o;
  wire [3:0] n18819_o;
  wire [3:0] n18820_o;
  wire [2:0] n18821_o;
  wire [3:0] n18823_o;
  wire [7:0] n18824_o;
  wire [31:0] n18825_o;
  wire [3:0] n18827_o;
  wire n18834_o;
  wire [3:0] n18835_o;
  wire [3:0] n18837_o;
  wire [3:0] n18838_o;
  wire [2:0] n18839_o;
  wire [4:0] n18841_o;
  wire n18843_o;
  wire n18844_o;
  wire n18845_o;
  wire n18846_o;
  wire n18847_o;
  wire [7:0] n18848_o;
  wire [15:0] n18849_o;
  wire [7:0] n18850_o;
  wire [31:0] n18851_o;
  wire [31:0] n18852_o;
  wire n18854_o;
  wire [15:0] n18856_o;
  wire n18858_o;
  wire n18861_o;
  wire n18864_o;
  wire n18867_o;
  wire [15:0] n18868_o;
  wire [4:0] n18870_o;
  wire n18877_o;
  wire [4:0] n18878_o;
  wire [4:0] n18880_o;
  wire [4:0] n18881_o;
  wire [3:0] n18882_o;
  wire [15:0] n18883_o;
  wire [31:0] n18884_o;
  wire [4:0] n18886_o;
  wire n18893_o;
  wire [4:0] n18894_o;
  wire [4:0] n18896_o;
  wire [4:0] n18897_o;
  wire [3:0] n18898_o;
  wire [4:0] n18900_o;
  wire n18902_o;
  wire n18903_o;
  wire n18904_o;
  wire [15:0] n18905_o;
  wire [31:0] n18906_o;
  wire [31:0] n18907_o;
  wire n18909_o;
  wire n18912_o;
  wire n18915_o;
  wire [5:0] n18917_o;
  wire n18924_o;
  wire [5:0] n18925_o;
  wire [5:0] n18927_o;
  wire [5:0] n18928_o;
  wire [4:0] n18929_o;
  wire n18931_o;
  wire n18932_o;
  wire n18934_o;
  wire [1:0] n18936_o;
  reg [31:0] n18937_o;
  reg [4:0] n18939_o;
  reg n18941_o;
  reg [15:0] n18944_o;
  reg [3:0] n18947_o;
  reg n18950_o;
  reg [7:0] n18953_o;
  reg [2:0] n18956_o;
  reg n18959_o;
  reg [7:0] n18962_o;
  reg [2:0] n18965_o;
  reg n18968_o;
  wire n18978_o;
  wire [3:0] n18979_o;
  wire [7:0] n18981_o;
  wire [7:0] n18982_o;
  wire n18983_o;
  wire [5:0] n18984_o;
  localparam [3:0] n18985_o = 4'b0000;
  wire [1:0] n18986_o;
  wire [7:0] n18987_o;
  wire [7:0] n18988_o;
  wire n18989_o;
  wire [6:0] n18990_o;
  localparam [3:0] n18991_o = 4'b0000;
  wire n18992_o;
  wire [7:0] n18993_o;
  wire [7:0] n18994_o;
  wire n19004_o;
  wire [3:0] n19005_o;
  wire [7:0] n19007_o;
  wire [7:0] n19008_o;
  wire n19009_o;
  wire [5:0] n19010_o;
  localparam [3:0] n19011_o = 4'b0000;
  wire [1:0] n19012_o;
  wire [7:0] n19013_o;
  wire [7:0] n19014_o;
  wire n19015_o;
  wire [6:0] n19016_o;
  localparam [3:0] n19017_o = 4'b0000;
  wire n19018_o;
  wire [7:0] n19019_o;
  wire [7:0] n19020_o;
  wire n19030_o;
  wire [7:0] n19031_o;
  wire [15:0] n19033_o;
  wire [15:0] n19034_o;
  wire n19035_o;
  wire [11:0] n19036_o;
  localparam [7:0] n19037_o = 8'b00000000;
  wire [3:0] n19038_o;
  wire [15:0] n19039_o;
  wire [15:0] n19040_o;
  wire n19041_o;
  wire [13:0] n19042_o;
  localparam [7:0] n19043_o = 8'b00000000;
  wire [1:0] n19044_o;
  wire [15:0] n19045_o;
  wire [15:0] n19046_o;
  wire n19047_o;
  wire [14:0] n19048_o;
  localparam [7:0] n19049_o = 8'b00000000;
  wire n19050_o;
  wire [15:0] n19051_o;
  wire [15:0] n19052_o;
  wire n19062_o;
  wire [15:0] n19063_o;
  wire [31:0] n19065_o;
  wire [31:0] n19066_o;
  wire n19067_o;
  wire [23:0] n19068_o;
  localparam [15:0] n19069_o = 16'b0000000000000000;
  wire [7:0] n19070_o;
  wire [31:0] n19071_o;
  wire [31:0] n19072_o;
  wire n19073_o;
  wire [27:0] n19074_o;
  localparam [15:0] n19075_o = 16'b0000000000000000;
  wire [3:0] n19076_o;
  wire [31:0] n19077_o;
  wire [31:0] n19078_o;
  wire n19079_o;
  wire [29:0] n19080_o;
  localparam [15:0] n19081_o = 16'b0000000000000000;
  wire [1:0] n19082_o;
  wire [31:0] n19083_o;
  wire [31:0] n19084_o;
  wire n19085_o;
  wire [30:0] n19086_o;
  localparam [15:0] n19087_o = 16'b0000000000000000;
  wire n19088_o;
  wire [31:0] n19089_o;
  wire [31:0] n19090_o;
  wire [3:0] n19099_o;
  wire n19102_o;
  wire [3:0] n19103_o;
  wire [7:0] n19104_o;
  wire [7:0] n19105_o;
  wire n19106_o;
  wire [1:0] n19107_o;
  wire [5:0] n19108_o;
  wire [7:0] n19109_o;
  wire [7:0] n19110_o;
  wire n19111_o;
  wire n19112_o;
  wire [6:0] n19113_o;
  wire [7:0] n19114_o;
  wire [7:0] n19115_o;
  wire [3:0] n19124_o;
  wire n19127_o;
  wire [3:0] n19128_o;
  wire [7:0] n19129_o;
  wire [7:0] n19130_o;
  wire n19131_o;
  wire [1:0] n19132_o;
  wire [5:0] n19133_o;
  wire [7:0] n19134_o;
  wire [7:0] n19135_o;
  wire n19136_o;
  wire n19137_o;
  wire [6:0] n19138_o;
  wire [7:0] n19139_o;
  wire [7:0] n19140_o;
  wire [3:0] n19149_o;
  wire [3:0] n19150_o;
  wire [7:0] n19151_o;
  wire n19154_o;
  wire [7:0] n19155_o;
  wire [15:0] n19156_o;
  wire [15:0] n19157_o;
  wire n19158_o;
  wire [3:0] n19159_o;
  wire [11:0] n19160_o;
  wire [15:0] n19161_o;
  wire [15:0] n19162_o;
  wire n19163_o;
  wire [1:0] n19164_o;
  wire [13:0] n19165_o;
  wire [15:0] n19166_o;
  wire [15:0] n19167_o;
  wire n19168_o;
  wire n19169_o;
  wire [14:0] n19170_o;
  wire [15:0] n19171_o;
  wire [15:0] n19172_o;
  wire [3:0] n19181_o;
  wire [3:0] n19182_o;
  wire [3:0] n19183_o;
  wire [3:0] n19184_o;
  wire [15:0] n19185_o;
  wire n19188_o;
  wire [15:0] n19189_o;
  wire [31:0] n19190_o;
  wire [31:0] n19191_o;
  wire n19192_o;
  wire [7:0] n19193_o;
  wire [23:0] n19194_o;
  wire [31:0] n19195_o;
  wire [31:0] n19196_o;
  wire n19197_o;
  wire [3:0] n19198_o;
  wire [27:0] n19199_o;
  wire [31:0] n19200_o;
  wire [31:0] n19201_o;
  wire n19202_o;
  wire [1:0] n19203_o;
  wire [29:0] n19204_o;
  wire [31:0] n19205_o;
  wire [31:0] n19206_o;
  wire n19207_o;
  wire n19208_o;
  wire [30:0] n19209_o;
  wire [31:0] n19210_o;
  wire [31:0] n19211_o;
  wire [2:0] n19213_o;
  wire [2:0] n19216_o;
  wire [3:0] n19221_o;
  wire [3:0] n19224_o;
  wire [4:0] n19229_o;
  wire [4:0] n19232_o;
  wire [2:0] n19237_o;
  wire [2:0] n19240_o;
  wire [3:0] n19245_o;
  wire [3:0] n19248_o;
  wire [4:0] n19253_o;
  wire [4:0] n19256_o;
  wire n19262_o;
  wire [7:0] n19264_o;
  wire [7:0] n19265_o;
  wire n19271_o;
  wire n19273_o;
  wire n19275_o;
  wire n19276_o;
  wire n19277_o;
  wire n19278_o;
  wire n19279_o;
  wire n19280_o;
  wire n19281_o;
  wire n19282_o;
  wire n19283_o;
  wire n19284_o;
  wire n19285_o;
  wire n19286_o;
  wire n19287_o;
  wire n19288_o;
  wire [7:0] n19290_o;
  wire [7:0] n19291_o;
  wire n19297_o;
  wire n19299_o;
  wire n19301_o;
  wire n19302_o;
  wire n19303_o;
  wire n19304_o;
  wire n19305_o;
  wire n19306_o;
  wire n19307_o;
  wire n19308_o;
  wire n19309_o;
  wire n19310_o;
  wire n19311_o;
  wire n19312_o;
  wire n19313_o;
  wire n19314_o;
  wire [7:0] n19316_o;
  wire [7:0] n19317_o;
  wire n19323_o;
  wire n19325_o;
  wire n19327_o;
  wire n19328_o;
  wire n19329_o;
  wire n19330_o;
  wire n19331_o;
  wire n19332_o;
  wire n19333_o;
  wire n19334_o;
  wire n19335_o;
  wire n19336_o;
  wire n19337_o;
  wire n19338_o;
  wire n19339_o;
  wire n19340_o;
  wire [7:0] n19342_o;
  wire [7:0] n19343_o;
  wire n19349_o;
  wire n19351_o;
  wire n19353_o;
  wire n19354_o;
  wire n19355_o;
  wire n19356_o;
  wire n19357_o;
  wire n19358_o;
  wire n19359_o;
  wire n19360_o;
  wire n19361_o;
  wire n19362_o;
  wire n19363_o;
  wire n19364_o;
  wire n19365_o;
  wire n19366_o;
  wire n19368_o;
  wire n19369_o;
  wire n19370_o;
  wire [7:0] n19372_o;
  wire [7:0] n19373_o;
  wire n19379_o;
  wire n19381_o;
  wire n19383_o;
  wire n19384_o;
  wire n19385_o;
  wire n19386_o;
  wire n19387_o;
  wire n19388_o;
  wire n19389_o;
  wire n19390_o;
  wire n19391_o;
  wire n19392_o;
  wire n19393_o;
  wire n19394_o;
  wire n19395_o;
  wire n19396_o;
  wire [7:0] n19398_o;
  wire [7:0] n19399_o;
  wire [7:0] n19400_o;
  wire n19406_o;
  wire n19408_o;
  wire n19410_o;
  wire n19411_o;
  wire n19412_o;
  wire n19413_o;
  wire n19414_o;
  wire n19415_o;
  wire n19416_o;
  wire n19417_o;
  wire n19418_o;
  wire n19419_o;
  wire n19420_o;
  wire n19421_o;
  wire n19422_o;
  wire n19423_o;
  wire n19424_o;
  wire n19425_o;
  wire n19426_o;
  wire n19427_o;
  wire [7:0] n19429_o;
  wire [7:0] n19430_o;
  wire n19436_o;
  wire n19438_o;
  wire n19440_o;
  wire n19441_o;
  wire n19442_o;
  wire n19443_o;
  wire n19444_o;
  wire n19445_o;
  wire n19446_o;
  wire n19447_o;
  wire n19448_o;
  wire n19449_o;
  wire n19450_o;
  wire n19451_o;
  wire n19452_o;
  wire n19453_o;
  wire [7:0] n19455_o;
  wire [7:0] n19456_o;
  wire [7:0] n19457_o;
  wire n19463_o;
  wire n19465_o;
  wire n19467_o;
  wire n19468_o;
  wire n19469_o;
  wire n19470_o;
  wire n19471_o;
  wire n19472_o;
  wire n19473_o;
  wire n19474_o;
  wire n19475_o;
  wire n19476_o;
  wire n19477_o;
  wire n19478_o;
  wire n19479_o;
  wire n19480_o;
  wire n19481_o;
  wire n19482_o;
  wire n19483_o;
  wire n19484_o;
  wire [7:0] n19486_o;
  wire [7:0] n19487_o;
  wire n19493_o;
  wire n19495_o;
  wire n19497_o;
  wire n19498_o;
  wire n19499_o;
  wire n19500_o;
  wire n19501_o;
  wire n19502_o;
  wire n19503_o;
  wire n19504_o;
  wire n19505_o;
  wire n19506_o;
  wire n19507_o;
  wire n19508_o;
  wire n19509_o;
  wire n19510_o;
  wire [7:0] n19512_o;
  wire [7:0] n19513_o;
  wire [7:0] n19514_o;
  wire n19520_o;
  wire n19522_o;
  wire n19524_o;
  wire n19525_o;
  wire n19526_o;
  wire n19527_o;
  wire n19528_o;
  wire n19529_o;
  wire n19530_o;
  wire n19531_o;
  wire n19532_o;
  wire n19533_o;
  wire n19534_o;
  wire n19535_o;
  wire n19536_o;
  wire n19537_o;
  wire n19538_o;
  wire n19539_o;
  wire n19540_o;
  wire n19541_o;
  wire [7:0] n19543_o;
  wire [7:0] n19544_o;
  wire n19550_o;
  wire n19552_o;
  wire n19554_o;
  wire n19555_o;
  wire n19556_o;
  wire n19557_o;
  wire n19558_o;
  wire n19559_o;
  wire n19560_o;
  wire n19561_o;
  wire n19562_o;
  wire n19563_o;
  wire n19564_o;
  wire n19565_o;
  wire n19566_o;
  wire n19567_o;
  wire [7:0] n19569_o;
  wire [7:0] n19570_o;
  wire [7:0] n19571_o;
  wire n19577_o;
  wire n19579_o;
  wire n19581_o;
  wire n19582_o;
  wire n19583_o;
  wire n19584_o;
  wire n19585_o;
  wire n19586_o;
  wire n19587_o;
  wire n19588_o;
  wire n19589_o;
  wire n19590_o;
  wire n19591_o;
  wire n19592_o;
  wire n19593_o;
  wire n19594_o;
  wire n19595_o;
  wire n19596_o;
  wire [3:0] n19597_o;
  wire [3:0] n19599_o;
  wire [3:0] n19601_o;
  wire [3:0] n19602_o;
  wire [3:0] n19604_o;
  wire n19606_o;
  wire n19608_o;
  wire [15:0] n19610_o;
  wire [15:0] n19611_o;
  wire n19617_o;
  wire n19619_o;
  wire n19621_o;
  wire n19622_o;
  wire n19623_o;
  wire n19624_o;
  wire n19625_o;
  wire n19626_o;
  wire n19627_o;
  wire n19628_o;
  wire n19629_o;
  wire n19630_o;
  wire n19631_o;
  wire n19632_o;
  wire n19633_o;
  wire n19634_o;
  wire n19635_o;
  wire n19636_o;
  wire n19637_o;
  wire n19638_o;
  wire n19639_o;
  wire n19640_o;
  wire n19641_o;
  wire n19642_o;
  wire n19643_o;
  wire n19644_o;
  wire n19645_o;
  wire n19646_o;
  wire n19647_o;
  wire n19648_o;
  wire n19649_o;
  wire n19650_o;
  wire [15:0] n19652_o;
  wire [15:0] n19653_o;
  wire n19659_o;
  wire n19661_o;
  wire n19663_o;
  wire n19664_o;
  wire n19665_o;
  wire n19666_o;
  wire n19667_o;
  wire n19668_o;
  wire n19669_o;
  wire n19670_o;
  wire n19671_o;
  wire n19672_o;
  wire n19673_o;
  wire n19674_o;
  wire n19675_o;
  wire n19676_o;
  wire n19677_o;
  wire n19678_o;
  wire n19679_o;
  wire n19680_o;
  wire n19681_o;
  wire n19682_o;
  wire n19683_o;
  wire n19684_o;
  wire n19685_o;
  wire n19686_o;
  wire n19687_o;
  wire n19688_o;
  wire n19689_o;
  wire n19690_o;
  wire n19691_o;
  wire n19692_o;
  wire n19694_o;
  wire n19695_o;
  wire n19696_o;
  wire [15:0] n19698_o;
  wire [15:0] n19699_o;
  wire n19705_o;
  wire n19707_o;
  wire n19709_o;
  wire n19710_o;
  wire n19711_o;
  wire n19712_o;
  wire n19713_o;
  wire n19714_o;
  wire n19715_o;
  wire n19716_o;
  wire n19717_o;
  wire n19718_o;
  wire n19719_o;
  wire n19720_o;
  wire n19721_o;
  wire n19722_o;
  wire n19723_o;
  wire n19724_o;
  wire n19725_o;
  wire n19726_o;
  wire n19727_o;
  wire n19728_o;
  wire n19729_o;
  wire n19730_o;
  wire n19731_o;
  wire n19732_o;
  wire n19733_o;
  wire n19734_o;
  wire n19735_o;
  wire n19736_o;
  wire n19737_o;
  wire n19738_o;
  wire [15:0] n19740_o;
  wire [15:0] n19741_o;
  wire n19747_o;
  wire n19749_o;
  wire n19751_o;
  wire n19752_o;
  wire n19753_o;
  wire n19754_o;
  wire n19755_o;
  wire n19756_o;
  wire n19757_o;
  wire n19758_o;
  wire n19759_o;
  wire n19760_o;
  wire n19761_o;
  wire n19762_o;
  wire n19763_o;
  wire n19764_o;
  wire n19765_o;
  wire n19766_o;
  wire n19767_o;
  wire n19768_o;
  wire n19769_o;
  wire n19770_o;
  wire n19771_o;
  wire n19772_o;
  wire n19773_o;
  wire n19774_o;
  wire n19775_o;
  wire n19776_o;
  wire n19777_o;
  wire n19778_o;
  wire n19779_o;
  wire n19780_o;
  wire [15:0] n19782_o;
  wire [15:0] n19783_o;
  wire [15:0] n19784_o;
  wire n19790_o;
  wire n19792_o;
  wire n19794_o;
  wire n19795_o;
  wire n19796_o;
  wire n19797_o;
  wire n19798_o;
  wire n19799_o;
  wire n19800_o;
  wire n19801_o;
  wire n19802_o;
  wire n19803_o;
  wire n19804_o;
  wire n19805_o;
  wire n19806_o;
  wire n19807_o;
  wire n19808_o;
  wire n19809_o;
  wire n19810_o;
  wire n19811_o;
  wire n19812_o;
  wire n19813_o;
  wire n19814_o;
  wire n19815_o;
  wire n19816_o;
  wire n19817_o;
  wire n19818_o;
  wire n19819_o;
  wire n19820_o;
  wire n19821_o;
  wire n19822_o;
  wire n19823_o;
  wire n19824_o;
  wire [15:0] n19826_o;
  wire [15:0] n19827_o;
  wire [15:0] n19828_o;
  wire n19834_o;
  wire n19836_o;
  wire n19838_o;
  wire n19839_o;
  wire n19840_o;
  wire n19841_o;
  wire n19842_o;
  wire n19843_o;
  wire n19844_o;
  wire n19845_o;
  wire n19846_o;
  wire n19847_o;
  wire n19848_o;
  wire n19849_o;
  wire n19850_o;
  wire n19851_o;
  wire n19852_o;
  wire n19853_o;
  wire n19854_o;
  wire n19855_o;
  wire n19856_o;
  wire n19857_o;
  wire n19858_o;
  wire n19859_o;
  wire n19860_o;
  wire n19861_o;
  wire n19862_o;
  wire n19863_o;
  wire n19864_o;
  wire n19865_o;
  wire n19866_o;
  wire n19867_o;
  wire n19868_o;
  wire n19869_o;
  wire n19870_o;
  wire n19872_o;
  wire n19874_o;
  wire n19876_o;
  wire n19878_o;
  wire n19880_o;
  wire n19882_o;
  wire n19884_o;
  wire n19886_o;
  wire [31:0] n19888_o;
  wire n19894_o;
  wire n19896_o;
  wire n19898_o;
  wire n19899_o;
  wire n19900_o;
  wire n19901_o;
  wire n19902_o;
  wire n19903_o;
  wire n19904_o;
  wire n19905_o;
  wire n19906_o;
  wire n19907_o;
  wire n19908_o;
  wire n19909_o;
  wire n19910_o;
  wire n19911_o;
  wire n19912_o;
  wire n19913_o;
  wire n19914_o;
  wire n19915_o;
  wire n19916_o;
  wire n19917_o;
  wire n19918_o;
  wire n19919_o;
  wire n19920_o;
  wire n19921_o;
  wire n19922_o;
  wire n19923_o;
  wire n19924_o;
  wire n19925_o;
  wire n19926_o;
  wire n19927_o;
  wire n19928_o;
  wire n19929_o;
  wire n19930_o;
  wire n19931_o;
  wire n19932_o;
  wire n19933_o;
  wire n19934_o;
  wire n19935_o;
  wire n19936_o;
  wire n19937_o;
  wire n19938_o;
  wire n19939_o;
  wire n19940_o;
  wire n19941_o;
  wire n19942_o;
  wire n19943_o;
  wire n19944_o;
  wire n19945_o;
  wire n19946_o;
  wire n19947_o;
  wire n19948_o;
  wire n19949_o;
  wire n19950_o;
  wire n19951_o;
  wire n19952_o;
  wire n19953_o;
  wire n19954_o;
  wire n19955_o;
  wire n19956_o;
  wire n19957_o;
  wire n19958_o;
  wire n19959_o;
  wire n19961_o;
  wire n19962_o;
  wire n19963_o;
  wire [31:0] n19965_o;
  wire n19971_o;
  wire n19973_o;
  wire n19975_o;
  wire n19976_o;
  wire n19977_o;
  wire n19978_o;
  wire n19979_o;
  wire n19980_o;
  wire n19981_o;
  wire n19982_o;
  wire n19983_o;
  wire n19984_o;
  wire n19985_o;
  wire n19986_o;
  wire n19987_o;
  wire n19988_o;
  wire n19989_o;
  wire n19990_o;
  wire n19991_o;
  wire n19992_o;
  wire n19993_o;
  wire n19994_o;
  wire n19995_o;
  wire n19996_o;
  wire n19997_o;
  wire n19998_o;
  wire n19999_o;
  wire n20000_o;
  wire n20001_o;
  wire n20002_o;
  wire n20003_o;
  wire n20004_o;
  wire n20005_o;
  wire n20006_o;
  wire n20007_o;
  wire n20008_o;
  wire n20009_o;
  wire n20010_o;
  wire n20011_o;
  wire n20012_o;
  wire n20013_o;
  wire n20014_o;
  wire n20015_o;
  wire n20016_o;
  wire n20017_o;
  wire n20018_o;
  wire n20019_o;
  wire n20020_o;
  wire n20021_o;
  wire n20022_o;
  wire n20023_o;
  wire n20024_o;
  wire n20025_o;
  wire n20026_o;
  wire n20027_o;
  wire n20028_o;
  wire n20029_o;
  wire n20030_o;
  wire n20031_o;
  wire n20032_o;
  wire n20033_o;
  wire n20034_o;
  wire n20035_o;
  wire n20036_o;
  wire [31:0] n20038_o;
  wire [31:0] n20039_o;
  wire n20045_o;
  wire n20047_o;
  wire n20049_o;
  wire n20050_o;
  wire n20051_o;
  wire n20052_o;
  wire n20053_o;
  wire n20054_o;
  wire n20055_o;
  wire n20056_o;
  wire n20057_o;
  wire n20058_o;
  wire n20059_o;
  wire n20060_o;
  wire n20061_o;
  wire n20062_o;
  wire n20063_o;
  wire n20064_o;
  wire n20065_o;
  wire n20066_o;
  wire n20067_o;
  wire n20068_o;
  wire n20069_o;
  wire n20070_o;
  wire n20071_o;
  wire n20072_o;
  wire n20073_o;
  wire n20074_o;
  wire n20075_o;
  wire n20076_o;
  wire n20077_o;
  wire n20078_o;
  wire n20079_o;
  wire n20080_o;
  wire n20081_o;
  wire n20082_o;
  wire n20083_o;
  wire n20084_o;
  wire n20085_o;
  wire n20086_o;
  wire n20087_o;
  wire n20088_o;
  wire n20089_o;
  wire n20090_o;
  wire n20091_o;
  wire n20092_o;
  wire n20093_o;
  wire n20094_o;
  wire n20095_o;
  wire n20096_o;
  wire n20097_o;
  wire n20098_o;
  wire n20099_o;
  wire n20100_o;
  wire n20101_o;
  wire n20102_o;
  wire n20103_o;
  wire n20104_o;
  wire n20105_o;
  wire n20106_o;
  wire n20107_o;
  wire n20108_o;
  wire n20109_o;
  wire n20110_o;
  wire n20111_o;
  wire n20112_o;
  wire n20114_o;
  wire n20116_o;
  wire n20118_o;
  wire [1:0] n20119_o;
  wire n20120_o;
  reg n20122_o;
  wire n20123_o;
  reg n20125_o;
  wire n20126_o;
  reg n20128_o;
  wire n20129_o;
  reg n20130_o;
  wire n20131_o;
  reg n20133_o;
  wire n20134_o;
  reg n20136_o;
  wire n20137_o;
  reg n20139_o;
  wire n20140_o;
  reg n20141_o;
  wire [3:0] n20142_o;
  wire [3:0] n20144_o;
  wire [3:0] n20146_o;
  wire [3:0] n20148_o;
  wire [3:0] n20150_o;
  wire n20151_o;
  wire [7:0] n20152_o;
  wire [3:0] n20153_o;
  wire n20154_o;
  wire [7:0] n20155_o;
  wire [3:0] n20156_o;
  wire n20157_o;
  wire [7:0] n20158_o;
  wire [7:0] n20159_o;
  wire [7:0] n20160_o;
  wire [3:0] n20161_o;
  wire n20162_o;
  wire [7:0] n20163_o;
  wire [7:0] n20164_o;
  wire [7:0] n20165_o;
  wire n20167_o;
  wire [3:0] n20168_o;
  wire n20169_o;
  wire [15:0] n20170_o;
  wire [3:0] n20171_o;
  wire n20172_o;
  wire [15:0] n20173_o;
  wire [15:0] n20174_o;
  wire [15:0] n20175_o;
  wire n20177_o;
  wire [3:0] n20178_o;
  wire n20179_o;
  wire [31:0] n20180_o;
  wire [1:0] n20181_o;
  wire [7:0] n20182_o;
  wire [7:0] n20183_o;
  reg [7:0] n20184_o;
  wire [7:0] n20185_o;
  wire [7:0] n20186_o;
  reg [7:0] n20187_o;
  wire [7:0] n20188_o;
  wire [7:0] n20189_o;
  reg [7:0] n20190_o;
  wire [7:0] n20191_o;
  wire [7:0] n20192_o;
  reg [7:0] n20193_o;
  wire n20199_o;
  wire n20200_o;
  wire [7:0] n20202_o;
  wire n20204_o;
  wire n20205_o;
  wire n20206_o;
  wire n20207_o;
  wire [7:0] n20210_o;
  wire [7:0] n20211_o;
  wire n20212_o;
  wire n20213_o;
  wire n20214_o;
  wire [7:0] n20217_o;
  wire [7:0] n20218_o;
  wire [7:0] n20219_o;
  wire [7:0] n20220_o;
  wire n20222_o;
  wire n20223_o;
  wire [7:0] n20225_o;
  wire n20227_o;
  wire n20228_o;
  wire n20229_o;
  wire n20230_o;
  wire [7:0] n20233_o;
  wire [7:0] n20234_o;
  wire n20235_o;
  wire n20236_o;
  wire n20237_o;
  wire [7:0] n20240_o;
  wire [7:0] n20241_o;
  wire [7:0] n20242_o;
  wire [7:0] n20243_o;
  wire n20245_o;
  wire n20246_o;
  wire [7:0] n20248_o;
  wire n20250_o;
  wire n20251_o;
  wire n20252_o;
  wire n20253_o;
  wire [7:0] n20256_o;
  wire [7:0] n20257_o;
  wire n20258_o;
  wire n20259_o;
  wire n20260_o;
  wire [7:0] n20263_o;
  wire [7:0] n20264_o;
  wire [7:0] n20265_o;
  wire [7:0] n20266_o;
  wire n20268_o;
  wire n20269_o;
  wire [7:0] n20271_o;
  wire n20273_o;
  wire n20274_o;
  wire n20275_o;
  wire n20276_o;
  wire [7:0] n20279_o;
  wire [7:0] n20280_o;
  wire n20281_o;
  wire n20282_o;
  wire n20283_o;
  wire [7:0] n20286_o;
  wire [7:0] n20287_o;
  wire [7:0] n20288_o;
  wire [7:0] n20289_o;
  wire n20291_o;
  wire n20293_o;
  wire n20294_o;
  wire [15:0] n20296_o;
  wire [15:0] n20297_o;
  wire n20299_o;
  wire n20300_o;
  wire n20301_o;
  wire n20302_o;
  wire [15:0] n20305_o;
  wire [15:0] n20306_o;
  wire [15:0] n20307_o;
  wire n20308_o;
  wire n20309_o;
  wire n20310_o;
  wire [15:0] n20313_o;
  wire [15:0] n20314_o;
  wire [15:0] n20315_o;
  wire [15:0] n20316_o;
  wire [15:0] n20317_o;
  wire n20319_o;
  wire n20320_o;
  wire [15:0] n20322_o;
  wire [15:0] n20323_o;
  wire n20325_o;
  wire n20326_o;
  wire n20327_o;
  wire n20328_o;
  wire [15:0] n20331_o;
  wire [15:0] n20332_o;
  wire [15:0] n20333_o;
  wire n20334_o;
  wire n20335_o;
  wire n20336_o;
  wire [15:0] n20339_o;
  wire [15:0] n20340_o;
  wire [15:0] n20341_o;
  wire [15:0] n20342_o;
  wire [15:0] n20343_o;
  wire n20345_o;
  wire n20347_o;
  wire n20348_o;
  wire [31:0] n20350_o;
  wire [31:0] n20351_o;
  wire n20353_o;
  wire n20354_o;
  wire n20355_o;
  wire [31:0] n20358_o;
  wire n20359_o;
  wire n20360_o;
  wire n20361_o;
  wire [31:0] n20364_o;
  wire [31:0] n20365_o;
  wire [31:0] n20366_o;
  wire [31:0] n20367_o;
  wire [31:0] n20368_o;
  wire [1:0] n20369_o;
  wire [7:0] n20370_o;
  wire [7:0] n20371_o;
  reg [7:0] n20372_o;
  wire [7:0] n20373_o;
  wire [7:0] n20374_o;
  reg [7:0] n20375_o;
  wire [7:0] n20376_o;
  wire [7:0] n20377_o;
  reg [7:0] n20378_o;
  wire [7:0] n20379_o;
  wire [7:0] n20380_o;
  reg [7:0] n20381_o;
  wire [31:0] n20382_o;
  wire [31:0] n20383_o;
  wire [31:0] n20384_o;
  wire [63:0] n20385_o;
  wire [28:0] n20386_o;
  wire [2:0] n20387_o;
  wire n20389_o;
  wire [28:0] n20390_o;
  wire [1:0] n20391_o;
  wire n20393_o;
  wire [63:0] n20394_o;
  wire [7:0] n20395_o;
  wire [63:0] n20396_o;
  wire [7:0] n20397_o;
  wire [63:0] n20398_o;
  wire [7:0] n20399_o;
  wire [63:0] n20400_o;
  wire [7:0] n20401_o;
  wire [63:0] n20402_o;
  wire [7:0] n20403_o;
  wire [63:0] n20404_o;
  wire [7:0] n20405_o;
  wire [63:0] n20406_o;
  wire [7:0] n20407_o;
  wire [63:0] n20408_o;
  wire [7:0] n20409_o;
  wire [63:0] n20410_o;
  wire [15:0] n20411_o;
  wire [63:0] n20412_o;
  wire [15:0] n20413_o;
  wire [63:0] n20414_o;
  wire [15:0] n20415_o;
  wire [63:0] n20416_o;
  wire [15:0] n20417_o;
  wire [63:0] n20418_o;
  wire [63:0] n20419_o;
  wire [63:0] n20420_o;
  wire [63:0] n20421_o;
  wire [63:0] n20422_o;
  wire [28:0] n20423_o;
  wire [2:0] n20424_o;
  wire n20426_o;
  wire [28:0] n20427_o;
  wire [1:0] n20428_o;
  wire n20430_o;
  wire [63:0] n20431_o;
  wire [7:0] n20432_o;
  wire [28:0] n20433_o;
  wire n20434_o;
  wire [63:0] n20436_o;
  wire [15:0] n20437_o;
  wire [28:0] n20438_o;
  wire n20439_o;
  wire [28:0] n20440_o;
  wire n20441_o;
  wire [7:0] n20449_o;
  wire n20451_o;
  wire [7:0] n20453_o;
  wire n20456_o;
  wire n20470_o;
  wire n20472_o;
  wire n20473_o;
  wire n20474_o;
  wire n20475_o;
  wire n20476_o;
  wire n20477_o;
  wire n20478_o;
  wire n20479_o;
  wire n20480_o;
  wire n20481_o;
  wire n20482_o;
  wire n20483_o;
  wire n20484_o;
  wire n20485_o;
  wire n20486_o;
  wire n20488_o;
  wire [7:0] n20491_o;
  wire n20492_o;
  wire n20506_o;
  wire n20508_o;
  wire n20509_o;
  wire n20510_o;
  wire n20511_o;
  wire n20512_o;
  wire n20513_o;
  wire n20514_o;
  wire n20515_o;
  wire n20516_o;
  wire n20517_o;
  wire n20518_o;
  wire n20519_o;
  wire n20520_o;
  wire n20521_o;
  wire n20522_o;
  wire n20524_o;
  wire n20527_o;
  wire [7:0] n20530_o;
  wire [7:0] n20532_o;
  wire n20546_o;
  wire n20548_o;
  wire n20549_o;
  wire n20550_o;
  wire n20551_o;
  wire n20552_o;
  wire n20553_o;
  wire n20554_o;
  wire n20555_o;
  wire n20556_o;
  wire n20557_o;
  wire n20558_o;
  wire n20559_o;
  wire n20560_o;
  wire n20561_o;
  wire n20562_o;
  wire n20564_o;
  wire n20566_o;
  wire n20568_o;
  wire [7:0] n20571_o;
  wire [7:0] n20573_o;
  wire [7:0] n20574_o;
  wire [7:0] n20575_o;
  wire [7:0] n20576_o;
  wire [63:0] n20577_o;
  wire [7:0] n20578_o;
  wire [28:0] n20579_o;
  wire n20580_o;
  wire [63:0] n20582_o;
  wire [15:0] n20583_o;
  wire [28:0] n20584_o;
  wire n20585_o;
  wire [28:0] n20586_o;
  wire n20587_o;
  wire [7:0] n20595_o;
  wire n20597_o;
  wire [7:0] n20599_o;
  wire n20602_o;
  wire n20616_o;
  wire n20618_o;
  wire n20619_o;
  wire n20620_o;
  wire n20621_o;
  wire n20622_o;
  wire n20623_o;
  wire n20624_o;
  wire n20625_o;
  wire n20626_o;
  wire n20627_o;
  wire n20628_o;
  wire n20629_o;
  wire n20630_o;
  wire n20631_o;
  wire n20632_o;
  wire n20634_o;
  wire [7:0] n20637_o;
  wire n20638_o;
  wire n20652_o;
  wire n20654_o;
  wire n20655_o;
  wire n20656_o;
  wire n20657_o;
  wire n20658_o;
  wire n20659_o;
  wire n20660_o;
  wire n20661_o;
  wire n20662_o;
  wire n20663_o;
  wire n20664_o;
  wire n20665_o;
  wire n20666_o;
  wire n20667_o;
  wire n20668_o;
  wire n20670_o;
  wire n20673_o;
  wire [7:0] n20676_o;
  wire [7:0] n20678_o;
  wire n20692_o;
  wire n20694_o;
  wire n20695_o;
  wire n20696_o;
  wire n20697_o;
  wire n20698_o;
  wire n20699_o;
  wire n20700_o;
  wire n20701_o;
  wire n20702_o;
  wire n20703_o;
  wire n20704_o;
  wire n20705_o;
  wire n20706_o;
  wire n20707_o;
  wire n20708_o;
  wire n20710_o;
  wire n20712_o;
  wire n20714_o;
  wire [7:0] n20717_o;
  wire [7:0] n20719_o;
  wire [7:0] n20720_o;
  wire [7:0] n20721_o;
  wire [7:0] n20722_o;
  wire [63:0] n20723_o;
  wire [7:0] n20724_o;
  wire [28:0] n20725_o;
  wire n20726_o;
  wire [63:0] n20728_o;
  wire [15:0] n20729_o;
  wire [28:0] n20730_o;
  wire n20731_o;
  wire [28:0] n20732_o;
  wire n20733_o;
  wire [7:0] n20741_o;
  wire n20743_o;
  wire [7:0] n20745_o;
  wire n20748_o;
  wire n20762_o;
  wire n20764_o;
  wire n20765_o;
  wire n20766_o;
  wire n20767_o;
  wire n20768_o;
  wire n20769_o;
  wire n20770_o;
  wire n20771_o;
  wire n20772_o;
  wire n20773_o;
  wire n20774_o;
  wire n20775_o;
  wire n20776_o;
  wire n20777_o;
  wire n20778_o;
  wire n20780_o;
  wire [7:0] n20783_o;
  wire n20784_o;
  wire n20798_o;
  wire n20800_o;
  wire n20801_o;
  wire n20802_o;
  wire n20803_o;
  wire n20804_o;
  wire n20805_o;
  wire n20806_o;
  wire n20807_o;
  wire n20808_o;
  wire n20809_o;
  wire n20810_o;
  wire n20811_o;
  wire n20812_o;
  wire n20813_o;
  wire n20814_o;
  wire n20816_o;
  wire n20819_o;
  wire [7:0] n20822_o;
  wire [7:0] n20824_o;
  wire n20838_o;
  wire n20840_o;
  wire n20841_o;
  wire n20842_o;
  wire n20843_o;
  wire n20844_o;
  wire n20845_o;
  wire n20846_o;
  wire n20847_o;
  wire n20848_o;
  wire n20849_o;
  wire n20850_o;
  wire n20851_o;
  wire n20852_o;
  wire n20853_o;
  wire n20854_o;
  wire n20856_o;
  wire n20858_o;
  wire n20860_o;
  wire [7:0] n20863_o;
  wire [7:0] n20865_o;
  wire [7:0] n20866_o;
  wire [7:0] n20867_o;
  wire [7:0] n20868_o;
  wire [63:0] n20869_o;
  wire [7:0] n20870_o;
  wire [28:0] n20871_o;
  wire n20872_o;
  wire [63:0] n20874_o;
  wire [15:0] n20875_o;
  wire [28:0] n20876_o;
  wire n20877_o;
  wire [28:0] n20878_o;
  wire n20879_o;
  wire [7:0] n20887_o;
  wire n20889_o;
  wire [7:0] n20891_o;
  wire n20894_o;
  wire n20908_o;
  wire n20910_o;
  wire n20911_o;
  wire n20912_o;
  wire n20913_o;
  wire n20914_o;
  wire n20915_o;
  wire n20916_o;
  wire n20917_o;
  wire n20918_o;
  wire n20919_o;
  wire n20920_o;
  wire n20921_o;
  wire n20922_o;
  wire n20923_o;
  wire n20924_o;
  wire n20926_o;
  wire [7:0] n20929_o;
  wire n20930_o;
  wire n20944_o;
  wire n20946_o;
  wire n20947_o;
  wire n20948_o;
  wire n20949_o;
  wire n20950_o;
  wire n20951_o;
  wire n20952_o;
  wire n20953_o;
  wire n20954_o;
  wire n20955_o;
  wire n20956_o;
  wire n20957_o;
  wire n20958_o;
  wire n20959_o;
  wire n20960_o;
  wire n20962_o;
  wire n20965_o;
  wire [7:0] n20968_o;
  wire [7:0] n20970_o;
  wire n20984_o;
  wire n20986_o;
  wire n20987_o;
  wire n20988_o;
  wire n20989_o;
  wire n20990_o;
  wire n20991_o;
  wire n20992_o;
  wire n20993_o;
  wire n20994_o;
  wire n20995_o;
  wire n20996_o;
  wire n20997_o;
  wire n20998_o;
  wire n20999_o;
  wire n21000_o;
  wire n21002_o;
  wire n21004_o;
  wire n21006_o;
  wire [7:0] n21009_o;
  wire [7:0] n21011_o;
  wire [7:0] n21012_o;
  wire [7:0] n21013_o;
  wire [7:0] n21014_o;
  wire [31:0] n21015_o;
  wire [63:0] n21016_o;
  wire [7:0] n21017_o;
  wire [23:0] n21018_o;
  wire [63:0] n21019_o;
  wire [7:0] n21020_o;
  wire [15:0] n21021_o;
  wire [63:0] n21022_o;
  wire [7:0] n21023_o;
  wire [7:0] n21024_o;
  wire [63:0] n21025_o;
  wire [7:0] n21026_o;
  wire [63:0] n21027_o;
  wire [15:0] n21028_o;
  wire [28:0] n21029_o;
  wire n21030_o;
  wire [63:0] n21032_o;
  wire [31:0] n21033_o;
  wire [28:0] n21034_o;
  wire n21035_o;
  wire [28:0] n21036_o;
  wire n21037_o;
  wire [15:0] n21045_o;
  wire n21047_o;
  wire [15:0] n21049_o;
  wire n21052_o;
  wire n21066_o;
  wire n21068_o;
  wire n21069_o;
  wire n21070_o;
  wire n21071_o;
  wire n21072_o;
  wire n21073_o;
  wire n21074_o;
  wire n21075_o;
  wire n21076_o;
  wire n21077_o;
  wire n21078_o;
  wire n21079_o;
  wire n21080_o;
  wire n21081_o;
  wire n21082_o;
  wire n21083_o;
  wire n21084_o;
  wire n21085_o;
  wire n21086_o;
  wire n21087_o;
  wire n21088_o;
  wire n21089_o;
  wire n21090_o;
  wire n21091_o;
  wire n21092_o;
  wire n21093_o;
  wire n21094_o;
  wire n21095_o;
  wire n21096_o;
  wire n21097_o;
  wire n21098_o;
  wire n21100_o;
  wire [15:0] n21103_o;
  wire n21104_o;
  wire n21118_o;
  wire n21120_o;
  wire n21121_o;
  wire n21122_o;
  wire n21123_o;
  wire n21124_o;
  wire n21125_o;
  wire n21126_o;
  wire n21127_o;
  wire n21128_o;
  wire n21129_o;
  wire n21130_o;
  wire n21131_o;
  wire n21132_o;
  wire n21133_o;
  wire n21134_o;
  wire n21135_o;
  wire n21136_o;
  wire n21137_o;
  wire n21138_o;
  wire n21139_o;
  wire n21140_o;
  wire n21141_o;
  wire n21142_o;
  wire n21143_o;
  wire n21144_o;
  wire n21145_o;
  wire n21146_o;
  wire n21147_o;
  wire n21148_o;
  wire n21149_o;
  wire n21150_o;
  wire n21152_o;
  wire n21155_o;
  wire [15:0] n21158_o;
  wire [15:0] n21160_o;
  wire n21174_o;
  wire n21176_o;
  wire n21177_o;
  wire n21178_o;
  wire n21179_o;
  wire n21180_o;
  wire n21181_o;
  wire n21182_o;
  wire n21183_o;
  wire n21184_o;
  wire n21185_o;
  wire n21186_o;
  wire n21187_o;
  wire n21188_o;
  wire n21189_o;
  wire n21190_o;
  wire n21191_o;
  wire n21192_o;
  wire n21193_o;
  wire n21194_o;
  wire n21195_o;
  wire n21196_o;
  wire n21197_o;
  wire n21198_o;
  wire n21199_o;
  wire n21200_o;
  wire n21201_o;
  wire n21202_o;
  wire n21203_o;
  wire n21204_o;
  wire n21205_o;
  wire n21206_o;
  wire n21208_o;
  wire n21210_o;
  wire n21212_o;
  wire [15:0] n21215_o;
  wire [15:0] n21217_o;
  wire [15:0] n21218_o;
  wire [15:0] n21219_o;
  wire [15:0] n21220_o;
  wire [63:0] n21221_o;
  wire [15:0] n21222_o;
  wire [28:0] n21223_o;
  wire n21224_o;
  wire [63:0] n21226_o;
  wire [31:0] n21227_o;
  wire [28:0] n21228_o;
  wire n21229_o;
  wire [28:0] n21230_o;
  wire n21231_o;
  wire [15:0] n21239_o;
  wire n21241_o;
  wire [15:0] n21243_o;
  wire n21246_o;
  wire n21260_o;
  wire n21262_o;
  wire n21263_o;
  wire n21264_o;
  wire n21265_o;
  wire n21266_o;
  wire n21267_o;
  wire n21268_o;
  wire n21269_o;
  wire n21270_o;
  wire n21271_o;
  wire n21272_o;
  wire n21273_o;
  wire n21274_o;
  wire n21275_o;
  wire n21276_o;
  wire n21277_o;
  wire n21278_o;
  wire n21279_o;
  wire n21280_o;
  wire n21281_o;
  wire n21282_o;
  wire n21283_o;
  wire n21284_o;
  wire n21285_o;
  wire n21286_o;
  wire n21287_o;
  wire n21288_o;
  wire n21289_o;
  wire n21290_o;
  wire n21291_o;
  wire n21292_o;
  wire n21294_o;
  wire [15:0] n21297_o;
  wire n21298_o;
  wire n21312_o;
  wire n21314_o;
  wire n21315_o;
  wire n21316_o;
  wire n21317_o;
  wire n21318_o;
  wire n21319_o;
  wire n21320_o;
  wire n21321_o;
  wire n21322_o;
  wire n21323_o;
  wire n21324_o;
  wire n21325_o;
  wire n21326_o;
  wire n21327_o;
  wire n21328_o;
  wire n21329_o;
  wire n21330_o;
  wire n21331_o;
  wire n21332_o;
  wire n21333_o;
  wire n21334_o;
  wire n21335_o;
  wire n21336_o;
  wire n21337_o;
  wire n21338_o;
  wire n21339_o;
  wire n21340_o;
  wire n21341_o;
  wire n21342_o;
  wire n21343_o;
  wire n21344_o;
  wire n21346_o;
  wire n21349_o;
  wire [15:0] n21352_o;
  wire [15:0] n21354_o;
  wire n21368_o;
  wire n21370_o;
  wire n21371_o;
  wire n21372_o;
  wire n21373_o;
  wire n21374_o;
  wire n21375_o;
  wire n21376_o;
  wire n21377_o;
  wire n21378_o;
  wire n21379_o;
  wire n21380_o;
  wire n21381_o;
  wire n21382_o;
  wire n21383_o;
  wire n21384_o;
  wire n21385_o;
  wire n21386_o;
  wire n21387_o;
  wire n21388_o;
  wire n21389_o;
  wire n21390_o;
  wire n21391_o;
  wire n21392_o;
  wire n21393_o;
  wire n21394_o;
  wire n21395_o;
  wire n21396_o;
  wire n21397_o;
  wire n21398_o;
  wire n21399_o;
  wire n21400_o;
  wire n21402_o;
  wire n21404_o;
  wire n21406_o;
  wire [15:0] n21409_o;
  wire [15:0] n21411_o;
  wire [15:0] n21412_o;
  wire [15:0] n21413_o;
  wire [15:0] n21414_o;
  wire [31:0] n21415_o;
  wire [63:0] n21416_o;
  wire [15:0] n21417_o;
  wire [15:0] n21418_o;
  wire [63:0] n21419_o;
  wire [15:0] n21420_o;
  wire [63:0] n21421_o;
  wire [63:0] n21422_o;
  wire [63:0] n21423_o;
  wire [63:0] n21424_o;
  wire [28:0] n21425_o;
  wire [3:0] n21426_o;
  wire n21428_o;
  wire [63:0] n21435_o;
  wire [31:0] n21436_o;
  wire [63:0] n21437_o;
  wire [31:0] n21438_o;
  wire [31:0] n21439_o;
  wire [63:0] n21442_o;
  wire [31:0] n21443_o;
  wire [63:0] n21444_o;
  wire [31:0] n21445_o;
  wire [31:0] n21446_o;
  wire [63:0] n21447_o;
  wire n21449_o;
  wire [63:0] n21456_o;
  wire [31:0] n21457_o;
  wire [63:0] n21458_o;
  wire [31:0] n21459_o;
  wire [31:0] n21460_o;
  wire [63:0] n21463_o;
  wire [31:0] n21464_o;
  wire [63:0] n21465_o;
  wire [31:0] n21466_o;
  wire [31:0] n21467_o;
  wire [63:0] n21468_o;
  wire n21470_o;
  wire [63:0] n21477_o;
  wire [31:0] n21478_o;
  wire [63:0] n21479_o;
  wire [31:0] n21480_o;
  wire [31:0] n21481_o;
  wire [63:0] n21484_o;
  wire [31:0] n21485_o;
  wire [63:0] n21486_o;
  wire [31:0] n21487_o;
  wire [31:0] n21488_o;
  wire [63:0] n21489_o;
  wire n21491_o;
  wire [31:0] n21500_o;
  wire [31:0] n21501_o;
  wire [31:0] n21502_o;
  wire [31:0] n21505_o;
  wire [31:0] n21506_o;
  wire [31:0] n21507_o;
  wire [63:0] n21508_o;
  wire [31:0] n21514_o;
  wire [31:0] n21515_o;
  wire [31:0] n21516_o;
  wire [31:0] n21519_o;
  wire [31:0] n21520_o;
  wire [31:0] n21521_o;
  wire [63:0] n21522_o;
  wire [31:0] n21529_o;
  wire [31:0] n21530_o;
  wire [31:0] n21533_o;
  wire [31:0] n21534_o;
  wire [63:0] n21535_o;
  wire [31:0] n21541_o;
  wire [31:0] n21542_o;
  wire [31:0] n21543_o;
  wire [31:0] n21546_o;
  wire [31:0] n21547_o;
  wire [31:0] n21548_o;
  wire [63:0] n21549_o;
  wire n21551_o;
  wire [31:0] n21560_o;
  wire [31:0] n21561_o;
  wire [31:0] n21562_o;
  wire [31:0] n21565_o;
  wire [31:0] n21566_o;
  wire [31:0] n21567_o;
  wire [63:0] n21568_o;
  wire [31:0] n21574_o;
  wire [31:0] n21575_o;
  wire [31:0] n21576_o;
  wire [31:0] n21579_o;
  wire [31:0] n21580_o;
  wire [31:0] n21581_o;
  wire [63:0] n21582_o;
  wire [31:0] n21589_o;
  wire [31:0] n21590_o;
  wire [31:0] n21593_o;
  wire [31:0] n21594_o;
  wire [63:0] n21595_o;
  wire [31:0] n21601_o;
  wire [31:0] n21602_o;
  wire [31:0] n21603_o;
  wire [31:0] n21606_o;
  wire [31:0] n21607_o;
  wire [31:0] n21608_o;
  wire [63:0] n21609_o;
  wire n21611_o;
  wire [31:0] n21620_o;
  wire [31:0] n21621_o;
  wire [31:0] n21622_o;
  wire [31:0] n21625_o;
  wire [31:0] n21626_o;
  wire [31:0] n21627_o;
  wire [63:0] n21628_o;
  wire [31:0] n21634_o;
  wire [31:0] n21635_o;
  wire [31:0] n21636_o;
  wire [31:0] n21639_o;
  wire [31:0] n21640_o;
  wire [31:0] n21641_o;
  wire [63:0] n21642_o;
  wire [31:0] n21649_o;
  wire [31:0] n21650_o;
  wire [31:0] n21653_o;
  wire [31:0] n21654_o;
  wire [63:0] n21655_o;
  wire [31:0] n21661_o;
  wire [31:0] n21662_o;
  wire [31:0] n21663_o;
  wire [31:0] n21666_o;
  wire [31:0] n21667_o;
  wire [31:0] n21668_o;
  wire [63:0] n21669_o;
  wire n21671_o;
  wire n21673_o;
  wire [31:0] n21675_o;
  wire n21683_o;
  localparam [63:0] n21687_o = 64'bX;
  wire n21691_o;
  wire [63:0] n21692_o;
  wire n21694_o;
  wire n21696_o;
  wire n21698_o;
  wire n21700_o;
  wire [12:0] n21701_o;
  reg [63:0] n21702_o;
  wire [28:0] n21703_o;
  wire [1:0] n21704_o;
  wire [28:0] n21705_o;
  wire n21706_o;
  wire [28:0] n21707_o;
  wire n21708_o;
  wire [28:0] n21709_o;
  wire n21710_o;
  wire [28:0] n21711_o;
  wire [2:0] n21712_o;
  wire n21714_o;
  wire n21717_o;
  wire [7:0] n21718_o;
  wire [3:0] n21719_o;
  wire [1:0] n21720_o;
  wire [137:0] n21721_o;
  wire [63:0] n21722_o;
  wire n21723_o;
  wire n21724_o;
  wire [137:0] n21725_o;
  wire n21746_o;
  wire n21747_o;
  wire n21748_o;
  wire n21749_o;
  wire n21750_o;
  wire n21752_o;
  wire [137:0] n21755_o;
  wire [137:0] n21761_o;
  reg [137:0] n21762_q;
  wire [197:0] n21763_o;
  wire [7:0] n21765_data; // mem_rd
  wire [15:0] n21767_data; // mem_rd
  wire [31:0] n21769_data; // mem_rd
  wire [7:0] n21771_data; // mem_rd
  wire [15:0] n21773_data; // mem_rd
  wire [31:0] n21775_data; // mem_rd
  wire [7:0] n21777_data; // mem_rd
  wire [15:0] n21779_data; // mem_rd
  wire [31:0] n21781_data; // mem_rd
  wire [7:0] n21783_data; // mem_rd
  wire [15:0] n21785_data; // mem_rd
  wire [31:0] n21787_data; // mem_rd
  wire n21788_o;
  wire n21789_o;
  wire [31:0] n21790_o;
  wire [31:0] n21791_o;
  wire [31:0] n21792_o;
  wire [31:0] n21793_o;
  wire [63:0] n21794_o;
  assign exec_o_alu_result = n13139_o;
  assign exec_o_dat_d = n13140_o;
  assign exec_o_ctrl_mem = n13141_o;
  assign exec_o_ctrl_wrb = n13142_o;
  assign vec_data_o = n21722_o;
  assign ready_o = n21724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:75:27  */
  assign n13139_o = n21721_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:74:27  */
  assign n13140_o = n21721_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:73:27  */
  assign n13141_o = n21721_o[131:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:31:5  */
  assign n13142_o = n21721_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:29:5  */
  assign n13143_o = {exec_i_flush, exec_i_alu_result, exec_i_mem_result, exec_i_ctrl_mem_wrb, exec_i_ctrl_wrb, exec_i_ctrl_mem, exec_i_ctrl_ex, exec_i_fwd_mem, exec_i_fwd_dec_result, exec_i_fwd_dec, exec_i_imm, exec_i_dat_d, exec_i_dat_b, exec_i_reg_b, exec_i_dat_a, exec_i_reg_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:135:10  */
  assign shuffle_ready = n13159_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:136:10  */
  assign shuffle_data = n13162_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:138:10  */
  assign shuffle_vwidth = n21720_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:139:10  */
  assign shuffle_ssss = n21719_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:140:10  */
  assign shuffle_vn = n21718_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:141:10  */
  assign shuffle_veca = n13981_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:142:10  */
  assign shuffle_vecb = n13929_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:144:10  */
  assign mul = n21763_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:145:10  */
  assign mul_ready = n13185_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:146:10  */
  assign mul_data = n13189_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:148:10  */
  assign custom_ready = n13192_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:149:10  */
  assign custom_data = n13195_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:153:10  */
  assign ena = n21750_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:154:10  */
  assign r = n21762_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:154:13  */
  assign rin = n21725_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:161:12  */
  assign shuffle_block_shufflei0_ready = shuffle_block_shuffle_unit_shufflei0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:162:12  */
  assign shuffle_block_shufflei0_data = shuffle_block_shuffle_unit_shufflei0_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:163:12  */
  assign shuffle_block_shuffle_start = n13154_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:40  */
  assign n13147_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:48  */
  assign n13148_o = n13147_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:56  */
  assign n13150_o = n13148_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:79  */
  assign n13151_o = n13143_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:85  */
  assign n13152_o = ~n13151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:68  */
  assign n13153_o = n13150_o & n13152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:28  */
  assign n13154_o = n13153_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:169:7  */
  shuffle shuffle_block_shuffle_unit_shufflei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .start_i(shuffle_block_shuffle_start),
    .veca_i(shuffle_veca),
    .vecb_i(shuffle_vecb),
    .vn_i(shuffle_vn),
    .ssss_i(shuffle_ssss),
    .vwidth_i(shuffle_vwidth),
    .ready_o(shuffle_block_shuffle_unit_shufflei0_ready_o),
    .data_o(shuffle_block_shuffle_unit_shufflei0_data_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:186:38  */
  assign n13159_o = 1'b1 ? shuffle_block_shufflei0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:187:38  */
  assign n13162_o = 1'b1 ? shuffle_block_shufflei0_data : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:195:12  */
  assign mac_block_muli0_ready = mac_block_mac_unit_muli0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:196:12  */
  assign mac_block_muli0_mul = mac_block_mac_unit_muli0_mul_o_result; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:197:12  */
  assign mac_block_mul_start = n13172_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:36  */
  assign n13165_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:44  */
  assign n13166_o = n13165_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:52  */
  assign n13168_o = n13166_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:74  */
  assign n13169_o = n13143_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:80  */
  assign n13170_o = ~n13169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:63  */
  assign n13171_o = n13168_o & n13170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:24  */
  assign n13172_o = n13171_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:203:7  */
  simd_mul mac_block_mac_unit_muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .start_i(mac_block_mul_start),
    .mul_i_size(n13174_o),
    .mul_i_dt(n13175_o),
    .mul_i_mac(n13176_o),
    .mul_i_op(n13177_o),
    .mul_i_long(n13178_o),
    .mul_i_op_a(n13179_o),
    .mul_i_op_b(n13180_o),
    .mul_i_op_c(n13181_o),
    .mul_o_result(mac_block_mac_unit_muli0_mul_o_result),
    .ready_o(mac_block_mac_unit_muli0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n13174_o = mul[1:0];
  assign n13175_o = mul[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:294:14  */
  assign n13176_o = mul[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n13177_o = mul[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:293:14  */
  assign n13178_o = mul[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n13179_o = mul[69:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:30:12  */
  assign n13180_o = mul[133:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:30:12  */
  assign n13181_o = mul[197:134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:216:35  */
  assign n13185_o = 1'b1 ? mac_block_muli0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:217:28  */
  assign n13187_o = mac_block_muli0_mul[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:217:35  */
  assign n13189_o = 1'b1 ? n13187_o : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:226:12  */
  assign custom_block_customi0_ready = 1'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:227:12  */
  assign custom_block_customi0_result = 64'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:249:37  */
  assign n13192_o = 1'b0 ? custom_block_customi0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:250:37  */
  assign n13195_o = 1'b0 ? custom_block_customi0_result : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:51  */
  assign n13222_o = n13143_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:79  */
  assign n13224_o = n13143_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:128  */
  assign n13226_o = n13143_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:140  */
  assign n13227_o = n13143_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:148  */
  assign n13228_o = n13227_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:162  */
  assign n13229_o = n13143_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13248_o = n13228_o == n13229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13249_o = 1'b1 & n13248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13252_o = n13249_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13253_o = n13226_o & n13252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:31  */
  assign n13260_o = 1'b1 & n13253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:5  */
  assign n13261_o = n13260_o ? n13224_o : n13222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:169  */
  assign n13263_o = n13261_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:51  */
  assign n13265_o = n13143_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:79  */
  assign n13267_o = n13143_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:128  */
  assign n13269_o = n13143_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:140  */
  assign n13270_o = n13143_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:148  */
  assign n13271_o = n13270_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:162  */
  assign n13272_o = n13143_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13291_o = n13271_o == n13272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13292_o = 1'b1 & n13291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13295_o = n13292_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13296_o = n13269_o & n13295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:31  */
  assign n13303_o = 1'b1 & n13296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:5  */
  assign n13304_o = n13303_o ? n13267_o : n13265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:169  */
  assign n13306_o = n13304_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:51  */
  assign n13308_o = n13143_o[135:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:79  */
  assign n13310_o = n13143_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:128  */
  assign n13312_o = n13143_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:140  */
  assign n13313_o = n13143_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:148  */
  assign n13314_o = n13313_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:162  */
  assign n13315_o = n13143_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13334_o = n13314_o == n13315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13335_o = 1'b1 & n13334_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13338_o = n13335_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13339_o = n13312_o & n13338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:31  */
  assign n13346_o = 1'b1 & n13339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:5  */
  assign n13347_o = n13346_o ? n13310_o : n13308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:169  */
  assign n13349_o = n13347_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:51  */
  assign n13351_o = n13143_o[135:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:79  */
  assign n13353_o = n13143_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:128  */
  assign n13355_o = n13143_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:140  */
  assign n13356_o = n13143_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:148  */
  assign n13357_o = n13356_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:162  */
  assign n13358_o = n13143_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13377_o = n13357_o == n13358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13378_o = 1'b1 & n13377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13381_o = n13378_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13382_o = n13355_o & n13381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:31  */
  assign n13389_o = 1'b1 & n13382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:5  */
  assign n13390_o = n13389_o ? n13353_o : n13351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:169  */
  assign n13392_o = n13390_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:51  */
  assign n13394_o = n13143_o[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:88  */
  assign n13397_o = n13143_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:137  */
  assign n13399_o = n13143_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:149  */
  assign n13400_o = n13143_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:157  */
  assign n13401_o = n13400_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:171  */
  assign n13402_o = n13143_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:180  */
  assign n13403_o = n13402_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13422_o = n13401_o == n13403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13423_o = 1'b1 & n13422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13426_o = n13423_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13427_o = n13399_o & n13426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:31  */
  assign n13434_o = 1'b1 & n13427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:5  */
  assign n13435_o = n13434_o ? n13397_o : n13394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:187  */
  assign n13437_o = n13435_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:51  */
  assign n13439_o = n13143_o[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:88  */
  assign n13442_o = n13143_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:137  */
  assign n13444_o = n13143_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:149  */
  assign n13445_o = n13143_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:157  */
  assign n13446_o = n13445_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:171  */
  assign n13447_o = n13143_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:180  */
  assign n13448_o = n13447_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13467_o = n13446_o == n13448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13468_o = 1'b1 & n13467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13471_o = n13468_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13472_o = n13444_o & n13471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:31  */
  assign n13479_o = 1'b1 & n13472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:617:5  */
  assign n13480_o = n13479_o ? n13442_o : n13439_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:187  */
  assign n13482_o = n13480_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:15  */
  assign n13483_o = n13143_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:302:43  */
  assign n13488_o = n13143_o[340:337];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:303:43  */
  assign n13489_o = n13143_o[346:341];
  assign n13490_o = {n13489_o, n13488_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:298:5  */
  assign n13491_o = {1'b0, 1'b0};
  assign n13492_o = {2'b00, 4'b0000};
  assign n13493_o = n13490_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n13494_o = n13483_o ? n13491_o : n13493_o;
  assign n13495_o = n13490_o[3:2];
  assign n13496_o = r[131:130];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n13497_o = n13483_o ? n13496_o : n13495_o;
  assign n13498_o = n13490_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n13499_o = n13483_o ? n13492_o : n13498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:15  */
  assign n13503_o = n13143_o[349:347];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:28  */
  assign n13504_o = n13503_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:310:43  */
  assign n13505_o = n13143_o[413:350];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:312:43  */
  assign n13506_o = n13143_o[477:414];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:5  */
  assign n13507_o = n13504_o ? n13505_o : n13506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:42  */
  assign n13509_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:49  */
  assign n13510_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:54  */
  assign n13511_o = n13510_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:63  */
  assign n13512_o = n13511_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:77  */
  assign n13513_o = n13143_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13532_o = n13512_o == n13513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13533_o = 1'b1 & n13532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13536_o = n13533_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13537_o = n13509_o & n13536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:319:53  */
  assign n13538_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:44  */
  assign n13540_o = n13143_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:56  */
  assign n13541_o = n13143_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:64  */
  assign n13542_o = n13541_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:78  */
  assign n13543_o = n13143_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13562_o = n13542_o == n13543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13563_o = 1'b1 & n13562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13566_o = n13563_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13567_o = n13540_o & n13566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:321:46  */
  assign n13568_o = n13507_o[31:0];
  assign n13569_o = {n13306_o, n13263_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:323:45  */
  assign n13570_o = n13569_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:5  */
  assign n13571_o = n13567_o ? n13568_o : n13570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:5  */
  assign n13572_o = n13537_o ? n13538_o : n13571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:42  */
  assign n13574_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:49  */
  assign n13575_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:54  */
  assign n13576_o = n13575_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:63  */
  assign n13577_o = n13576_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:77  */
  assign n13578_o = n13143_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13597_o = n13577_o == n13578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13598_o = 1'b1 & n13597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13601_o = n13598_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13602_o = n13574_o & n13601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:327:53  */
  assign n13603_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:44  */
  assign n13605_o = n13143_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:56  */
  assign n13606_o = n13143_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:64  */
  assign n13607_o = n13606_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:78  */
  assign n13608_o = n13143_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13627_o = n13607_o == n13608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13628_o = 1'b1 & n13627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13631_o = n13628_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13632_o = n13605_o & n13631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:329:46  */
  assign n13633_o = n13507_o[63:32];
  assign n13634_o = {n13306_o, n13263_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:331:45  */
  assign n13635_o = n13634_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:5  */
  assign n13636_o = n13632_o ? n13633_o : n13635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:5  */
  assign n13637_o = n13602_o ? n13603_o : n13636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:42  */
  assign n13639_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:49  */
  assign n13640_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:54  */
  assign n13641_o = n13640_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:63  */
  assign n13642_o = n13641_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:77  */
  assign n13643_o = n13143_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13662_o = n13642_o == n13643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13663_o = 1'b1 & n13662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13666_o = n13663_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13667_o = n13639_o & n13666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:335:53  */
  assign n13668_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:44  */
  assign n13670_o = n13143_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:56  */
  assign n13671_o = n13143_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:64  */
  assign n13672_o = n13671_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:78  */
  assign n13673_o = n13143_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13692_o = n13672_o == n13673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13693_o = 1'b1 & n13692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13696_o = n13693_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13697_o = n13670_o & n13696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:337:46  */
  assign n13698_o = n13507_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n13699_o = {n13392_o, n13349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:339:45  */
  assign n13700_o = n13699_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:5  */
  assign n13701_o = n13697_o ? n13698_o : n13700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:5  */
  assign n13702_o = n13667_o ? n13668_o : n13701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:42  */
  assign n13704_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:49  */
  assign n13705_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:54  */
  assign n13706_o = n13705_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:63  */
  assign n13707_o = n13706_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:77  */
  assign n13708_o = n13143_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13727_o = n13707_o == n13708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13728_o = 1'b1 & n13727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13731_o = n13728_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13732_o = n13704_o & n13731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:343:53  */
  assign n13733_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:44  */
  assign n13735_o = n13143_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:56  */
  assign n13736_o = n13143_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:64  */
  assign n13737_o = n13736_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:78  */
  assign n13738_o = n13143_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13757_o = n13737_o == n13738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13758_o = 1'b1 & n13757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13761_o = n13758_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13762_o = n13735_o & n13761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:345:46  */
  assign n13763_o = n13507_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n13764_o = {n13392_o, n13349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:347:45  */
  assign n13765_o = n13764_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:5  */
  assign n13766_o = n13762_o ? n13763_o : n13765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:5  */
  assign n13767_o = n13732_o ? n13733_o : n13766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:42  */
  assign n13769_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:49  */
  assign n13770_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:54  */
  assign n13771_o = n13770_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:63  */
  assign n13772_o = n13771_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:77  */
  assign n13773_o = n13143_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:86  */
  assign n13774_o = n13773_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13793_o = n13772_o == n13774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13794_o = 1'b1 & n13793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13797_o = n13794_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13798_o = n13769_o & n13797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:351:53  */
  assign n13799_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:44  */
  assign n13801_o = n13143_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:56  */
  assign n13802_o = n13143_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:64  */
  assign n13803_o = n13802_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:78  */
  assign n13804_o = n13143_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:87  */
  assign n13805_o = n13804_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13824_o = n13803_o == n13805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13825_o = 1'b1 & n13824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13828_o = n13825_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13829_o = n13801_o & n13828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:353:46  */
  assign n13830_o = n13507_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n13831_o = {n13482_o, n13437_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:355:45  */
  assign n13832_o = n13831_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:5  */
  assign n13833_o = n13829_o ? n13830_o : n13832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:5  */
  assign n13834_o = n13798_o ? n13799_o : n13833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:42  */
  assign n13836_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:49  */
  assign n13837_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:54  */
  assign n13838_o = n13837_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:63  */
  assign n13839_o = n13838_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:77  */
  assign n13840_o = n13143_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:86  */
  assign n13841_o = n13840_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13860_o = n13839_o == n13841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13861_o = 1'b1 & n13860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13864_o = n13861_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13865_o = n13836_o & n13864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:359:53  */
  assign n13866_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:44  */
  assign n13868_o = n13143_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:56  */
  assign n13869_o = n13143_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:64  */
  assign n13870_o = n13869_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:78  */
  assign n13871_o = n13143_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:87  */
  assign n13872_o = n13871_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n13891_o = n13870_o == n13872_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n13892_o = 1'b1 & n13891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n13895_o = n13892_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n13896_o = n13868_o & n13895_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:361:46  */
  assign n13897_o = n13507_o[63:32];
  assign n13898_o = {n13482_o, n13437_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:363:45  */
  assign n13899_o = n13898_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:5  */
  assign n13900_o = n13896_o ? n13897_o : n13899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:5  */
  assign n13901_o = n13865_o ? n13866_o : n13900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n13902_o = {n13901_o, n13834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:371:57  */
  assign n13905_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:371:65  */
  assign n13906_o = n13905_o[8:7];
  assign n13912_o = {n13637_o, n13572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n13915_o = n13906_o == 2'b01;
  assign n13916_o = {n13637_o, n13572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n13917_o = n13916_o[31:0];
  assign n13918_o = {n13637_o, n13572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n13919_o = n13918_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n13920_o = {n13917_o, n13919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n13922_o = n13906_o == 2'b10;
  assign n13923_o = {n13637_o, n13572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n13924_o = n13923_o[63:32];
  assign n13925_o = {n13637_o, n13572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n13926_o = n13925_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n13927_o = {n13924_o, n13926_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13928_o = n13922_o ? n13927_o : n13912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13929_o = n13915_o ? n13920_o : n13928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:372:57  */
  assign n13931_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:372:65  */
  assign n13932_o = n13931_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n13938_o = {n13767_o, n13702_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n13941_o = n13932_o == 2'b01;
  assign n13942_o = {n13767_o, n13702_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n13943_o = n13942_o[31:0];
  assign n13944_o = {n13767_o, n13702_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n13945_o = n13944_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n13946_o = {n13943_o, n13945_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n13948_o = n13932_o == 2'b10;
  assign n13949_o = {n13767_o, n13702_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n13950_o = n13949_o[63:32];
  assign n13951_o = {n13767_o, n13702_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n13952_o = n13951_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n13953_o = {n13950_o, n13952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13954_o = n13948_o ? n13953_o : n13938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13955_o = n13941_o ? n13946_o : n13954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:373:57  */
  assign n13957_o = n13143_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:373:65  */
  assign n13958_o = n13957_o[5:4];
  assign n13964_o = {n13901_o, n13834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n13967_o = n13958_o == 2'b01;
  assign n13968_o = {n13901_o, n13834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n13969_o = n13968_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n13970_o = {n13901_o, n13834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n13971_o = n13970_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n13972_o = {n13969_o, n13971_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n13974_o = n13958_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n13975_o = {n13901_o, n13834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n13976_o = n13975_o[63:32];
  assign n13977_o = {n13901_o, n13834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n13978_o = n13977_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n13979_o = {n13976_o, n13978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13980_o = n13974_o ? n13979_o : n13964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13981_o = n13967_o ? n13972_o : n13980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:15  */
  assign n13982_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:23  */
  assign n13983_o = n13982_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:34  */
  assign n13985_o = n13983_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:382:52  */
  assign n13986_o = n13143_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:382:52  */
  assign n13987_o = n13143_o[231:200];
  assign n13988_o = {n13986_o, n13987_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:5  */
  assign n13989_o = n13985_o ? n13988_o : n13929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:17  */
  assign n13990_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:25  */
  assign n13991_o = n13990_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:35  */
  assign n13993_o = n13991_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:19  */
  assign n13994_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:27  */
  assign n13995_o = n13994_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:32  */
  assign n13997_o = n13995_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n14001_o = n13946_o[15:8];
  assign n14002_o = n13953_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n14003_o = n13938_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14004_o = n13948_o ? n14002_o : n14003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14005_o = n13941_o ? n14001_o : n14004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n14006_o = n13997_o ? 8'b00000000 : n14005_o;
  assign n14007_o = n14000_o[7:0];
  assign n14008_o = n13946_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n14009_o = n13953_o[23:16];
  assign n14010_o = n13938_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14011_o = n13948_o ? n14009_o : n14010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14012_o = n13941_o ? n14008_o : n14011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n14013_o = n13997_o ? n14012_o : n14007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n14014_o = n14000_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n14015_o = n13997_o ? 8'b00000000 : n14014_o;
  assign n14016_o = {n14015_o, n14013_o, n14006_o};
  assign n14017_o = n13946_o[31:8];
  assign n14018_o = n13953_o[31:8];
  assign n14019_o = n13938_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14020_o = n13948_o ? n14018_o : n14019_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14021_o = n13941_o ? n14017_o : n14020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:7  */
  assign n14022_o = n13993_o ? n14016_o : n14021_o;
  assign n14028_o = n13946_o[7:0];
  assign n14029_o = n13953_o[7:0];
  assign n14030_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14031_o = n13948_o ? n14029_o : n14030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14032_o = n13941_o ? n14028_o : n14031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:17  */
  assign n14033_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:25  */
  assign n14034_o = n14033_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:35  */
  assign n14036_o = n14034_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:19  */
  assign n14037_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:27  */
  assign n14038_o = n14037_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:32  */
  assign n14040_o = n14038_o == 2'b01;
  assign n14044_o = n13946_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n14045_o = n13953_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n14046_o = n13938_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14047_o = n13948_o ? n14045_o : n14046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14048_o = n13941_o ? n14044_o : n14047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n14049_o = n14040_o ? 8'b00000000 : n14048_o;
  assign n14050_o = n14043_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n14051_o = n13946_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n14052_o = n13953_o[55:48];
  assign n14053_o = n13938_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14054_o = n13948_o ? n14052_o : n14053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14055_o = n13941_o ? n14051_o : n14054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n14056_o = n14040_o ? n14055_o : n14050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n14057_o = n14043_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n14058_o = n14040_o ? 8'b00000000 : n14057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n14059_o = {n14058_o, n14056_o, n14049_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n14060_o = n13946_o[63:40];
  assign n14061_o = n13953_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n14062_o = n13938_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14063_o = n13948_o ? n14061_o : n14062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14064_o = n13941_o ? n14060_o : n14063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:7  */
  assign n14065_o = n14036_o ? n14059_o : n14064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n14066_o = n13946_o[39:32];
  assign n14067_o = n13953_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n14068_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14069_o = n13948_o ? n14067_o : n14068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14070_o = n13941_o ? n14066_o : n14069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:15  */
  assign n14071_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:23  */
  assign n14072_o = n14071_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:34  */
  assign n14074_o = n14072_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:19  */
  assign n14075_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:27  */
  assign n14076_o = n14075_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:32  */
  assign n14078_o = n14076_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:404:52  */
  assign n14079_o = n13929_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:405:52  */
  assign n14080_o = n13929_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:406:52  */
  assign n14081_o = n13929_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:407:52  */
  assign n14082_o = n13929_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:409:52  */
  assign n14083_o = n13929_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:410:52  */
  assign n14084_o = n13929_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n14085_o = {n14084_o, n14083_o};
  assign n14086_o = {n14082_o, n14081_o, n14080_o, n14079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:9  */
  assign n14087_o = n14078_o ? n14086_o : n14085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n14088_o = n13920_o[63:32];
  assign n14089_o = n13927_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n14090_o = n13912_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14091_o = n13922_o ? n14089_o : n14090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14092_o = n13915_o ? n14088_o : n14091_o;
  assign n14093_o = {n14092_o, n14087_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:413:45  */
  assign n14094_o = n14093_o[31:0];
  assign n14095_o = {n14094_o, n14087_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14096_o = n14074_o ? n14095_o : n13929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:15  */
  assign n14097_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:23  */
  assign n14098_o = n14097_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:34  */
  assign n14100_o = n14098_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:49  */
  assign n14101_o = n13955_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:36  */
  assign n14102_o = ~n14101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:245:48  */
  assign n14103_o = n13946_o[63:32];
  assign n14104_o = n13953_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n14105_o = n13938_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14106_o = n13948_o ? n14104_o : n14105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14107_o = n13941_o ? n14103_o : n14106_o;
  assign n14108_o = {n14107_o, n14102_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:49  */
  assign n14109_o = n14108_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:36  */
  assign n14110_o = ~n14109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:18  */
  assign n14111_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:26  */
  assign n14112_o = n14111_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:37  */
  assign n14114_o = n14112_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:427:43  */
  assign n14115_o = n13143_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:427:43  */
  assign n14116_o = n13143_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:18  */
  assign n14117_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:26  */
  assign n14118_o = n14117_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:37  */
  assign n14120_o = n14118_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:47  */
  assign n14121_o = n13143_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:36  */
  assign n14122_o = ~n14121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:47  */
  assign n14123_o = n13143_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:36  */
  assign n14124_o = ~n14123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:18  */
  assign n14125_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:26  */
  assign n14126_o = n14125_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:37  */
  assign n14128_o = n14126_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:19  */
  assign n14129_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:27  */
  assign n14130_o = n14129_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:32  */
  assign n14132_o = n14130_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:436:52  */
  assign n14133_o = n13929_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:437:52  */
  assign n14134_o = n13929_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:438:52  */
  assign n14135_o = n13929_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:439:52  */
  assign n14136_o = n13929_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:441:52  */
  assign n14137_o = n13929_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:442:52  */
  assign n14138_o = n13929_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n14139_o = {n14138_o, n14137_o};
  assign n14140_o = {n14136_o, n14135_o, n14134_o, n14133_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:9  */
  assign n14141_o = n14132_o ? n14140_o : n14139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n14142_o = n13946_o[63:32];
  assign n14143_o = n13953_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n14144_o = n13938_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14145_o = n13948_o ? n14143_o : n14144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14146_o = n13941_o ? n14142_o : n14145_o;
  assign n14147_o = {n14146_o, n14141_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:445:45  */
  assign n14148_o = n14147_o[31:0];
  assign n14149_o = {n14148_o, n14141_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14150_o = n14128_o ? n14149_o : n13955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:579:12  */
  assign n14151_o = {n14124_o, n14122_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14152_o = n14120_o ? n14151_o : n14150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:579:12  */
  assign n14153_o = {n14116_o, n14115_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14154_o = n14114_o ? n14153_o : n14152_o;
  assign n14155_o = {n14110_o, n14102_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14156_o = n14100_o ? n14155_o : n14154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:17  */
  assign n14157_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:25  */
  assign n14158_o = n14157_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:35  */
  assign n14160_o = n14158_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:19  */
  assign n14161_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:27  */
  assign n14162_o = n14161_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:32  */
  assign n14164_o = n14162_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:21  */
  assign n14165_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:29  */
  assign n14166_o = n14165_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:32  */
  assign n14168_o = n14166_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14171_o = n14096_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14172_o = n14096_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14173_o = n14096_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14174_o = n14096_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14175_o = n14096_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14176_o = n14096_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14177_o = n14096_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n14178_o = n14096_o[7];
  assign n14179_o = {n14171_o, n14172_o, n14173_o, n14174_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:165:14  */
  assign n14180_o = {n14175_o, n14176_o, n14177_o, n14178_o};
  assign n14181_o = {n14179_o, n14180_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:164:14  */
  assign n14182_o = n14095_o[7:0];
  assign n14183_o = n13920_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:163:14  */
  assign n14184_o = n13927_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  assign n14185_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14186_o = n13922_o ? n14184_o : n14185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14187_o = n13915_o ? n14183_o : n14186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14188_o = n14074_o ? n14182_o : n14187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  assign n14189_o = n14095_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:160:14  */
  assign n14190_o = n13920_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n14191_o = n13927_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:159:14  */
  assign n14192_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14193_o = n13922_o ? n14191_o : n14192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14194_o = n13915_o ? n14190_o : n14193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14195_o = n14074_o ? n14189_o : n14194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:157:14  */
  assign n14196_o = {n14195_o, n14181_o, n14188_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14197_o = n14196_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:156:14  */
  assign n14198_o = n14095_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:150:5  */
  assign n14199_o = n13920_o[7:0];
  assign n14200_o = n13927_o[7:0];
  assign n14201_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14202_o = n13922_o ? n14200_o : n14201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14203_o = n13915_o ? n14199_o : n14202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14204_o = n14074_o ? n14198_o : n14203_o;
  assign n14205_o = n14095_o[63:16];
  assign n14206_o = n13920_o[63:16];
  assign n14207_o = n13927_o[63:16];
  assign n14208_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14209_o = n13922_o ? n14207_o : n14208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14210_o = n13915_o ? n14206_o : n14209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14211_o = n14074_o ? n14205_o : n14210_o;
  assign n14212_o = {n14211_o, n14181_o, n14204_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14213_o = n14212_o[23];
  assign n14214_o = n14095_o[7:0];
  assign n14215_o = n13920_o[7:0];
  assign n14216_o = n13927_o[7:0];
  assign n14217_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14218_o = n13922_o ? n14216_o : n14217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14219_o = n13915_o ? n14215_o : n14218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14220_o = n14074_o ? n14214_o : n14219_o;
  assign n14221_o = n14095_o[63:16];
  assign n14222_o = n13920_o[63:16];
  assign n14223_o = n13927_o[63:16];
  assign n14224_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14225_o = n13922_o ? n14223_o : n14224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14226_o = n13915_o ? n14222_o : n14225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14227_o = n14074_o ? n14221_o : n14226_o;
  assign n14228_o = {n14227_o, n14181_o, n14220_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14229_o = n14228_o[23];
  assign n14230_o = n14095_o[7:0];
  assign n14231_o = n13920_o[7:0];
  assign n14232_o = n13927_o[7:0];
  assign n14233_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14234_o = n13922_o ? n14232_o : n14233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14235_o = n13915_o ? n14231_o : n14234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14236_o = n14074_o ? n14230_o : n14235_o;
  assign n14237_o = n14095_o[63:16];
  assign n14238_o = n13920_o[63:16];
  assign n14239_o = n13927_o[63:16];
  assign n14240_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14241_o = n13922_o ? n14239_o : n14240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14242_o = n13915_o ? n14238_o : n14241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14243_o = n14074_o ? n14237_o : n14242_o;
  assign n14244_o = {n14243_o, n14181_o, n14236_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14245_o = n14244_o[23];
  assign n14246_o = n14095_o[7:0];
  assign n14247_o = n13920_o[7:0];
  assign n14248_o = n13927_o[7:0];
  assign n14249_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14250_o = n13922_o ? n14248_o : n14249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14251_o = n13915_o ? n14247_o : n14250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14252_o = n14074_o ? n14246_o : n14251_o;
  assign n14253_o = n14095_o[63:16];
  assign n14254_o = n13920_o[63:16];
  assign n14255_o = n13927_o[63:16];
  assign n14256_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14257_o = n13922_o ? n14255_o : n14256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14258_o = n13915_o ? n14254_o : n14257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14259_o = n14074_o ? n14253_o : n14258_o;
  assign n14260_o = {n14259_o, n14181_o, n14252_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14261_o = n14260_o[23];
  assign n14262_o = n14095_o[7:0];
  assign n14263_o = n13920_o[7:0];
  assign n14264_o = n13927_o[7:0];
  assign n14265_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14266_o = n13922_o ? n14264_o : n14265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14267_o = n13915_o ? n14263_o : n14266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14268_o = n14074_o ? n14262_o : n14267_o;
  assign n14269_o = n14095_o[63:16];
  assign n14270_o = n13920_o[63:16];
  assign n14271_o = n13927_o[63:16];
  assign n14272_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14273_o = n13922_o ? n14271_o : n14272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14274_o = n13915_o ? n14270_o : n14273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14275_o = n14074_o ? n14269_o : n14274_o;
  assign n14276_o = {n14275_o, n14181_o, n14268_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14277_o = n14276_o[23];
  assign n14278_o = n14095_o[7:0];
  assign n14279_o = n13920_o[7:0];
  assign n14280_o = n13927_o[7:0];
  assign n14281_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14282_o = n13922_o ? n14280_o : n14281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14283_o = n13915_o ? n14279_o : n14282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14284_o = n14074_o ? n14278_o : n14283_o;
  assign n14285_o = n14095_o[63:16];
  assign n14286_o = n13920_o[63:16];
  assign n14287_o = n13927_o[63:16];
  assign n14288_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14289_o = n13922_o ? n14287_o : n14288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14290_o = n13915_o ? n14286_o : n14289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14291_o = n14074_o ? n14285_o : n14290_o;
  assign n14292_o = {n14291_o, n14181_o, n14284_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14293_o = n14292_o[23];
  assign n14294_o = n14095_o[7:0];
  assign n14295_o = n13920_o[7:0];
  assign n14296_o = n13927_o[7:0];
  assign n14297_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14298_o = n13922_o ? n14296_o : n14297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14299_o = n13915_o ? n14295_o : n14298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14300_o = n14074_o ? n14294_o : n14299_o;
  assign n14301_o = n14095_o[63:16];
  assign n14302_o = n13920_o[63:16];
  assign n14303_o = n13927_o[63:16];
  assign n14304_o = n13912_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14305_o = n13922_o ? n14303_o : n14304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14306_o = n13915_o ? n14302_o : n14305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14307_o = n14074_o ? n14301_o : n14306_o;
  assign n14308_o = {n14307_o, n14181_o, n14300_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n14309_o = n14308_o[23];
  assign n14310_o = {n14197_o, n14213_o, n14229_o, n14245_o};
  assign n14311_o = {n14261_o, n14277_o, n14293_o, n14309_o};
  assign n14312_o = {n14310_o, n14311_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n14313_o = n14168_o ? 8'b00000000 : n14181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n14314_o = n14168_o ? 8'b00000000 : n14312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:21  */
  assign n14315_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:29  */
  assign n14316_o = n14315_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:32  */
  assign n14318_o = n14316_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14320_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14321_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14322_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14323_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14324_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14325_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14326_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14327_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14328_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14329_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14330_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14331_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14332_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14333_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14334_o = n14096_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n14335_o = n14096_o[15];
  assign n14336_o = {n14320_o, n14321_o, n14322_o, n14323_o};
  assign n14337_o = {n14324_o, n14325_o, n14326_o, n14327_o};
  assign n14338_o = {n14328_o, n14329_o, n14330_o, n14331_o};
  assign n14339_o = {n14332_o, n14333_o, n14334_o, n14335_o};
  assign n14340_o = {n14336_o, n14337_o, n14338_o, n14339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:11  */
  assign n14341_o = n14318_o ? 16'b0000000000000000 : n14340_o;
  assign n14342_o = n14095_o[15:8];
  assign n14343_o = n13920_o[15:8];
  assign n14344_o = n13927_o[15:8];
  assign n14345_o = n13912_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14346_o = n13922_o ? n14344_o : n14345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14347_o = n13915_o ? n14343_o : n14346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14348_o = n14074_o ? n14342_o : n14347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n14349_o = n14164_o ? n14313_o : n14348_o;
  assign n14350_o = n14341_o[7:0];
  assign n14351_o = n14095_o[23:16];
  assign n14352_o = n13920_o[23:16];
  assign n14353_o = n13927_o[23:16];
  assign n14354_o = n13912_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14355_o = n13922_o ? n14353_o : n14354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14356_o = n13915_o ? n14352_o : n14355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14357_o = n14074_o ? n14351_o : n14356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n14358_o = n14164_o ? n14357_o : n14350_o;
  assign n14359_o = n14341_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n14360_o = n14164_o ? n14314_o : n14359_o;
  assign n14361_o = {n14360_o, n14358_o, n14349_o};
  assign n14362_o = n14095_o[31:8];
  assign n14363_o = n13920_o[31:8];
  assign n14364_o = n13927_o[31:8];
  assign n14365_o = n13912_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14366_o = n13922_o ? n14364_o : n14365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14367_o = n13915_o ? n14363_o : n14366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14368_o = n14074_o ? n14362_o : n14367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:7  */
  assign n14369_o = n14160_o ? n14361_o : n14368_o;
  assign n14370_o = n14095_o[63:32];
  assign n14371_o = n13920_o[63:32];
  assign n14372_o = n13927_o[63:32];
  assign n14373_o = n13912_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14374_o = n13922_o ? n14372_o : n14373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14375_o = n13915_o ? n14371_o : n14374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14376_o = n14074_o ? n14370_o : n14375_o;
  assign n14377_o = n14095_o[7:0];
  assign n14378_o = n13920_o[7:0];
  assign n14379_o = n13927_o[7:0];
  assign n14380_o = n13912_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14381_o = n13922_o ? n14379_o : n14380_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14382_o = n13915_o ? n14378_o : n14381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n14383_o = n14074_o ? n14377_o : n14382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:19  */
  assign n14384_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:27  */
  assign n14385_o = n14384_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:39  */
  assign n14386_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:47  */
  assign n14387_o = n14386_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:52  */
  assign n14389_o = n14387_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:41  */
  assign n14390_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:49  */
  assign n14391_o = n14390_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:52  */
  assign n14393_o = n14391_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14396_o = n14156_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14397_o = n14156_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14398_o = n14156_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14399_o = n14156_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14400_o = n14156_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14401_o = n14156_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14402_o = n14156_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n14403_o = n14156_o[7];
  assign n14404_o = {n14396_o, n14397_o, n14398_o, n14399_o};
  assign n14405_o = {n14400_o, n14401_o, n14402_o, n14403_o};
  assign n14406_o = {n14404_o, n14405_o};
  assign n14407_o = n14155_o[7:0];
  assign n14408_o = n14153_o[7:0];
  assign n14409_o = n14151_o[7:0];
  assign n14410_o = n14149_o[7:0];
  assign n14411_o = n13946_o[7:0];
  assign n14412_o = n13953_o[7:0];
  assign n14413_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14414_o = n13948_o ? n14412_o : n14413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14415_o = n13941_o ? n14411_o : n14414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14416_o = n14128_o ? n14410_o : n14415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14417_o = n14120_o ? n14409_o : n14416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14418_o = n14114_o ? n14408_o : n14417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14419_o = n14100_o ? n14407_o : n14418_o;
  assign n14420_o = n14155_o[63:16];
  assign n14421_o = n14153_o[63:16];
  assign n14422_o = n14151_o[63:16];
  assign n14423_o = n14149_o[63:16];
  assign n14424_o = n13946_o[63:16];
  assign n14425_o = n13953_o[63:16];
  assign n14426_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14427_o = n13948_o ? n14425_o : n14426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14428_o = n13941_o ? n14424_o : n14427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14429_o = n14128_o ? n14423_o : n14428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14430_o = n14120_o ? n14422_o : n14429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14431_o = n14114_o ? n14421_o : n14430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14432_o = n14100_o ? n14420_o : n14431_o;
  assign n14433_o = {n14432_o, n14406_o, n14419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14434_o = n14433_o[23];
  assign n14435_o = n14155_o[7:0];
  assign n14436_o = n14153_o[7:0];
  assign n14437_o = n14151_o[7:0];
  assign n14438_o = n14149_o[7:0];
  assign n14439_o = n13946_o[7:0];
  assign n14440_o = n13953_o[7:0];
  assign n14441_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14442_o = n13948_o ? n14440_o : n14441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14443_o = n13941_o ? n14439_o : n14442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14444_o = n14128_o ? n14438_o : n14443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14445_o = n14120_o ? n14437_o : n14444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14446_o = n14114_o ? n14436_o : n14445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14447_o = n14100_o ? n14435_o : n14446_o;
  assign n14448_o = n14155_o[63:16];
  assign n14449_o = n14153_o[63:16];
  assign n14450_o = n14151_o[63:16];
  assign n14451_o = n14149_o[63:16];
  assign n14452_o = n13946_o[63:16];
  assign n14453_o = n13953_o[63:16];
  assign n14454_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14455_o = n13948_o ? n14453_o : n14454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14456_o = n13941_o ? n14452_o : n14455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14457_o = n14128_o ? n14451_o : n14456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14458_o = n14120_o ? n14450_o : n14457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14459_o = n14114_o ? n14449_o : n14458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14460_o = n14100_o ? n14448_o : n14459_o;
  assign n14461_o = {n14460_o, n14406_o, n14447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14462_o = n14461_o[23];
  assign n14463_o = n14155_o[7:0];
  assign n14464_o = n14153_o[7:0];
  assign n14465_o = n14151_o[7:0];
  assign n14466_o = n14149_o[7:0];
  assign n14467_o = n13946_o[7:0];
  assign n14468_o = n13953_o[7:0];
  assign n14469_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14470_o = n13948_o ? n14468_o : n14469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14471_o = n13941_o ? n14467_o : n14470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14472_o = n14128_o ? n14466_o : n14471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14473_o = n14120_o ? n14465_o : n14472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14474_o = n14114_o ? n14464_o : n14473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14475_o = n14100_o ? n14463_o : n14474_o;
  assign n14476_o = n14155_o[63:16];
  assign n14477_o = n14153_o[63:16];
  assign n14478_o = n14151_o[63:16];
  assign n14479_o = n14149_o[63:16];
  assign n14480_o = n13946_o[63:16];
  assign n14481_o = n13953_o[63:16];
  assign n14482_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14483_o = n13948_o ? n14481_o : n14482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14484_o = n13941_o ? n14480_o : n14483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14485_o = n14128_o ? n14479_o : n14484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14486_o = n14120_o ? n14478_o : n14485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14487_o = n14114_o ? n14477_o : n14486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14488_o = n14100_o ? n14476_o : n14487_o;
  assign n14489_o = {n14488_o, n14406_o, n14475_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14490_o = n14489_o[23];
  assign n14491_o = n14155_o[7:0];
  assign n14492_o = n14153_o[7:0];
  assign n14493_o = n14151_o[7:0];
  assign n14494_o = n14149_o[7:0];
  assign n14495_o = n13946_o[7:0];
  assign n14496_o = n13953_o[7:0];
  assign n14497_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14498_o = n13948_o ? n14496_o : n14497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14499_o = n13941_o ? n14495_o : n14498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14500_o = n14128_o ? n14494_o : n14499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14501_o = n14120_o ? n14493_o : n14500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14502_o = n14114_o ? n14492_o : n14501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14503_o = n14100_o ? n14491_o : n14502_o;
  assign n14504_o = n14155_o[63:16];
  assign n14505_o = n14153_o[63:16];
  assign n14506_o = n14151_o[63:16];
  assign n14507_o = n14149_o[63:16];
  assign n14508_o = n13946_o[63:16];
  assign n14509_o = n13953_o[63:16];
  assign n14510_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14511_o = n13948_o ? n14509_o : n14510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14512_o = n13941_o ? n14508_o : n14511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14513_o = n14128_o ? n14507_o : n14512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14514_o = n14120_o ? n14506_o : n14513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14515_o = n14114_o ? n14505_o : n14514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14516_o = n14100_o ? n14504_o : n14515_o;
  assign n14517_o = {n14516_o, n14406_o, n14503_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14518_o = n14517_o[23];
  assign n14519_o = n14155_o[7:0];
  assign n14520_o = n14153_o[7:0];
  assign n14521_o = n14151_o[7:0];
  assign n14522_o = n14149_o[7:0];
  assign n14523_o = n13946_o[7:0];
  assign n14524_o = n13953_o[7:0];
  assign n14525_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14526_o = n13948_o ? n14524_o : n14525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14527_o = n13941_o ? n14523_o : n14526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14528_o = n14128_o ? n14522_o : n14527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14529_o = n14120_o ? n14521_o : n14528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14530_o = n14114_o ? n14520_o : n14529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14531_o = n14100_o ? n14519_o : n14530_o;
  assign n14532_o = n14155_o[63:16];
  assign n14533_o = n14153_o[63:16];
  assign n14534_o = n14151_o[63:16];
  assign n14535_o = n14149_o[63:16];
  assign n14536_o = n13946_o[63:16];
  assign n14537_o = n13953_o[63:16];
  assign n14538_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14539_o = n13948_o ? n14537_o : n14538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14540_o = n13941_o ? n14536_o : n14539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14541_o = n14128_o ? n14535_o : n14540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14542_o = n14120_o ? n14534_o : n14541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14543_o = n14114_o ? n14533_o : n14542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14544_o = n14100_o ? n14532_o : n14543_o;
  assign n14545_o = {n14544_o, n14406_o, n14531_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14546_o = n14545_o[23];
  assign n14547_o = n14155_o[7:0];
  assign n14548_o = n14153_o[7:0];
  assign n14549_o = n14151_o[7:0];
  assign n14550_o = n14149_o[7:0];
  assign n14551_o = n13946_o[7:0];
  assign n14552_o = n13953_o[7:0];
  assign n14553_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14554_o = n13948_o ? n14552_o : n14553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14555_o = n13941_o ? n14551_o : n14554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14556_o = n14128_o ? n14550_o : n14555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14557_o = n14120_o ? n14549_o : n14556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14558_o = n14114_o ? n14548_o : n14557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14559_o = n14100_o ? n14547_o : n14558_o;
  assign n14560_o = n14155_o[63:16];
  assign n14561_o = n14153_o[63:16];
  assign n14562_o = n14151_o[63:16];
  assign n14563_o = n14149_o[63:16];
  assign n14564_o = n13946_o[63:16];
  assign n14565_o = n13953_o[63:16];
  assign n14566_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14567_o = n13948_o ? n14565_o : n14566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14568_o = n13941_o ? n14564_o : n14567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14569_o = n14128_o ? n14563_o : n14568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14570_o = n14120_o ? n14562_o : n14569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14571_o = n14114_o ? n14561_o : n14570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14572_o = n14100_o ? n14560_o : n14571_o;
  assign n14573_o = {n14572_o, n14406_o, n14559_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14574_o = n14573_o[23];
  assign n14575_o = n14155_o[7:0];
  assign n14576_o = n14153_o[7:0];
  assign n14577_o = n14151_o[7:0];
  assign n14578_o = n14149_o[7:0];
  assign n14579_o = n13946_o[7:0];
  assign n14580_o = n13953_o[7:0];
  assign n14581_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14582_o = n13948_o ? n14580_o : n14581_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14583_o = n13941_o ? n14579_o : n14582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14584_o = n14128_o ? n14578_o : n14583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14585_o = n14120_o ? n14577_o : n14584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14586_o = n14114_o ? n14576_o : n14585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14587_o = n14100_o ? n14575_o : n14586_o;
  assign n14588_o = n14155_o[63:16];
  assign n14589_o = n14153_o[63:16];
  assign n14590_o = n14151_o[63:16];
  assign n14591_o = n14149_o[63:16];
  assign n14592_o = n13946_o[63:16];
  assign n14593_o = n13953_o[63:16];
  assign n14594_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14595_o = n13948_o ? n14593_o : n14594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14596_o = n13941_o ? n14592_o : n14595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14597_o = n14128_o ? n14591_o : n14596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14598_o = n14120_o ? n14590_o : n14597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14599_o = n14114_o ? n14589_o : n14598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14600_o = n14100_o ? n14588_o : n14599_o;
  assign n14601_o = {n14600_o, n14406_o, n14587_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14602_o = n14601_o[23];
  assign n14603_o = n14155_o[7:0];
  assign n14604_o = n14153_o[7:0];
  assign n14605_o = n14151_o[7:0];
  assign n14606_o = n14149_o[7:0];
  assign n14607_o = n13946_o[7:0];
  assign n14608_o = n13953_o[7:0];
  assign n14609_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14610_o = n13948_o ? n14608_o : n14609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14611_o = n13941_o ? n14607_o : n14610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14612_o = n14128_o ? n14606_o : n14611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14613_o = n14120_o ? n14605_o : n14612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14614_o = n14114_o ? n14604_o : n14613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14615_o = n14100_o ? n14603_o : n14614_o;
  assign n14616_o = n14155_o[63:16];
  assign n14617_o = n14153_o[63:16];
  assign n14618_o = n14151_o[63:16];
  assign n14619_o = n14149_o[63:16];
  assign n14620_o = n13946_o[63:16];
  assign n14621_o = n13953_o[63:16];
  assign n14622_o = n13938_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14623_o = n13948_o ? n14621_o : n14622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14624_o = n13941_o ? n14620_o : n14623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14625_o = n14128_o ? n14619_o : n14624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14626_o = n14120_o ? n14618_o : n14625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14627_o = n14114_o ? n14617_o : n14626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14628_o = n14100_o ? n14616_o : n14627_o;
  assign n14629_o = {n14628_o, n14406_o, n14615_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n14630_o = n14629_o[23];
  assign n14631_o = {n14434_o, n14462_o, n14490_o, n14518_o};
  assign n14632_o = {n14546_o, n14574_o, n14602_o, n14630_o};
  assign n14633_o = {n14631_o, n14632_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n14634_o = n14393_o ? 8'b00000000 : n14406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n14635_o = n14393_o ? 8'b00000000 : n14633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:41  */
  assign n14636_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:49  */
  assign n14637_o = n14636_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:52  */
  assign n14639_o = n14637_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14641_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14642_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14643_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14644_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14645_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14646_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14647_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14648_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14649_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14650_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14651_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14652_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14653_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14654_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14655_o = n14156_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n14656_o = n14156_o[15];
  assign n14657_o = {n14641_o, n14642_o, n14643_o, n14644_o};
  assign n14658_o = {n14645_o, n14646_o, n14647_o, n14648_o};
  assign n14659_o = {n14649_o, n14650_o, n14651_o, n14652_o};
  assign n14660_o = {n14653_o, n14654_o, n14655_o, n14656_o};
  assign n14661_o = {n14657_o, n14658_o, n14659_o, n14660_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:31  */
  assign n14662_o = n14639_o ? 16'b0000000000000000 : n14661_o;
  assign n14663_o = n14155_o[15:8];
  assign n14664_o = n14153_o[15:8];
  assign n14665_o = n14151_o[15:8];
  assign n14666_o = n14149_o[15:8];
  assign n14667_o = n13946_o[15:8];
  assign n14668_o = n13953_o[15:8];
  assign n14669_o = n13938_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14670_o = n13948_o ? n14668_o : n14669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14671_o = n13941_o ? n14667_o : n14670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14672_o = n14128_o ? n14666_o : n14671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14673_o = n14120_o ? n14665_o : n14672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14674_o = n14114_o ? n14664_o : n14673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14675_o = n14100_o ? n14663_o : n14674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n14676_o = n14389_o ? n14634_o : n14675_o;
  assign n14677_o = n14662_o[7:0];
  assign n14678_o = n14155_o[23:16];
  assign n14679_o = n14153_o[23:16];
  assign n14680_o = n14151_o[23:16];
  assign n14681_o = n14149_o[23:16];
  assign n14682_o = n13946_o[23:16];
  assign n14683_o = n13953_o[23:16];
  assign n14684_o = n13938_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14685_o = n13948_o ? n14683_o : n14684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14686_o = n13941_o ? n14682_o : n14685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14687_o = n14128_o ? n14681_o : n14686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14688_o = n14120_o ? n14680_o : n14687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14689_o = n14114_o ? n14679_o : n14688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14690_o = n14100_o ? n14678_o : n14689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n14691_o = n14389_o ? n14690_o : n14677_o;
  assign n14692_o = n14662_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n14693_o = n14389_o ? n14635_o : n14692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:9  */
  assign n14695_o = n14385_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n14697_o = n14385_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n14698_o = n14695_o | n14697_o;
  assign n14699_o = n14155_o[15:8];
  assign n14700_o = n14153_o[15:8];
  assign n14701_o = n14151_o[15:8];
  assign n14702_o = n14149_o[15:8];
  assign n14703_o = n13946_o[15:8];
  assign n14704_o = n13953_o[15:8];
  assign n14705_o = n13938_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14706_o = n13948_o ? n14704_o : n14705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14707_o = n13941_o ? n14703_o : n14706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14708_o = n14128_o ? n14702_o : n14707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14709_o = n14120_o ? n14701_o : n14708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14710_o = n14114_o ? n14700_o : n14709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14711_o = n14100_o ? n14699_o : n14710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n14698_o)
      1'b1: n14712_o <= n14676_o;
    endcase
  assign n14713_o = n14155_o[23:16];
  assign n14714_o = n14153_o[23:16];
  assign n14715_o = n14151_o[23:16];
  assign n14716_o = n14149_o[23:16];
  assign n14717_o = n13946_o[23:16];
  assign n14718_o = n13953_o[23:16];
  assign n14719_o = n13938_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14720_o = n13948_o ? n14718_o : n14719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14721_o = n13941_o ? n14717_o : n14720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14722_o = n14128_o ? n14716_o : n14721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14723_o = n14120_o ? n14715_o : n14722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14724_o = n14114_o ? n14714_o : n14723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14725_o = n14100_o ? n14713_o : n14724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n14698_o)
      1'b1: n14726_o <= n14691_o;
    endcase
  assign n14727_o = n14155_o[31:24];
  assign n14728_o = n14153_o[31:24];
  assign n14729_o = n14151_o[31:24];
  assign n14730_o = n14149_o[31:24];
  assign n14731_o = n13946_o[31:24];
  assign n14732_o = n13953_o[31:24];
  assign n14733_o = n13938_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14734_o = n13948_o ? n14732_o : n14733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14735_o = n13941_o ? n14731_o : n14734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14736_o = n14128_o ? n14730_o : n14735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14737_o = n14120_o ? n14729_o : n14736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14738_o = n14114_o ? n14728_o : n14737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14739_o = n14100_o ? n14727_o : n14738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n14698_o)
      1'b1: n14740_o <= n14693_o;
    endcase
  assign n14754_o = n14155_o[7:0];
  assign n14755_o = n14153_o[7:0];
  assign n14756_o = n14151_o[7:0];
  assign n14757_o = n14149_o[7:0];
  assign n14758_o = n13946_o[7:0];
  assign n14759_o = n13953_o[7:0];
  assign n14760_o = n13938_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14761_o = n13948_o ? n14759_o : n14760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14762_o = n13941_o ? n14758_o : n14761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14763_o = n14128_o ? n14757_o : n14762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14764_o = n14120_o ? n14756_o : n14763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14765_o = n14114_o ? n14755_o : n14764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14766_o = n14100_o ? n14754_o : n14765_o;
  assign n14780_o = n14155_o[63:32];
  assign n14781_o = n14153_o[63:32];
  assign n14782_o = n14151_o[63:32];
  assign n14783_o = n14149_o[63:32];
  assign n14784_o = n13946_o[63:32];
  assign n14785_o = n13953_o[63:32];
  assign n14786_o = n13938_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n14787_o = n13948_o ? n14785_o : n14786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n14788_o = n13941_o ? n14784_o : n14787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n14789_o = n14128_o ? n14783_o : n14788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n14790_o = n14120_o ? n14782_o : n14789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n14791_o = n14114_o ? n14781_o : n14790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n14792_o = n14100_o ? n14780_o : n14791_o;
  assign n14794_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:492:53  */
  assign n14795_o = n14794_o[31:0];
  assign n14796_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:493:53  */
  assign n14797_o = n14796_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:51  */
  assign n14798_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:59  */
  assign n14799_o = n14798_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:51  */
  assign n14800_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:59  */
  assign n14801_o = n14800_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:51  */
  assign n14802_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:59  */
  assign n14803_o = n14802_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:51  */
  assign n14804_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:59  */
  assign n14805_o = n14804_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:262:7  */
  assign n14823_o = n14801_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:267:7  */
  assign n14829_o = n14801_o == 2'b01;
  assign n14834_o = {n14829_o, n14823_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n14834_o)
      2'b10: n14835_o <= 1'b0;
      2'b01: n14835_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n14834_o)
      2'b10: n14836_o <= 1'b1;
      2'b01: n14836_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n14834_o)
      2'b10: n14837_o <= 1'b0;
      2'b01: n14837_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n14834_o)
      2'b10: n14838_o <= 1'b1;
      2'b01: n14838_o <= 1'b0;
    endcase
  assign n14843_o = {n14838_o, n14837_o, n14836_o, n14835_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n14844_o = n14843_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n14846_o = n14799_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n14849_o = n14846_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n14851_o = n14844_o ? 1'b0 : n14849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n14854_o = n14795_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n14855_o = n14797_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n14869_o = n14854_o + n14855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n14870_o = {7'b0, n14851_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n14871_o = n14869_o + n14870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n14873_o = n14871_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n14874_o = n14854_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n14875_o = {n14873_o, n14874_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n14876_o = n14855_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n14877_o = {n14875_o, n14876_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n14881_o = n14877_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n14883_o = n14877_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n14884_o = n14881_o | n14883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n14886_o = n14877_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n14887_o = n14884_o | n14886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n14889_o = n14877_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n14890_o = n14887_o | n14889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n14890_o)
      1'b1: n14892_o <= 1'b1;
    endcase
  assign n14894_o = n14893_o[12:9];
  assign n14895_o = n14893_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n14897_o = n14799_o == 1'b0;
  assign n14898_o = {n14894_o, n14892_o, n14895_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n14899_o = n14898_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n14900_o = n14899_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n14902_o = n14799_o == 1'b1;
  assign n14903_o = {n14894_o, n14892_o, n14895_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n14904_o = n14903_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n14905_o = n14904_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n14906_o = ~n14905_o;
  assign n14907_o = n14893_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n14908_o = n14902_o ? n14906_o : n14907_o;
  assign n14909_o = n14893_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n14910_o = n14897_o ? n14900_o : n14909_o;
  assign n14911_o = n14893_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n14912_o = n14897_o ? n14911_o : n14908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n14915_o = n14877_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n14916_o = n14877_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n14917_o = ~n14916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n14918_o = n14915_o & n14917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n14919_o = n14877_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n14920_o = ~n14919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n14921_o = n14918_o & n14920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n14923_o = n14877_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n14924_o = ~n14923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n14925_o = n14877_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n14926_o = n14924_o & n14925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n14927_o = n14877_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n14928_o = n14926_o & n14927_o;
  assign n14929_o = {n14912_o, n14910_o, n14928_o, n14921_o, n14892_o, n14871_o};
  assign n14931_o = n14930_o[51:13];
  assign n14932_o = {n14838_o, n14837_o, n14836_o, n14835_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n14933_o = n14932_o[1];
  assign n14934_o = {n14931_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n14935_o = n14934_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n14936_o = n14935_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n14937_o = n14936_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n14939_o = n14799_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n14942_o = n14939_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n14943_o = n14933_o ? n14937_o : n14942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n14946_o = n14795_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n14947_o = n14797_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n14961_o = n14946_o + n14947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n14962_o = {7'b0, n14943_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n14963_o = n14961_o + n14962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n14965_o = n14963_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n14966_o = n14946_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n14967_o = {n14965_o, n14966_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n14968_o = n14947_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n14969_o = {n14967_o, n14968_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n14973_o = n14969_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n14975_o = n14969_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n14976_o = n14973_o | n14975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n14978_o = n14969_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n14979_o = n14976_o | n14978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n14981_o = n14969_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n14982_o = n14979_o | n14981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n14982_o)
      1'b1: n14984_o <= 1'b1;
    endcase
  assign n14986_o = n14985_o[12:9];
  assign n14987_o = n14985_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n14989_o = n14799_o == 1'b0;
  assign n14990_o = {n14986_o, n14984_o, n14987_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n14991_o = n14990_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n14992_o = n14991_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n14994_o = n14799_o == 1'b1;
  assign n14995_o = {n14986_o, n14984_o, n14987_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n14996_o = n14995_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n14997_o = n14996_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n14998_o = ~n14997_o;
  assign n14999_o = n14985_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n15000_o = n14994_o ? n14998_o : n14999_o;
  assign n15001_o = n14985_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n15002_o = n14989_o ? n14992_o : n15001_o;
  assign n15003_o = n14985_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n15004_o = n14989_o ? n15003_o : n15000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n15007_o = n14969_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n15008_o = n14969_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n15009_o = ~n15008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n15010_o = n15007_o & n15009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n15011_o = n14969_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n15012_o = ~n15011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n15013_o = n15010_o & n15012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n15015_o = n14969_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n15016_o = ~n15015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n15017_o = n14969_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n15018_o = n15016_o & n15017_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n15019_o = n14969_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n15020_o = n15018_o & n15019_o;
  assign n15021_o = {n15004_o, n15002_o, n15020_o, n15013_o, n14984_o, n14963_o};
  assign n15022_o = n14930_o[51:26];
  assign n15023_o = {n14838_o, n14837_o, n14836_o, n14835_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n15024_o = n15023_o[2];
  assign n15025_o = {n15022_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n15026_o = n15025_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n15027_o = n15026_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n15028_o = n15027_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n15030_o = n14799_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n15033_o = n15030_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n15034_o = n15024_o ? n15028_o : n15033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n15037_o = n14795_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n15038_o = n14797_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n15052_o = n15037_o + n15038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n15053_o = {7'b0, n15034_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n15054_o = n15052_o + n15053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n15056_o = n15054_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n15057_o = n15037_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n15058_o = {n15056_o, n15057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n15059_o = n15038_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n15060_o = {n15058_o, n15059_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n15064_o = n15060_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n15066_o = n15060_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n15067_o = n15064_o | n15066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n15069_o = n15060_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n15070_o = n15067_o | n15069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n15072_o = n15060_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n15073_o = n15070_o | n15072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n15073_o)
      1'b1: n15075_o <= 1'b1;
    endcase
  assign n15077_o = n15076_o[12:9];
  assign n15078_o = n15076_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n15080_o = n14799_o == 1'b0;
  assign n15081_o = {n15077_o, n15075_o, n15078_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n15082_o = n15081_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n15083_o = n15082_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n15085_o = n14799_o == 1'b1;
  assign n15086_o = {n15077_o, n15075_o, n15078_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n15087_o = n15086_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n15088_o = n15087_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n15089_o = ~n15088_o;
  assign n15090_o = n15076_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n15091_o = n15085_o ? n15089_o : n15090_o;
  assign n15092_o = n15076_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n15093_o = n15080_o ? n15083_o : n15092_o;
  assign n15094_o = n15076_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n15095_o = n15080_o ? n15094_o : n15091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n15098_o = n15060_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n15099_o = n15060_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n15100_o = ~n15099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n15101_o = n15098_o & n15100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n15102_o = n15060_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n15103_o = ~n15102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n15104_o = n15101_o & n15103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n15106_o = n15060_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n15107_o = ~n15106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n15108_o = n15060_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n15109_o = n15107_o & n15108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n15110_o = n15060_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n15111_o = n15109_o & n15110_o;
  assign n15112_o = {n15095_o, n15093_o, n15111_o, n15104_o, n15075_o, n15054_o};
  assign n15113_o = n14930_o[51:39];
  assign n15114_o = {n14838_o, n14837_o, n14836_o, n14835_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n15115_o = n15114_o[3];
  assign n15116_o = {n15113_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n15117_o = n15116_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n15118_o = n15117_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n15119_o = n15118_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n15121_o = n14799_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n15124_o = n15121_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n15125_o = n15115_o ? n15119_o : n15124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n15128_o = n14795_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n15129_o = n14797_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n15143_o = n15128_o + n15129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n15144_o = {7'b0, n15125_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n15145_o = n15143_o + n15144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n15147_o = n15145_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n15148_o = n15128_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n15149_o = {n15147_o, n15148_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n15150_o = n15129_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n15151_o = {n15149_o, n15150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n15155_o = n15151_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n15157_o = n15151_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n15158_o = n15155_o | n15157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n15160_o = n15151_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n15161_o = n15158_o | n15160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n15163_o = n15151_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n15164_o = n15161_o | n15163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n15164_o)
      1'b1: n15166_o <= 1'b1;
    endcase
  assign n15168_o = n15167_o[12:9];
  assign n15169_o = n15167_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n15171_o = n14799_o == 1'b0;
  assign n15172_o = {n15168_o, n15166_o, n15169_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n15173_o = n15172_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n15174_o = n15173_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n15176_o = n14799_o == 1'b1;
  assign n15177_o = {n15168_o, n15166_o, n15169_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n15178_o = n15177_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n15179_o = n15178_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n15180_o = ~n15179_o;
  assign n15181_o = n15167_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n15182_o = n15176_o ? n15180_o : n15181_o;
  assign n15183_o = n15167_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n15184_o = n15171_o ? n15174_o : n15183_o;
  assign n15185_o = n15167_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n15186_o = n15171_o ? n15185_o : n15182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n15189_o = n15151_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n15190_o = n15151_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n15191_o = ~n15190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n15192_o = n15189_o & n15191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n15193_o = n15151_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n15194_o = ~n15193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n15195_o = n15192_o & n15194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n15197_o = n15151_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n15198_o = ~n15197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n15199_o = n15151_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n15200_o = n15198_o & n15199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n15201_o = n15151_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n15202_o = n15200_o & n15201_o;
  assign n15203_o = {n15186_o, n15184_o, n15202_o, n15195_o, n15166_o, n15145_o};
  assign n15210_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:22  */
  assign n15211_o = n15210_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:26  */
  assign n15212_o = n15211_o[7:0];
  assign n15213_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:35  */
  assign n15214_o = n15213_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:39  */
  assign n15215_o = n15214_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:30  */
  assign n15216_o = {n15212_o, n15215_o};
  assign n15217_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:48  */
  assign n15218_o = n15217_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:52  */
  assign n15219_o = n15218_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:43  */
  assign n15220_o = {n15216_o, n15219_o};
  assign n15221_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:61  */
  assign n15222_o = n15221_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:65  */
  assign n15223_o = n15222_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:56  */
  assign n15224_o = {n15220_o, n15223_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:31  */
  assign n15228_o = n14803_o == 1'b0;
  assign n15235_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n15236_o = n15235_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n15237_o = n15236_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n15238_o = n15237_o[3];
  assign n15240_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n15241_o = n15240_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n15242_o = n15241_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n15243_o = n15242_o[4];
  assign n15245_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n15246_o = n15245_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n15247_o = n15246_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n15248_o = n15243_o ? 8'b00000000 : n15247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n15249_o = n15238_o ? 8'b11111111 : n15248_o;
  assign n15252_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n15253_o = n15252_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n15254_o = n15253_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n15255_o = n15254_o[3];
  assign n15257_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n15258_o = n15257_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n15259_o = n15258_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n15260_o = n15259_o[4];
  assign n15262_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n15263_o = n15262_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n15264_o = n15263_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n15265_o = n15260_o ? 8'b00000000 : n15264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n15266_o = n15255_o ? 8'b11111111 : n15265_o;
  assign n15268_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n15269_o = n15268_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n15270_o = n15269_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n15271_o = n15270_o[3];
  assign n15273_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n15274_o = n15273_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n15275_o = n15274_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n15276_o = n15275_o[4];
  assign n15278_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n15279_o = n15278_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n15280_o = n15279_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n15281_o = n15276_o ? 8'b00000000 : n15280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n15282_o = n15271_o ? 8'b11111111 : n15281_o;
  assign n15284_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n15285_o = n15284_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n15286_o = n15285_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n15287_o = n15286_o[3];
  assign n15289_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n15290_o = n15289_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n15291_o = n15290_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n15292_o = n15291_o[4];
  assign n15294_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n15295_o = n15294_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n15296_o = n15295_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n15297_o = n15292_o ? 8'b00000000 : n15296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n15298_o = n15287_o ? 8'b11111111 : n15297_o;
  assign n15299_o = {n15298_o, n15282_o, n15266_o, n15249_o};
  assign n15306_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n15307_o = n15306_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n15308_o = n15307_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n15309_o = n15308_o[1];
  assign n15311_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n15312_o = n15311_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n15313_o = n15312_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n15314_o = n15313_o[2];
  assign n15316_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n15317_o = n15316_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n15318_o = n15317_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n15319_o = n15314_o ? 8'b10000000 : n15318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n15320_o = n15309_o ? 8'b01111111 : n15319_o;
  assign n15323_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n15324_o = n15323_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n15325_o = n15324_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n15326_o = n15325_o[1];
  assign n15328_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n15329_o = n15328_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n15330_o = n15329_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n15331_o = n15330_o[2];
  assign n15333_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n15334_o = n15333_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n15335_o = n15334_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n15336_o = n15331_o ? 8'b10000000 : n15335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n15337_o = n15326_o ? 8'b01111111 : n15336_o;
  assign n15339_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n15340_o = n15339_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n15341_o = n15340_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n15342_o = n15341_o[1];
  assign n15344_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n15345_o = n15344_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n15346_o = n15345_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n15347_o = n15346_o[2];
  assign n15349_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n15350_o = n15349_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n15351_o = n15350_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n15352_o = n15347_o ? 8'b10000000 : n15351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n15353_o = n15342_o ? 8'b01111111 : n15352_o;
  assign n15355_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n15356_o = n15355_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n15357_o = n15356_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n15358_o = n15357_o[1];
  assign n15360_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n15361_o = n15360_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n15362_o = n15361_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n15363_o = n15362_o[2];
  assign n15365_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n15366_o = n15365_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n15367_o = n15366_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n15368_o = n15363_o ? 8'b10000000 : n15367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n15369_o = n15358_o ? 8'b01111111 : n15368_o;
  assign n15370_o = {n15369_o, n15353_o, n15337_o, n15320_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:25  */
  assign n15371_o = n15228_o ? n15299_o : n15370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:9  */
  assign n15373_o = n14801_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:31  */
  assign n15375_o = n14803_o == 1'b0;
  assign n15382_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:11  */
  assign n15383_o = n15382_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:15  */
  assign n15384_o = n15383_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:21  */
  assign n15385_o = n15384_o[3];
  assign n15387_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:14  */
  assign n15388_o = n15387_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:18  */
  assign n15389_o = n15388_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:24  */
  assign n15390_o = n15389_o[4];
  assign n15392_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:37  */
  assign n15393_o = n15392_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:41  */
  assign n15394_o = n15393_o[7:0];
  assign n15395_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:50  */
  assign n15396_o = n15395_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:54  */
  assign n15397_o = n15396_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:45  */
  assign n15398_o = {n15394_o, n15397_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:5  */
  assign n15399_o = n15390_o ? 16'b0000000000000000 : n15398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:5  */
  assign n15400_o = n15385_o ? 16'b1111111111111111 : n15399_o;
  assign n15403_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:11  */
  assign n15404_o = n15403_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:15  */
  assign n15405_o = n15404_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:21  */
  assign n15406_o = n15405_o[3];
  assign n15408_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:14  */
  assign n15409_o = n15408_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:18  */
  assign n15410_o = n15409_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:24  */
  assign n15411_o = n15410_o[4];
  assign n15413_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:38  */
  assign n15414_o = n15413_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:42  */
  assign n15415_o = n15414_o[7:0];
  assign n15416_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:51  */
  assign n15417_o = n15416_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:55  */
  assign n15418_o = n15417_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:46  */
  assign n15419_o = {n15415_o, n15418_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:5  */
  assign n15420_o = n15411_o ? 16'b0000000000000000 : n15419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:5  */
  assign n15421_o = n15406_o ? 16'b1111111111111111 : n15420_o;
  assign n15422_o = {n15421_o, n15400_o};
  assign n15429_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:11  */
  assign n15430_o = n15429_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:15  */
  assign n15431_o = n15430_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:21  */
  assign n15432_o = n15431_o[1];
  assign n15434_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:14  */
  assign n15435_o = n15434_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:18  */
  assign n15436_o = n15435_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:24  */
  assign n15437_o = n15436_o[2];
  assign n15439_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:37  */
  assign n15440_o = n15439_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:41  */
  assign n15441_o = n15440_o[7:0];
  assign n15442_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:50  */
  assign n15443_o = n15442_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:54  */
  assign n15444_o = n15443_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:45  */
  assign n15445_o = {n15441_o, n15444_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:5  */
  assign n15446_o = n15437_o ? 16'b1000000000000000 : n15445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:5  */
  assign n15447_o = n15432_o ? 16'b0111111111111111 : n15446_o;
  assign n15450_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:11  */
  assign n15451_o = n15450_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:15  */
  assign n15452_o = n15451_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:21  */
  assign n15453_o = n15452_o[1];
  assign n15455_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:14  */
  assign n15456_o = n15455_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:18  */
  assign n15457_o = n15456_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:24  */
  assign n15458_o = n15457_o[2];
  assign n15460_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:38  */
  assign n15461_o = n15460_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:42  */
  assign n15462_o = n15461_o[7:0];
  assign n15463_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:51  */
  assign n15464_o = n15463_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:55  */
  assign n15465_o = n15464_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:46  */
  assign n15466_o = {n15462_o, n15465_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:5  */
  assign n15467_o = n15458_o ? 16'b1000000000000000 : n15466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:5  */
  assign n15468_o = n15453_o ? 16'b0111111111111111 : n15467_o;
  assign n15469_o = {n15468_o, n15447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:25  */
  assign n15470_o = n15375_o ? n15422_o : n15469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:9  */
  assign n15472_o = n14801_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:31  */
  assign n15474_o = n14803_o == 1'b0;
  assign n15481_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:11  */
  assign n15482_o = n15481_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:15  */
  assign n15483_o = n15482_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:21  */
  assign n15484_o = n15483_o[3];
  assign n15485_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:14  */
  assign n15486_o = n15485_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:18  */
  assign n15487_o = n15486_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:24  */
  assign n15488_o = n15487_o[4];
  assign n15489_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:24  */
  assign n15490_o = n15489_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:28  */
  assign n15491_o = n15490_o[7:0];
  assign n15492_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:37  */
  assign n15493_o = n15492_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:41  */
  assign n15494_o = n15493_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:32  */
  assign n15495_o = {n15491_o, n15494_o};
  assign n15496_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:50  */
  assign n15497_o = n15496_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:54  */
  assign n15498_o = n15497_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:45  */
  assign n15499_o = {n15495_o, n15498_o};
  assign n15500_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:63  */
  assign n15501_o = n15500_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:67  */
  assign n15502_o = n15501_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:58  */
  assign n15503_o = {n15499_o, n15502_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:5  */
  assign n15505_o = n15488_o ? 32'b00000000000000000000000000000000 : n15503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:5  */
  assign n15507_o = n15484_o ? 32'b11111111111111111111111111111111 : n15505_o;
  assign n15515_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:11  */
  assign n15516_o = n15515_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:15  */
  assign n15517_o = n15516_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:21  */
  assign n15518_o = n15517_o[1];
  assign n15519_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:14  */
  assign n15520_o = n15519_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:18  */
  assign n15521_o = n15520_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:24  */
  assign n15522_o = n15521_o[2];
  assign n15523_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:24  */
  assign n15524_o = n15523_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:28  */
  assign n15525_o = n15524_o[7:0];
  assign n15526_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:37  */
  assign n15527_o = n15526_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:41  */
  assign n15528_o = n15527_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:32  */
  assign n15529_o = {n15525_o, n15528_o};
  assign n15530_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:50  */
  assign n15531_o = n15530_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:54  */
  assign n15532_o = n15531_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:45  */
  assign n15533_o = {n15529_o, n15532_o};
  assign n15534_o = {n15203_o, n15112_o, n15021_o, n14929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:63  */
  assign n15535_o = n15534_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:67  */
  assign n15536_o = n15535_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:58  */
  assign n15537_o = {n15533_o, n15536_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:5  */
  assign n15539_o = n15522_o ? 32'b10000000000000000000000000000000 : n15537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:5  */
  assign n15541_o = n15518_o ? 32'b01111111111111111111111111111111 : n15539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:25  */
  assign n15543_o = n15474_o ? n15507_o : n15541_o;
  assign n15544_o = {n15472_o, n15373_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:304:7  */
  always @*
    case (n15544_o)
      2'b10: n15545_o <= n15470_o;
      2'b01: n15545_o <= n15371_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:303:5  */
  assign n15546_o = n14805_o ? n15545_o : n15224_o;
  assign n15548_o = {n14065_o, n14070_o, n14022_o, n14032_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:500:53  */
  assign n15549_o = n15548_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:501:56  */
  assign n15550_o = n13989_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:51  */
  assign n15551_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:59  */
  assign n15552_o = n15551_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:51  */
  assign n15553_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:59  */
  assign n15554_o = n15553_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:51  */
  assign n15555_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:59  */
  assign n15556_o = n15555_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:51  */
  assign n15557_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:59  */
  assign n15558_o = n15557_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:51  */
  assign n15559_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:59  */
  assign n15560_o = n15559_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:174:7  */
  assign n15596_o = n15558_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:175:7  */
  assign n15598_o = n15558_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n15599_o = n15550_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n15600_o = n15550_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n15601_o = n15550_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n15602_o = n15550_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:177:28  */
  assign n15604_o = n15552_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n15605_o = n15550_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n15606_o = n15550_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n15607_o = n15550_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n15608_o = n15550_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:180:28  */
  assign n15610_o = n15552_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n15611_o = n15550_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n15612_o = n15550_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n15613_o = n15550_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n15614_o = n15550_o[5];
  assign n15615_o = {n15611_o, n15612_o, n15613_o, n15614_o};
  assign n15616_o = {n15610_o, n15604_o};
  assign n15617_o = n15615_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n15616_o)
      2'b10: n15618_o <= n15605_o;
      2'b01: n15618_o <= n15599_o;
    endcase
  assign n15619_o = n15615_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n15616_o)
      2'b10: n15620_o <= n15606_o;
      2'b01: n15620_o <= n15600_o;
    endcase
  assign n15621_o = n15615_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n15616_o)
      2'b10: n15622_o <= n15607_o;
      2'b01: n15622_o <= n15601_o;
    endcase
  assign n15623_o = n15615_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n15616_o)
      2'b10: n15624_o <= n15608_o;
      2'b01: n15624_o <= n15602_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:7  */
  assign n15626_o = n15558_o == 2'b10;
  assign n15627_o = {n15626_o, n15598_o, n15596_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n15627_o)
      3'b100: n15631_o <= n15618_o;
      3'b010: n15631_o <= 1'b1;
      3'b001: n15631_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n15627_o)
      3'b100: n15635_o <= n15620_o;
      3'b010: n15635_o <= 1'b1;
      3'b001: n15635_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n15627_o)
      3'b100: n15639_o <= n15622_o;
      3'b010: n15639_o <= 1'b1;
      3'b001: n15639_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n15627_o)
      3'b100: n15643_o <= n15624_o;
      3'b010: n15643_o <= 1'b1;
      3'b001: n15643_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:45  */
  assign n15648_o = n15549_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:54  */
  assign n15650_o = n15550_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n15657_o = n15650_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n15658_o = ~n15650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n15660_o = n15658_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n15661_o = n15657_o ? n15660_o : n15650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:69  */
  assign n15662_o = n15661_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:210:45  */
  assign n15663_o = n15549_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:54  */
  assign n15665_o = n15550_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n15672_o = n15665_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n15673_o = ~n15665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n15675_o = n15673_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n15676_o = n15672_o ? n15675_o : n15665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:69  */
  assign n15677_o = n15676_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:79  */
  assign n15678_o = n15549_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:58  */
  assign n15679_o = {8'b0, n15678_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:60  */
  assign n15681_o = n15550_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n15688_o = n15681_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n15689_o = ~n15681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n15691_o = n15689_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n15692_o = n15688_o ? n15691_o : n15681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:75  */
  assign n15693_o = n15692_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:44  */
  assign n15695_o = {1'b0, n15693_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:79  */
  assign n15696_o = n15549_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:58  */
  assign n15697_o = {24'b0, n15696_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:61  */
  assign n15699_o = n15550_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n15706_o = n15699_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n15707_o = ~n15699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n15709_o = n15707_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n15710_o = n15706_o ? n15709_o : n15699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:76  */
  assign n15711_o = n15710_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:45  */
  assign n15713_o = {2'b00, n15711_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:28  */
  assign n15715_o = n15554_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:223:45  */
  assign n15716_o = n15549_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:224:45  */
  assign n15717_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:225:45  */
  assign n15718_o = n15549_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:226:45  */
  assign n15719_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:77  */
  assign n15720_o = n15549_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:58  */
  assign n15721_o = {{8{n15720_o[7]}}, n15720_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:77  */
  assign n15722_o = n15549_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:58  */
  assign n15723_o = {{24{n15722_o[7]}}, n15722_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n15724_o = n15715_o ? n15723_o : n15697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n15726_o = n15715_o ? n15719_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n15728_o = n15715_o ? n15721_o : n15679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n15730_o = n15715_o ? n15718_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n15733_o = n15715_o ? n15716_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n15736_o = n15715_o ? n15717_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:7  */
  assign n15739_o = n15552_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:45  */
  assign n15740_o = n15549_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:54  */
  assign n15742_o = n15550_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n15749_o = n15742_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n15750_o = ~n15742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n15752_o = n15750_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n15753_o = n15749_o ? n15752_o : n15742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:69  */
  assign n15754_o = n15753_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:79  */
  assign n15755_o = n15549_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:58  */
  assign n15756_o = {16'b0, n15755_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:60  */
  assign n15758_o = n15550_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n15765_o = n15758_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n15766_o = ~n15758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n15768_o = n15766_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n15769_o = n15765_o ? n15768_o : n15758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:75  */
  assign n15770_o = n15769_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:44  */
  assign n15772_o = {1'b0, n15770_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:28  */
  assign n15774_o = n15554_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:240:45  */
  assign n15775_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:241:45  */
  assign n15776_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:77  */
  assign n15777_o = n15549_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:58  */
  assign n15778_o = {{16{n15777_o[15]}}, n15777_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n15779_o = n15774_o ? n15778_o : n15756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n15781_o = n15774_o ? n15776_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n15784_o = n15774_o ? n15775_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:7  */
  assign n15787_o = n15552_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:54  */
  assign n15789_o = n15550_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n15796_o = n15789_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n15797_o = ~n15789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n15799_o = n15797_o + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n15800_o = n15796_o ? n15799_o : n15789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:69  */
  assign n15801_o = n15800_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:28  */
  assign n15803_o = n15554_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:250:45  */
  assign n15804_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:22  */
  assign n15806_o = n15803_o ? n15804_o : 1'b0;
  assign n15808_o = {n15787_o, n15739_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15809_o <= n15779_o;
      2'b01: n15809_o <= n15724_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15811_o <= n15772_o;
      2'b01: n15811_o <= n15713_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15813_o <= n15781_o;
      2'b01: n15813_o <= n15726_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15816_o <= n15740_o;
      2'b01: n15816_o <= n15728_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15819_o <= n15754_o;
      2'b01: n15819_o <= n15695_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15822_o <= n15784_o;
      2'b01: n15822_o <= n15730_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15825_o <= 8'b00000000;
      2'b01: n15825_o <= n15648_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15828_o <= 3'b000;
      2'b01: n15828_o <= n15662_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15831_o <= 1'b0;
      2'b01: n15831_o <= n15733_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15834_o <= 8'b00000000;
      2'b01: n15834_o <= n15663_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15837_o <= 3'b000;
      2'b01: n15837_o <= n15677_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n15808_o)
      2'b10: n15840_o <= 1'b0;
      2'b01: n15840_o <= n15736_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n15850_o = n15828_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n15851_o = n15825_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n15853_o = {n15851_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n15854_o = n15850_o ? n15853_o : n15825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n15855_o = n15828_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n15856_o = n15854_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n15858_o = n15857_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n15859_o = {n15856_o, n15858_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n15860_o = n15855_o ? n15859_o : n15854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n15861_o = n15828_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n15862_o = n15860_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n15864_o = n15863_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n15865_o = {n15862_o, n15864_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n15866_o = n15861_o ? n15865_o : n15860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n15876_o = n15837_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n15877_o = n15834_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n15879_o = {n15877_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n15880_o = n15876_o ? n15879_o : n15834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n15881_o = n15837_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n15882_o = n15880_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n15884_o = n15883_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n15885_o = {n15882_o, n15884_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n15886_o = n15881_o ? n15885_o : n15880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n15887_o = n15837_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n15888_o = n15886_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n15890_o = n15889_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n15891_o = {n15888_o, n15890_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n15892_o = n15887_o ? n15891_o : n15886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:13  */
  assign n15902_o = n15819_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:45  */
  assign n15903_o = n15816_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:59  */
  assign n15905_o = {n15903_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:5  */
  assign n15906_o = n15902_o ? n15905_o : n15816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:13  */
  assign n15907_o = n15819_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:45  */
  assign n15908_o = n15906_o[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:69  */
  assign n15910_o = n15909_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:59  */
  assign n15911_o = {n15908_o, n15910_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:5  */
  assign n15912_o = n15907_o ? n15911_o : n15906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:13  */
  assign n15913_o = n15819_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:45  */
  assign n15914_o = n15912_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:69  */
  assign n15916_o = n15915_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:59  */
  assign n15917_o = {n15914_o, n15916_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:5  */
  assign n15918_o = n15913_o ? n15917_o : n15912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:13  */
  assign n15919_o = n15819_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:45  */
  assign n15920_o = n15918_o[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:69  */
  assign n15922_o = n15921_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:59  */
  assign n15923_o = {n15920_o, n15922_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:5  */
  assign n15924_o = n15919_o ? n15923_o : n15918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n15934_o = n15811_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n15935_o = n15809_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n15937_o = {n15935_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n15938_o = n15934_o ? n15937_o : n15809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n15939_o = n15811_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n15940_o = n15938_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n15942_o = n15941_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n15943_o = {n15940_o, n15942_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n15944_o = n15939_o ? n15943_o : n15938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n15945_o = n15811_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n15946_o = n15944_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n15948_o = n15947_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n15949_o = {n15946_o, n15948_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n15950_o = n15945_o ? n15949_o : n15944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n15951_o = n15811_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n15952_o = n15950_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n15954_o = n15953_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n15955_o = {n15952_o, n15954_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n15956_o = n15951_o ? n15955_o : n15950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n15957_o = n15811_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n15958_o = n15956_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n15960_o = n15959_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n15961_o = {n15958_o, n15960_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n15962_o = n15957_o ? n15961_o : n15956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n15971_o = {n15831_o, n15831_o, n15831_o, n15831_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n15974_o = n15828_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n15975_o = n15825_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n15976_o = {n15971_o, n15975_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n15977_o = n15974_o ? n15976_o : n15825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n15978_o = n15828_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n15979_o = n15971_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n15980_o = n15977_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n15981_o = {n15979_o, n15980_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n15982_o = n15978_o ? n15981_o : n15977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n15983_o = n15828_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n15984_o = n15971_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n15985_o = n15982_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n15986_o = {n15984_o, n15985_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n15987_o = n15983_o ? n15986_o : n15982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n15996_o = {n15840_o, n15840_o, n15840_o, n15840_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n15999_o = n15837_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n16000_o = n15834_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n16001_o = {n15996_o, n16000_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n16002_o = n15999_o ? n16001_o : n15834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n16003_o = n15837_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n16004_o = n15996_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n16005_o = n16002_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n16006_o = {n16004_o, n16005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n16007_o = n16003_o ? n16006_o : n16002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n16008_o = n15837_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n16009_o = n15996_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n16010_o = n16007_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n16011_o = {n16009_o, n16010_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n16012_o = n16008_o ? n16011_o : n16007_o;
  assign n16021_o = {n15822_o, n15822_o, n15822_o, n15822_o};
  assign n16022_o = {n15822_o, n15822_o, n15822_o, n15822_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:47  */
  assign n16023_o = {n16021_o, n16022_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:13  */
  assign n16026_o = n15819_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:69  */
  assign n16027_o = n15816_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:61  */
  assign n16028_o = {n16023_o, n16027_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:5  */
  assign n16029_o = n16026_o ? n16028_o : n15816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:13  */
  assign n16030_o = n15819_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:47  */
  assign n16031_o = n16023_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:69  */
  assign n16032_o = n16029_o[15:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:61  */
  assign n16033_o = {n16031_o, n16032_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:5  */
  assign n16034_o = n16030_o ? n16033_o : n16029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:13  */
  assign n16035_o = n15819_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:47  */
  assign n16036_o = n16023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:69  */
  assign n16037_o = n16034_o[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:61  */
  assign n16038_o = {n16036_o, n16037_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:5  */
  assign n16039_o = n16035_o ? n16038_o : n16034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:13  */
  assign n16040_o = n15819_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:47  */
  assign n16041_o = n16023_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:69  */
  assign n16042_o = n16039_o[15:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:61  */
  assign n16043_o = {n16041_o, n16042_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:5  */
  assign n16044_o = n16040_o ? n16043_o : n16039_o;
  assign n16053_o = {n15813_o, n15813_o, n15813_o, n15813_o};
  assign n16054_o = {n15813_o, n15813_o, n15813_o, n15813_o};
  assign n16055_o = {n15813_o, n15813_o, n15813_o, n15813_o};
  assign n16056_o = {n15813_o, n15813_o, n15813_o, n15813_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n16057_o = {n16053_o, n16054_o, n16055_o, n16056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n16060_o = n15811_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n16061_o = n15809_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n16062_o = {n16057_o, n16061_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n16063_o = n16060_o ? n16062_o : n15809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n16064_o = n15811_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n16065_o = n16057_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n16066_o = n16063_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n16067_o = {n16065_o, n16066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n16068_o = n16064_o ? n16067_o : n16063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n16069_o = n15811_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n16070_o = n16057_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n16071_o = n16068_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n16072_o = {n16070_o, n16071_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n16073_o = n16069_o ? n16072_o : n16068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n16074_o = n15811_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n16075_o = n16057_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n16076_o = n16073_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n16077_o = {n16075_o, n16076_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n16078_o = n16074_o ? n16077_o : n16073_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n16079_o = n15811_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n16080_o = n16057_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n16081_o = n16078_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n16082_o = {n16080_o, n16081_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n16083_o = n16079_o ? n16082_o : n16078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:65  */
  assign n16085_o = n15550_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  assign n16088_o = 3'b111 - n16085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:65  */
  assign n16093_o = n15550_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  assign n16096_o = 4'b1111 - n16093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:65  */
  assign n16101_o = n15550_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  assign n16104_o = 5'b11111 - n16101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:65  */
  assign n16109_o = n15550_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  assign n16112_o = 3'b111 - n16109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:65  */
  assign n16117_o = n15550_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  assign n16120_o = 4'b1111 - n16117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:65  */
  assign n16125_o = n15550_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:39  */
  assign n16128_o = 5'b11111 - n16125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:17  */
  assign n16134_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n16136_o = n15549_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n16137_o = n16136_o & n21765_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16143_o = n16137_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16145_o = 1'b0 | n16143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16147_o = n16137_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16148_o = n16145_o | n16147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16149_o = n16137_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16150_o = n16148_o | n16149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16151_o = n16137_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16152_o = n16150_o | n16151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16153_o = n16137_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16154_o = n16152_o | n16153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16155_o = n16137_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16156_o = n16154_o | n16155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16157_o = n16137_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16158_o = n16156_o | n16157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16159_o = n16137_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16160_o = n16158_o | n16159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n16162_o = n15549_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n16163_o = n16162_o & n21765_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16169_o = n16163_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16171_o = 1'b0 | n16169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16173_o = n16163_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16174_o = n16171_o | n16173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16175_o = n16163_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16176_o = n16174_o | n16175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16177_o = n16163_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16178_o = n16176_o | n16177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16179_o = n16163_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16180_o = n16178_o | n16179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16181_o = n16163_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16182_o = n16180_o | n16181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16183_o = n16163_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16184_o = n16182_o | n16183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16185_o = n16163_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16186_o = n16184_o | n16185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n16188_o = n15549_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n16189_o = n16188_o & n21765_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16195_o = n16189_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16197_o = 1'b0 | n16195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16199_o = n16189_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16200_o = n16197_o | n16199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16201_o = n16189_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16202_o = n16200_o | n16201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16203_o = n16189_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16204_o = n16202_o | n16203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16205_o = n16189_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16206_o = n16204_o | n16205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16207_o = n16189_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16208_o = n16206_o | n16207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16209_o = n16189_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16210_o = n16208_o | n16209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16211_o = n16189_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16212_o = n16210_o | n16211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n16214_o = n15549_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n16215_o = n16214_o & n21765_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16221_o = n16215_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16223_o = 1'b0 | n16221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16225_o = n16215_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16226_o = n16223_o | n16225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16227_o = n16215_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16228_o = n16226_o | n16227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16229_o = n16215_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16230_o = n16228_o | n16229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16231_o = n16215_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16232_o = n16230_o | n16231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16233_o = n16215_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16234_o = n16232_o | n16233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16235_o = n16215_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16236_o = n16234_o | n16235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16237_o = n16215_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16238_o = n16236_o | n16237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:20  */
  assign n16240_o = n15554_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n16241_o = n15549_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n16242_o = ~n16241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n16244_o = n15549_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n16245_o = n16244_o & n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16251_o = n16245_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16253_o = 1'b0 | n16251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16255_o = n16245_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16256_o = n16253_o | n16255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16257_o = n16245_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16258_o = n16256_o | n16257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16259_o = n16245_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16260_o = n16258_o | n16259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16261_o = n16245_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16262_o = n16260_o | n16261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16263_o = n16245_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16264_o = n16262_o | n16263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16265_o = n16245_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16266_o = n16264_o | n16265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16267_o = n16245_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16268_o = n16266_o | n16267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n16270_o = n15549_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n16271_o = ~n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n16272_o = n16270_o | n16271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16278_o = n16272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16280_o = 1'b1 & n16278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16282_o = n16272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16283_o = n16280_o & n16282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16284_o = n16272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16285_o = n16283_o & n16284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16286_o = n16272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16287_o = n16285_o & n16286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16288_o = n16272_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16289_o = n16287_o & n16288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16290_o = n16272_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16291_o = n16289_o & n16290_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16292_o = n16272_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16293_o = n16291_o & n16292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16294_o = n16272_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16295_o = n16293_o & n16294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n16296_o = ~n16295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n16297_o = n16242_o ? n16268_o : n16296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n16298_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n16299_o = ~n16298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n16301_o = n15549_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n16302_o = n16301_o & n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16308_o = n16302_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16310_o = 1'b0 | n16308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16312_o = n16302_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16313_o = n16310_o | n16312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16314_o = n16302_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16315_o = n16313_o | n16314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16316_o = n16302_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16317_o = n16315_o | n16316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16318_o = n16302_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16319_o = n16317_o | n16318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16320_o = n16302_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16321_o = n16319_o | n16320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16322_o = n16302_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16323_o = n16321_o | n16322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16324_o = n16302_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16325_o = n16323_o | n16324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n16327_o = n15549_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n16328_o = ~n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n16329_o = n16327_o | n16328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16335_o = n16329_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16337_o = 1'b1 & n16335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16339_o = n16329_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16340_o = n16337_o & n16339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16341_o = n16329_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16342_o = n16340_o & n16341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16343_o = n16329_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16344_o = n16342_o & n16343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16345_o = n16329_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16346_o = n16344_o & n16345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16347_o = n16329_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16348_o = n16346_o & n16347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16349_o = n16329_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16350_o = n16348_o & n16349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16351_o = n16329_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16352_o = n16350_o & n16351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n16353_o = ~n16352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n16354_o = n16299_o ? n16325_o : n16353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n16355_o = n15549_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n16356_o = ~n16355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n16358_o = n15549_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n16359_o = n16358_o & n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16365_o = n16359_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16367_o = 1'b0 | n16365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16369_o = n16359_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16370_o = n16367_o | n16369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16371_o = n16359_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16372_o = n16370_o | n16371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16373_o = n16359_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16374_o = n16372_o | n16373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16375_o = n16359_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16376_o = n16374_o | n16375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16377_o = n16359_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16378_o = n16376_o | n16377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16379_o = n16359_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16380_o = n16378_o | n16379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16381_o = n16359_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16382_o = n16380_o | n16381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n16384_o = n15549_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n16385_o = ~n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n16386_o = n16384_o | n16385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16392_o = n16386_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16394_o = 1'b1 & n16392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16396_o = n16386_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16397_o = n16394_o & n16396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16398_o = n16386_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16399_o = n16397_o & n16398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16400_o = n16386_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16401_o = n16399_o & n16400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16402_o = n16386_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16403_o = n16401_o & n16402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16404_o = n16386_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16405_o = n16403_o & n16404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16406_o = n16386_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16407_o = n16405_o & n16406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16408_o = n16386_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16409_o = n16407_o & n16408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n16410_o = ~n16409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n16411_o = n16356_o ? n16382_o : n16410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n16412_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n16413_o = ~n16412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n16415_o = n15549_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n16416_o = n16415_o & n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16422_o = n16416_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16424_o = 1'b0 | n16422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16426_o = n16416_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16427_o = n16424_o | n16426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16428_o = n16416_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16429_o = n16427_o | n16428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16430_o = n16416_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16431_o = n16429_o | n16430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16432_o = n16416_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16433_o = n16431_o | n16432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16434_o = n16416_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16435_o = n16433_o | n16434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16436_o = n16416_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16437_o = n16435_o | n16436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16438_o = n16416_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16439_o = n16437_o | n16438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n16441_o = n15549_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n16442_o = ~n21771_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n16443_o = n16441_o | n16442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16449_o = n16443_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16451_o = 1'b1 & n16449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16453_o = n16443_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16454_o = n16451_o & n16453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16455_o = n16443_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16456_o = n16454_o & n16455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16457_o = n16443_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16458_o = n16456_o & n16457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16459_o = n16443_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16460_o = n16458_o & n16459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16461_o = n16443_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16462_o = n16460_o & n16461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16463_o = n16443_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16464_o = n16462_o & n16463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16465_o = n16443_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16466_o = n16464_o & n16465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n16467_o = ~n16466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n16468_o = n16413_o ? n16439_o : n16467_o;
  assign n16469_o = {n16468_o, n16411_o, n16354_o, n16297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:11  */
  assign n16471_o = n16240_o ? n16469_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n16473_o = n16134_o ? 4'b0000 : n16471_o;
  assign n16474_o = {n16238_o, n16212_o, n16186_o, n16160_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n16476_o = n16134_o ? n16474_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:286:9  */
  assign n16478_o = n15552_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:17  */
  assign n16480_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:54  */
  assign n16482_o = n15549_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:69  */
  assign n16483_o = n16482_o & n21767_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16489_o = n16483_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16491_o = 1'b0 | n16489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16493_o = n16483_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16494_o = n16491_o | n16493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16495_o = n16483_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16496_o = n16494_o | n16495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16497_o = n16483_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16498_o = n16496_o | n16497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16499_o = n16483_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16500_o = n16498_o | n16499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16501_o = n16483_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16502_o = n16500_o | n16501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16503_o = n16483_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16504_o = n16502_o | n16503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16505_o = n16483_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16506_o = n16504_o | n16505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16507_o = n16483_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16508_o = n16506_o | n16507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16509_o = n16483_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16510_o = n16508_o | n16509_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16511_o = n16483_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16512_o = n16510_o | n16511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16513_o = n16483_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16514_o = n16512_o | n16513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16515_o = n16483_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16516_o = n16514_o | n16515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16517_o = n16483_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16518_o = n16516_o | n16517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16519_o = n16483_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16520_o = n16518_o | n16519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16521_o = n16483_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16522_o = n16520_o | n16521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:54  */
  assign n16524_o = n15549_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:69  */
  assign n16525_o = n16524_o & n21767_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16531_o = n16525_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16533_o = 1'b0 | n16531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16535_o = n16525_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16536_o = n16533_o | n16535_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16537_o = n16525_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16538_o = n16536_o | n16537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16539_o = n16525_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16540_o = n16538_o | n16539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16541_o = n16525_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16542_o = n16540_o | n16541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16543_o = n16525_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16544_o = n16542_o | n16543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16545_o = n16525_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16546_o = n16544_o | n16545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16547_o = n16525_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16548_o = n16546_o | n16547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16549_o = n16525_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16550_o = n16548_o | n16549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16551_o = n16525_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16552_o = n16550_o | n16551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16553_o = n16525_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16554_o = n16552_o | n16553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16555_o = n16525_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16556_o = n16554_o | n16555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16557_o = n16525_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16558_o = n16556_o | n16557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16559_o = n16525_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16560_o = n16558_o | n16559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16561_o = n16525_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16562_o = n16560_o | n16561_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16563_o = n16525_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16564_o = n16562_o | n16563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:20  */
  assign n16566_o = n15554_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:20  */
  assign n16567_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:25  */
  assign n16568_o = ~n16567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:54  */
  assign n16570_o = n15549_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:69  */
  assign n16571_o = n16570_o & n21773_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16577_o = n16571_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16579_o = 1'b0 | n16577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16581_o = n16571_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16582_o = n16579_o | n16581_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16583_o = n16571_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16584_o = n16582_o | n16583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16585_o = n16571_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16586_o = n16584_o | n16585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16587_o = n16571_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16588_o = n16586_o | n16587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16589_o = n16571_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16590_o = n16588_o | n16589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16591_o = n16571_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16592_o = n16590_o | n16591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16593_o = n16571_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16594_o = n16592_o | n16593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16595_o = n16571_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16596_o = n16594_o | n16595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16597_o = n16571_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16598_o = n16596_o | n16597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16599_o = n16571_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16600_o = n16598_o | n16599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16601_o = n16571_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16602_o = n16600_o | n16601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16603_o = n16571_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16604_o = n16602_o | n16603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16605_o = n16571_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16606_o = n16604_o | n16605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16607_o = n16571_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16608_o = n16606_o | n16607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16609_o = n16571_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16610_o = n16608_o | n16609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:54  */
  assign n16612_o = n15549_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:69  */
  assign n16613_o = n16612_o & n21773_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16619_o = n16613_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16621_o = 1'b0 | n16619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16623_o = n16613_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16624_o = n16621_o | n16623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16625_o = n16613_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16626_o = n16624_o | n16625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16627_o = n16613_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16628_o = n16626_o | n16627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16629_o = n16613_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16630_o = n16628_o | n16629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16631_o = n16613_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16632_o = n16630_o | n16631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16633_o = n16613_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16634_o = n16632_o | n16633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16635_o = n16613_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16636_o = n16634_o | n16635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16637_o = n16613_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16638_o = n16636_o | n16637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16639_o = n16613_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16640_o = n16638_o | n16639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16641_o = n16613_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16642_o = n16640_o | n16641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16643_o = n16613_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16644_o = n16642_o | n16643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16645_o = n16613_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16646_o = n16644_o | n16645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16647_o = n16613_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16648_o = n16646_o | n16647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16649_o = n16613_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16650_o = n16648_o | n16649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16651_o = n16613_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16652_o = n16650_o | n16651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:59  */
  assign n16654_o = n15549_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:77  */
  assign n16655_o = ~n21773_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:74  */
  assign n16656_o = n16654_o | n16655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16662_o = n16656_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16664_o = 1'b1 & n16662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16666_o = n16656_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16667_o = n16664_o & n16666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16668_o = n16656_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16669_o = n16667_o & n16668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16670_o = n16656_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16671_o = n16669_o & n16670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16672_o = n16656_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16673_o = n16671_o & n16672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16674_o = n16656_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16675_o = n16673_o & n16674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16676_o = n16656_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16677_o = n16675_o & n16676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16678_o = n16656_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16679_o = n16677_o & n16678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16680_o = n16656_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16681_o = n16679_o & n16680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16682_o = n16656_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16683_o = n16681_o & n16682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16684_o = n16656_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16685_o = n16683_o & n16684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16686_o = n16656_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16687_o = n16685_o & n16686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16688_o = n16656_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16689_o = n16687_o & n16688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16690_o = n16656_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16691_o = n16689_o & n16690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16692_o = n16656_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16693_o = n16691_o & n16692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16694_o = n16656_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16695_o = n16693_o & n16694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:39  */
  assign n16696_o = ~n16695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:59  */
  assign n16698_o = n15549_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:77  */
  assign n16699_o = ~n21773_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:74  */
  assign n16700_o = n16698_o | n16699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16706_o = n16700_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16708_o = 1'b1 & n16706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16710_o = n16700_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16711_o = n16708_o & n16710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16712_o = n16700_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16713_o = n16711_o & n16712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16714_o = n16700_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16715_o = n16713_o & n16714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16716_o = n16700_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16717_o = n16715_o & n16716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16718_o = n16700_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16719_o = n16717_o & n16718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16720_o = n16700_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16721_o = n16719_o & n16720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16722_o = n16700_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16723_o = n16721_o & n16722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16724_o = n16700_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16725_o = n16723_o & n16724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16726_o = n16700_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16727_o = n16725_o & n16726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16728_o = n16700_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16729_o = n16727_o & n16728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16730_o = n16700_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16731_o = n16729_o & n16730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16732_o = n16700_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16733_o = n16731_o & n16732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16734_o = n16700_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16735_o = n16733_o & n16734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16736_o = n16700_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16737_o = n16735_o & n16736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16738_o = n16700_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16739_o = n16737_o & n16738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:39  */
  assign n16740_o = ~n16739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n16741_o = n16568_o ? n16610_o : n16696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n16742_o = n16568_o ? n16652_o : n16740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n16744_o = n16566_o ? n16741_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n16746_o = n16566_o ? n16742_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n16748_o = n16480_o ? 1'b0 : n16744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n16750_o = n16480_o ? 1'b0 : n16746_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n16752_o = n16480_o ? n16522_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n16754_o = n16480_o ? n16564_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:300:9  */
  assign n16756_o = n15552_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:17  */
  assign n16758_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:315:55  */
  assign n16760_o = n15549_o & n21769_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16766_o = n16760_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16768_o = 1'b0 | n16766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16770_o = n16760_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16771_o = n16768_o | n16770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16772_o = n16760_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16773_o = n16771_o | n16772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16774_o = n16760_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16775_o = n16773_o | n16774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16776_o = n16760_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16777_o = n16775_o | n16776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16778_o = n16760_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16779_o = n16777_o | n16778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16780_o = n16760_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16781_o = n16779_o | n16780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16782_o = n16760_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16783_o = n16781_o | n16782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16784_o = n16760_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16785_o = n16783_o | n16784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16786_o = n16760_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16787_o = n16785_o | n16786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16788_o = n16760_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16789_o = n16787_o | n16788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16790_o = n16760_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16791_o = n16789_o | n16790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16792_o = n16760_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16793_o = n16791_o | n16792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16794_o = n16760_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16795_o = n16793_o | n16794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16796_o = n16760_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16797_o = n16795_o | n16796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16798_o = n16760_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16799_o = n16797_o | n16798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16800_o = n16760_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16801_o = n16799_o | n16800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16802_o = n16760_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16803_o = n16801_o | n16802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16804_o = n16760_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16805_o = n16803_o | n16804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16806_o = n16760_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16807_o = n16805_o | n16806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16808_o = n16760_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16809_o = n16807_o | n16808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16810_o = n16760_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16811_o = n16809_o | n16810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16812_o = n16760_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16813_o = n16811_o | n16812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16814_o = n16760_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16815_o = n16813_o | n16814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16816_o = n16760_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16817_o = n16815_o | n16816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16818_o = n16760_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16819_o = n16817_o | n16818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16820_o = n16760_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16821_o = n16819_o | n16820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16822_o = n16760_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16823_o = n16821_o | n16822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16824_o = n16760_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16825_o = n16823_o | n16824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16826_o = n16760_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16827_o = n16825_o | n16826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16828_o = n16760_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16829_o = n16827_o | n16828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16830_o = n16760_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16831_o = n16829_o | n16830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:20  */
  assign n16833_o = n15554_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:21  */
  assign n16834_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:26  */
  assign n16835_o = ~n16834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:318:55  */
  assign n16837_o = n15549_o & n21775_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16843_o = n16837_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16845_o = 1'b0 | n16843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16847_o = n16837_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16848_o = n16845_o | n16847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16849_o = n16837_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16850_o = n16848_o | n16849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16851_o = n16837_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16852_o = n16850_o | n16851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16853_o = n16837_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16854_o = n16852_o | n16853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16855_o = n16837_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16856_o = n16854_o | n16855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16857_o = n16837_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16858_o = n16856_o | n16857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16859_o = n16837_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16860_o = n16858_o | n16859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16861_o = n16837_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16862_o = n16860_o | n16861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16863_o = n16837_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16864_o = n16862_o | n16863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16865_o = n16837_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16866_o = n16864_o | n16865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16867_o = n16837_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16868_o = n16866_o | n16867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16869_o = n16837_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16870_o = n16868_o | n16869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16871_o = n16837_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16872_o = n16870_o | n16871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16873_o = n16837_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16874_o = n16872_o | n16873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16875_o = n16837_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16876_o = n16874_o | n16875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16877_o = n16837_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16878_o = n16876_o | n16877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16879_o = n16837_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16880_o = n16878_o | n16879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16881_o = n16837_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16882_o = n16880_o | n16881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16883_o = n16837_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16884_o = n16882_o | n16883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16885_o = n16837_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16886_o = n16884_o | n16885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16887_o = n16837_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16888_o = n16886_o | n16887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16889_o = n16837_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16890_o = n16888_o | n16889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16891_o = n16837_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16892_o = n16890_o | n16891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16893_o = n16837_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16894_o = n16892_o | n16893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16895_o = n16837_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16896_o = n16894_o | n16895_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16897_o = n16837_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16898_o = n16896_o | n16897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16899_o = n16837_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16900_o = n16898_o | n16899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16901_o = n16837_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16902_o = n16900_o | n16901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16903_o = n16837_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16904_o = n16902_o | n16903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16905_o = n16837_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16906_o = n16904_o | n16905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n16907_o = n16837_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n16908_o = n16906_o | n16907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:63  */
  assign n16910_o = ~n21775_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:60  */
  assign n16911_o = n15549_o | n16910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16917_o = n16911_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16919_o = 1'b1 & n16917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16921_o = n16911_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16922_o = n16919_o & n16921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16923_o = n16911_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16924_o = n16922_o & n16923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16925_o = n16911_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16926_o = n16924_o & n16925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16927_o = n16911_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16928_o = n16926_o & n16927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16929_o = n16911_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16930_o = n16928_o & n16929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16931_o = n16911_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16932_o = n16930_o & n16931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16933_o = n16911_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16934_o = n16932_o & n16933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16935_o = n16911_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16936_o = n16934_o & n16935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16937_o = n16911_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16938_o = n16936_o & n16937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16939_o = n16911_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16940_o = n16938_o & n16939_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16941_o = n16911_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16942_o = n16940_o & n16941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16943_o = n16911_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16944_o = n16942_o & n16943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16945_o = n16911_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16946_o = n16944_o & n16945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16947_o = n16911_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16948_o = n16946_o & n16947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16949_o = n16911_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16950_o = n16948_o & n16949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16951_o = n16911_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16952_o = n16950_o & n16951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16953_o = n16911_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16954_o = n16952_o & n16953_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16955_o = n16911_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16956_o = n16954_o & n16955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16957_o = n16911_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16958_o = n16956_o & n16957_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16959_o = n16911_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16960_o = n16958_o & n16959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16961_o = n16911_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16962_o = n16960_o & n16961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16963_o = n16911_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16964_o = n16962_o & n16963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16965_o = n16911_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16966_o = n16964_o & n16965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16967_o = n16911_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16968_o = n16966_o & n16967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16969_o = n16911_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16970_o = n16968_o & n16969_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16971_o = n16911_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16972_o = n16970_o & n16971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16973_o = n16911_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16974_o = n16972_o & n16973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16975_o = n16911_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16976_o = n16974_o & n16975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16977_o = n16911_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16978_o = n16976_o & n16977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16979_o = n16911_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16980_o = n16978_o & n16979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n16981_o = n16911_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n16982_o = n16980_o & n16981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:39  */
  assign n16983_o = ~n16982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:13  */
  assign n16984_o = n16835_o ? n16908_o : n16983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:11  */
  assign n16986_o = n16833_o ? n16984_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n16988_o = n16758_o ? 1'b0 : n16986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n16990_o = n16758_o ? n16831_o : 1'b0;
  assign n16991_o = {n16756_o, n16478_o};
  assign n16992_o = n16473_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n16994_o <= 1'b0;
      2'b01: n16994_o <= n16992_o;
    endcase
  assign n16995_o = n16473_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n16997_o <= n16748_o;
      2'b01: n16997_o <= n16995_o;
    endcase
  assign n16998_o = n16473_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n17000_o <= 1'b0;
      2'b01: n17000_o <= n16998_o;
    endcase
  assign n17001_o = n16473_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n17002_o <= n16750_o;
      2'b01: n17002_o <= n17001_o;
    endcase
  assign n17003_o = n16476_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n17005_o <= 1'b0;
      2'b01: n17005_o <= n17003_o;
    endcase
  assign n17006_o = n16476_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n17008_o <= n16752_o;
      2'b01: n17008_o <= n17006_o;
    endcase
  assign n17009_o = n16476_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n17011_o <= 1'b0;
      2'b01: n17011_o <= n17009_o;
    endcase
  assign n17012_o = n16476_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n16991_o)
      2'b10: n17013_o <= n16754_o;
      2'b01: n17013_o <= n17012_o;
    endcase
  assign n17014_o = {n17002_o, n17000_o, n16997_o, n16994_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n17016_o = n15560_o ? n17014_o : 4'b0000;
  assign n17018_o = {n17013_o, n17011_o, n17008_o, n17005_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n17020_o = n15560_o ? n17018_o : 4'b0000;
  assign n17022_o = {n15643_o, n15639_o, n15635_o, n15631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:35  */
  assign n17023_o = n17022_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:23  */
  assign n17024_o = n17023_o ? n15987_o : n15866_o;
  assign n17025_o = {n15643_o, n15639_o, n15635_o, n15631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:35  */
  assign n17026_o = n17025_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:23  */
  assign n17027_o = n17026_o ? n16012_o : n15892_o;
  assign n17028_o = {n15643_o, n15639_o, n15635_o, n15631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:35  */
  assign n17029_o = n17028_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:341:66  */
  assign n17030_o = n16044_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:343:65  */
  assign n17031_o = n15924_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:23  */
  assign n17032_o = n17029_o ? n17030_o : n17031_o;
  assign n17033_o = {n15643_o, n15639_o, n15635_o, n15631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:35  */
  assign n17034_o = n17033_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:346:66  */
  assign n17035_o = n16083_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:348:65  */
  assign n17036_o = n15962_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:23  */
  assign n17037_o = n17034_o ? n17035_o : n17036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:7  */
  assign n17039_o = n15552_o == 2'b00;
  assign n17040_o = {n15643_o, n15639_o, n15635_o, n15631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:35  */
  assign n17041_o = n17040_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:23  */
  assign n17042_o = n17041_o ? n16044_o : n15924_o;
  assign n17043_o = {n15643_o, n15639_o, n15635_o, n15631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:35  */
  assign n17044_o = n17043_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:357:66  */
  assign n17045_o = n16083_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:359:65  */
  assign n17046_o = n15962_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:23  */
  assign n17047_o = n17044_o ? n17045_o : n17046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:7  */
  assign n17049_o = n15552_o == 2'b01;
  assign n17050_o = {n15643_o, n15639_o, n15635_o, n15631_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:35  */
  assign n17051_o = n17050_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:23  */
  assign n17052_o = n17051_o ? n16083_o : n15962_o;
  assign n17053_o = {n17049_o, n17039_o};
  assign n17054_o = n17042_o[7:0];
  assign n17055_o = n17052_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n17053_o)
      2'b10: n17056_o <= n17054_o;
      2'b01: n17056_o <= n17024_o;
    endcase
  assign n17057_o = n17042_o[15:8];
  assign n17058_o = n17052_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n17053_o)
      2'b10: n17059_o <= n17057_o;
      2'b01: n17059_o <= n17027_o;
    endcase
  assign n17060_o = n17047_o[7:0];
  assign n17061_o = n17052_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n17053_o)
      2'b10: n17062_o <= n17060_o;
      2'b01: n17062_o <= n17032_o;
    endcase
  assign n17063_o = n17047_o[15:8];
  assign n17064_o = n17052_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n17053_o)
      2'b10: n17065_o <= n17063_o;
      2'b01: n17065_o <= n17037_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n17071_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n17072_o = n17020_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n17074_o = n17072_o ? 8'b11111111 : n17056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n17076_o = n15556_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n17077_o = n17020_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n17078_o = n15549_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n17079_o = ~n17078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n17082_o = n17079_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n17083_o = n17077_o ? n17082_o : n17056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n17084_o = n17016_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n17085_o = n15549_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n17086_o = ~n17085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n17089_o = n17086_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n17090_o = n17084_o ? n17089_o : n17056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n17091_o = n17076_o ? n17083_o : n17090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n17092_o = n17071_o ? n17074_o : n17091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n17094_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n17095_o = n17020_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n17097_o = n17095_o ? 8'b11111111 : n17059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n17099_o = n15556_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n17100_o = n17020_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n17101_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n17102_o = ~n17101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n17105_o = n17102_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n17106_o = n17100_o ? n17105_o : n17059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n17107_o = n17016_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n17108_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n17109_o = ~n17108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n17112_o = n17109_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n17113_o = n17107_o ? n17112_o : n17059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n17114_o = n17099_o ? n17106_o : n17113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n17115_o = n17094_o ? n17097_o : n17114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n17117_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n17118_o = n17020_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n17120_o = n17118_o ? 8'b11111111 : n17062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n17122_o = n15556_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n17123_o = n17020_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n17124_o = n15549_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n17125_o = ~n17124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n17128_o = n17125_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n17129_o = n17123_o ? n17128_o : n17062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n17130_o = n17016_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n17131_o = n15549_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n17132_o = ~n17131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n17135_o = n17132_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n17136_o = n17130_o ? n17135_o : n17062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n17137_o = n17122_o ? n17129_o : n17136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n17138_o = n17117_o ? n17120_o : n17137_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n17140_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n17141_o = n17020_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n17143_o = n17141_o ? 8'b11111111 : n17065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n17145_o = n15556_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n17146_o = n17020_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n17147_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n17148_o = ~n17147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n17151_o = n17148_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n17152_o = n17146_o ? n17151_o : n17065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n17153_o = n17016_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n17154_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n17155_o = ~n17154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n17158_o = n17155_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n17159_o = n17153_o ? n17158_o : n17065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n17160_o = n17145_o ? n17152_o : n17159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n17161_o = n17140_o ? n17143_o : n17160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:374:9  */
  assign n17163_o = n15552_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n17165_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n17166_o = n17020_o[1];
  assign n17168_o = {n17059_o, n17056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n17169_o = n17166_o ? 16'b1111111111111111 : n17168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n17171_o = n15556_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n17172_o = n17020_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n17173_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n17174_o = ~n17173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n17177_o = n17174_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n17178_o = {n17059_o, n17056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n17179_o = n17172_o ? n17177_o : n17178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n17180_o = n17016_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n17181_o = n15549_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n17182_o = ~n17181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n17185_o = n17182_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n17186_o = {n17059_o, n17056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n17187_o = n17180_o ? n17185_o : n17186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n17188_o = n17171_o ? n17179_o : n17187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n17189_o = n17165_o ? n17169_o : n17188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n17191_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n17192_o = n17020_o[3];
  assign n17194_o = {n17065_o, n17062_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n17195_o = n17192_o ? 16'b1111111111111111 : n17194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n17197_o = n15556_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n17198_o = n17020_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n17199_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n17200_o = ~n17199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n17203_o = n17200_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n17204_o = {n17065_o, n17062_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n17205_o = n17198_o ? n17203_o : n17204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n17206_o = n17016_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n17207_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n17208_o = ~n17207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n17211_o = n17208_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n17212_o = {n17065_o, n17062_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n17213_o = n17206_o ? n17211_o : n17212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n17214_o = n17197_o ? n17205_o : n17213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n17215_o = n17191_o ? n17195_o : n17214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:400:9  */
  assign n17217_o = n15552_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:30  */
  assign n17219_o = n15554_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:46  */
  assign n17220_o = n17020_o[3];
  assign n17222_o = {n17065_o, n17062_o, n17059_o, n17056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:26  */
  assign n17223_o = n17220_o ? 32'b11111111111111111111111111111111 : n17222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:36  */
  assign n17225_o = n15556_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:36  */
  assign n17226_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:41  */
  assign n17227_o = ~n17226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:28  */
  assign n17230_o = n17227_o ? 32'b11111111111111111111111111111111 : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:46  */
  assign n17231_o = n17016_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:38  */
  assign n17232_o = n15549_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:43  */
  assign n17233_o = ~n17232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:30  */
  assign n17236_o = n17233_o ? 32'b01111111111111111111111111111111 : 32'b10000000000000000000000000000000;
  assign n17237_o = {n17065_o, n17062_o, n17059_o, n17056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:28  */
  assign n17238_o = n17231_o ? n17236_o : n17237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:26  */
  assign n17239_o = n17225_o ? n17230_o : n17238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:24  */
  assign n17240_o = n17219_o ? n17223_o : n17239_o;
  assign n17241_o = {n17217_o, n17163_o};
  assign n17242_o = n17189_o[7:0];
  assign n17243_o = n17240_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n17241_o)
      2'b10: n17244_o <= n17242_o;
      2'b01: n17244_o <= n17092_o;
    endcase
  assign n17245_o = n17189_o[15:8];
  assign n17246_o = n17240_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n17241_o)
      2'b10: n17247_o <= n17245_o;
      2'b01: n17247_o <= n17115_o;
    endcase
  assign n17248_o = n17215_o[7:0];
  assign n17249_o = n17240_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n17241_o)
      2'b10: n17250_o <= n17248_o;
      2'b01: n17250_o <= n17138_o;
    endcase
  assign n17251_o = n17215_o[15:8];
  assign n17252_o = n17240_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n17241_o)
      2'b10: n17253_o <= n17251_o;
      2'b01: n17253_o <= n17161_o;
    endcase
  assign n17254_o = {n17253_o, n17250_o, n17247_o, n17244_o};
  assign n17255_o = {n17065_o, n17062_o, n17059_o, n17056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:372:5  */
  assign n17256_o = n15560_o ? n17254_o : n17255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:17  */
  assign n17257_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:25  */
  assign n17258_o = n17257_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:35  */
  assign n17260_o = n17258_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:19  */
  assign n17261_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:27  */
  assign n17262_o = n17261_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:32  */
  assign n17264_o = n17262_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:21  */
  assign n17265_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:29  */
  assign n17266_o = n17265_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:32  */
  assign n17268_o = n17266_o == 1'b0;
  assign n17271_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17272_o = n17271_o[39];
  assign n17273_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17274_o = n17273_o[39];
  assign n17275_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17276_o = n17275_o[39];
  assign n17277_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17278_o = n17277_o[39];
  assign n17279_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17280_o = n17279_o[39];
  assign n17281_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17282_o = n17281_o[39];
  assign n17283_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17284_o = n17283_o[39];
  assign n17285_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n17286_o = n17285_o[39];
  assign n17287_o = {n17272_o, n17274_o, n17276_o, n17278_o};
  assign n17288_o = {n17280_o, n17282_o, n17284_o, n17286_o};
  assign n17289_o = {n17287_o, n17288_o};
  assign n17290_o = n14095_o[39:32];
  assign n17291_o = n13920_o[39:32];
  assign n17292_o = n13927_o[39:32];
  assign n17293_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17294_o = n13922_o ? n17292_o : n17293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17295_o = n13915_o ? n17291_o : n17294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17296_o = n14074_o ? n17290_o : n17295_o;
  assign n17297_o = n14095_o[63:48];
  assign n17298_o = n13920_o[63:48];
  assign n17299_o = n13927_o[63:48];
  assign n17300_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17301_o = n13922_o ? n17299_o : n17300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17302_o = n13915_o ? n17298_o : n17301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17303_o = n14074_o ? n17297_o : n17302_o;
  assign n17304_o = {n17303_o, n17289_o, n17296_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17305_o = n17304_o[55];
  assign n17306_o = n14095_o[39:32];
  assign n17307_o = n13920_o[39:32];
  assign n17308_o = n13927_o[39:32];
  assign n17309_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17310_o = n13922_o ? n17308_o : n17309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17311_o = n13915_o ? n17307_o : n17310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17312_o = n14074_o ? n17306_o : n17311_o;
  assign n17313_o = n14095_o[63:48];
  assign n17314_o = n13920_o[63:48];
  assign n17315_o = n13927_o[63:48];
  assign n17316_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17317_o = n13922_o ? n17315_o : n17316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17318_o = n13915_o ? n17314_o : n17317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17319_o = n14074_o ? n17313_o : n17318_o;
  assign n17320_o = {n17319_o, n17289_o, n17312_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17321_o = n17320_o[55];
  assign n17322_o = n14095_o[39:32];
  assign n17323_o = n13920_o[39:32];
  assign n17324_o = n13927_o[39:32];
  assign n17325_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17326_o = n13922_o ? n17324_o : n17325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17327_o = n13915_o ? n17323_o : n17326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17328_o = n14074_o ? n17322_o : n17327_o;
  assign n17329_o = n14095_o[63:48];
  assign n17330_o = n13920_o[63:48];
  assign n17331_o = n13927_o[63:48];
  assign n17332_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17333_o = n13922_o ? n17331_o : n17332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17334_o = n13915_o ? n17330_o : n17333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17335_o = n14074_o ? n17329_o : n17334_o;
  assign n17336_o = {n17335_o, n17289_o, n17328_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17337_o = n17336_o[55];
  assign n17338_o = n14095_o[39:32];
  assign n17339_o = n13920_o[39:32];
  assign n17340_o = n13927_o[39:32];
  assign n17341_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17342_o = n13922_o ? n17340_o : n17341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17343_o = n13915_o ? n17339_o : n17342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17344_o = n14074_o ? n17338_o : n17343_o;
  assign n17345_o = n14095_o[63:48];
  assign n17346_o = n13920_o[63:48];
  assign n17347_o = n13927_o[63:48];
  assign n17348_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17349_o = n13922_o ? n17347_o : n17348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17350_o = n13915_o ? n17346_o : n17349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17351_o = n14074_o ? n17345_o : n17350_o;
  assign n17352_o = {n17351_o, n17289_o, n17344_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17353_o = n17352_o[55];
  assign n17354_o = n14095_o[39:32];
  assign n17355_o = n13920_o[39:32];
  assign n17356_o = n13927_o[39:32];
  assign n17357_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17358_o = n13922_o ? n17356_o : n17357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17359_o = n13915_o ? n17355_o : n17358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17360_o = n14074_o ? n17354_o : n17359_o;
  assign n17361_o = n14095_o[63:48];
  assign n17362_o = n13920_o[63:48];
  assign n17363_o = n13927_o[63:48];
  assign n17364_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17365_o = n13922_o ? n17363_o : n17364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17366_o = n13915_o ? n17362_o : n17365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17367_o = n14074_o ? n17361_o : n17366_o;
  assign n17368_o = {n17367_o, n17289_o, n17360_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17369_o = n17368_o[55];
  assign n17370_o = n14095_o[39:32];
  assign n17371_o = n13920_o[39:32];
  assign n17372_o = n13927_o[39:32];
  assign n17373_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17374_o = n13922_o ? n17372_o : n17373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17375_o = n13915_o ? n17371_o : n17374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17376_o = n14074_o ? n17370_o : n17375_o;
  assign n17377_o = n14095_o[63:48];
  assign n17378_o = n13920_o[63:48];
  assign n17379_o = n13927_o[63:48];
  assign n17380_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17381_o = n13922_o ? n17379_o : n17380_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17382_o = n13915_o ? n17378_o : n17381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17383_o = n14074_o ? n17377_o : n17382_o;
  assign n17384_o = {n17383_o, n17289_o, n17376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17385_o = n17384_o[55];
  assign n17386_o = n14095_o[39:32];
  assign n17387_o = n13920_o[39:32];
  assign n17388_o = n13927_o[39:32];
  assign n17389_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17390_o = n13922_o ? n17388_o : n17389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17391_o = n13915_o ? n17387_o : n17390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17392_o = n14074_o ? n17386_o : n17391_o;
  assign n17393_o = n14095_o[63:48];
  assign n17394_o = n13920_o[63:48];
  assign n17395_o = n13927_o[63:48];
  assign n17396_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17397_o = n13922_o ? n17395_o : n17396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17398_o = n13915_o ? n17394_o : n17397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17399_o = n14074_o ? n17393_o : n17398_o;
  assign n17400_o = {n17399_o, n17289_o, n17392_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17401_o = n17400_o[55];
  assign n17402_o = n14095_o[39:32];
  assign n17403_o = n13920_o[39:32];
  assign n17404_o = n13927_o[39:32];
  assign n17405_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17406_o = n13922_o ? n17404_o : n17405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17407_o = n13915_o ? n17403_o : n17406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17408_o = n14074_o ? n17402_o : n17407_o;
  assign n17409_o = n14095_o[63:48];
  assign n17410_o = n13920_o[63:48];
  assign n17411_o = n13927_o[63:48];
  assign n17412_o = n13912_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17413_o = n13922_o ? n17411_o : n17412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17414_o = n13915_o ? n17410_o : n17413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17415_o = n14074_o ? n17409_o : n17414_o;
  assign n17416_o = {n17415_o, n17289_o, n17408_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n17417_o = n17416_o[55];
  assign n17418_o = {n17305_o, n17321_o, n17337_o, n17353_o};
  assign n17419_o = {n17369_o, n17385_o, n17401_o, n17417_o};
  assign n17420_o = {n17418_o, n17419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n17421_o = n17268_o ? 8'b00000000 : n17289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n17422_o = n17268_o ? 8'b00000000 : n17420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:21  */
  assign n17423_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:29  */
  assign n17424_o = n17423_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:32  */
  assign n17426_o = n17424_o == 1'b0;
  assign n17428_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17429_o = n17428_o[47];
  assign n17430_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17431_o = n17430_o[47];
  assign n17432_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17433_o = n17432_o[47];
  assign n17434_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17435_o = n17434_o[47];
  assign n17436_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17437_o = n17436_o[47];
  assign n17438_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17439_o = n17438_o[47];
  assign n17440_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17441_o = n17440_o[47];
  assign n17442_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17443_o = n17442_o[47];
  assign n17444_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17445_o = n17444_o[47];
  assign n17446_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17447_o = n17446_o[47];
  assign n17448_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17449_o = n17448_o[47];
  assign n17450_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17451_o = n17450_o[47];
  assign n17452_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17453_o = n17452_o[47];
  assign n17454_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17455_o = n17454_o[47];
  assign n17456_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17457_o = n17456_o[47];
  assign n17458_o = {n14376_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n17459_o = n17458_o[47];
  assign n17460_o = {n17429_o, n17431_o, n17433_o, n17435_o};
  assign n17461_o = {n17437_o, n17439_o, n17441_o, n17443_o};
  assign n17462_o = {n17445_o, n17447_o, n17449_o, n17451_o};
  assign n17463_o = {n17453_o, n17455_o, n17457_o, n17459_o};
  assign n17464_o = {n17460_o, n17461_o, n17462_o, n17463_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:11  */
  assign n17465_o = n17426_o ? 16'b0000000000000000 : n17464_o;
  assign n17466_o = n14095_o[47:40];
  assign n17467_o = n13920_o[47:40];
  assign n17468_o = n13927_o[47:40];
  assign n17469_o = n13912_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17470_o = n13922_o ? n17468_o : n17469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17471_o = n13915_o ? n17467_o : n17470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17472_o = n14074_o ? n17466_o : n17471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n17473_o = n17264_o ? n17421_o : n17472_o;
  assign n17474_o = n17465_o[7:0];
  assign n17475_o = n14095_o[55:48];
  assign n17476_o = n13920_o[55:48];
  assign n17477_o = n13927_o[55:48];
  assign n17478_o = n13912_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17479_o = n13922_o ? n17477_o : n17478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17480_o = n13915_o ? n17476_o : n17479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17481_o = n14074_o ? n17475_o : n17480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n17482_o = n17264_o ? n17481_o : n17474_o;
  assign n17483_o = n17465_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n17484_o = n17264_o ? n17422_o : n17483_o;
  assign n17485_o = {n17484_o, n17482_o, n17473_o};
  assign n17486_o = n14095_o[63:40];
  assign n17487_o = n13920_o[63:40];
  assign n17488_o = n13927_o[63:40];
  assign n17489_o = n13912_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17490_o = n13922_o ? n17488_o : n17489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17491_o = n13915_o ? n17487_o : n17490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17492_o = n14074_o ? n17486_o : n17491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:7  */
  assign n17493_o = n17260_o ? n17485_o : n17492_o;
  assign n17494_o = n14095_o[39:32];
  assign n17495_o = n13920_o[39:32];
  assign n17496_o = n13927_o[39:32];
  assign n17497_o = n13912_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17498_o = n13922_o ? n17496_o : n17497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17499_o = n13915_o ? n17495_o : n17498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n17500_o = n14074_o ? n17494_o : n17499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:19  */
  assign n17501_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:27  */
  assign n17502_o = n17501_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:39  */
  assign n17503_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:47  */
  assign n17504_o = n17503_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:52  */
  assign n17506_o = n17504_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:41  */
  assign n17507_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:49  */
  assign n17508_o = n17507_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:52  */
  assign n17510_o = n17508_o == 1'b0;
  assign n17513_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17514_o = n17513_o[39];
  assign n17515_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17516_o = n17515_o[39];
  assign n17517_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17518_o = n17517_o[39];
  assign n17519_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17520_o = n17519_o[39];
  assign n17521_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17522_o = n17521_o[39];
  assign n17523_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17524_o = n17523_o[39];
  assign n17525_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17526_o = n17525_o[39];
  assign n17527_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n17528_o = n17527_o[39];
  assign n17529_o = {n17514_o, n17516_o, n17518_o, n17520_o};
  assign n17530_o = {n17522_o, n17524_o, n17526_o, n17528_o};
  assign n17531_o = {n17529_o, n17530_o};
  assign n17532_o = n14155_o[39:32];
  assign n17533_o = n14153_o[39:32];
  assign n17534_o = n14151_o[39:32];
  assign n17535_o = n14149_o[39:32];
  assign n17536_o = n13946_o[39:32];
  assign n17537_o = n13953_o[39:32];
  assign n17538_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17539_o = n13948_o ? n17537_o : n17538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17540_o = n13941_o ? n17536_o : n17539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17541_o = n14128_o ? n17535_o : n17540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17542_o = n14120_o ? n17534_o : n17541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17543_o = n14114_o ? n17533_o : n17542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17544_o = n14100_o ? n17532_o : n17543_o;
  assign n17545_o = n14155_o[63:48];
  assign n17546_o = n14153_o[63:48];
  assign n17547_o = n14151_o[63:48];
  assign n17548_o = n14149_o[63:48];
  assign n17549_o = n13946_o[63:48];
  assign n17550_o = n13953_o[63:48];
  assign n17551_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17552_o = n13948_o ? n17550_o : n17551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17553_o = n13941_o ? n17549_o : n17552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17554_o = n14128_o ? n17548_o : n17553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17555_o = n14120_o ? n17547_o : n17554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17556_o = n14114_o ? n17546_o : n17555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17557_o = n14100_o ? n17545_o : n17556_o;
  assign n17558_o = {n17557_o, n17531_o, n17544_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17559_o = n17558_o[55];
  assign n17560_o = n14155_o[39:32];
  assign n17561_o = n14153_o[39:32];
  assign n17562_o = n14151_o[39:32];
  assign n17563_o = n14149_o[39:32];
  assign n17564_o = n13946_o[39:32];
  assign n17565_o = n13953_o[39:32];
  assign n17566_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17567_o = n13948_o ? n17565_o : n17566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17568_o = n13941_o ? n17564_o : n17567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17569_o = n14128_o ? n17563_o : n17568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17570_o = n14120_o ? n17562_o : n17569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17571_o = n14114_o ? n17561_o : n17570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17572_o = n14100_o ? n17560_o : n17571_o;
  assign n17573_o = n14155_o[63:48];
  assign n17574_o = n14153_o[63:48];
  assign n17575_o = n14151_o[63:48];
  assign n17576_o = n14149_o[63:48];
  assign n17577_o = n13946_o[63:48];
  assign n17578_o = n13953_o[63:48];
  assign n17579_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17580_o = n13948_o ? n17578_o : n17579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17581_o = n13941_o ? n17577_o : n17580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17582_o = n14128_o ? n17576_o : n17581_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17583_o = n14120_o ? n17575_o : n17582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17584_o = n14114_o ? n17574_o : n17583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17585_o = n14100_o ? n17573_o : n17584_o;
  assign n17586_o = {n17585_o, n17531_o, n17572_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17587_o = n17586_o[55];
  assign n17588_o = n14155_o[39:32];
  assign n17589_o = n14153_o[39:32];
  assign n17590_o = n14151_o[39:32];
  assign n17591_o = n14149_o[39:32];
  assign n17592_o = n13946_o[39:32];
  assign n17593_o = n13953_o[39:32];
  assign n17594_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17595_o = n13948_o ? n17593_o : n17594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17596_o = n13941_o ? n17592_o : n17595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17597_o = n14128_o ? n17591_o : n17596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17598_o = n14120_o ? n17590_o : n17597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17599_o = n14114_o ? n17589_o : n17598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17600_o = n14100_o ? n17588_o : n17599_o;
  assign n17601_o = n14155_o[63:48];
  assign n17602_o = n14153_o[63:48];
  assign n17603_o = n14151_o[63:48];
  assign n17604_o = n14149_o[63:48];
  assign n17605_o = n13946_o[63:48];
  assign n17606_o = n13953_o[63:48];
  assign n17607_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17608_o = n13948_o ? n17606_o : n17607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17609_o = n13941_o ? n17605_o : n17608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17610_o = n14128_o ? n17604_o : n17609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17611_o = n14120_o ? n17603_o : n17610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17612_o = n14114_o ? n17602_o : n17611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17613_o = n14100_o ? n17601_o : n17612_o;
  assign n17614_o = {n17613_o, n17531_o, n17600_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17615_o = n17614_o[55];
  assign n17616_o = n14155_o[39:32];
  assign n17617_o = n14153_o[39:32];
  assign n17618_o = n14151_o[39:32];
  assign n17619_o = n14149_o[39:32];
  assign n17620_o = n13946_o[39:32];
  assign n17621_o = n13953_o[39:32];
  assign n17622_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17623_o = n13948_o ? n17621_o : n17622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17624_o = n13941_o ? n17620_o : n17623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17625_o = n14128_o ? n17619_o : n17624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17626_o = n14120_o ? n17618_o : n17625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17627_o = n14114_o ? n17617_o : n17626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17628_o = n14100_o ? n17616_o : n17627_o;
  assign n17629_o = n14155_o[63:48];
  assign n17630_o = n14153_o[63:48];
  assign n17631_o = n14151_o[63:48];
  assign n17632_o = n14149_o[63:48];
  assign n17633_o = n13946_o[63:48];
  assign n17634_o = n13953_o[63:48];
  assign n17635_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17636_o = n13948_o ? n17634_o : n17635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17637_o = n13941_o ? n17633_o : n17636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17638_o = n14128_o ? n17632_o : n17637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17639_o = n14120_o ? n17631_o : n17638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17640_o = n14114_o ? n17630_o : n17639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17641_o = n14100_o ? n17629_o : n17640_o;
  assign n17642_o = {n17641_o, n17531_o, n17628_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17643_o = n17642_o[55];
  assign n17644_o = n14155_o[39:32];
  assign n17645_o = n14153_o[39:32];
  assign n17646_o = n14151_o[39:32];
  assign n17647_o = n14149_o[39:32];
  assign n17648_o = n13946_o[39:32];
  assign n17649_o = n13953_o[39:32];
  assign n17650_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17651_o = n13948_o ? n17649_o : n17650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17652_o = n13941_o ? n17648_o : n17651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17653_o = n14128_o ? n17647_o : n17652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17654_o = n14120_o ? n17646_o : n17653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17655_o = n14114_o ? n17645_o : n17654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17656_o = n14100_o ? n17644_o : n17655_o;
  assign n17657_o = n14155_o[63:48];
  assign n17658_o = n14153_o[63:48];
  assign n17659_o = n14151_o[63:48];
  assign n17660_o = n14149_o[63:48];
  assign n17661_o = n13946_o[63:48];
  assign n17662_o = n13953_o[63:48];
  assign n17663_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17664_o = n13948_o ? n17662_o : n17663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17665_o = n13941_o ? n17661_o : n17664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17666_o = n14128_o ? n17660_o : n17665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17667_o = n14120_o ? n17659_o : n17666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17668_o = n14114_o ? n17658_o : n17667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17669_o = n14100_o ? n17657_o : n17668_o;
  assign n17670_o = {n17669_o, n17531_o, n17656_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17671_o = n17670_o[55];
  assign n17672_o = n14155_o[39:32];
  assign n17673_o = n14153_o[39:32];
  assign n17674_o = n14151_o[39:32];
  assign n17675_o = n14149_o[39:32];
  assign n17676_o = n13946_o[39:32];
  assign n17677_o = n13953_o[39:32];
  assign n17678_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17679_o = n13948_o ? n17677_o : n17678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17680_o = n13941_o ? n17676_o : n17679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17681_o = n14128_o ? n17675_o : n17680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17682_o = n14120_o ? n17674_o : n17681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17683_o = n14114_o ? n17673_o : n17682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17684_o = n14100_o ? n17672_o : n17683_o;
  assign n17685_o = n14155_o[63:48];
  assign n17686_o = n14153_o[63:48];
  assign n17687_o = n14151_o[63:48];
  assign n17688_o = n14149_o[63:48];
  assign n17689_o = n13946_o[63:48];
  assign n17690_o = n13953_o[63:48];
  assign n17691_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17692_o = n13948_o ? n17690_o : n17691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17693_o = n13941_o ? n17689_o : n17692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17694_o = n14128_o ? n17688_o : n17693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17695_o = n14120_o ? n17687_o : n17694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17696_o = n14114_o ? n17686_o : n17695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17697_o = n14100_o ? n17685_o : n17696_o;
  assign n17698_o = {n17697_o, n17531_o, n17684_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17699_o = n17698_o[55];
  assign n17700_o = n14155_o[39:32];
  assign n17701_o = n14153_o[39:32];
  assign n17702_o = n14151_o[39:32];
  assign n17703_o = n14149_o[39:32];
  assign n17704_o = n13946_o[39:32];
  assign n17705_o = n13953_o[39:32];
  assign n17706_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17707_o = n13948_o ? n17705_o : n17706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17708_o = n13941_o ? n17704_o : n17707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17709_o = n14128_o ? n17703_o : n17708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17710_o = n14120_o ? n17702_o : n17709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17711_o = n14114_o ? n17701_o : n17710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17712_o = n14100_o ? n17700_o : n17711_o;
  assign n17713_o = n14155_o[63:48];
  assign n17714_o = n14153_o[63:48];
  assign n17715_o = n14151_o[63:48];
  assign n17716_o = n14149_o[63:48];
  assign n17717_o = n13946_o[63:48];
  assign n17718_o = n13953_o[63:48];
  assign n17719_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17720_o = n13948_o ? n17718_o : n17719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17721_o = n13941_o ? n17717_o : n17720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17722_o = n14128_o ? n17716_o : n17721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17723_o = n14120_o ? n17715_o : n17722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17724_o = n14114_o ? n17714_o : n17723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17725_o = n14100_o ? n17713_o : n17724_o;
  assign n17726_o = {n17725_o, n17531_o, n17712_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17727_o = n17726_o[55];
  assign n17728_o = n14155_o[39:32];
  assign n17729_o = n14153_o[39:32];
  assign n17730_o = n14151_o[39:32];
  assign n17731_o = n14149_o[39:32];
  assign n17732_o = n13946_o[39:32];
  assign n17733_o = n13953_o[39:32];
  assign n17734_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17735_o = n13948_o ? n17733_o : n17734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17736_o = n13941_o ? n17732_o : n17735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17737_o = n14128_o ? n17731_o : n17736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17738_o = n14120_o ? n17730_o : n17737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17739_o = n14114_o ? n17729_o : n17738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17740_o = n14100_o ? n17728_o : n17739_o;
  assign n17741_o = n14155_o[63:48];
  assign n17742_o = n14153_o[63:48];
  assign n17743_o = n14151_o[63:48];
  assign n17744_o = n14149_o[63:48];
  assign n17745_o = n13946_o[63:48];
  assign n17746_o = n13953_o[63:48];
  assign n17747_o = n13938_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17748_o = n13948_o ? n17746_o : n17747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17749_o = n13941_o ? n17745_o : n17748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17750_o = n14128_o ? n17744_o : n17749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17751_o = n14120_o ? n17743_o : n17750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17752_o = n14114_o ? n17742_o : n17751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17753_o = n14100_o ? n17741_o : n17752_o;
  assign n17754_o = {n17753_o, n17531_o, n17740_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n17755_o = n17754_o[55];
  assign n17756_o = {n17559_o, n17587_o, n17615_o, n17643_o};
  assign n17757_o = {n17671_o, n17699_o, n17727_o, n17755_o};
  assign n17758_o = {n17756_o, n17757_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n17759_o = n17510_o ? 8'b00000000 : n17531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n17760_o = n17510_o ? 8'b00000000 : n17758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:41  */
  assign n17761_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:49  */
  assign n17762_o = n17761_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:52  */
  assign n17764_o = n17762_o == 1'b0;
  assign n17766_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17767_o = n17766_o[47];
  assign n17768_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17769_o = n17768_o[47];
  assign n17770_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17771_o = n17770_o[47];
  assign n17772_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17773_o = n17772_o[47];
  assign n17774_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17775_o = n17774_o[47];
  assign n17776_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17777_o = n17776_o[47];
  assign n17778_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17779_o = n17778_o[47];
  assign n17780_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17781_o = n17780_o[47];
  assign n17782_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17783_o = n17782_o[47];
  assign n17784_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17785_o = n17784_o[47];
  assign n17786_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17787_o = n17786_o[47];
  assign n17788_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17789_o = n17788_o[47];
  assign n17790_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17791_o = n17790_o[47];
  assign n17792_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17793_o = n17792_o[47];
  assign n17794_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17795_o = n17794_o[47];
  assign n17796_o = {n14792_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n17797_o = n17796_o[47];
  assign n17798_o = {n17767_o, n17769_o, n17771_o, n17773_o};
  assign n17799_o = {n17775_o, n17777_o, n17779_o, n17781_o};
  assign n17800_o = {n17783_o, n17785_o, n17787_o, n17789_o};
  assign n17801_o = {n17791_o, n17793_o, n17795_o, n17797_o};
  assign n17802_o = {n17798_o, n17799_o, n17800_o, n17801_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:31  */
  assign n17803_o = n17764_o ? 16'b0000000000000000 : n17802_o;
  assign n17804_o = n14155_o[47:40];
  assign n17805_o = n14153_o[47:40];
  assign n17806_o = n14151_o[47:40];
  assign n17807_o = n14149_o[47:40];
  assign n17808_o = n13946_o[47:40];
  assign n17809_o = n13953_o[47:40];
  assign n17810_o = n13938_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17811_o = n13948_o ? n17809_o : n17810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17812_o = n13941_o ? n17808_o : n17811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17813_o = n14128_o ? n17807_o : n17812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17814_o = n14120_o ? n17806_o : n17813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17815_o = n14114_o ? n17805_o : n17814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17816_o = n14100_o ? n17804_o : n17815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n17817_o = n17506_o ? n17759_o : n17816_o;
  assign n17818_o = n17803_o[7:0];
  assign n17819_o = n14155_o[55:48];
  assign n17820_o = n14153_o[55:48];
  assign n17821_o = n14151_o[55:48];
  assign n17822_o = n14149_o[55:48];
  assign n17823_o = n13946_o[55:48];
  assign n17824_o = n13953_o[55:48];
  assign n17825_o = n13938_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17826_o = n13948_o ? n17824_o : n17825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17827_o = n13941_o ? n17823_o : n17826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17828_o = n14128_o ? n17822_o : n17827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17829_o = n14120_o ? n17821_o : n17828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17830_o = n14114_o ? n17820_o : n17829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17831_o = n14100_o ? n17819_o : n17830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n17832_o = n17506_o ? n17831_o : n17818_o;
  assign n17833_o = n17803_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n17834_o = n17506_o ? n17760_o : n17833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:9  */
  assign n17836_o = n17502_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n17838_o = n17502_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n17839_o = n17836_o | n17838_o;
  assign n17840_o = n14155_o[47:40];
  assign n17841_o = n14153_o[47:40];
  assign n17842_o = n14151_o[47:40];
  assign n17843_o = n14149_o[47:40];
  assign n17844_o = n13946_o[47:40];
  assign n17845_o = n13953_o[47:40];
  assign n17846_o = n13938_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17847_o = n13948_o ? n17845_o : n17846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17848_o = n13941_o ? n17844_o : n17847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17849_o = n14128_o ? n17843_o : n17848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17850_o = n14120_o ? n17842_o : n17849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17851_o = n14114_o ? n17841_o : n17850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17852_o = n14100_o ? n17840_o : n17851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n17839_o)
      1'b1: n17853_o <= n17817_o;
    endcase
  assign n17854_o = n14155_o[55:48];
  assign n17855_o = n14153_o[55:48];
  assign n17856_o = n14151_o[55:48];
  assign n17857_o = n14149_o[55:48];
  assign n17858_o = n13946_o[55:48];
  assign n17859_o = n13953_o[55:48];
  assign n17860_o = n13938_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17861_o = n13948_o ? n17859_o : n17860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17862_o = n13941_o ? n17858_o : n17861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17863_o = n14128_o ? n17857_o : n17862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17864_o = n14120_o ? n17856_o : n17863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17865_o = n14114_o ? n17855_o : n17864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17866_o = n14100_o ? n17854_o : n17865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n17839_o)
      1'b1: n17867_o <= n17832_o;
    endcase
  assign n17868_o = n14155_o[63:56];
  assign n17869_o = n14153_o[63:56];
  assign n17870_o = n14151_o[63:56];
  assign n17871_o = n14149_o[63:56];
  assign n17872_o = n13946_o[63:56];
  assign n17873_o = n13953_o[63:56];
  assign n17874_o = n13938_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17875_o = n13948_o ? n17873_o : n17874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17876_o = n13941_o ? n17872_o : n17875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17877_o = n14128_o ? n17871_o : n17876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17878_o = n14120_o ? n17870_o : n17877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17879_o = n14114_o ? n17869_o : n17878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17880_o = n14100_o ? n17868_o : n17879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n17839_o)
      1'b1: n17881_o <= n17834_o;
    endcase
  assign n17895_o = n14155_o[39:32];
  assign n17896_o = n14153_o[39:32];
  assign n17897_o = n14151_o[39:32];
  assign n17898_o = n14149_o[39:32];
  assign n17899_o = n13946_o[39:32];
  assign n17900_o = n13953_o[39:32];
  assign n17901_o = n13938_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n17902_o = n13948_o ? n17900_o : n17901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n17903_o = n13941_o ? n17899_o : n17902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n17904_o = n14128_o ? n17898_o : n17903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n17905_o = n14120_o ? n17897_o : n17904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n17906_o = n14114_o ? n17896_o : n17905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n17907_o = n14100_o ? n17895_o : n17906_o;
  assign n17922_o = {n17493_o, n17500_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:492:53  */
  assign n17923_o = n17922_o[63:32];
  assign n17924_o = {n17881_o, n17867_o, n17853_o, n17907_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:493:53  */
  assign n17925_o = n17924_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:51  */
  assign n17926_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:59  */
  assign n17927_o = n17926_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:51  */
  assign n17928_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:59  */
  assign n17929_o = n17928_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:51  */
  assign n17930_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:59  */
  assign n17931_o = n17930_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:51  */
  assign n17932_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:59  */
  assign n17933_o = n17932_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:262:7  */
  assign n17951_o = n17929_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:267:7  */
  assign n17957_o = n17929_o == 2'b01;
  assign n17962_o = {n17957_o, n17951_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n17962_o)
      2'b10: n17963_o <= 1'b0;
      2'b01: n17963_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n17962_o)
      2'b10: n17964_o <= 1'b1;
      2'b01: n17964_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n17962_o)
      2'b10: n17965_o <= 1'b0;
      2'b01: n17965_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n17962_o)
      2'b10: n17966_o <= 1'b1;
      2'b01: n17966_o <= 1'b0;
    endcase
  assign n17971_o = {n17966_o, n17965_o, n17964_o, n17963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n17972_o = n17971_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n17974_o = n17927_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n17977_o = n17974_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n17979_o = n17972_o ? 1'b0 : n17977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n17982_o = n17923_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n17983_o = n17925_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n17997_o = n17982_o + n17983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n17998_o = {7'b0, n17979_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n17999_o = n17997_o + n17998_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n18001_o = n17999_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n18002_o = n17982_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n18003_o = {n18001_o, n18002_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n18004_o = n17983_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n18005_o = {n18003_o, n18004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n18009_o = n18005_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18011_o = n18005_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18012_o = n18009_o | n18011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18014_o = n18005_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18015_o = n18012_o | n18014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18017_o = n18005_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18018_o = n18015_o | n18017_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n18018_o)
      1'b1: n18020_o <= 1'b1;
    endcase
  assign n18022_o = n18021_o[12:9];
  assign n18023_o = n18021_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n18025_o = n17927_o == 1'b0;
  assign n18026_o = {n18022_o, n18020_o, n18023_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n18027_o = n18026_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n18028_o = n18027_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n18030_o = n17927_o == 1'b1;
  assign n18031_o = {n18022_o, n18020_o, n18023_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n18032_o = n18031_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n18033_o = n18032_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n18034_o = ~n18033_o;
  assign n18035_o = n18021_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n18036_o = n18030_o ? n18034_o : n18035_o;
  assign n18037_o = n18021_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18038_o = n18025_o ? n18028_o : n18037_o;
  assign n18039_o = n18021_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18040_o = n18025_o ? n18039_o : n18036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n18043_o = n18005_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n18044_o = n18005_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n18045_o = ~n18044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n18046_o = n18043_o & n18045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n18047_o = n18005_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n18048_o = ~n18047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n18049_o = n18046_o & n18048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n18051_o = n18005_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n18052_o = ~n18051_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n18053_o = n18005_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n18054_o = n18052_o & n18053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n18055_o = n18005_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n18056_o = n18054_o & n18055_o;
  assign n18057_o = {n18040_o, n18038_o, n18056_o, n18049_o, n18020_o, n17999_o};
  assign n18059_o = n18058_o[51:13];
  assign n18060_o = {n17966_o, n17965_o, n17964_o, n17963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n18061_o = n18060_o[1];
  assign n18062_o = {n18059_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n18063_o = n18062_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n18064_o = n18063_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n18065_o = n18064_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n18067_o = n17927_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n18070_o = n18067_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n18071_o = n18061_o ? n18065_o : n18070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n18074_o = n17923_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n18075_o = n17925_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n18089_o = n18074_o + n18075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n18090_o = {7'b0, n18071_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n18091_o = n18089_o + n18090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n18093_o = n18091_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n18094_o = n18074_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n18095_o = {n18093_o, n18094_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n18096_o = n18075_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n18097_o = {n18095_o, n18096_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n18101_o = n18097_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18103_o = n18097_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18104_o = n18101_o | n18103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18106_o = n18097_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18107_o = n18104_o | n18106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18109_o = n18097_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18110_o = n18107_o | n18109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n18110_o)
      1'b1: n18112_o <= 1'b1;
    endcase
  assign n18114_o = n18113_o[12:9];
  assign n18115_o = n18113_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n18117_o = n17927_o == 1'b0;
  assign n18118_o = {n18114_o, n18112_o, n18115_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n18119_o = n18118_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n18120_o = n18119_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n18122_o = n17927_o == 1'b1;
  assign n18123_o = {n18114_o, n18112_o, n18115_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n18124_o = n18123_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n18125_o = n18124_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n18126_o = ~n18125_o;
  assign n18127_o = n18113_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n18128_o = n18122_o ? n18126_o : n18127_o;
  assign n18129_o = n18113_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18130_o = n18117_o ? n18120_o : n18129_o;
  assign n18131_o = n18113_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18132_o = n18117_o ? n18131_o : n18128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n18135_o = n18097_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n18136_o = n18097_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n18137_o = ~n18136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n18138_o = n18135_o & n18137_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n18139_o = n18097_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n18140_o = ~n18139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n18141_o = n18138_o & n18140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n18143_o = n18097_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n18144_o = ~n18143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n18145_o = n18097_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n18146_o = n18144_o & n18145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n18147_o = n18097_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n18148_o = n18146_o & n18147_o;
  assign n18149_o = {n18132_o, n18130_o, n18148_o, n18141_o, n18112_o, n18091_o};
  assign n18150_o = n18058_o[51:26];
  assign n18151_o = {n17966_o, n17965_o, n17964_o, n17963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n18152_o = n18151_o[2];
  assign n18153_o = {n18150_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n18154_o = n18153_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n18155_o = n18154_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n18156_o = n18155_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n18158_o = n17927_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n18161_o = n18158_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n18162_o = n18152_o ? n18156_o : n18161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n18165_o = n17923_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n18166_o = n17925_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n18180_o = n18165_o + n18166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n18181_o = {7'b0, n18162_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n18182_o = n18180_o + n18181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n18184_o = n18182_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n18185_o = n18165_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n18186_o = {n18184_o, n18185_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n18187_o = n18166_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n18188_o = {n18186_o, n18187_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n18192_o = n18188_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18194_o = n18188_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18195_o = n18192_o | n18194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18197_o = n18188_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18198_o = n18195_o | n18197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18200_o = n18188_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18201_o = n18198_o | n18200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n18201_o)
      1'b1: n18203_o <= 1'b1;
    endcase
  assign n18205_o = n18204_o[12:9];
  assign n18206_o = n18204_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n18208_o = n17927_o == 1'b0;
  assign n18209_o = {n18205_o, n18203_o, n18206_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n18210_o = n18209_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n18211_o = n18210_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n18213_o = n17927_o == 1'b1;
  assign n18214_o = {n18205_o, n18203_o, n18206_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n18215_o = n18214_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n18216_o = n18215_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n18217_o = ~n18216_o;
  assign n18218_o = n18204_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n18219_o = n18213_o ? n18217_o : n18218_o;
  assign n18220_o = n18204_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18221_o = n18208_o ? n18211_o : n18220_o;
  assign n18222_o = n18204_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18223_o = n18208_o ? n18222_o : n18219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n18226_o = n18188_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n18227_o = n18188_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n18228_o = ~n18227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n18229_o = n18226_o & n18228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n18230_o = n18188_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n18231_o = ~n18230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n18232_o = n18229_o & n18231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n18234_o = n18188_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n18235_o = ~n18234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n18236_o = n18188_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n18237_o = n18235_o & n18236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n18238_o = n18188_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n18239_o = n18237_o & n18238_o;
  assign n18240_o = {n18223_o, n18221_o, n18239_o, n18232_o, n18203_o, n18182_o};
  assign n18241_o = n18058_o[51:39];
  assign n18242_o = {n17966_o, n17965_o, n17964_o, n17963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n18243_o = n18242_o[3];
  assign n18244_o = {n18241_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n18245_o = n18244_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n18246_o = n18245_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n18247_o = n18246_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n18249_o = n17927_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n18252_o = n18249_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n18253_o = n18243_o ? n18247_o : n18252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n18256_o = n17923_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n18257_o = n17925_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n18271_o = n18256_o + n18257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n18272_o = {7'b0, n18253_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n18273_o = n18271_o + n18272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n18275_o = n18273_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n18276_o = n18256_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n18277_o = {n18275_o, n18276_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n18278_o = n18257_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n18279_o = {n18277_o, n18278_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n18283_o = n18279_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18285_o = n18279_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n18286_o = n18283_o | n18285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18288_o = n18279_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n18289_o = n18286_o | n18288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18291_o = n18279_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n18292_o = n18289_o | n18291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n18292_o)
      1'b1: n18294_o <= 1'b1;
    endcase
  assign n18296_o = n18295_o[12:9];
  assign n18297_o = n18295_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n18299_o = n17927_o == 1'b0;
  assign n18300_o = {n18296_o, n18294_o, n18297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n18301_o = n18300_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n18302_o = n18301_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n18304_o = n17927_o == 1'b1;
  assign n18305_o = {n18296_o, n18294_o, n18297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n18306_o = n18305_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n18307_o = n18306_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n18308_o = ~n18307_o;
  assign n18309_o = n18295_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n18310_o = n18304_o ? n18308_o : n18309_o;
  assign n18311_o = n18295_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18312_o = n18299_o ? n18302_o : n18311_o;
  assign n18313_o = n18295_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n18314_o = n18299_o ? n18313_o : n18310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n18317_o = n18279_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n18318_o = n18279_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n18319_o = ~n18318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n18320_o = n18317_o & n18319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n18321_o = n18279_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n18322_o = ~n18321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n18323_o = n18320_o & n18322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n18325_o = n18279_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n18326_o = ~n18325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n18327_o = n18279_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n18328_o = n18326_o & n18327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n18329_o = n18279_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n18330_o = n18328_o & n18329_o;
  assign n18331_o = {n18314_o, n18312_o, n18330_o, n18323_o, n18294_o, n18273_o};
  assign n18338_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:22  */
  assign n18339_o = n18338_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:26  */
  assign n18340_o = n18339_o[7:0];
  assign n18341_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:35  */
  assign n18342_o = n18341_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:39  */
  assign n18343_o = n18342_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:30  */
  assign n18344_o = {n18340_o, n18343_o};
  assign n18345_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:48  */
  assign n18346_o = n18345_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:52  */
  assign n18347_o = n18346_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:43  */
  assign n18348_o = {n18344_o, n18347_o};
  assign n18349_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:61  */
  assign n18350_o = n18349_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:65  */
  assign n18351_o = n18350_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:56  */
  assign n18352_o = {n18348_o, n18351_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:31  */
  assign n18356_o = n17931_o == 1'b0;
  assign n18363_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n18364_o = n18363_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n18365_o = n18364_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n18366_o = n18365_o[3];
  assign n18368_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n18369_o = n18368_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n18370_o = n18369_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n18371_o = n18370_o[4];
  assign n18373_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n18374_o = n18373_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n18375_o = n18374_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n18376_o = n18371_o ? 8'b00000000 : n18375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n18377_o = n18366_o ? 8'b11111111 : n18376_o;
  assign n18380_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n18381_o = n18380_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n18382_o = n18381_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n18383_o = n18382_o[3];
  assign n18385_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n18386_o = n18385_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n18387_o = n18386_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n18388_o = n18387_o[4];
  assign n18390_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n18391_o = n18390_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n18392_o = n18391_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n18393_o = n18388_o ? 8'b00000000 : n18392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n18394_o = n18383_o ? 8'b11111111 : n18393_o;
  assign n18396_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n18397_o = n18396_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n18398_o = n18397_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n18399_o = n18398_o[3];
  assign n18401_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n18402_o = n18401_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n18403_o = n18402_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n18404_o = n18403_o[4];
  assign n18406_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n18407_o = n18406_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n18408_o = n18407_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n18409_o = n18404_o ? 8'b00000000 : n18408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n18410_o = n18399_o ? 8'b11111111 : n18409_o;
  assign n18412_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n18413_o = n18412_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n18414_o = n18413_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n18415_o = n18414_o[3];
  assign n18417_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n18418_o = n18417_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n18419_o = n18418_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n18420_o = n18419_o[4];
  assign n18422_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n18423_o = n18422_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n18424_o = n18423_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n18425_o = n18420_o ? 8'b00000000 : n18424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n18426_o = n18415_o ? 8'b11111111 : n18425_o;
  assign n18427_o = {n18426_o, n18410_o, n18394_o, n18377_o};
  assign n18434_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n18435_o = n18434_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n18436_o = n18435_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n18437_o = n18436_o[1];
  assign n18439_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n18440_o = n18439_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n18441_o = n18440_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n18442_o = n18441_o[2];
  assign n18444_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n18445_o = n18444_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n18446_o = n18445_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n18447_o = n18442_o ? 8'b10000000 : n18446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n18448_o = n18437_o ? 8'b01111111 : n18447_o;
  assign n18451_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n18452_o = n18451_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n18453_o = n18452_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n18454_o = n18453_o[1];
  assign n18456_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n18457_o = n18456_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n18458_o = n18457_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n18459_o = n18458_o[2];
  assign n18461_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n18462_o = n18461_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n18463_o = n18462_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n18464_o = n18459_o ? 8'b10000000 : n18463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n18465_o = n18454_o ? 8'b01111111 : n18464_o;
  assign n18467_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n18468_o = n18467_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n18469_o = n18468_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n18470_o = n18469_o[1];
  assign n18472_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n18473_o = n18472_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n18474_o = n18473_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n18475_o = n18474_o[2];
  assign n18477_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n18478_o = n18477_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n18479_o = n18478_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n18480_o = n18475_o ? 8'b10000000 : n18479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n18481_o = n18470_o ? 8'b01111111 : n18480_o;
  assign n18483_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n18484_o = n18483_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n18485_o = n18484_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n18486_o = n18485_o[1];
  assign n18488_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n18489_o = n18488_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n18490_o = n18489_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n18491_o = n18490_o[2];
  assign n18493_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n18494_o = n18493_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n18495_o = n18494_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n18496_o = n18491_o ? 8'b10000000 : n18495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n18497_o = n18486_o ? 8'b01111111 : n18496_o;
  assign n18498_o = {n18497_o, n18481_o, n18465_o, n18448_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:25  */
  assign n18499_o = n18356_o ? n18427_o : n18498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:9  */
  assign n18501_o = n17929_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:31  */
  assign n18503_o = n17931_o == 1'b0;
  assign n18510_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:11  */
  assign n18511_o = n18510_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:15  */
  assign n18512_o = n18511_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:21  */
  assign n18513_o = n18512_o[3];
  assign n18515_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:14  */
  assign n18516_o = n18515_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:18  */
  assign n18517_o = n18516_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:24  */
  assign n18518_o = n18517_o[4];
  assign n18520_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:37  */
  assign n18521_o = n18520_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:41  */
  assign n18522_o = n18521_o[7:0];
  assign n18523_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:50  */
  assign n18524_o = n18523_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:54  */
  assign n18525_o = n18524_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:45  */
  assign n18526_o = {n18522_o, n18525_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:5  */
  assign n18527_o = n18518_o ? 16'b0000000000000000 : n18526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:5  */
  assign n18528_o = n18513_o ? 16'b1111111111111111 : n18527_o;
  assign n18531_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:11  */
  assign n18532_o = n18531_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:15  */
  assign n18533_o = n18532_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:21  */
  assign n18534_o = n18533_o[3];
  assign n18536_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:14  */
  assign n18537_o = n18536_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:18  */
  assign n18538_o = n18537_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:24  */
  assign n18539_o = n18538_o[4];
  assign n18541_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:38  */
  assign n18542_o = n18541_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:42  */
  assign n18543_o = n18542_o[7:0];
  assign n18544_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:51  */
  assign n18545_o = n18544_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:55  */
  assign n18546_o = n18545_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:46  */
  assign n18547_o = {n18543_o, n18546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:5  */
  assign n18548_o = n18539_o ? 16'b0000000000000000 : n18547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:5  */
  assign n18549_o = n18534_o ? 16'b1111111111111111 : n18548_o;
  assign n18550_o = {n18549_o, n18528_o};
  assign n18557_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:11  */
  assign n18558_o = n18557_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:15  */
  assign n18559_o = n18558_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:21  */
  assign n18560_o = n18559_o[1];
  assign n18562_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:14  */
  assign n18563_o = n18562_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:18  */
  assign n18564_o = n18563_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:24  */
  assign n18565_o = n18564_o[2];
  assign n18567_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:37  */
  assign n18568_o = n18567_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:41  */
  assign n18569_o = n18568_o[7:0];
  assign n18570_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:50  */
  assign n18571_o = n18570_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:54  */
  assign n18572_o = n18571_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:45  */
  assign n18573_o = {n18569_o, n18572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:5  */
  assign n18574_o = n18565_o ? 16'b1000000000000000 : n18573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:5  */
  assign n18575_o = n18560_o ? 16'b0111111111111111 : n18574_o;
  assign n18578_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:11  */
  assign n18579_o = n18578_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:15  */
  assign n18580_o = n18579_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:21  */
  assign n18581_o = n18580_o[1];
  assign n18583_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:14  */
  assign n18584_o = n18583_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:18  */
  assign n18585_o = n18584_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:24  */
  assign n18586_o = n18585_o[2];
  assign n18588_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:38  */
  assign n18589_o = n18588_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:42  */
  assign n18590_o = n18589_o[7:0];
  assign n18591_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:51  */
  assign n18592_o = n18591_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:55  */
  assign n18593_o = n18592_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:46  */
  assign n18594_o = {n18590_o, n18593_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:5  */
  assign n18595_o = n18586_o ? 16'b1000000000000000 : n18594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:5  */
  assign n18596_o = n18581_o ? 16'b0111111111111111 : n18595_o;
  assign n18597_o = {n18596_o, n18575_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:25  */
  assign n18598_o = n18503_o ? n18550_o : n18597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:9  */
  assign n18600_o = n17929_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:31  */
  assign n18602_o = n17931_o == 1'b0;
  assign n18609_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:11  */
  assign n18610_o = n18609_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:15  */
  assign n18611_o = n18610_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:21  */
  assign n18612_o = n18611_o[3];
  assign n18613_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:14  */
  assign n18614_o = n18613_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:18  */
  assign n18615_o = n18614_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:24  */
  assign n18616_o = n18615_o[4];
  assign n18617_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:24  */
  assign n18618_o = n18617_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:28  */
  assign n18619_o = n18618_o[7:0];
  assign n18620_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:37  */
  assign n18621_o = n18620_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:41  */
  assign n18622_o = n18621_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:32  */
  assign n18623_o = {n18619_o, n18622_o};
  assign n18624_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:50  */
  assign n18625_o = n18624_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:54  */
  assign n18626_o = n18625_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:45  */
  assign n18627_o = {n18623_o, n18626_o};
  assign n18628_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:63  */
  assign n18629_o = n18628_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:67  */
  assign n18630_o = n18629_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:58  */
  assign n18631_o = {n18627_o, n18630_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:5  */
  assign n18633_o = n18616_o ? 32'b00000000000000000000000000000000 : n18631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:5  */
  assign n18635_o = n18612_o ? 32'b11111111111111111111111111111111 : n18633_o;
  assign n18643_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:11  */
  assign n18644_o = n18643_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:15  */
  assign n18645_o = n18644_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:21  */
  assign n18646_o = n18645_o[1];
  assign n18647_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:14  */
  assign n18648_o = n18647_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:18  */
  assign n18649_o = n18648_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:24  */
  assign n18650_o = n18649_o[2];
  assign n18651_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:24  */
  assign n18652_o = n18651_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:28  */
  assign n18653_o = n18652_o[7:0];
  assign n18654_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:37  */
  assign n18655_o = n18654_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:41  */
  assign n18656_o = n18655_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:32  */
  assign n18657_o = {n18653_o, n18656_o};
  assign n18658_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:50  */
  assign n18659_o = n18658_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:54  */
  assign n18660_o = n18659_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:45  */
  assign n18661_o = {n18657_o, n18660_o};
  assign n18662_o = {n18331_o, n18240_o, n18149_o, n18057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:63  */
  assign n18663_o = n18662_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:67  */
  assign n18664_o = n18663_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:58  */
  assign n18665_o = {n18661_o, n18664_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:5  */
  assign n18667_o = n18650_o ? 32'b10000000000000000000000000000000 : n18665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:5  */
  assign n18669_o = n18646_o ? 32'b01111111111111111111111111111111 : n18667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:25  */
  assign n18671_o = n18602_o ? n18635_o : n18669_o;
  assign n18672_o = {n18600_o, n18501_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:304:7  */
  always @*
    case (n18672_o)
      2'b10: n18673_o <= n18598_o;
      2'b01: n18673_o <= n18499_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:303:5  */
  assign n18674_o = n17933_o ? n18673_o : n18352_o;
  assign n18676_o = {n14065_o, n14070_o, n14022_o, n14032_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:500:53  */
  assign n18677_o = n18676_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:501:56  */
  assign n18678_o = n13989_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:51  */
  assign n18679_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:59  */
  assign n18680_o = n18679_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:51  */
  assign n18681_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:59  */
  assign n18682_o = n18681_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:51  */
  assign n18683_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:59  */
  assign n18684_o = n18683_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:51  */
  assign n18685_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:59  */
  assign n18686_o = n18685_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:51  */
  assign n18687_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:59  */
  assign n18688_o = n18687_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:174:7  */
  assign n18724_o = n18686_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:175:7  */
  assign n18726_o = n18686_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n18727_o = n18678_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n18728_o = n18678_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n18729_o = n18678_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n18730_o = n18678_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:177:28  */
  assign n18732_o = n18680_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n18733_o = n18678_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n18734_o = n18678_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n18735_o = n18678_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n18736_o = n18678_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:180:28  */
  assign n18738_o = n18680_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n18739_o = n18678_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n18740_o = n18678_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n18741_o = n18678_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n18742_o = n18678_o[5];
  assign n18743_o = {n18739_o, n18740_o, n18741_o, n18742_o};
  assign n18744_o = {n18738_o, n18732_o};
  assign n18745_o = n18743_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n18744_o)
      2'b10: n18746_o <= n18733_o;
      2'b01: n18746_o <= n18727_o;
    endcase
  assign n18747_o = n18743_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n18744_o)
      2'b10: n18748_o <= n18734_o;
      2'b01: n18748_o <= n18728_o;
    endcase
  assign n18749_o = n18743_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n18744_o)
      2'b10: n18750_o <= n18735_o;
      2'b01: n18750_o <= n18729_o;
    endcase
  assign n18751_o = n18743_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n18744_o)
      2'b10: n18752_o <= n18736_o;
      2'b01: n18752_o <= n18730_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:7  */
  assign n18754_o = n18686_o == 2'b10;
  assign n18755_o = {n18754_o, n18726_o, n18724_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n18755_o)
      3'b100: n18759_o <= n18746_o;
      3'b010: n18759_o <= 1'b1;
      3'b001: n18759_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n18755_o)
      3'b100: n18763_o <= n18748_o;
      3'b010: n18763_o <= 1'b1;
      3'b001: n18763_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n18755_o)
      3'b100: n18767_o <= n18750_o;
      3'b010: n18767_o <= 1'b1;
      3'b001: n18767_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n18755_o)
      3'b100: n18771_o <= n18752_o;
      3'b010: n18771_o <= 1'b1;
      3'b001: n18771_o <= 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:45  */
  assign n18776_o = n18677_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:54  */
  assign n18778_o = n18678_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n18785_o = n18778_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n18786_o = ~n18778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n18788_o = n18786_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n18789_o = n18785_o ? n18788_o : n18778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:69  */
  assign n18790_o = n18789_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:210:45  */
  assign n18791_o = n18677_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:54  */
  assign n18793_o = n18678_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n18800_o = n18793_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n18801_o = ~n18793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n18803_o = n18801_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n18804_o = n18800_o ? n18803_o : n18793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:69  */
  assign n18805_o = n18804_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:79  */
  assign n18806_o = n18677_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:58  */
  assign n18807_o = {8'b0, n18806_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:60  */
  assign n18809_o = n18678_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n18816_o = n18809_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n18817_o = ~n18809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n18819_o = n18817_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n18820_o = n18816_o ? n18819_o : n18809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:75  */
  assign n18821_o = n18820_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:44  */
  assign n18823_o = {1'b0, n18821_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:79  */
  assign n18824_o = n18677_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:58  */
  assign n18825_o = {24'b0, n18824_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:61  */
  assign n18827_o = n18678_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n18834_o = n18827_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n18835_o = ~n18827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n18837_o = n18835_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n18838_o = n18834_o ? n18837_o : n18827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:76  */
  assign n18839_o = n18838_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:45  */
  assign n18841_o = {2'b00, n18839_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:28  */
  assign n18843_o = n18682_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:223:45  */
  assign n18844_o = n18677_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:224:45  */
  assign n18845_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:225:45  */
  assign n18846_o = n18677_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:226:45  */
  assign n18847_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:77  */
  assign n18848_o = n18677_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:58  */
  assign n18849_o = {{8{n18848_o[7]}}, n18848_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:77  */
  assign n18850_o = n18677_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:58  */
  assign n18851_o = {{24{n18850_o[7]}}, n18850_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n18852_o = n18843_o ? n18851_o : n18825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n18854_o = n18843_o ? n18847_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n18856_o = n18843_o ? n18849_o : n18807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n18858_o = n18843_o ? n18846_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n18861_o = n18843_o ? n18844_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n18864_o = n18843_o ? n18845_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:7  */
  assign n18867_o = n18680_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:45  */
  assign n18868_o = n18677_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:54  */
  assign n18870_o = n18678_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n18877_o = n18870_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n18878_o = ~n18870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n18880_o = n18878_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n18881_o = n18877_o ? n18880_o : n18870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:69  */
  assign n18882_o = n18881_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:79  */
  assign n18883_o = n18677_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:58  */
  assign n18884_o = {16'b0, n18883_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:60  */
  assign n18886_o = n18678_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n18893_o = n18886_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n18894_o = ~n18886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n18896_o = n18894_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n18897_o = n18893_o ? n18896_o : n18886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:75  */
  assign n18898_o = n18897_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:44  */
  assign n18900_o = {1'b0, n18898_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:28  */
  assign n18902_o = n18682_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:240:45  */
  assign n18903_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:241:45  */
  assign n18904_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:77  */
  assign n18905_o = n18677_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:58  */
  assign n18906_o = {{16{n18905_o[15]}}, n18905_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n18907_o = n18902_o ? n18906_o : n18884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n18909_o = n18902_o ? n18904_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n18912_o = n18902_o ? n18903_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:7  */
  assign n18915_o = n18680_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:54  */
  assign n18917_o = n18678_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n18924_o = n18917_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n18925_o = ~n18917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n18927_o = n18925_o + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n18928_o = n18924_o ? n18927_o : n18917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:69  */
  assign n18929_o = n18928_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:28  */
  assign n18931_o = n18682_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:250:45  */
  assign n18932_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:22  */
  assign n18934_o = n18931_o ? n18932_o : 1'b0;
  assign n18936_o = {n18915_o, n18867_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18937_o <= n18907_o;
      2'b01: n18937_o <= n18852_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18939_o <= n18900_o;
      2'b01: n18939_o <= n18841_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18941_o <= n18909_o;
      2'b01: n18941_o <= n18854_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18944_o <= n18868_o;
      2'b01: n18944_o <= n18856_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18947_o <= n18882_o;
      2'b01: n18947_o <= n18823_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18950_o <= n18912_o;
      2'b01: n18950_o <= n18858_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18953_o <= 8'b00000000;
      2'b01: n18953_o <= n18776_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18956_o <= 3'b000;
      2'b01: n18956_o <= n18790_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18959_o <= 1'b0;
      2'b01: n18959_o <= n18861_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18962_o <= 8'b00000000;
      2'b01: n18962_o <= n18791_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18965_o <= 3'b000;
      2'b01: n18965_o <= n18805_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n18936_o)
      2'b10: n18968_o <= 1'b0;
      2'b01: n18968_o <= n18864_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n18978_o = n18956_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n18979_o = n18953_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n18981_o = {n18979_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n18982_o = n18978_o ? n18981_o : n18953_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n18983_o = n18956_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n18984_o = n18982_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n18986_o = n18985_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n18987_o = {n18984_o, n18986_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n18988_o = n18983_o ? n18987_o : n18982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n18989_o = n18956_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n18990_o = n18988_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n18992_o = n18991_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n18993_o = {n18990_o, n18992_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n18994_o = n18989_o ? n18993_o : n18988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n19004_o = n18965_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n19005_o = n18962_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n19007_o = {n19005_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n19008_o = n19004_o ? n19007_o : n18962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n19009_o = n18965_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n19010_o = n19008_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n19012_o = n19011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n19013_o = {n19010_o, n19012_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n19014_o = n19009_o ? n19013_o : n19008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n19015_o = n18965_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n19016_o = n19014_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n19018_o = n19017_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n19019_o = {n19016_o, n19018_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n19020_o = n19015_o ? n19019_o : n19014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:13  */
  assign n19030_o = n18947_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:45  */
  assign n19031_o = n18944_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:59  */
  assign n19033_o = {n19031_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:5  */
  assign n19034_o = n19030_o ? n19033_o : n18944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:13  */
  assign n19035_o = n18947_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:45  */
  assign n19036_o = n19034_o[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:69  */
  assign n19038_o = n19037_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:59  */
  assign n19039_o = {n19036_o, n19038_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:5  */
  assign n19040_o = n19035_o ? n19039_o : n19034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:13  */
  assign n19041_o = n18947_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:45  */
  assign n19042_o = n19040_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:69  */
  assign n19044_o = n19043_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:59  */
  assign n19045_o = {n19042_o, n19044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:5  */
  assign n19046_o = n19041_o ? n19045_o : n19040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:13  */
  assign n19047_o = n18947_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:45  */
  assign n19048_o = n19046_o[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:69  */
  assign n19050_o = n19049_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:59  */
  assign n19051_o = {n19048_o, n19050_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:5  */
  assign n19052_o = n19047_o ? n19051_o : n19046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n19062_o = n18939_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n19063_o = n18937_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n19065_o = {n19063_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n19066_o = n19062_o ? n19065_o : n18937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n19067_o = n18939_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n19068_o = n19066_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n19070_o = n19069_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n19071_o = {n19068_o, n19070_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n19072_o = n19067_o ? n19071_o : n19066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n19073_o = n18939_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n19074_o = n19072_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n19076_o = n19075_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n19077_o = {n19074_o, n19076_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n19078_o = n19073_o ? n19077_o : n19072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n19079_o = n18939_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n19080_o = n19078_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n19082_o = n19081_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n19083_o = {n19080_o, n19082_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n19084_o = n19079_o ? n19083_o : n19078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n19085_o = n18939_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n19086_o = n19084_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n19088_o = n19087_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n19089_o = {n19086_o, n19088_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n19090_o = n19085_o ? n19089_o : n19084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n19099_o = {n18959_o, n18959_o, n18959_o, n18959_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n19102_o = n18956_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n19103_o = n18953_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n19104_o = {n19099_o, n19103_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n19105_o = n19102_o ? n19104_o : n18953_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n19106_o = n18956_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n19107_o = n19099_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n19108_o = n19105_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n19109_o = {n19107_o, n19108_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n19110_o = n19106_o ? n19109_o : n19105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n19111_o = n18956_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n19112_o = n19099_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n19113_o = n19110_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n19114_o = {n19112_o, n19113_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n19115_o = n19111_o ? n19114_o : n19110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n19124_o = {n18968_o, n18968_o, n18968_o, n18968_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n19127_o = n18965_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n19128_o = n18962_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n19129_o = {n19124_o, n19128_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n19130_o = n19127_o ? n19129_o : n18962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n19131_o = n18965_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n19132_o = n19124_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n19133_o = n19130_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n19134_o = {n19132_o, n19133_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n19135_o = n19131_o ? n19134_o : n19130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n19136_o = n18965_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n19137_o = n19124_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n19138_o = n19135_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n19139_o = {n19137_o, n19138_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n19140_o = n19136_o ? n19139_o : n19135_o;
  assign n19149_o = {n18950_o, n18950_o, n18950_o, n18950_o};
  assign n19150_o = {n18950_o, n18950_o, n18950_o, n18950_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:47  */
  assign n19151_o = {n19149_o, n19150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:13  */
  assign n19154_o = n18947_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:69  */
  assign n19155_o = n18944_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:61  */
  assign n19156_o = {n19151_o, n19155_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:5  */
  assign n19157_o = n19154_o ? n19156_o : n18944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:13  */
  assign n19158_o = n18947_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:47  */
  assign n19159_o = n19151_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:69  */
  assign n19160_o = n19157_o[15:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:61  */
  assign n19161_o = {n19159_o, n19160_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:5  */
  assign n19162_o = n19158_o ? n19161_o : n19157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:13  */
  assign n19163_o = n18947_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:47  */
  assign n19164_o = n19151_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:69  */
  assign n19165_o = n19162_o[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:61  */
  assign n19166_o = {n19164_o, n19165_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:5  */
  assign n19167_o = n19163_o ? n19166_o : n19162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:13  */
  assign n19168_o = n18947_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:47  */
  assign n19169_o = n19151_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:69  */
  assign n19170_o = n19167_o[15:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:61  */
  assign n19171_o = {n19169_o, n19170_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:5  */
  assign n19172_o = n19168_o ? n19171_o : n19167_o;
  assign n19181_o = {n18941_o, n18941_o, n18941_o, n18941_o};
  assign n19182_o = {n18941_o, n18941_o, n18941_o, n18941_o};
  assign n19183_o = {n18941_o, n18941_o, n18941_o, n18941_o};
  assign n19184_o = {n18941_o, n18941_o, n18941_o, n18941_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n19185_o = {n19181_o, n19182_o, n19183_o, n19184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n19188_o = n18939_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n19189_o = n18937_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n19190_o = {n19185_o, n19189_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n19191_o = n19188_o ? n19190_o : n18937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n19192_o = n18939_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n19193_o = n19185_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n19194_o = n19191_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n19195_o = {n19193_o, n19194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n19196_o = n19192_o ? n19195_o : n19191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n19197_o = n18939_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n19198_o = n19185_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n19199_o = n19196_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n19200_o = {n19198_o, n19199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n19201_o = n19197_o ? n19200_o : n19196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n19202_o = n18939_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n19203_o = n19185_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n19204_o = n19201_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n19205_o = {n19203_o, n19204_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n19206_o = n19202_o ? n19205_o : n19201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n19207_o = n18939_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n19208_o = n19185_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n19209_o = n19206_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n19210_o = {n19208_o, n19209_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n19211_o = n19207_o ? n19210_o : n19206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:65  */
  assign n19213_o = n18678_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  assign n19216_o = 3'b111 - n19213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:65  */
  assign n19221_o = n18678_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  assign n19224_o = 4'b1111 - n19221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:65  */
  assign n19229_o = n18678_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  assign n19232_o = 5'b11111 - n19229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:65  */
  assign n19237_o = n18678_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  assign n19240_o = 3'b111 - n19237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:65  */
  assign n19245_o = n18678_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  assign n19248_o = 4'b1111 - n19245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:65  */
  assign n19253_o = n18678_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:39  */
  assign n19256_o = 5'b11111 - n19253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:17  */
  assign n19262_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n19264_o = n18677_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n19265_o = n19264_o & n21777_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19271_o = n19265_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19273_o = 1'b0 | n19271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19275_o = n19265_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19276_o = n19273_o | n19275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19277_o = n19265_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19278_o = n19276_o | n19277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19279_o = n19265_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19280_o = n19278_o | n19279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19281_o = n19265_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19282_o = n19280_o | n19281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19283_o = n19265_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19284_o = n19282_o | n19283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19285_o = n19265_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19286_o = n19284_o | n19285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19287_o = n19265_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19288_o = n19286_o | n19287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n19290_o = n18677_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n19291_o = n19290_o & n21777_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19297_o = n19291_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19299_o = 1'b0 | n19297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19301_o = n19291_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19302_o = n19299_o | n19301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19303_o = n19291_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19304_o = n19302_o | n19303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19305_o = n19291_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19306_o = n19304_o | n19305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19307_o = n19291_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19308_o = n19306_o | n19307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19309_o = n19291_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19310_o = n19308_o | n19309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19311_o = n19291_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19312_o = n19310_o | n19311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19313_o = n19291_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19314_o = n19312_o | n19313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n19316_o = n18677_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n19317_o = n19316_o & n21777_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19323_o = n19317_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19325_o = 1'b0 | n19323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19327_o = n19317_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19328_o = n19325_o | n19327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19329_o = n19317_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19330_o = n19328_o | n19329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19331_o = n19317_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19332_o = n19330_o | n19331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19333_o = n19317_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19334_o = n19332_o | n19333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19335_o = n19317_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19336_o = n19334_o | n19335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19337_o = n19317_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19338_o = n19336_o | n19337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19339_o = n19317_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19340_o = n19338_o | n19339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n19342_o = n18677_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n19343_o = n19342_o & n21777_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19349_o = n19343_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19351_o = 1'b0 | n19349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19353_o = n19343_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19354_o = n19351_o | n19353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19355_o = n19343_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19356_o = n19354_o | n19355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19357_o = n19343_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19358_o = n19356_o | n19357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19359_o = n19343_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19360_o = n19358_o | n19359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19361_o = n19343_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19362_o = n19360_o | n19361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19363_o = n19343_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19364_o = n19362_o | n19363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19365_o = n19343_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19366_o = n19364_o | n19365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:20  */
  assign n19368_o = n18682_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n19369_o = n18677_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n19370_o = ~n19369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n19372_o = n18677_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n19373_o = n19372_o & n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19379_o = n19373_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19381_o = 1'b0 | n19379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19383_o = n19373_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19384_o = n19381_o | n19383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19385_o = n19373_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19386_o = n19384_o | n19385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19387_o = n19373_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19388_o = n19386_o | n19387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19389_o = n19373_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19390_o = n19388_o | n19389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19391_o = n19373_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19392_o = n19390_o | n19391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19393_o = n19373_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19394_o = n19392_o | n19393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19395_o = n19373_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19396_o = n19394_o | n19395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n19398_o = n18677_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n19399_o = ~n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n19400_o = n19398_o | n19399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19406_o = n19400_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19408_o = 1'b1 & n19406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19410_o = n19400_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19411_o = n19408_o & n19410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19412_o = n19400_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19413_o = n19411_o & n19412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19414_o = n19400_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19415_o = n19413_o & n19414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19416_o = n19400_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19417_o = n19415_o & n19416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19418_o = n19400_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19419_o = n19417_o & n19418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19420_o = n19400_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19421_o = n19419_o & n19420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19422_o = n19400_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19423_o = n19421_o & n19422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n19424_o = ~n19423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n19425_o = n19370_o ? n19396_o : n19424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n19426_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n19427_o = ~n19426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n19429_o = n18677_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n19430_o = n19429_o & n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19436_o = n19430_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19438_o = 1'b0 | n19436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19440_o = n19430_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19441_o = n19438_o | n19440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19442_o = n19430_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19443_o = n19441_o | n19442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19444_o = n19430_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19445_o = n19443_o | n19444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19446_o = n19430_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19447_o = n19445_o | n19446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19448_o = n19430_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19449_o = n19447_o | n19448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19450_o = n19430_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19451_o = n19449_o | n19450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19452_o = n19430_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19453_o = n19451_o | n19452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n19455_o = n18677_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n19456_o = ~n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n19457_o = n19455_o | n19456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19463_o = n19457_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19465_o = 1'b1 & n19463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19467_o = n19457_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19468_o = n19465_o & n19467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19469_o = n19457_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19470_o = n19468_o & n19469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19471_o = n19457_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19472_o = n19470_o & n19471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19473_o = n19457_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19474_o = n19472_o & n19473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19475_o = n19457_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19476_o = n19474_o & n19475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19477_o = n19457_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19478_o = n19476_o & n19477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19479_o = n19457_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19480_o = n19478_o & n19479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n19481_o = ~n19480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n19482_o = n19427_o ? n19453_o : n19481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n19483_o = n18677_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n19484_o = ~n19483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n19486_o = n18677_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n19487_o = n19486_o & n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19493_o = n19487_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19495_o = 1'b0 | n19493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19497_o = n19487_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19498_o = n19495_o | n19497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19499_o = n19487_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19500_o = n19498_o | n19499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19501_o = n19487_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19502_o = n19500_o | n19501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19503_o = n19487_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19504_o = n19502_o | n19503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19505_o = n19487_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19506_o = n19504_o | n19505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19507_o = n19487_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19508_o = n19506_o | n19507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19509_o = n19487_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19510_o = n19508_o | n19509_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n19512_o = n18677_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n19513_o = ~n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n19514_o = n19512_o | n19513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19520_o = n19514_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19522_o = 1'b1 & n19520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19524_o = n19514_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19525_o = n19522_o & n19524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19526_o = n19514_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19527_o = n19525_o & n19526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19528_o = n19514_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19529_o = n19527_o & n19528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19530_o = n19514_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19531_o = n19529_o & n19530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19532_o = n19514_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19533_o = n19531_o & n19532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19534_o = n19514_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19535_o = n19533_o & n19534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19536_o = n19514_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19537_o = n19535_o & n19536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n19538_o = ~n19537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n19539_o = n19484_o ? n19510_o : n19538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n19540_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n19541_o = ~n19540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n19543_o = n18677_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n19544_o = n19543_o & n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19550_o = n19544_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19552_o = 1'b0 | n19550_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19554_o = n19544_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19555_o = n19552_o | n19554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19556_o = n19544_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19557_o = n19555_o | n19556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19558_o = n19544_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19559_o = n19557_o | n19558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19560_o = n19544_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19561_o = n19559_o | n19560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19562_o = n19544_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19563_o = n19561_o | n19562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19564_o = n19544_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19565_o = n19563_o | n19564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19566_o = n19544_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19567_o = n19565_o | n19566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n19569_o = n18677_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n19570_o = ~n21783_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n19571_o = n19569_o | n19570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19577_o = n19571_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19579_o = 1'b1 & n19577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19581_o = n19571_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19582_o = n19579_o & n19581_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19583_o = n19571_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19584_o = n19582_o & n19583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19585_o = n19571_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19586_o = n19584_o & n19585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19587_o = n19571_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19588_o = n19586_o & n19587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19589_o = n19571_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19590_o = n19588_o & n19589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19591_o = n19571_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19592_o = n19590_o & n19591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19593_o = n19571_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19594_o = n19592_o & n19593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n19595_o = ~n19594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n19596_o = n19541_o ? n19567_o : n19595_o;
  assign n19597_o = {n19596_o, n19539_o, n19482_o, n19425_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:11  */
  assign n19599_o = n19368_o ? n19597_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n19601_o = n19262_o ? 4'b0000 : n19599_o;
  assign n19602_o = {n19366_o, n19340_o, n19314_o, n19288_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n19604_o = n19262_o ? n19602_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:286:9  */
  assign n19606_o = n18680_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:17  */
  assign n19608_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:54  */
  assign n19610_o = n18677_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:69  */
  assign n19611_o = n19610_o & n21779_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19617_o = n19611_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19619_o = 1'b0 | n19617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19621_o = n19611_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19622_o = n19619_o | n19621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19623_o = n19611_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19624_o = n19622_o | n19623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19625_o = n19611_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19626_o = n19624_o | n19625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19627_o = n19611_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19628_o = n19626_o | n19627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19629_o = n19611_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19630_o = n19628_o | n19629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19631_o = n19611_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19632_o = n19630_o | n19631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19633_o = n19611_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19634_o = n19632_o | n19633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19635_o = n19611_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19636_o = n19634_o | n19635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19637_o = n19611_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19638_o = n19636_o | n19637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19639_o = n19611_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19640_o = n19638_o | n19639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19641_o = n19611_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19642_o = n19640_o | n19641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19643_o = n19611_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19644_o = n19642_o | n19643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19645_o = n19611_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19646_o = n19644_o | n19645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19647_o = n19611_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19648_o = n19646_o | n19647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19649_o = n19611_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19650_o = n19648_o | n19649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:54  */
  assign n19652_o = n18677_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:69  */
  assign n19653_o = n19652_o & n21779_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19659_o = n19653_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19661_o = 1'b0 | n19659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19663_o = n19653_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19664_o = n19661_o | n19663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19665_o = n19653_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19666_o = n19664_o | n19665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19667_o = n19653_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19668_o = n19666_o | n19667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19669_o = n19653_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19670_o = n19668_o | n19669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19671_o = n19653_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19672_o = n19670_o | n19671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19673_o = n19653_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19674_o = n19672_o | n19673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19675_o = n19653_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19676_o = n19674_o | n19675_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19677_o = n19653_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19678_o = n19676_o | n19677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19679_o = n19653_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19680_o = n19678_o | n19679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19681_o = n19653_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19682_o = n19680_o | n19681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19683_o = n19653_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19684_o = n19682_o | n19683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19685_o = n19653_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19686_o = n19684_o | n19685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19687_o = n19653_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19688_o = n19686_o | n19687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19689_o = n19653_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19690_o = n19688_o | n19689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19691_o = n19653_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19692_o = n19690_o | n19691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:20  */
  assign n19694_o = n18682_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:20  */
  assign n19695_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:25  */
  assign n19696_o = ~n19695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:54  */
  assign n19698_o = n18677_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:69  */
  assign n19699_o = n19698_o & n21785_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19705_o = n19699_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19707_o = 1'b0 | n19705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19709_o = n19699_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19710_o = n19707_o | n19709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19711_o = n19699_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19712_o = n19710_o | n19711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19713_o = n19699_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19714_o = n19712_o | n19713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19715_o = n19699_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19716_o = n19714_o | n19715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19717_o = n19699_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19718_o = n19716_o | n19717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19719_o = n19699_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19720_o = n19718_o | n19719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19721_o = n19699_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19722_o = n19720_o | n19721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19723_o = n19699_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19724_o = n19722_o | n19723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19725_o = n19699_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19726_o = n19724_o | n19725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19727_o = n19699_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19728_o = n19726_o | n19727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19729_o = n19699_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19730_o = n19728_o | n19729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19731_o = n19699_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19732_o = n19730_o | n19731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19733_o = n19699_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19734_o = n19732_o | n19733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19735_o = n19699_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19736_o = n19734_o | n19735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19737_o = n19699_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19738_o = n19736_o | n19737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:54  */
  assign n19740_o = n18677_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:69  */
  assign n19741_o = n19740_o & n21785_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19747_o = n19741_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19749_o = 1'b0 | n19747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19751_o = n19741_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19752_o = n19749_o | n19751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19753_o = n19741_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19754_o = n19752_o | n19753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19755_o = n19741_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19756_o = n19754_o | n19755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19757_o = n19741_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19758_o = n19756_o | n19757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19759_o = n19741_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19760_o = n19758_o | n19759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19761_o = n19741_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19762_o = n19760_o | n19761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19763_o = n19741_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19764_o = n19762_o | n19763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19765_o = n19741_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19766_o = n19764_o | n19765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19767_o = n19741_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19768_o = n19766_o | n19767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19769_o = n19741_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19770_o = n19768_o | n19769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19771_o = n19741_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19772_o = n19770_o | n19771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19773_o = n19741_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19774_o = n19772_o | n19773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19775_o = n19741_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19776_o = n19774_o | n19775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19777_o = n19741_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19778_o = n19776_o | n19777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19779_o = n19741_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19780_o = n19778_o | n19779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:59  */
  assign n19782_o = n18677_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:77  */
  assign n19783_o = ~n21785_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:74  */
  assign n19784_o = n19782_o | n19783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19790_o = n19784_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19792_o = 1'b1 & n19790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19794_o = n19784_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19795_o = n19792_o & n19794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19796_o = n19784_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19797_o = n19795_o & n19796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19798_o = n19784_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19799_o = n19797_o & n19798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19800_o = n19784_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19801_o = n19799_o & n19800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19802_o = n19784_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19803_o = n19801_o & n19802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19804_o = n19784_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19805_o = n19803_o & n19804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19806_o = n19784_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19807_o = n19805_o & n19806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19808_o = n19784_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19809_o = n19807_o & n19808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19810_o = n19784_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19811_o = n19809_o & n19810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19812_o = n19784_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19813_o = n19811_o & n19812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19814_o = n19784_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19815_o = n19813_o & n19814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19816_o = n19784_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19817_o = n19815_o & n19816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19818_o = n19784_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19819_o = n19817_o & n19818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19820_o = n19784_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19821_o = n19819_o & n19820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19822_o = n19784_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19823_o = n19821_o & n19822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:39  */
  assign n19824_o = ~n19823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:59  */
  assign n19826_o = n18677_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:77  */
  assign n19827_o = ~n21785_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:74  */
  assign n19828_o = n19826_o | n19827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19834_o = n19828_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19836_o = 1'b1 & n19834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19838_o = n19828_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19839_o = n19836_o & n19838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19840_o = n19828_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19841_o = n19839_o & n19840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19842_o = n19828_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19843_o = n19841_o & n19842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19844_o = n19828_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19845_o = n19843_o & n19844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19846_o = n19828_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19847_o = n19845_o & n19846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19848_o = n19828_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19849_o = n19847_o & n19848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19850_o = n19828_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19851_o = n19849_o & n19850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19852_o = n19828_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19853_o = n19851_o & n19852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19854_o = n19828_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19855_o = n19853_o & n19854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19856_o = n19828_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19857_o = n19855_o & n19856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19858_o = n19828_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19859_o = n19857_o & n19858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19860_o = n19828_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19861_o = n19859_o & n19860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19862_o = n19828_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19863_o = n19861_o & n19862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19864_o = n19828_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19865_o = n19863_o & n19864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n19866_o = n19828_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n19867_o = n19865_o & n19866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:39  */
  assign n19868_o = ~n19867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n19869_o = n19696_o ? n19738_o : n19824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n19870_o = n19696_o ? n19780_o : n19868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n19872_o = n19694_o ? n19869_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n19874_o = n19694_o ? n19870_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n19876_o = n19608_o ? 1'b0 : n19872_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n19878_o = n19608_o ? 1'b0 : n19874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n19880_o = n19608_o ? n19650_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n19882_o = n19608_o ? n19692_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:300:9  */
  assign n19884_o = n18680_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:17  */
  assign n19886_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:315:55  */
  assign n19888_o = n18677_o & n21781_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19894_o = n19888_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19896_o = 1'b0 | n19894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19898_o = n19888_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19899_o = n19896_o | n19898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19900_o = n19888_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19901_o = n19899_o | n19900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19902_o = n19888_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19903_o = n19901_o | n19902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19904_o = n19888_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19905_o = n19903_o | n19904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19906_o = n19888_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19907_o = n19905_o | n19906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19908_o = n19888_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19909_o = n19907_o | n19908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19910_o = n19888_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19911_o = n19909_o | n19910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19912_o = n19888_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19913_o = n19911_o | n19912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19914_o = n19888_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19915_o = n19913_o | n19914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19916_o = n19888_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19917_o = n19915_o | n19916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19918_o = n19888_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19919_o = n19917_o | n19918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19920_o = n19888_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19921_o = n19919_o | n19920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19922_o = n19888_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19923_o = n19921_o | n19922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19924_o = n19888_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19925_o = n19923_o | n19924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19926_o = n19888_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19927_o = n19925_o | n19926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19928_o = n19888_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19929_o = n19927_o | n19928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19930_o = n19888_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19931_o = n19929_o | n19930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19932_o = n19888_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19933_o = n19931_o | n19932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19934_o = n19888_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19935_o = n19933_o | n19934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19936_o = n19888_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19937_o = n19935_o | n19936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19938_o = n19888_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19939_o = n19937_o | n19938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19940_o = n19888_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19941_o = n19939_o | n19940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19942_o = n19888_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19943_o = n19941_o | n19942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19944_o = n19888_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19945_o = n19943_o | n19944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19946_o = n19888_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19947_o = n19945_o | n19946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19948_o = n19888_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19949_o = n19947_o | n19948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19950_o = n19888_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19951_o = n19949_o | n19950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19952_o = n19888_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19953_o = n19951_o | n19952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19954_o = n19888_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19955_o = n19953_o | n19954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19956_o = n19888_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19957_o = n19955_o | n19956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19958_o = n19888_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19959_o = n19957_o | n19958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:20  */
  assign n19961_o = n18682_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:21  */
  assign n19962_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:26  */
  assign n19963_o = ~n19962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:318:55  */
  assign n19965_o = n18677_o & n21787_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19971_o = n19965_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19973_o = 1'b0 | n19971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19975_o = n19965_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19976_o = n19973_o | n19975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19977_o = n19965_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19978_o = n19976_o | n19977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19979_o = n19965_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19980_o = n19978_o | n19979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19981_o = n19965_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19982_o = n19980_o | n19981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19983_o = n19965_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19984_o = n19982_o | n19983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19985_o = n19965_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19986_o = n19984_o | n19985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19987_o = n19965_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19988_o = n19986_o | n19987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19989_o = n19965_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19990_o = n19988_o | n19989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19991_o = n19965_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19992_o = n19990_o | n19991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19993_o = n19965_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19994_o = n19992_o | n19993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19995_o = n19965_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19996_o = n19994_o | n19995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19997_o = n19965_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n19998_o = n19996_o | n19997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n19999_o = n19965_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20000_o = n19998_o | n19999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20001_o = n19965_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20002_o = n20000_o | n20001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20003_o = n19965_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20004_o = n20002_o | n20003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20005_o = n19965_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20006_o = n20004_o | n20005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20007_o = n19965_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20008_o = n20006_o | n20007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20009_o = n19965_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20010_o = n20008_o | n20009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20011_o = n19965_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20012_o = n20010_o | n20011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20013_o = n19965_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20014_o = n20012_o | n20013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20015_o = n19965_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20016_o = n20014_o | n20015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20017_o = n19965_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20018_o = n20016_o | n20017_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20019_o = n19965_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20020_o = n20018_o | n20019_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20021_o = n19965_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20022_o = n20020_o | n20021_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20023_o = n19965_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20024_o = n20022_o | n20023_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20025_o = n19965_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20026_o = n20024_o | n20025_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20027_o = n19965_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20028_o = n20026_o | n20027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20029_o = n19965_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20030_o = n20028_o | n20029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20031_o = n19965_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20032_o = n20030_o | n20031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20033_o = n19965_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20034_o = n20032_o | n20033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n20035_o = n19965_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n20036_o = n20034_o | n20035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:63  */
  assign n20038_o = ~n21787_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:60  */
  assign n20039_o = n18677_o | n20038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20045_o = n20039_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20047_o = 1'b1 & n20045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20049_o = n20039_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20050_o = n20047_o & n20049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20051_o = n20039_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20052_o = n20050_o & n20051_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20053_o = n20039_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20054_o = n20052_o & n20053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20055_o = n20039_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20056_o = n20054_o & n20055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20057_o = n20039_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20058_o = n20056_o & n20057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20059_o = n20039_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20060_o = n20058_o & n20059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20061_o = n20039_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20062_o = n20060_o & n20061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20063_o = n20039_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20064_o = n20062_o & n20063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20065_o = n20039_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20066_o = n20064_o & n20065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20067_o = n20039_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20068_o = n20066_o & n20067_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20069_o = n20039_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20070_o = n20068_o & n20069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20071_o = n20039_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20072_o = n20070_o & n20071_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20073_o = n20039_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20074_o = n20072_o & n20073_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20075_o = n20039_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20076_o = n20074_o & n20075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20077_o = n20039_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20078_o = n20076_o & n20077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20079_o = n20039_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20080_o = n20078_o & n20079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20081_o = n20039_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20082_o = n20080_o & n20081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20083_o = n20039_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20084_o = n20082_o & n20083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20085_o = n20039_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20086_o = n20084_o & n20085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20087_o = n20039_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20088_o = n20086_o & n20087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20089_o = n20039_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20090_o = n20088_o & n20089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20091_o = n20039_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20092_o = n20090_o & n20091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20093_o = n20039_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20094_o = n20092_o & n20093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20095_o = n20039_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20096_o = n20094_o & n20095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20097_o = n20039_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20098_o = n20096_o & n20097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20099_o = n20039_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20100_o = n20098_o & n20099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20101_o = n20039_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20102_o = n20100_o & n20101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20103_o = n20039_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20104_o = n20102_o & n20103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20105_o = n20039_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20106_o = n20104_o & n20105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20107_o = n20039_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20108_o = n20106_o & n20107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n20109_o = n20039_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n20110_o = n20108_o & n20109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:39  */
  assign n20111_o = ~n20110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:13  */
  assign n20112_o = n19963_o ? n20036_o : n20111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:11  */
  assign n20114_o = n19961_o ? n20112_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n20116_o = n19886_o ? 1'b0 : n20114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n20118_o = n19886_o ? n19959_o : 1'b0;
  assign n20119_o = {n19884_o, n19606_o};
  assign n20120_o = n19601_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20122_o <= 1'b0;
      2'b01: n20122_o <= n20120_o;
    endcase
  assign n20123_o = n19601_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20125_o <= n19876_o;
      2'b01: n20125_o <= n20123_o;
    endcase
  assign n20126_o = n19601_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20128_o <= 1'b0;
      2'b01: n20128_o <= n20126_o;
    endcase
  assign n20129_o = n19601_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20130_o <= n19878_o;
      2'b01: n20130_o <= n20129_o;
    endcase
  assign n20131_o = n19604_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20133_o <= 1'b0;
      2'b01: n20133_o <= n20131_o;
    endcase
  assign n20134_o = n19604_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20136_o <= n19880_o;
      2'b01: n20136_o <= n20134_o;
    endcase
  assign n20137_o = n19604_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20139_o <= 1'b0;
      2'b01: n20139_o <= n20137_o;
    endcase
  assign n20140_o = n19604_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n20119_o)
      2'b10: n20141_o <= n19882_o;
      2'b01: n20141_o <= n20140_o;
    endcase
  assign n20142_o = {n20130_o, n20128_o, n20125_o, n20122_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n20144_o = n18688_o ? n20142_o : 4'b0000;
  assign n20146_o = {n20141_o, n20139_o, n20136_o, n20133_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n20148_o = n18688_o ? n20146_o : 4'b0000;
  assign n20150_o = {n18771_o, n18767_o, n18763_o, n18759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:35  */
  assign n20151_o = n20150_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:23  */
  assign n20152_o = n20151_o ? n19115_o : n18994_o;
  assign n20153_o = {n18771_o, n18767_o, n18763_o, n18759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:35  */
  assign n20154_o = n20153_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:23  */
  assign n20155_o = n20154_o ? n19140_o : n19020_o;
  assign n20156_o = {n18771_o, n18767_o, n18763_o, n18759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:35  */
  assign n20157_o = n20156_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:341:66  */
  assign n20158_o = n19172_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:343:65  */
  assign n20159_o = n19052_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:23  */
  assign n20160_o = n20157_o ? n20158_o : n20159_o;
  assign n20161_o = {n18771_o, n18767_o, n18763_o, n18759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:35  */
  assign n20162_o = n20161_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:346:66  */
  assign n20163_o = n19211_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:348:65  */
  assign n20164_o = n19090_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:23  */
  assign n20165_o = n20162_o ? n20163_o : n20164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:7  */
  assign n20167_o = n18680_o == 2'b00;
  assign n20168_o = {n18771_o, n18767_o, n18763_o, n18759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:35  */
  assign n20169_o = n20168_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:23  */
  assign n20170_o = n20169_o ? n19172_o : n19052_o;
  assign n20171_o = {n18771_o, n18767_o, n18763_o, n18759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:35  */
  assign n20172_o = n20171_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:357:66  */
  assign n20173_o = n19211_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:359:65  */
  assign n20174_o = n19090_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:23  */
  assign n20175_o = n20172_o ? n20173_o : n20174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:7  */
  assign n20177_o = n18680_o == 2'b01;
  assign n20178_o = {n18771_o, n18767_o, n18763_o, n18759_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:35  */
  assign n20179_o = n20178_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:23  */
  assign n20180_o = n20179_o ? n19211_o : n19090_o;
  assign n20181_o = {n20177_o, n20167_o};
  assign n20182_o = n20170_o[7:0];
  assign n20183_o = n20180_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n20181_o)
      2'b10: n20184_o <= n20182_o;
      2'b01: n20184_o <= n20152_o;
    endcase
  assign n20185_o = n20170_o[15:8];
  assign n20186_o = n20180_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n20181_o)
      2'b10: n20187_o <= n20185_o;
      2'b01: n20187_o <= n20155_o;
    endcase
  assign n20188_o = n20175_o[7:0];
  assign n20189_o = n20180_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n20181_o)
      2'b10: n20190_o <= n20188_o;
      2'b01: n20190_o <= n20160_o;
    endcase
  assign n20191_o = n20175_o[15:8];
  assign n20192_o = n20180_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n20181_o)
      2'b10: n20193_o <= n20191_o;
      2'b01: n20193_o <= n20165_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n20199_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n20200_o = n20148_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n20202_o = n20200_o ? 8'b11111111 : n20184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n20204_o = n18684_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n20205_o = n20148_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n20206_o = n18677_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n20207_o = ~n20206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n20210_o = n20207_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n20211_o = n20205_o ? n20210_o : n20184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n20212_o = n20144_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n20213_o = n18677_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n20214_o = ~n20213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n20217_o = n20214_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n20218_o = n20212_o ? n20217_o : n20184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n20219_o = n20204_o ? n20211_o : n20218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n20220_o = n20199_o ? n20202_o : n20219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n20222_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n20223_o = n20148_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n20225_o = n20223_o ? 8'b11111111 : n20187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n20227_o = n18684_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n20228_o = n20148_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n20229_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n20230_o = ~n20229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n20233_o = n20230_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n20234_o = n20228_o ? n20233_o : n20187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n20235_o = n20144_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n20236_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n20237_o = ~n20236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n20240_o = n20237_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n20241_o = n20235_o ? n20240_o : n20187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n20242_o = n20227_o ? n20234_o : n20241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n20243_o = n20222_o ? n20225_o : n20242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n20245_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n20246_o = n20148_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n20248_o = n20246_o ? 8'b11111111 : n20190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n20250_o = n18684_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n20251_o = n20148_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n20252_o = n18677_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n20253_o = ~n20252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n20256_o = n20253_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n20257_o = n20251_o ? n20256_o : n20190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n20258_o = n20144_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n20259_o = n18677_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n20260_o = ~n20259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n20263_o = n20260_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n20264_o = n20258_o ? n20263_o : n20190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n20265_o = n20250_o ? n20257_o : n20264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n20266_o = n20245_o ? n20248_o : n20265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n20268_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n20269_o = n20148_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n20271_o = n20269_o ? 8'b11111111 : n20193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n20273_o = n18684_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n20274_o = n20148_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n20275_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n20276_o = ~n20275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n20279_o = n20276_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n20280_o = n20274_o ? n20279_o : n20193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n20281_o = n20144_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n20282_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n20283_o = ~n20282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n20286_o = n20283_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n20287_o = n20281_o ? n20286_o : n20193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n20288_o = n20273_o ? n20280_o : n20287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n20289_o = n20268_o ? n20271_o : n20288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:374:9  */
  assign n20291_o = n18680_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n20293_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n20294_o = n20148_o[1];
  assign n20296_o = {n20187_o, n20184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n20297_o = n20294_o ? 16'b1111111111111111 : n20296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n20299_o = n18684_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n20300_o = n20148_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n20301_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n20302_o = ~n20301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n20305_o = n20302_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n20306_o = {n20187_o, n20184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n20307_o = n20300_o ? n20305_o : n20306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n20308_o = n20144_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n20309_o = n18677_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n20310_o = ~n20309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n20313_o = n20310_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n20314_o = {n20187_o, n20184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n20315_o = n20308_o ? n20313_o : n20314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n20316_o = n20299_o ? n20307_o : n20315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n20317_o = n20293_o ? n20297_o : n20316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n20319_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n20320_o = n20148_o[3];
  assign n20322_o = {n20193_o, n20190_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n20323_o = n20320_o ? 16'b1111111111111111 : n20322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n20325_o = n18684_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n20326_o = n20148_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n20327_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n20328_o = ~n20327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n20331_o = n20328_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n20332_o = {n20193_o, n20190_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n20333_o = n20326_o ? n20331_o : n20332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n20334_o = n20144_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n20335_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n20336_o = ~n20335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n20339_o = n20336_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n20340_o = {n20193_o, n20190_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n20341_o = n20334_o ? n20339_o : n20340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n20342_o = n20325_o ? n20333_o : n20341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n20343_o = n20319_o ? n20323_o : n20342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:400:9  */
  assign n20345_o = n18680_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:30  */
  assign n20347_o = n18682_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:46  */
  assign n20348_o = n20148_o[3];
  assign n20350_o = {n20193_o, n20190_o, n20187_o, n20184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:26  */
  assign n20351_o = n20348_o ? 32'b11111111111111111111111111111111 : n20350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:36  */
  assign n20353_o = n18684_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:36  */
  assign n20354_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:41  */
  assign n20355_o = ~n20354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:28  */
  assign n20358_o = n20355_o ? 32'b11111111111111111111111111111111 : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:46  */
  assign n20359_o = n20144_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:38  */
  assign n20360_o = n18677_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:43  */
  assign n20361_o = ~n20360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:30  */
  assign n20364_o = n20361_o ? 32'b01111111111111111111111111111111 : 32'b10000000000000000000000000000000;
  assign n20365_o = {n20193_o, n20190_o, n20187_o, n20184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:28  */
  assign n20366_o = n20359_o ? n20364_o : n20365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:26  */
  assign n20367_o = n20353_o ? n20358_o : n20366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:24  */
  assign n20368_o = n20347_o ? n20351_o : n20367_o;
  assign n20369_o = {n20345_o, n20291_o};
  assign n20370_o = n20317_o[7:0];
  assign n20371_o = n20368_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n20369_o)
      2'b10: n20372_o <= n20370_o;
      2'b01: n20372_o <= n20220_o;
    endcase
  assign n20373_o = n20317_o[15:8];
  assign n20374_o = n20368_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n20369_o)
      2'b10: n20375_o <= n20373_o;
      2'b01: n20375_o <= n20243_o;
    endcase
  assign n20376_o = n20343_o[7:0];
  assign n20377_o = n20368_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n20369_o)
      2'b10: n20378_o <= n20376_o;
      2'b01: n20378_o <= n20266_o;
    endcase
  assign n20379_o = n20343_o[15:8];
  assign n20380_o = n20368_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n20369_o)
      2'b10: n20381_o <= n20379_o;
      2'b01: n20381_o <= n20289_o;
    endcase
  assign n20382_o = {n20381_o, n20378_o, n20375_o, n20372_o};
  assign n20383_o = {n20193_o, n20190_o, n20187_o, n20184_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:372:5  */
  assign n20384_o = n18688_o ? n20382_o : n20383_o;
  assign n20385_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:17  */
  assign n20386_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:25  */
  assign n20387_o = n20386_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:35  */
  assign n20389_o = n20387_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:19  */
  assign n20390_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:27  */
  assign n20391_o = n20390_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:32  */
  assign n20393_o = n20391_o == 2'b01;
  assign n20394_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:518:64  */
  assign n20395_o = n20394_o[15:8];
  assign n20396_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:519:64  */
  assign n20397_o = n20396_o[31:24];
  assign n20398_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:520:64  */
  assign n20399_o = n20398_o[47:40];
  assign n20400_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:521:64  */
  assign n20401_o = n20400_o[63:56];
  assign n20402_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:522:64  */
  assign n20403_o = n20402_o[15:8];
  assign n20404_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:523:64  */
  assign n20405_o = n20404_o[31:24];
  assign n20406_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:524:64  */
  assign n20407_o = n20406_o[47:40];
  assign n20408_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:525:64  */
  assign n20409_o = n20408_o[63:56];
  assign n20410_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:527:64  */
  assign n20411_o = n20410_o[31:16];
  assign n20412_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:528:64  */
  assign n20413_o = n20412_o[63:48];
  assign n20414_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:529:64  */
  assign n20415_o = n20414_o[31:16];
  assign n20416_o = {n18674_o, n15546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:530:64  */
  assign n20417_o = n20416_o[63:48];
  assign n20418_o = {n20417_o, n20415_o, n20413_o, n20411_o};
  assign n20419_o = {n20409_o, n20407_o, n20405_o, n20403_o, n20401_o, n20399_o, n20397_o, n20395_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:9  */
  assign n20420_o = n20393_o ? n20419_o : n20418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:7  */
  assign n20421_o = n20389_o ? n20420_o : n20385_o;
  assign n20422_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:17  */
  assign n20423_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:25  */
  assign n20424_o = n20423_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:35  */
  assign n20426_o = n20424_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:19  */
  assign n20427_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:27  */
  assign n20428_o = n20427_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:32  */
  assign n20430_o = n20428_o == 2'b01;
  assign n20431_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:543:69  */
  assign n20432_o = n20431_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:21  */
  assign n20433_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:29  */
  assign n20434_o = n20433_o[24];
  assign n20436_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:85  */
  assign n20437_o = n20436_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:101  */
  assign n20438_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:109  */
  assign n20439_o = n20438_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:120  */
  assign n20440_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:128  */
  assign n20441_o = n20440_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n20449_o = n20437_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n20451_o = n20449_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n20453_o = n20437_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n20456_o = n20439_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20470_o = n20449_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20472_o = 1'b0 | n20470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20473_o = n20449_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20474_o = n20472_o | n20473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20475_o = n20449_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20476_o = n20474_o | n20475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20477_o = n20449_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20478_o = n20476_o | n20477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20479_o = n20449_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20480_o = n20478_o | n20479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20481_o = n20449_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20482_o = n20480_o | n20481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20483_o = n20449_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20484_o = n20482_o | n20483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20485_o = n20449_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20486_o = n20484_o | n20485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20488_o = 1'b1 ? n20486_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n20491_o = n20488_o ? 8'b11111111 : n20453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n20492_o = ~n20451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20506_o = n20449_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20508_o = 1'b0 | n20506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20509_o = n20449_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20510_o = n20508_o | n20509_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20511_o = n20449_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20512_o = n20510_o | n20511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20513_o = n20449_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20514_o = n20512_o | n20513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20515_o = n20449_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20516_o = n20514_o | n20515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20517_o = n20449_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20518_o = n20516_o | n20517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20519_o = n20449_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20520_o = n20518_o | n20519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20521_o = n20449_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20522_o = n20520_o | n20521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20524_o = 1'b1 ? n20522_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n20527_o = n20441_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n20530_o = n20527_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n20532_o = n20524_o ? n20530_o : n20453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20546_o = n20449_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20548_o = 1'b0 & n20546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20549_o = n20449_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20550_o = n20548_o & n20549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20551_o = n20449_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20552_o = n20550_o & n20551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20553_o = n20449_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20554_o = n20552_o & n20553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20555_o = n20449_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20556_o = n20554_o & n20555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20557_o = n20449_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20558_o = n20556_o & n20557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20559_o = n20449_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20560_o = n20558_o & n20559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20561_o = n20449_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20562_o = n20560_o & n20561_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n20564_o = 1'b1 ? n20562_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n20566_o = ~n20564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n20568_o = n20441_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n20571_o = n20568_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n20573_o = n20566_o ? n20571_o : n20453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n20574_o = n20492_o ? n20532_o : n20573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n20575_o = n20456_o ? n20491_o : n20574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:11  */
  assign n20576_o = n20434_o ? n20575_o : n20432_o;
  assign n20577_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:548:69  */
  assign n20578_o = n20577_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:21  */
  assign n20579_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:29  */
  assign n20580_o = n20579_o[24];
  assign n20582_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:85  */
  assign n20583_o = n20582_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:101  */
  assign n20584_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:109  */
  assign n20585_o = n20584_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:120  */
  assign n20586_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:128  */
  assign n20587_o = n20586_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n20595_o = n20583_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n20597_o = n20595_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n20599_o = n20583_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n20602_o = n20585_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20616_o = n20595_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20618_o = 1'b0 | n20616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20619_o = n20595_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20620_o = n20618_o | n20619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20621_o = n20595_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20622_o = n20620_o | n20621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20623_o = n20595_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20624_o = n20622_o | n20623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20625_o = n20595_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20626_o = n20624_o | n20625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20627_o = n20595_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20628_o = n20626_o | n20627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20629_o = n20595_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20630_o = n20628_o | n20629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20631_o = n20595_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20632_o = n20630_o | n20631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20634_o = 1'b1 ? n20632_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n20637_o = n20634_o ? 8'b11111111 : n20599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n20638_o = ~n20597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20652_o = n20595_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20654_o = 1'b0 | n20652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20655_o = n20595_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20656_o = n20654_o | n20655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20657_o = n20595_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20658_o = n20656_o | n20657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20659_o = n20595_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20660_o = n20658_o | n20659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20661_o = n20595_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20662_o = n20660_o | n20661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20663_o = n20595_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20664_o = n20662_o | n20663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20665_o = n20595_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20666_o = n20664_o | n20665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20667_o = n20595_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20668_o = n20666_o | n20667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20670_o = 1'b1 ? n20668_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n20673_o = n20587_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n20676_o = n20673_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n20678_o = n20670_o ? n20676_o : n20599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20692_o = n20595_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20694_o = 1'b0 & n20692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20695_o = n20595_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20696_o = n20694_o & n20695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20697_o = n20595_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20698_o = n20696_o & n20697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20699_o = n20595_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20700_o = n20698_o & n20699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20701_o = n20595_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20702_o = n20700_o & n20701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20703_o = n20595_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20704_o = n20702_o & n20703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20705_o = n20595_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20706_o = n20704_o & n20705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20707_o = n20595_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20708_o = n20706_o & n20707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n20710_o = 1'b1 ? n20708_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n20712_o = ~n20710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n20714_o = n20587_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n20717_o = n20714_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n20719_o = n20712_o ? n20717_o : n20599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n20720_o = n20638_o ? n20678_o : n20719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n20721_o = n20602_o ? n20637_o : n20720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:11  */
  assign n20722_o = n20580_o ? n20721_o : n20578_o;
  assign n20723_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:553:69  */
  assign n20724_o = n20723_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:21  */
  assign n20725_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:29  */
  assign n20726_o = n20725_o[24];
  assign n20728_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:85  */
  assign n20729_o = n20728_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:101  */
  assign n20730_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:109  */
  assign n20731_o = n20730_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:120  */
  assign n20732_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:128  */
  assign n20733_o = n20732_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n20741_o = n20729_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n20743_o = n20741_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n20745_o = n20729_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n20748_o = n20731_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20762_o = n20741_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20764_o = 1'b0 | n20762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20765_o = n20741_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20766_o = n20764_o | n20765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20767_o = n20741_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20768_o = n20766_o | n20767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20769_o = n20741_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20770_o = n20768_o | n20769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20771_o = n20741_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20772_o = n20770_o | n20771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20773_o = n20741_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20774_o = n20772_o | n20773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20775_o = n20741_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20776_o = n20774_o | n20775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20777_o = n20741_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20778_o = n20776_o | n20777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20780_o = 1'b1 ? n20778_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n20783_o = n20780_o ? 8'b11111111 : n20745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n20784_o = ~n20743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20798_o = n20741_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20800_o = 1'b0 | n20798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20801_o = n20741_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20802_o = n20800_o | n20801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20803_o = n20741_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20804_o = n20802_o | n20803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20805_o = n20741_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20806_o = n20804_o | n20805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20807_o = n20741_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20808_o = n20806_o | n20807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20809_o = n20741_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20810_o = n20808_o | n20809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20811_o = n20741_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20812_o = n20810_o | n20811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20813_o = n20741_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20814_o = n20812_o | n20813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20816_o = 1'b1 ? n20814_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n20819_o = n20733_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n20822_o = n20819_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n20824_o = n20816_o ? n20822_o : n20745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20838_o = n20741_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20840_o = 1'b0 & n20838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20841_o = n20741_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20842_o = n20840_o & n20841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20843_o = n20741_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20844_o = n20842_o & n20843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20845_o = n20741_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20846_o = n20844_o & n20845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20847_o = n20741_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20848_o = n20846_o & n20847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20849_o = n20741_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20850_o = n20848_o & n20849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20851_o = n20741_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20852_o = n20850_o & n20851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20853_o = n20741_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20854_o = n20852_o & n20853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n20856_o = 1'b1 ? n20854_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n20858_o = ~n20856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n20860_o = n20733_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n20863_o = n20860_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n20865_o = n20858_o ? n20863_o : n20745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n20866_o = n20784_o ? n20824_o : n20865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n20867_o = n20748_o ? n20783_o : n20866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:11  */
  assign n20868_o = n20726_o ? n20867_o : n20724_o;
  assign n20869_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:558:69  */
  assign n20870_o = n20869_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:21  */
  assign n20871_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:29  */
  assign n20872_o = n20871_o[24];
  assign n20874_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:85  */
  assign n20875_o = n20874_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:101  */
  assign n20876_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:109  */
  assign n20877_o = n20876_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:120  */
  assign n20878_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:128  */
  assign n20879_o = n20878_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n20887_o = n20875_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n20889_o = n20887_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n20891_o = n20875_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n20894_o = n20877_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20908_o = n20887_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20910_o = 1'b0 | n20908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20911_o = n20887_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20912_o = n20910_o | n20911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20913_o = n20887_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20914_o = n20912_o | n20913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20915_o = n20887_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20916_o = n20914_o | n20915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20917_o = n20887_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20918_o = n20916_o | n20917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20919_o = n20887_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20920_o = n20918_o | n20919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20921_o = n20887_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20922_o = n20920_o | n20921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20923_o = n20887_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20924_o = n20922_o | n20923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20926_o = 1'b1 ? n20924_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n20929_o = n20926_o ? 8'b11111111 : n20891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n20930_o = ~n20889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20944_o = n20887_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20946_o = 1'b0 | n20944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20947_o = n20887_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20948_o = n20946_o | n20947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20949_o = n20887_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20950_o = n20948_o | n20949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20951_o = n20887_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20952_o = n20950_o | n20951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20953_o = n20887_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20954_o = n20952_o | n20953_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20955_o = n20887_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20956_o = n20954_o | n20955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20957_o = n20887_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20958_o = n20956_o | n20957_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n20959_o = n20887_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n20960_o = n20958_o | n20959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n20962_o = 1'b1 ? n20960_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n20965_o = n20879_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n20968_o = n20965_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n20970_o = n20962_o ? n20968_o : n20891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20984_o = n20887_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20986_o = 1'b0 & n20984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20987_o = n20887_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20988_o = n20986_o & n20987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20989_o = n20887_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20990_o = n20988_o & n20989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20991_o = n20887_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20992_o = n20990_o & n20991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20993_o = n20887_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20994_o = n20992_o & n20993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20995_o = n20887_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20996_o = n20994_o & n20995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20997_o = n20887_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n20998_o = n20996_o & n20997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n20999_o = n20887_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21000_o = n20998_o & n20999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n21002_o = 1'b1 ? n21000_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n21004_o = ~n21002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n21006_o = n20879_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n21009_o = n21006_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n21011_o = n21004_o ? n21009_o : n20891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n21012_o = n20930_o ? n20970_o : n21011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n21013_o = n20894_o ? n20929_o : n21012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:11  */
  assign n21014_o = n20872_o ? n21013_o : n20870_o;
  assign n21015_o = n20422_o[63:32];
  assign n21016_o = {n21015_o, n21014_o, n20868_o, n20722_o, n20576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:563:72  */
  assign n21017_o = n21016_o[7:0];
  assign n21018_o = n20422_o[63:40];
  assign n21019_o = {n21018_o, n21017_o, n21014_o, n20868_o, n20722_o, n20576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:564:72  */
  assign n21020_o = n21019_o[15:8];
  assign n21021_o = n20422_o[63:48];
  assign n21022_o = {n21021_o, n21020_o, n21017_o, n21014_o, n20868_o, n20722_o, n20576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:565:72  */
  assign n21023_o = n21022_o[23:16];
  assign n21024_o = n20422_o[63:56];
  assign n21025_o = {n21024_o, n21023_o, n21020_o, n21017_o, n21014_o, n20868_o, n20722_o, n20576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:566:72  */
  assign n21026_o = n21025_o[31:24];
  assign n21027_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:568:69  */
  assign n21028_o = n21027_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:21  */
  assign n21029_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:29  */
  assign n21030_o = n21029_o[24];
  assign n21032_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:81  */
  assign n21033_o = n21032_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:95  */
  assign n21034_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:103  */
  assign n21035_o = n21034_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:114  */
  assign n21036_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:122  */
  assign n21037_o = n21036_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:107:21  */
  assign n21045_o = n21033_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:108:27  */
  assign n21047_o = n21045_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:109:21  */
  assign n21049_o = n21033_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:11  */
  assign n21052_o = n21035_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21066_o = n21045_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21068_o = 1'b0 | n21066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21069_o = n21045_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21070_o = n21068_o | n21069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21071_o = n21045_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21072_o = n21070_o | n21071_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21073_o = n21045_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21074_o = n21072_o | n21073_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21075_o = n21045_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21076_o = n21074_o | n21075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21077_o = n21045_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21078_o = n21076_o | n21077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21079_o = n21045_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21080_o = n21078_o | n21079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21081_o = n21045_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21082_o = n21080_o | n21081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21083_o = n21045_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21084_o = n21082_o | n21083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21085_o = n21045_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21086_o = n21084_o | n21085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21087_o = n21045_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21088_o = n21086_o | n21087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21089_o = n21045_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21090_o = n21088_o | n21089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21091_o = n21045_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21092_o = n21090_o | n21091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21093_o = n21045_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21094_o = n21092_o | n21093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21095_o = n21045_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21096_o = n21094_o | n21095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21097_o = n21045_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21098_o = n21096_o | n21097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n21100_o = 1'b1 ? n21098_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:112:7  */
  assign n21103_o = n21100_o ? 16'b1111111111111111 : n21049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:15  */
  assign n21104_o = ~n21047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21118_o = n21045_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21120_o = 1'b0 | n21118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21121_o = n21045_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21122_o = n21120_o | n21121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21123_o = n21045_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21124_o = n21122_o | n21123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21125_o = n21045_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21126_o = n21124_o | n21125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21127_o = n21045_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21128_o = n21126_o | n21127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21129_o = n21045_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21130_o = n21128_o | n21129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21131_o = n21045_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21132_o = n21130_o | n21131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21133_o = n21045_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21134_o = n21132_o | n21133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21135_o = n21045_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21136_o = n21134_o | n21135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21137_o = n21045_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21138_o = n21136_o | n21137_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21139_o = n21045_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21140_o = n21138_o | n21139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21141_o = n21045_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21142_o = n21140_o | n21141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21143_o = n21045_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21144_o = n21142_o | n21143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21145_o = n21045_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21146_o = n21144_o | n21145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21147_o = n21045_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21148_o = n21146_o | n21147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21149_o = n21045_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21150_o = n21148_o | n21149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n21152_o = 1'b1 ? n21150_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:21  */
  assign n21155_o = n21037_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:11  */
  assign n21158_o = n21155_o ? 16'b0111111111111111 : 16'b1111111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:117:9  */
  assign n21160_o = n21152_o ? n21158_o : n21049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21174_o = n21045_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21176_o = 1'b0 & n21174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21177_o = n21045_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21178_o = n21176_o & n21177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21179_o = n21045_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21180_o = n21178_o & n21179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21181_o = n21045_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21182_o = n21180_o & n21181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21183_o = n21045_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21184_o = n21182_o & n21183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21185_o = n21045_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21186_o = n21184_o & n21185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21187_o = n21045_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21188_o = n21186_o & n21187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21189_o = n21045_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21190_o = n21188_o & n21189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21191_o = n21045_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21192_o = n21190_o & n21191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21193_o = n21045_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21194_o = n21192_o & n21193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21195_o = n21045_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21196_o = n21194_o & n21195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21197_o = n21045_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21198_o = n21196_o & n21197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21199_o = n21045_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21200_o = n21198_o & n21199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21201_o = n21045_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21202_o = n21200_o & n21201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21203_o = n21045_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21204_o = n21202_o & n21203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21205_o = n21045_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21206_o = n21204_o & n21205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n21208_o = 1'b1 ? n21206_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:29  */
  assign n21210_o = ~n21208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:21  */
  assign n21212_o = n21037_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:11  */
  assign n21215_o = n21212_o ? 16'b1000000000000000 : 16'b0000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:9  */
  assign n21217_o = n21210_o ? n21215_o : n21049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:7  */
  assign n21218_o = n21104_o ? n21160_o : n21217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:5  */
  assign n21219_o = n21052_o ? n21103_o : n21218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:11  */
  assign n21220_o = n21030_o ? n21219_o : n21028_o;
  assign n21221_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:573:69  */
  assign n21222_o = n21221_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:21  */
  assign n21223_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:29  */
  assign n21224_o = n21223_o[24];
  assign n21226_o = {n20384_o, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:81  */
  assign n21227_o = n21226_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:95  */
  assign n21228_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:103  */
  assign n21229_o = n21228_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:114  */
  assign n21230_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:122  */
  assign n21231_o = n21230_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:107:21  */
  assign n21239_o = n21227_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:108:27  */
  assign n21241_o = n21239_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:109:21  */
  assign n21243_o = n21227_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:11  */
  assign n21246_o = n21229_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21260_o = n21239_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21262_o = 1'b0 | n21260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21263_o = n21239_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21264_o = n21262_o | n21263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21265_o = n21239_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21266_o = n21264_o | n21265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21267_o = n21239_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21268_o = n21266_o | n21267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21269_o = n21239_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21270_o = n21268_o | n21269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21271_o = n21239_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21272_o = n21270_o | n21271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21273_o = n21239_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21274_o = n21272_o | n21273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21275_o = n21239_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21276_o = n21274_o | n21275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21277_o = n21239_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21278_o = n21276_o | n21277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21279_o = n21239_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21280_o = n21278_o | n21279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21281_o = n21239_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21282_o = n21280_o | n21281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21283_o = n21239_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21284_o = n21282_o | n21283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21285_o = n21239_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21286_o = n21284_o | n21285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21287_o = n21239_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21288_o = n21286_o | n21287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21289_o = n21239_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21290_o = n21288_o | n21289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21291_o = n21239_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21292_o = n21290_o | n21291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n21294_o = 1'b1 ? n21292_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:112:7  */
  assign n21297_o = n21294_o ? 16'b1111111111111111 : n21243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:15  */
  assign n21298_o = ~n21241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21312_o = n21239_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21314_o = 1'b0 | n21312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21315_o = n21239_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21316_o = n21314_o | n21315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21317_o = n21239_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21318_o = n21316_o | n21317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21319_o = n21239_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21320_o = n21318_o | n21319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21321_o = n21239_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21322_o = n21320_o | n21321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21323_o = n21239_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21324_o = n21322_o | n21323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21325_o = n21239_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21326_o = n21324_o | n21325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21327_o = n21239_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21328_o = n21326_o | n21327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21329_o = n21239_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21330_o = n21328_o | n21329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21331_o = n21239_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21332_o = n21330_o | n21331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21333_o = n21239_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21334_o = n21332_o | n21333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21335_o = n21239_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21336_o = n21334_o | n21335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21337_o = n21239_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21338_o = n21336_o | n21337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21339_o = n21239_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21340_o = n21338_o | n21339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21341_o = n21239_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21342_o = n21340_o | n21341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n21343_o = n21239_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n21344_o = n21342_o | n21343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n21346_o = 1'b1 ? n21344_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:21  */
  assign n21349_o = n21231_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:11  */
  assign n21352_o = n21349_o ? 16'b0111111111111111 : 16'b1111111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:117:9  */
  assign n21354_o = n21346_o ? n21352_o : n21243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21368_o = n21239_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21370_o = 1'b0 & n21368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21371_o = n21239_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21372_o = n21370_o & n21371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21373_o = n21239_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21374_o = n21372_o & n21373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21375_o = n21239_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21376_o = n21374_o & n21375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21377_o = n21239_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21378_o = n21376_o & n21377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21379_o = n21239_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21380_o = n21378_o & n21379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21381_o = n21239_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21382_o = n21380_o & n21381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21383_o = n21239_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21384_o = n21382_o & n21383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21385_o = n21239_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21386_o = n21384_o & n21385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21387_o = n21239_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21388_o = n21386_o & n21387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21389_o = n21239_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21390_o = n21388_o & n21389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21391_o = n21239_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21392_o = n21390_o & n21391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21393_o = n21239_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21394_o = n21392_o & n21393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21395_o = n21239_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21396_o = n21394_o & n21395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21397_o = n21239_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21398_o = n21396_o & n21397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n21399_o = n21239_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n21400_o = n21398_o & n21399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n21402_o = 1'b1 ? n21400_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:29  */
  assign n21404_o = ~n21402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:21  */
  assign n21406_o = n21231_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:11  */
  assign n21409_o = n21406_o ? 16'b1000000000000000 : 16'b0000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:9  */
  assign n21411_o = n21404_o ? n21409_o : n21243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:7  */
  assign n21412_o = n21298_o ? n21354_o : n21411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:5  */
  assign n21413_o = n21246_o ? n21297_o : n21412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:11  */
  assign n21414_o = n21224_o ? n21413_o : n21222_o;
  assign n21415_o = n20422_o[63:32];
  assign n21416_o = {n21415_o, n21414_o, n21220_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:578:72  */
  assign n21417_o = n21416_o[15:0];
  assign n21418_o = n20422_o[63:48];
  assign n21419_o = {n21418_o, n21417_o, n21414_o, n21220_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:579:72  */
  assign n21420_o = n21419_o[31:16];
  assign n21421_o = {n21420_o, n21417_o, n21414_o, n21220_o};
  assign n21422_o = {n21026_o, n21023_o, n21020_o, n21017_o, n21014_o, n20868_o, n20722_o, n20576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:9  */
  assign n21423_o = n20430_o ? n21422_o : n21421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:7  */
  assign n21424_o = n20426_o ? n21423_o : n20422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:17  */
  assign n21425_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:25  */
  assign n21426_o = n21425_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:588:7  */
  assign n21428_o = n21426_o == 4'b0000;
  assign n21435_o = {n17493_o, n17500_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21436_o = n21435_o[31:0];
  assign n21437_o = {n17881_o, n17867_o, n17853_o, n17907_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21438_o = n21437_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21439_o = n21436_o | n21438_o;
  assign n21442_o = {n17493_o, n17500_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21443_o = n21442_o[63:32];
  assign n21444_o = {n17881_o, n17867_o, n17853_o, n17907_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21445_o = n21444_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21446_o = n21443_o | n21445_o;
  assign n21447_o = {n21446_o, n21439_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:589:7  */
  assign n21449_o = n21426_o == 4'b0001;
  assign n21456_o = {n17493_o, n17500_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21457_o = n21456_o[31:0];
  assign n21458_o = {n17881_o, n17867_o, n17853_o, n17907_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21459_o = n21458_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21460_o = n21457_o & n21459_o;
  assign n21463_o = {n17493_o, n17500_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21464_o = n21463_o[63:32];
  assign n21465_o = {n17881_o, n17867_o, n17853_o, n17907_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21466_o = n21465_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21467_o = n21464_o & n21466_o;
  assign n21468_o = {n21467_o, n21460_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:590:7  */
  assign n21470_o = n21426_o == 4'b0010;
  assign n21477_o = {n17493_o, n17500_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:22  */
  assign n21478_o = n21477_o[31:0];
  assign n21479_o = {n17881_o, n17867_o, n17853_o, n17907_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:32  */
  assign n21480_o = n21479_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:26  */
  assign n21481_o = n21478_o ^ n21480_o;
  assign n21484_o = {n17493_o, n17500_o, n14369_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:22  */
  assign n21485_o = n21484_o[63:32];
  assign n21486_o = {n17881_o, n17867_o, n17853_o, n17907_o, n14740_o, n14726_o, n14712_o, n14766_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:32  */
  assign n21487_o = n21486_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:26  */
  assign n21488_o = n21485_o ^ n21487_o;
  assign n21489_o = {n21488_o, n21481_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:591:7  */
  assign n21491_o = n21426_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21500_o = n13981_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21501_o = n13955_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21502_o = n21500_o & n21501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21505_o = n13981_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21506_o = n13955_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21507_o = n21505_o & n21506_o;
  assign n21508_o = {n21507_o, n21502_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21514_o = n21508_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21515_o = n13929_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21516_o = n21514_o | n21515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21519_o = n21508_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21520_o = n13929_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21521_o = n21519_o | n21520_o;
  assign n21522_o = {n21521_o, n21516_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n21529_o = n13955_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n21530_o = ~n21529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n21533_o = n13955_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n21534_o = ~n21533_o;
  assign n21535_o = {n21534_o, n21530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21541_o = n21522_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21542_o = n21535_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21543_o = n21541_o & n21542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21546_o = n21522_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21547_o = n21535_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21548_o = n21546_o & n21547_o;
  assign n21549_o = {n21548_o, n21543_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:592:7  */
  assign n21551_o = n21426_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21560_o = n13929_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21561_o = n13955_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21562_o = n21560_o & n21561_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21565_o = n13929_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21566_o = n13955_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21567_o = n21565_o & n21566_o;
  assign n21568_o = {n21567_o, n21562_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21574_o = n21568_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21575_o = n13981_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21576_o = n21574_o | n21575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21579_o = n21568_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21580_o = n13981_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21581_o = n21579_o | n21580_o;
  assign n21582_o = {n21581_o, n21576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n21589_o = n13955_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n21590_o = ~n21589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n21593_o = n13955_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n21594_o = ~n21593_o;
  assign n21595_o = {n21594_o, n21590_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21601_o = n21582_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21602_o = n21595_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21603_o = n21601_o & n21602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21606_o = n21582_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21607_o = n21595_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21608_o = n21606_o & n21607_o;
  assign n21609_o = {n21608_o, n21603_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:593:7  */
  assign n21611_o = n21426_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21620_o = n13929_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21621_o = n13981_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21622_o = n21620_o & n21621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21625_o = n13929_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21626_o = n13981_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21627_o = n21625_o & n21626_o;
  assign n21628_o = {n21627_o, n21622_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21634_o = n21628_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21635_o = n13955_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21636_o = n21634_o | n21635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n21639_o = n21628_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n21640_o = n13955_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n21641_o = n21639_o | n21640_o;
  assign n21642_o = {n21641_o, n21636_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n21649_o = n13981_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n21650_o = ~n21649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n21653_o = n13981_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n21654_o = ~n21653_o;
  assign n21655_o = {n21654_o, n21650_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21661_o = n21642_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21662_o = n21655_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21663_o = n21661_o & n21662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n21666_o = n21642_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n21667_o = n21655_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n21668_o = n21666_o & n21667_o;
  assign n21669_o = {n21668_o, n21663_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:594:7  */
  assign n21671_o = n21426_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:595:7  */
  assign n21673_o = n21426_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:596:63  */
  assign n21675_o = n13143_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:59:47  */
  assign n21683_o = n21675_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:596:7  */
  assign n21691_o = n21426_o == 4'b1001;
  assign n21692_o = {scalar_i, scalar_i};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:597:7  */
  assign n21694_o = n21426_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:598:7  */
  assign n21696_o = n21426_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:599:7  */
  assign n21698_o = n21426_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:600:7  */
  assign n21700_o = n21426_o == 4'b1100;
  assign n21701_o = {n21700_o, n21698_o, n21696_o, n21694_o, n21691_o, n21673_o, n21671_o, n21611_o, n21551_o, n21491_o, n21470_o, n21449_o, n21428_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:5  */
  always @*
    case (n21701_o)
      13'b1000000000000: n21702_o <= custom_data;
      13'b0100000000000: n21702_o <= shuffle_data;
      13'b0010000000000: n21702_o <= mul_data;
      13'b0001000000000: n21702_o <= n21692_o;
      13'b0000100000000: n21702_o <= n21794_o;
      13'b0000010000000: n21702_o <= n21424_o;
      13'b0000001000000: n21702_o <= n21669_o;
      13'b0000000100000: n21702_o <= n21609_o;
      13'b0000000010000: n21702_o <= n21549_o;
      13'b0000000001000: n21702_o <= n21489_o;
      13'b0000000000100: n21702_o <= n21468_o;
      13'b0000000000010: n21702_o <= n21447_o;
      13'b0000000000001: n21702_o <= n20421_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:609:30  */
  assign n21703_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:609:38  */
  assign n21704_o = n21703_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:610:30  */
  assign n21705_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:610:38  */
  assign n21706_o = n21705_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:611:30  */
  assign n21707_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:611:38  */
  assign n21708_o = n21707_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:612:30  */
  assign n21709_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:612:38  */
  assign n21710_o = n21709_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:15  */
  assign n21711_o = n13143_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:23  */
  assign n21712_o = n21711_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:33  */
  assign n21714_o = n21712_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:5  */
  assign n21717_o = n21714_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:627:33  */
  assign n21718_o = n13143_o[207:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:628:33  */
  assign n21719_o = n13143_o[211:208];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:629:33  */
  assign n21720_o = n13143_o[213:212];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:642:25  */
  assign n21721_o = r[137:0];
  assign n21722_o = {n13637_o, n13572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:644:37  */
  assign n21723_o = shuffle_ready & mul_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:644:51  */
  assign n21724_o = n21723_o & custom_ready;
  assign n21725_o = {n13499_o, n13497_o, n13494_o, n13902_o, n21702_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:15  */
  assign n21746_o = en_i & shuffle_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:33  */
  assign n21747_o = n21746_o & mul_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:47  */
  assign n21748_o = n21747_o & custom_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:68  */
  assign n21749_o = ~stall_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:64  */
  assign n21750_o = n21748_o & n21749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:656:18  */
  assign n21752_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:660:9  */
  assign n21755_o = init_i ? "000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:658:5  */
  assign n21761_o = ena ? n21755_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:658:5  */
  always @(posedge clk_i or posedge n21752_o)
    if (n21752_o)
      n21762_q <= "000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    else
      n21762_q <= n21761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:656:5  */
  assign n21763_o = {n13981_o, n13955_o, n13929_o, n21717_o, n21710_o, n21708_o, n21706_o, n21704_o};
  reg [7:0] n21764[7:0] ; // memory
  initial begin
    n21764[7] = 8'b00000000;
    n21764[6] = 8'b10000000;
    n21764[5] = 8'b11000000;
    n21764[4] = 8'b11100000;
    n21764[3] = 8'b11110000;
    n21764[2] = 8'b11111000;
    n21764[1] = 8'b11111100;
    n21764[0] = 8'b11111110;
    end
  assign n21765_data = n21764[n16088_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  reg [15:0] n21766[15:0] ; // memory
  initial begin
    n21766[15] = 16'b0000000000000000;
    n21766[14] = 16'b1000000000000000;
    n21766[13] = 16'b1100000000000000;
    n21766[12] = 16'b1110000000000000;
    n21766[11] = 16'b1111000000000000;
    n21766[10] = 16'b1111100000000000;
    n21766[9] = 16'b1111110000000000;
    n21766[8] = 16'b1111111000000000;
    n21766[7] = 16'b1111111100000000;
    n21766[6] = 16'b1111111110000000;
    n21766[5] = 16'b1111111111000000;
    n21766[4] = 16'b1111111111100000;
    n21766[3] = 16'b1111111111110000;
    n21766[2] = 16'b1111111111111000;
    n21766[1] = 16'b1111111111111100;
    n21766[0] = 16'b1111111111111110;
    end
  assign n21767_data = n21766[n16096_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  reg [31:0] n21768[31:0] ; // memory
  initial begin
    n21768[31] = 32'b00000000000000000000000000000000;
    n21768[30] = 32'b10000000000000000000000000000000;
    n21768[29] = 32'b11000000000000000000000000000000;
    n21768[28] = 32'b11100000000000000000000000000000;
    n21768[27] = 32'b11110000000000000000000000000000;
    n21768[26] = 32'b11111000000000000000000000000000;
    n21768[25] = 32'b11111100000000000000000000000000;
    n21768[24] = 32'b11111110000000000000000000000000;
    n21768[23] = 32'b11111111000000000000000000000000;
    n21768[22] = 32'b11111111100000000000000000000000;
    n21768[21] = 32'b11111111110000000000000000000000;
    n21768[20] = 32'b11111111111000000000000000000000;
    n21768[19] = 32'b11111111111100000000000000000000;
    n21768[18] = 32'b11111111111110000000000000000000;
    n21768[17] = 32'b11111111111111000000000000000000;
    n21768[16] = 32'b11111111111111100000000000000000;
    n21768[15] = 32'b11111111111111110000000000000000;
    n21768[14] = 32'b11111111111111111000000000000000;
    n21768[13] = 32'b11111111111111111100000000000000;
    n21768[12] = 32'b11111111111111111110000000000000;
    n21768[11] = 32'b11111111111111111111000000000000;
    n21768[10] = 32'b11111111111111111111100000000000;
    n21768[9] = 32'b11111111111111111111110000000000;
    n21768[8] = 32'b11111111111111111111111000000000;
    n21768[7] = 32'b11111111111111111111111100000000;
    n21768[6] = 32'b11111111111111111111111110000000;
    n21768[5] = 32'b11111111111111111111111111000000;
    n21768[4] = 32'b11111111111111111111111111100000;
    n21768[3] = 32'b11111111111111111111111111110000;
    n21768[2] = 32'b11111111111111111111111111111000;
    n21768[1] = 32'b11111111111111111111111111111100;
    n21768[0] = 32'b11111111111111111111111111111110;
    end
  assign n21769_data = n21768[n16104_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  reg [7:0] n21770[7:0] ; // memory
  initial begin
    n21770[7] = 8'b10000000;
    n21770[6] = 8'b11000000;
    n21770[5] = 8'b11100000;
    n21770[4] = 8'b11110000;
    n21770[3] = 8'b11111000;
    n21770[2] = 8'b11111100;
    n21770[1] = 8'b11111110;
    n21770[0] = 8'b11111111;
    end
  assign n21771_data = n21770[n16112_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  reg [15:0] n21772[15:0] ; // memory
  initial begin
    n21772[15] = 16'b1000000000000000;
    n21772[14] = 16'b1100000000000000;
    n21772[13] = 16'b1110000000000000;
    n21772[12] = 16'b1111000000000000;
    n21772[11] = 16'b1111100000000000;
    n21772[10] = 16'b1111110000000000;
    n21772[9] = 16'b1111111000000000;
    n21772[8] = 16'b1111111100000000;
    n21772[7] = 16'b1111111110000000;
    n21772[6] = 16'b1111111111000000;
    n21772[5] = 16'b1111111111100000;
    n21772[4] = 16'b1111111111110000;
    n21772[3] = 16'b1111111111111000;
    n21772[2] = 16'b1111111111111100;
    n21772[1] = 16'b1111111111111110;
    n21772[0] = 16'b1111111111111111;
    end
  assign n21773_data = n21772[n16120_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  reg [31:0] n21774[31:0] ; // memory
  initial begin
    n21774[31] = 32'b10000000000000000000000000000000;
    n21774[30] = 32'b11000000000000000000000000000000;
    n21774[29] = 32'b11100000000000000000000000000000;
    n21774[28] = 32'b11110000000000000000000000000000;
    n21774[27] = 32'b11111000000000000000000000000000;
    n21774[26] = 32'b11111100000000000000000000000000;
    n21774[25] = 32'b11111110000000000000000000000000;
    n21774[24] = 32'b11111111000000000000000000000000;
    n21774[23] = 32'b11111111100000000000000000000000;
    n21774[22] = 32'b11111111110000000000000000000000;
    n21774[21] = 32'b11111111111000000000000000000000;
    n21774[20] = 32'b11111111111100000000000000000000;
    n21774[19] = 32'b11111111111110000000000000000000;
    n21774[18] = 32'b11111111111111000000000000000000;
    n21774[17] = 32'b11111111111111100000000000000000;
    n21774[16] = 32'b11111111111111110000000000000000;
    n21774[15] = 32'b11111111111111111000000000000000;
    n21774[14] = 32'b11111111111111111100000000000000;
    n21774[13] = 32'b11111111111111111110000000000000;
    n21774[12] = 32'b11111111111111111111000000000000;
    n21774[11] = 32'b11111111111111111111100000000000;
    n21774[10] = 32'b11111111111111111111110000000000;
    n21774[9] = 32'b11111111111111111111111000000000;
    n21774[8] = 32'b11111111111111111111111100000000;
    n21774[7] = 32'b11111111111111111111111110000000;
    n21774[6] = 32'b11111111111111111111111111000000;
    n21774[5] = 32'b11111111111111111111111111100000;
    n21774[4] = 32'b11111111111111111111111111110000;
    n21774[3] = 32'b11111111111111111111111111111000;
    n21774[2] = 32'b11111111111111111111111111111100;
    n21774[1] = 32'b11111111111111111111111111111110;
    n21774[0] = 32'b11111111111111111111111111111111;
    end
  assign n21775_data = n21774[n16128_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:39  */
  reg [7:0] n21776[7:0] ; // memory
  initial begin
    n21776[7] = 8'b00000000;
    n21776[6] = 8'b10000000;
    n21776[5] = 8'b11000000;
    n21776[4] = 8'b11100000;
    n21776[3] = 8'b11110000;
    n21776[2] = 8'b11111000;
    n21776[1] = 8'b11111100;
    n21776[0] = 8'b11111110;
    end
  assign n21777_data = n21776[n19216_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  reg [15:0] n21778[15:0] ; // memory
  initial begin
    n21778[15] = 16'b0000000000000000;
    n21778[14] = 16'b1000000000000000;
    n21778[13] = 16'b1100000000000000;
    n21778[12] = 16'b1110000000000000;
    n21778[11] = 16'b1111000000000000;
    n21778[10] = 16'b1111100000000000;
    n21778[9] = 16'b1111110000000000;
    n21778[8] = 16'b1111111000000000;
    n21778[7] = 16'b1111111100000000;
    n21778[6] = 16'b1111111110000000;
    n21778[5] = 16'b1111111111000000;
    n21778[4] = 16'b1111111111100000;
    n21778[3] = 16'b1111111111110000;
    n21778[2] = 16'b1111111111111000;
    n21778[1] = 16'b1111111111111100;
    n21778[0] = 16'b1111111111111110;
    end
  assign n21779_data = n21778[n19224_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  reg [31:0] n21780[31:0] ; // memory
  initial begin
    n21780[31] = 32'b00000000000000000000000000000000;
    n21780[30] = 32'b10000000000000000000000000000000;
    n21780[29] = 32'b11000000000000000000000000000000;
    n21780[28] = 32'b11100000000000000000000000000000;
    n21780[27] = 32'b11110000000000000000000000000000;
    n21780[26] = 32'b11111000000000000000000000000000;
    n21780[25] = 32'b11111100000000000000000000000000;
    n21780[24] = 32'b11111110000000000000000000000000;
    n21780[23] = 32'b11111111000000000000000000000000;
    n21780[22] = 32'b11111111100000000000000000000000;
    n21780[21] = 32'b11111111110000000000000000000000;
    n21780[20] = 32'b11111111111000000000000000000000;
    n21780[19] = 32'b11111111111100000000000000000000;
    n21780[18] = 32'b11111111111110000000000000000000;
    n21780[17] = 32'b11111111111111000000000000000000;
    n21780[16] = 32'b11111111111111100000000000000000;
    n21780[15] = 32'b11111111111111110000000000000000;
    n21780[14] = 32'b11111111111111111000000000000000;
    n21780[13] = 32'b11111111111111111100000000000000;
    n21780[12] = 32'b11111111111111111110000000000000;
    n21780[11] = 32'b11111111111111111111000000000000;
    n21780[10] = 32'b11111111111111111111100000000000;
    n21780[9] = 32'b11111111111111111111110000000000;
    n21780[8] = 32'b11111111111111111111111000000000;
    n21780[7] = 32'b11111111111111111111111100000000;
    n21780[6] = 32'b11111111111111111111111110000000;
    n21780[5] = 32'b11111111111111111111111111000000;
    n21780[4] = 32'b11111111111111111111111111100000;
    n21780[3] = 32'b11111111111111111111111111110000;
    n21780[2] = 32'b11111111111111111111111111111000;
    n21780[1] = 32'b11111111111111111111111111111100;
    n21780[0] = 32'b11111111111111111111111111111110;
    end
  assign n21781_data = n21780[n19232_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  reg [7:0] n21782[7:0] ; // memory
  initial begin
    n21782[7] = 8'b10000000;
    n21782[6] = 8'b11000000;
    n21782[5] = 8'b11100000;
    n21782[4] = 8'b11110000;
    n21782[3] = 8'b11111000;
    n21782[2] = 8'b11111100;
    n21782[1] = 8'b11111110;
    n21782[0] = 8'b11111111;
    end
  assign n21783_data = n21782[n19240_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  reg [15:0] n21784[15:0] ; // memory
  initial begin
    n21784[15] = 16'b1000000000000000;
    n21784[14] = 16'b1100000000000000;
    n21784[13] = 16'b1110000000000000;
    n21784[12] = 16'b1111000000000000;
    n21784[11] = 16'b1111100000000000;
    n21784[10] = 16'b1111110000000000;
    n21784[9] = 16'b1111111000000000;
    n21784[8] = 16'b1111111100000000;
    n21784[7] = 16'b1111111110000000;
    n21784[6] = 16'b1111111111000000;
    n21784[5] = 16'b1111111111100000;
    n21784[4] = 16'b1111111111110000;
    n21784[3] = 16'b1111111111111000;
    n21784[2] = 16'b1111111111111100;
    n21784[1] = 16'b1111111111111110;
    n21784[0] = 16'b1111111111111111;
    end
  assign n21785_data = n21784[n19248_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  reg [31:0] n21786[31:0] ; // memory
  initial begin
    n21786[31] = 32'b10000000000000000000000000000000;
    n21786[30] = 32'b11000000000000000000000000000000;
    n21786[29] = 32'b11100000000000000000000000000000;
    n21786[28] = 32'b11110000000000000000000000000000;
    n21786[27] = 32'b11111000000000000000000000000000;
    n21786[26] = 32'b11111100000000000000000000000000;
    n21786[25] = 32'b11111110000000000000000000000000;
    n21786[24] = 32'b11111111000000000000000000000000;
    n21786[23] = 32'b11111111100000000000000000000000;
    n21786[22] = 32'b11111111110000000000000000000000;
    n21786[21] = 32'b11111111111000000000000000000000;
    n21786[20] = 32'b11111111111100000000000000000000;
    n21786[19] = 32'b11111111111110000000000000000000;
    n21786[18] = 32'b11111111111111000000000000000000;
    n21786[17] = 32'b11111111111111100000000000000000;
    n21786[16] = 32'b11111111111111110000000000000000;
    n21786[15] = 32'b11111111111111111000000000000000;
    n21786[14] = 32'b11111111111111111100000000000000;
    n21786[13] = 32'b11111111111111111110000000000000;
    n21786[12] = 32'b11111111111111111111000000000000;
    n21786[11] = 32'b11111111111111111111100000000000;
    n21786[10] = 32'b11111111111111111111110000000000;
    n21786[9] = 32'b11111111111111111111111000000000;
    n21786[8] = 32'b11111111111111111111111100000000;
    n21786[7] = 32'b11111111111111111111111110000000;
    n21786[6] = 32'b11111111111111111111111111000000;
    n21786[5] = 32'b11111111111111111111111111100000;
    n21786[4] = 32'b11111111111111111111111111110000;
    n21786[3] = 32'b11111111111111111111111111111000;
    n21786[2] = 32'b11111111111111111111111111111100;
    n21786[1] = 32'b11111111111111111111111111111110;
    n21786[0] = 32'b11111111111111111111111111111111;
    end
  assign n21787_data = n21786[n19256_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n21788_o = n21683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n21789_o = ~n21788_o;
  assign n21790_o = n21687_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n21791_o = n21789_o ? scalar_i : n21790_o;
  assign n21792_o = n21687_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n21793_o = n21788_o ? scalar_i : n21792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:211:24  */
  assign n21794_o = {n21793_o, n21791_o};
endmodule

module execute_1_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  stall_i,
   input  [4:0] exec_i_reg_a,
   input  [31:0] exec_i_dat_a,
   input  [4:0] exec_i_reg_b,
   input  [31:0] exec_i_dat_b,
   input  [31:0] exec_i_dat_d,
   input  [31:0] exec_i_imm,
   input  [15:0] exec_i_pc,
   input  [5:0] exec_i_fwd_dec,
   input  [31:0] exec_i_fwd_dec_result,
   input  [5:0] exec_i_fwd_mem,
   input  [23:0] exec_i_ctrl_ex,
   input  [3:0] exec_i_ctrl_mem,
   input  [5:0] exec_i_ctrl_wrb,
   input  [2:0] exec_i_ctrl_mem_wrb,
   input  [31:0] exec_i_mem_result,
   input  [31:0] exec_i_alu_result,
   input  [63:0] dat_vec_i,
   input  [33:0] fsl_rsp_i,
   output [31:0] exec_o_alu_result,
   output [31:0] exec_o_mem_addr,
   output [31:0] exec_o_dat_d,
   output exec_o_branch,
   output [15:0] exec_o_pc,
   output exec_o_flush_id,
   output exec_o_flush_ex,
   output [3:0] exec_o_ctrl_mem,
   output [5:0] exec_o_ctrl_wrb,
   output [31:0] scalar_o,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data,
   output ready_o);
  wire [31:0] n12067_o;
  wire [31:0] n12068_o;
  wire [31:0] n12069_o;
  wire n12070_o;
  wire [15:0] n12071_o;
  wire n12072_o;
  wire n12073_o;
  wire [3:0] n12074_o;
  wire [5:0] n12075_o;
  wire [298:0] n12076_o;
  wire n12080_o;
  wire n12081_o;
  wire n12082_o;
  wire n12083_o;
  wire [31:0] n12084_o;
  wire [31:0] fsl_data;
  wire fsl_ready;
  wire [32:0] fsl_result;
  wire ena;
  wire [125:0] r;
  wire [125:0] rin;
  wire fsl_block_fsli0_ready;
  wire fsl_block_fsli0_sel;
  wire [32:0] fsl_block_fsli0_result;
  wire [35:0] fsl_block_fsli0_req;
  wire [31:0] fsl_block_fsl_unit_fsli0_fsl_result_o_data;
  wire fsl_block_fsl_unit_fsli0_fsl_result_o_valid;
  wire fsl_block_fsl_unit_fsli0_fsl_sel_o;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_blocking;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_wr;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_rd;
  wire [31:0] fsl_block_fsl_unit_fsli0_fsl_req_o_data;
  wire fsl_block_fsl_unit_fsli0_ready_o;
  wire [23:0] n12086_o;
  wire [6:0] n12087_o;
  wire [2:0] n12088_o;
  wire n12089_o;
  wire n12090_o;
  wire n12091_o;
  wire n12092_o;
  wire [32:0] n12093_o;
  wire [35:0] n12096_o;
  wire n12100_o;
  wire [32:0] n12103_o;
  wire [124:0] n12105_o;
  wire n12106_o;
  wire n12107_o;
  wire n12109_o;
  wire n12110_o;
  wire [35:0] n12113_o;
  wire [31:0] n12132_o;
  wire [4:0] n12133_o;
  wire [31:0] n12134_o;
  wire [5:0] n12136_o;
  wire n12137_o;
  wire [5:0] n12138_o;
  wire [4:0] n12139_o;
  wire [4:0] n12140_o;
  wire n12159_o;
  wire n12160_o;
  wire n12163_o;
  wire n12164_o;
  wire n12189_o;
  wire n12192_o;
  wire n12194_o;
  wire n12195_o;
  wire n12197_o;
  wire n12199_o;
  wire [31:0] n12200_o;
  wire [31:0] n12202_o;
  wire [31:0] n12205_o;
  wire [4:0] n12206_o;
  wire [31:0] n12207_o;
  wire [5:0] n12209_o;
  wire n12210_o;
  wire [5:0] n12211_o;
  wire [4:0] n12212_o;
  wire [4:0] n12213_o;
  wire n12232_o;
  wire n12233_o;
  wire n12236_o;
  wire n12237_o;
  wire n12262_o;
  wire n12265_o;
  wire n12267_o;
  wire n12268_o;
  wire n12270_o;
  wire n12272_o;
  wire [31:0] n12273_o;
  wire [31:0] n12275_o;
  wire [31:0] n12278_o;
  wire [5:0] n12279_o;
  wire [4:0] n12280_o;
  wire [31:0] n12281_o;
  wire [5:0] n12283_o;
  wire n12284_o;
  wire [5:0] n12285_o;
  wire [4:0] n12286_o;
  wire [5:0] n12287_o;
  wire [4:0] n12288_o;
  wire n12307_o;
  wire n12308_o;
  wire n12311_o;
  wire n12312_o;
  wire n12337_o;
  wire n12340_o;
  wire n12342_o;
  wire n12343_o;
  wire n12345_o;
  wire n12347_o;
  wire [31:0] n12348_o;
  wire [31:0] n12350_o;
  wire [124:0] n12352_o;
  wire n12353_o;
  wire [3:0] n12358_o;
  wire [5:0] n12359_o;
  wire [9:0] n12360_o;
  wire [1:0] n12361_o;
  wire [5:0] n12362_o;
  wire [1:0] n12363_o;
  wire [1:0] n12364_o;
  wire [1:0] n12365_o;
  wire [1:0] n12366_o;
  wire [1:0] n12367_o;
  wire [5:0] n12368_o;
  wire [5:0] n12369_o;
  wire n12373_o;
  wire [2:0] n12374_o;
  wire n12375_o;
  wire [31:0] n12377_o;
  wire [2:0] n12378_o;
  wire [1:0] n12379_o;
  wire [1:0] n12380_o;
  wire [7:0] n12385_o;
  wire [31:0] n12387_o;
  wire n12389_o;
  wire [7:0] n12390_o;
  wire [31:0] n12392_o;
  wire n12394_o;
  wire [7:0] n12395_o;
  wire [31:0] n12397_o;
  wire n12399_o;
  wire [7:0] n12400_o;
  wire [31:0] n12402_o;
  wire n12404_o;
  wire [3:0] n12406_o;
  reg [31:0] n12407_o;
  wire n12409_o;
  wire [15:0] n12410_o;
  wire [31:0] n12412_o;
  wire n12414_o;
  wire [15:0] n12415_o;
  wire [31:0] n12417_o;
  wire n12419_o;
  wire [1:0] n12421_o;
  reg [31:0] n12422_o;
  wire n12424_o;
  wire [1:0] n12425_o;
  reg [31:0] n12426_o;
  wire [31:0] n12427_o;
  wire [31:0] n12428_o;
  wire [124:0] n12430_o;
  wire [5:0] n12431_o;
  wire n12432_o;
  wire [124:0] n12433_o;
  wire [5:0] n12434_o;
  wire [4:0] n12435_o;
  wire [4:0] n12436_o;
  wire n12455_o;
  wire n12456_o;
  wire n12459_o;
  wire n12460_o;
  wire [124:0] n12461_o;
  wire [31:0] n12462_o;
  wire [5:0] n12464_o;
  wire n12465_o;
  wire [5:0] n12466_o;
  wire [4:0] n12467_o;
  wire [4:0] n12468_o;
  wire n12487_o;
  wire n12488_o;
  wire n12491_o;
  wire n12492_o;
  wire [31:0] n12493_o;
  wire [31:0] n12494_o;
  wire [124:0] n12496_o;
  wire [5:0] n12497_o;
  wire n12498_o;
  wire [124:0] n12499_o;
  wire [5:0] n12500_o;
  wire [4:0] n12501_o;
  wire [4:0] n12502_o;
  wire n12521_o;
  wire n12522_o;
  wire n12525_o;
  wire n12526_o;
  wire [124:0] n12527_o;
  wire [31:0] n12528_o;
  wire [5:0] n12530_o;
  wire n12531_o;
  wire [5:0] n12532_o;
  wire [4:0] n12533_o;
  wire [4:0] n12534_o;
  wire n12553_o;
  wire n12554_o;
  wire n12557_o;
  wire n12558_o;
  wire [31:0] n12559_o;
  wire [31:0] n12560_o;
  wire [124:0] n12562_o;
  wire [5:0] n12563_o;
  wire n12564_o;
  wire [124:0] n12565_o;
  wire [5:0] n12566_o;
  wire [4:0] n12567_o;
  wire [5:0] n12568_o;
  wire [4:0] n12569_o;
  wire n12588_o;
  wire n12589_o;
  wire n12592_o;
  wire n12593_o;
  wire [124:0] n12595_o;
  wire [31:0] n12596_o;
  wire [3:0] n12597_o;
  wire [1:0] n12598_o;
  wire [7:0] n12603_o;
  wire [7:0] n12604_o;
  wire [15:0] n12605_o;
  wire [7:0] n12606_o;
  wire [23:0] n12607_o;
  wire [7:0] n12608_o;
  wire [31:0] n12609_o;
  wire n12611_o;
  wire [15:0] n12612_o;
  wire [15:0] n12613_o;
  wire [31:0] n12614_o;
  wire n12616_o;
  wire [1:0] n12617_o;
  reg [31:0] n12618_o;
  wire [5:0] n12620_o;
  wire n12621_o;
  wire [5:0] n12622_o;
  wire [4:0] n12623_o;
  wire [5:0] n12624_o;
  wire [4:0] n12625_o;
  wire n12644_o;
  wire n12645_o;
  wire n12648_o;
  wire n12649_o;
  wire [3:0] n12651_o;
  wire [1:0] n12652_o;
  wire [7:0] n12657_o;
  wire [7:0] n12658_o;
  wire [15:0] n12659_o;
  wire [7:0] n12660_o;
  wire [23:0] n12661_o;
  wire [7:0] n12662_o;
  wire [31:0] n12663_o;
  wire n12665_o;
  wire [15:0] n12666_o;
  wire [15:0] n12667_o;
  wire [31:0] n12668_o;
  wire n12670_o;
  wire [1:0] n12671_o;
  reg [31:0] n12672_o;
  wire [3:0] n12674_o;
  wire [1:0] n12675_o;
  wire [7:0] n12680_o;
  wire [7:0] n12681_o;
  wire [15:0] n12682_o;
  wire [7:0] n12683_o;
  wire [23:0] n12684_o;
  wire [7:0] n12685_o;
  wire [31:0] n12686_o;
  wire n12688_o;
  wire [15:0] n12689_o;
  wire [15:0] n12690_o;
  wire [31:0] n12691_o;
  wire n12693_o;
  wire [1:0] n12694_o;
  reg [31:0] n12695_o;
  wire [31:0] n12696_o;
  wire [31:0] n12697_o;
  wire [23:0] n12700_o;
  wire [1:0] n12701_o;
  wire [15:0] n12703_o;
  wire [31:0] n12712_o;
  wire n12714_o;
  wire [31:0] n12715_o;
  wire n12717_o;
  wire n12719_o;
  wire [2:0] n12720_o;
  reg [31:0] n12722_o;
  wire [23:0] n12723_o;
  wire [1:0] n12724_o;
  wire [31:0] n12725_o;
  wire n12727_o;
  wire [31:0] n12728_o;
  wire [31:0] n12729_o;
  wire n12731_o;
  wire [31:0] n12732_o;
  wire n12734_o;
  wire [2:0] n12735_o;
  reg [31:0] n12736_o;
  wire [23:0] n12737_o;
  wire [1:0] n12738_o;
  wire n12739_o;
  wire n12741_o;
  wire n12743_o;
  wire n12744_o;
  wire n12746_o;
  wire [2:0] n12747_o;
  reg n12750_o;
  wire [32:0] n12767_o;
  wire [33:0] n12769_o;
  wire [32:0] n12771_o;
  wire [33:0] n12772_o;
  wire [33:0] n12773_o;
  wire [33:0] n12775_o;
  wire [32:0] n12777_o;
  wire [23:0] n12778_o;
  wire [3:0] n12779_o;
  wire n12781_o;
  wire [31:0] n12782_o;
  wire [32:0] n12784_o;
  wire n12786_o;
  wire [31:0] n12787_o;
  wire [32:0] n12789_o;
  wire n12791_o;
  wire [31:0] n12792_o;
  wire [32:0] n12794_o;
  wire n12796_o;
  wire n12797_o;
  wire [1:0] n12798_o;
  wire [30:0] n12799_o;
  wire [32:0] n12800_o;
  wire n12802_o;
  wire [7:0] n12804_o;
  wire n12805_o;
  wire [3:0] n12811_o;
  wire [3:0] n12812_o;
  wire [3:0] n12813_o;
  wire [3:0] n12814_o;
  wire [3:0] n12815_o;
  wire [3:0] n12816_o;
  wire [15:0] n12817_o;
  wire [7:0] n12818_o;
  wire [23:0] n12819_o;
  wire [31:0] n12822_o;
  wire [32:0] n12824_o;
  wire n12826_o;
  wire [15:0] n12828_o;
  wire n12829_o;
  wire [3:0] n12835_o;
  wire [3:0] n12836_o;
  wire [3:0] n12837_o;
  wire [3:0] n12838_o;
  wire [15:0] n12839_o;
  wire [31:0] n12842_o;
  wire [32:0] n12844_o;
  wire n12846_o;
  wire [63:0] n12853_o;
  wire [63:0] n12854_o;
  wire [63:0] n12855_o;
  wire [31:0] n12857_o;
  wire [32:0] n12859_o;
  wire n12861_o;
  wire [4:0] n12863_o;
  wire n12864_o;
  wire n12865_o;
  wire n12878_o;
  wire [15:0] n12879_o;
  wire [31:0] n12881_o;
  wire [31:0] n12882_o;
  wire n12883_o;
  wire [23:0] n12884_o;
  localparam [15:0] n12885_o = 16'b0000000000000000;
  wire [7:0] n12886_o;
  wire [31:0] n12887_o;
  wire [31:0] n12888_o;
  wire n12889_o;
  wire [27:0] n12890_o;
  localparam [15:0] n12891_o = 16'b0000000000000000;
  wire [3:0] n12892_o;
  wire [31:0] n12893_o;
  wire [31:0] n12894_o;
  wire n12895_o;
  wire [29:0] n12896_o;
  localparam [15:0] n12897_o = 16'b0000000000000000;
  wire [1:0] n12898_o;
  wire [31:0] n12899_o;
  wire [31:0] n12900_o;
  wire n12901_o;
  wire [30:0] n12902_o;
  localparam [15:0] n12903_o = 16'b0000000000000000;
  wire n12904_o;
  wire [31:0] n12905_o;
  wire [31:0] n12906_o;
  wire n12908_o;
  wire [3:0] n12915_o;
  wire [3:0] n12916_o;
  wire [3:0] n12917_o;
  wire [3:0] n12918_o;
  wire [15:0] n12919_o;
  wire n12922_o;
  wire [15:0] n12923_o;
  wire [31:0] n12924_o;
  wire [31:0] n12925_o;
  wire n12926_o;
  wire [7:0] n12927_o;
  wire [23:0] n12928_o;
  wire [31:0] n12929_o;
  wire [31:0] n12930_o;
  wire n12931_o;
  wire [3:0] n12932_o;
  wire [27:0] n12933_o;
  wire [31:0] n12934_o;
  wire [31:0] n12935_o;
  wire n12936_o;
  wire [1:0] n12937_o;
  wire [29:0] n12938_o;
  wire [31:0] n12939_o;
  wire [31:0] n12940_o;
  wire n12941_o;
  wire n12942_o;
  wire [30:0] n12943_o;
  wire [31:0] n12944_o;
  wire [31:0] n12945_o;
  wire n12954_o;
  wire [15:0] n12956_o;
  wire [31:0] n12957_o;
  wire [31:0] n12958_o;
  wire n12959_o;
  localparam [15:0] n12960_o = 16'b0000000000000000;
  wire [7:0] n12961_o;
  wire [23:0] n12962_o;
  wire [31:0] n12963_o;
  wire [31:0] n12964_o;
  wire n12965_o;
  localparam [15:0] n12966_o = 16'b0000000000000000;
  wire [3:0] n12967_o;
  wire [27:0] n12968_o;
  wire [31:0] n12969_o;
  wire [31:0] n12970_o;
  wire n12971_o;
  localparam [15:0] n12972_o = 16'b0000000000000000;
  wire [1:0] n12973_o;
  wire [29:0] n12974_o;
  wire [31:0] n12975_o;
  wire [31:0] n12976_o;
  wire n12977_o;
  localparam [15:0] n12978_o = 16'b0000000000000000;
  wire n12979_o;
  wire [30:0] n12980_o;
  wire [31:0] n12981_o;
  wire [31:0] n12982_o;
  wire [31:0] n12983_o;
  wire [31:0] n12984_o;
  wire [32:0] n12986_o;
  wire n12988_o;
  wire [31:0] n12990_o;
  wire n12998_o;
  wire [32:0] n13005_o;
  wire n13007_o;
  wire n13008_o;
  wire n13009_o;
  wire [31:0] n13010_o;
  wire [32:0] n13011_o;
  wire n13013_o;
  wire [10:0] n13014_o;
  reg [32:0] n13016_o;
  wire [23:0] n13017_o;
  wire n13018_o;
  wire n13020_o;
  wire n13021_o;
  wire n13022_o;
  wire n13042_o;
  wire n13045_o;
  wire n13047_o;
  wire n13048_o;
  wire [124:0] n13049_o;
  wire n13050_o;
  wire [23:0] n13052_o;
  wire [2:0] n13053_o;
  wire n13056_o;
  wire n13058_o;
  wire n13059_o;
  wire n13061_o;
  wire n13062_o;
  wire n13064_o;
  wire n13065_o;
  wire n13066_o;
  wire n13068_o;
  wire n13069_o;
  wire n13070_o;
  wire n13071_o;
  wire n13073_o;
  wire n13074_o;
  wire n13075_o;
  wire n13077_o;
  wire [6:0] n13079_o;
  reg n13080_o;
  wire n13081_o;
  wire [23:0] n13083_o;
  wire n13084_o;
  wire n13085_o;
  wire n13086_o;
  wire n13087_o;
  wire n13088_o;
  wire n13089_o;
  wire n13090_o;
  wire n13091_o;
  wire [30:0] n13092_o;
  wire [31:0] n13093_o;
  wire [31:0] n13094_o;
  wire [31:0] n13095_o;
  wire [23:0] n13097_o;
  wire n13098_o;
  wire [31:0] n13099_o;
  wire [31:0] n13100_o;
  wire [15:0] n13101_o;
  wire [1:0] n13102_o;
  wire [125:0] n13103_o;
  wire [124:0] n13104_o;
  wire n13105_o;
  wire n13106_o;
  wire [125:0] n13107_o;
  wire [124:0] n13108_o;
  wire n13109_o;
  wire [23:0] n13110_o;
  wire n13111_o;
  wire n13112_o;
  wire n13113_o;
  wire [124:0] n13114_o;
  wire [125:0] n13115_o;
  wire n13120_o;
  wire n13121_o;
  wire n13122_o;
  wire n13124_o;
  wire [125:0] n13127_o;
  wire [125:0] n13133_o;
  reg [125:0] n13134_q;
  wire [31:0] n13135_o;
  wire [31:0] n13136_o;
  wire [31:0] n13137_o;
  assign exec_o_alu_result = n12067_o;
  assign exec_o_mem_addr = n12068_o;
  assign exec_o_dat_d = n12069_o;
  assign exec_o_branch = n12070_o;
  assign exec_o_pc = n12071_o;
  assign exec_o_flush_id = n12072_o;
  assign exec_o_flush_ex = n12073_o;
  assign exec_o_ctrl_mem = n12074_o;
  assign exec_o_ctrl_wrb = n12075_o;
  assign scalar_o = n12494_o;
  assign fsl_sel_o = n12110_o;
  assign fsl_req_o_blocking = n12080_o;
  assign fsl_req_o_ctrl = n12081_o;
  assign fsl_req_o_wr = n12082_o;
  assign fsl_req_o_rd = n12083_o;
  assign fsl_req_o_data = n12084_o;
  assign ready_o = fsl_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:146:22  */
  assign n12067_o = n13114_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:106:22  */
  assign n12068_o = n13114_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:32:5  */
  assign n12069_o = n13114_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:31:5  */
  assign n12070_o = n13114_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:30:5  */
  assign n12071_o = n13114_o[112:97];
  assign n12072_o = n13114_o[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  assign n12073_o = n13114_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1154:3  */
  assign n12074_o = n13114_o[118:115];
  assign n12075_o = n13114_o[124:119];
  assign n12076_o = {exec_i_alu_result, exec_i_mem_result, exec_i_ctrl_mem_wrb, exec_i_ctrl_wrb, exec_i_ctrl_mem, exec_i_ctrl_ex, exec_i_fwd_mem, exec_i_fwd_dec_result, exec_i_fwd_dec, exec_i_pc, exec_i_imm, exec_i_dat_d, exec_i_dat_b, exec_i_reg_b, exec_i_dat_a, exec_i_reg_a};
  assign n12080_o = n12113_o[0];
  assign n12081_o = n12113_o[1];
  assign n12082_o = n12113_o[2];
  assign n12083_o = n12113_o[3];
  assign n12084_o = n12113_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:46:10  */
  assign fsl_data = n12494_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:47:10  */
  assign fsl_ready = n12100_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:48:10  */
  assign fsl_result = n12103_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:50:10  */
  assign ena = n13122_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:52:10  */
  assign r = n13134_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:52:13  */
  assign rin = n13115_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:59:12  */
  assign fsl_block_fsli0_ready = fsl_block_fsl_unit_fsli0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:60:12  */
  assign fsl_block_fsli0_sel = fsl_block_fsl_unit_fsli0_fsl_sel_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:61:12  */
  assign fsl_block_fsli0_result = n12093_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:62:12  */
  assign fsl_block_fsli0_req = n12096_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:65:7  */
  fsl_ctrl fsl_block_fsl_unit_fsli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .fsl_ctrl_i_link(n12088_o),
    .fsl_ctrl_i_blocking(n12089_o),
    .fsl_ctrl_i_ctrl(n12090_o),
    .fsl_ctrl_i_wr(n12091_o),
    .fsl_ctrl_i_rd(n12092_o),
    .fsl_data_i(fsl_data),
    .fsl_rsp_i(fsl_rsp_i),
    .fsl_result_o_data(fsl_block_fsl_unit_fsli0_fsl_result_o_data),
    .fsl_result_o_valid(fsl_block_fsl_unit_fsli0_fsl_result_o_valid),
    .fsl_sel_o(fsl_block_fsl_unit_fsli0_fsl_sel_o),
    .fsl_req_o_blocking(fsl_block_fsl_unit_fsli0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl),
    .fsl_req_o_wr(fsl_block_fsl_unit_fsli0_fsl_req_o_wr),
    .fsl_req_o_rd(fsl_block_fsl_unit_fsli0_fsl_req_o_rd),
    .fsl_req_o_data(fsl_block_fsl_unit_fsli0_fsl_req_o_data),
    .ready_o(fsl_block_fsl_unit_fsli0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:71:34  */
  assign n12086_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:71:42  */
  assign n12087_o = n12086_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n12088_o = n12087_o[2:0];
  assign n12089_o = n12087_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12090_o = n12087_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12091_o = n12087_o[5];
  assign n12092_o = n12087_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12093_o = {fsl_block_fsl_unit_fsli0_fsl_result_o_valid, fsl_block_fsl_unit_fsli0_fsl_result_o_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n12096_o = {fsl_block_fsl_unit_fsli0_fsl_req_o_data, fsl_block_fsl_unit_fsli0_fsl_req_o_rd, fsl_block_fsl_unit_fsli0_fsl_req_o_wr, fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl, fsl_block_fsl_unit_fsli0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:80:32  */
  assign n12100_o = 1'b1 ? fsl_block_fsli0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:81:32  */
  assign n12103_o = 1'b1 ? fsl_block_fsli0_result : 33'b000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:53  */
  assign n12105_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:58  */
  assign n12106_o = n12105_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:67  */
  assign n12107_o = ~n12106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:47  */
  assign n12109_o = 1'b1 & n12107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:32  */
  assign n12110_o = n12109_o ? fsl_block_fsli0_sel : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:83:32  */
  assign n12113_o = 1'b1 ? fsl_block_fsli0_req : 36'b000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:50  */
  assign n12132_o = n12076_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:64  */
  assign n12133_o = n12076_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:78  */
  assign n12134_o = n12076_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:110  */
  assign n12136_o = n12076_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:118  */
  assign n12137_o = n12136_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:136  */
  assign n12138_o = n12076_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:144  */
  assign n12139_o = n12138_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:158  */
  assign n12140_o = n12076_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12159_o = n12139_o == n12140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12160_o = 1'b1 & n12159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12163_o = n12160_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12164_o = n12137_o & n12163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n12189_o = n12133_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n12192_o = n12189_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n12194_o = 1'b1 ? n12192_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n12195_o = ~n12194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:599:34  */
  assign n12197_o = 1'b1 & n12195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:601:34  */
  assign n12199_o = 1'b1 & n12164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:601:5  */
  assign n12200_o = n12199_o ? n12134_o : n12132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:599:5  */
  assign n12202_o = n12197_o ? 32'b00000000000000000000000000000000 : n12200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:50  */
  assign n12205_o = n12076_o[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:64  */
  assign n12206_o = n12076_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:78  */
  assign n12207_o = n12076_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:110  */
  assign n12209_o = n12076_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:118  */
  assign n12210_o = n12209_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:136  */
  assign n12211_o = n12076_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:144  */
  assign n12212_o = n12211_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:158  */
  assign n12213_o = n12076_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12232_o = n12212_o == n12213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12233_o = 1'b1 & n12232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12236_o = n12233_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12237_o = n12210_o & n12236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n12262_o = n12206_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n12265_o = n12262_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n12267_o = 1'b1 ? n12265_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n12268_o = ~n12267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:599:34  */
  assign n12270_o = 1'b1 & n12268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:601:34  */
  assign n12272_o = 1'b1 & n12237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:601:5  */
  assign n12273_o = n12272_o ? n12207_o : n12205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:599:5  */
  assign n12275_o = n12270_o ? 32'b00000000000000000000000000000000 : n12273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:50  */
  assign n12278_o = n12076_o[105:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:64  */
  assign n12279_o = n12076_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:73  */
  assign n12280_o = n12279_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:87  */
  assign n12281_o = n12076_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:119  */
  assign n12283_o = n12076_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:127  */
  assign n12284_o = n12283_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:145  */
  assign n12285_o = n12076_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:153  */
  assign n12286_o = n12285_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:167  */
  assign n12287_o = n12076_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:176  */
  assign n12288_o = n12287_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12307_o = n12286_o == n12288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12308_o = 1'b1 & n12307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12311_o = n12308_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12312_o = n12284_o & n12311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n12337_o = n12280_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n12340_o = n12337_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n12342_o = 1'b1 ? n12340_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n12343_o = ~n12342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:599:34  */
  assign n12345_o = 1'b1 & n12343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:601:34  */
  assign n12347_o = 1'b1 & n12312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:601:5  */
  assign n12348_o = n12347_o ? n12281_o : n12278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:599:5  */
  assign n12350_o = n12345_o ? 32'b00000000000000000000000000000000 : n12348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:10  */
  assign n12352_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:15  */
  assign n12353_o = n12352_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:125:43  */
  assign n12358_o = n12076_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:126:43  */
  assign n12359_o = n12076_o[231:226];
  assign n12360_o = {n12359_o, n12358_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n12361_o = {1'b0, 1'b0};
  assign n12362_o = {1'b0, 5'b00000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12363_o = n12360_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n12364_o = n12353_o ? n12361_o : n12363_o;
  assign n12365_o = n12360_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12366_o = r[118:117];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n12367_o = n12353_o ? n12366_o : n12365_o;
  assign n12368_o = n12360_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n12369_o = n12353_o ? n12362_o : n12368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n12373_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:15  */
  assign n12374_o = n12076_o[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:28  */
  assign n12375_o = n12374_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:43  */
  assign n12377_o = n12076_o[266:235];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:62  */
  assign n12378_o = n12076_o[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:75  */
  assign n12379_o = n12378_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:649:21  */
  assign n12380_o = n12076_o[268:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:50  */
  assign n12385_o = n12377_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:44  */
  assign n12387_o = {24'b000000000000000000000000, n12385_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:11  */
  assign n12389_o = n12380_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:50  */
  assign n12390_o = n12377_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:44  */
  assign n12392_o = {24'b000000000000000000000000, n12390_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:11  */
  assign n12394_o = n12380_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n12395_o = n12377_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n12397_o = {24'b000000000000000000000000, n12395_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n12399_o = n12380_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n12400_o = n12377_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n12402_o = {24'b000000000000000000000000, n12400_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n12404_o = n12380_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n12406_o = {n12404_o, n12399_o, n12394_o, n12389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:9  */
  always @*
    case (n12406_o)
      4'b1000: n12407_o <= n12402_o;
      4'b0100: n12407_o <= n12397_o;
      4'b0010: n12407_o <= n12392_o;
      4'b0001: n12407_o <= n12387_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:640:7  */
  assign n12409_o = n12379_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:50  */
  assign n12410_o = n12377_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:44  */
  assign n12412_o = {16'b0000000000000000, n12410_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:11  */
  assign n12414_o = n12380_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:50  */
  assign n12415_o = n12377_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:44  */
  assign n12417_o = {16'b0000000000000000, n12415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:11  */
  assign n12419_o = n12380_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:738:14  */
  assign n12421_o = {n12419_o, n12414_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:649:9  */
  always @*
    case (n12421_o)
      2'b10: n12422_o <= n12417_o;
      2'b01: n12422_o <= n12412_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:648:7  */
  assign n12424_o = n12379_o == 2'b01;
  assign n12425_o = {n12424_o, n12409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:639:5  */
  always @*
    case (n12425_o)
      2'b10: n12426_o <= n12422_o;
      2'b01: n12426_o <= n12407_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:135:28  */
  assign n12427_o = n12076_o[298:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:5  */
  assign n12428_o = n12375_o ? n12426_o : n12427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:19  */
  assign n12430_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:24  */
  assign n12431_o = n12430_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:33  */
  assign n12432_o = n12431_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:46  */
  assign n12433_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:51  */
  assign n12434_o = n12433_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:60  */
  assign n12435_o = n12434_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:74  */
  assign n12436_o = n12076_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12455_o = n12435_o == n12436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12456_o = 1'b1 & n12455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12459_o = n12456_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12460_o = n12432_o & n12459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:142:38  */
  assign n12461_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:142:43  */
  assign n12462_o = n12461_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:27  */
  assign n12464_o = n12076_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:35  */
  assign n12465_o = n12464_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:53  */
  assign n12466_o = n12076_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:61  */
  assign n12467_o = n12466_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:75  */
  assign n12468_o = n12076_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12487_o = n12467_o == n12468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12488_o = 1'b1 & n12487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12491_o = n12488_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12492_o = n12465_o & n12491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:5  */
  assign n12493_o = n12492_o ? n12428_o : n12202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:5  */
  assign n12494_o = n12460_o ? n12462_o : n12493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:19  */
  assign n12496_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:24  */
  assign n12497_o = n12496_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:33  */
  assign n12498_o = n12497_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:46  */
  assign n12499_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:51  */
  assign n12500_o = n12499_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:60  */
  assign n12501_o = n12500_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:74  */
  assign n12502_o = n12076_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12521_o = n12501_o == n12502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12522_o = 1'b1 & n12521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12525_o = n12522_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12526_o = n12498_o & n12525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:150:38  */
  assign n12527_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:150:43  */
  assign n12528_o = n12527_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:27  */
  assign n12530_o = n12076_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:35  */
  assign n12531_o = n12530_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:53  */
  assign n12532_o = n12076_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:61  */
  assign n12533_o = n12532_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:75  */
  assign n12534_o = n12076_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12553_o = n12533_o == n12534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12554_o = 1'b1 & n12553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12557_o = n12554_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12558_o = n12531_o & n12557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:5  */
  assign n12559_o = n12558_o ? n12428_o : n12275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:5  */
  assign n12560_o = n12526_o ? n12528_o : n12559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:19  */
  assign n12562_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:24  */
  assign n12563_o = n12562_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:33  */
  assign n12564_o = n12563_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:46  */
  assign n12565_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:51  */
  assign n12566_o = n12565_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:60  */
  assign n12567_o = n12566_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:74  */
  assign n12568_o = n12076_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:83  */
  assign n12569_o = n12568_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12588_o = n12567_o == n12569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12589_o = 1'b1 & n12588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12592_o = n12589_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12593_o = n12564_o & n12592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:54  */
  assign n12595_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:59  */
  assign n12596_o = n12595_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:78  */
  assign n12597_o = n12076_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:87  */
  assign n12598_o = n12597_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:35  */
  assign n12603_o = n12596_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:55  */
  assign n12604_o = n12596_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:49  */
  assign n12605_o = {n12603_o, n12604_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:75  */
  assign n12606_o = n12596_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:69  */
  assign n12607_o = {n12605_o, n12606_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:94  */
  assign n12608_o = n12596_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:88  */
  assign n12609_o = {n12607_o, n12608_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:7  */
  assign n12611_o = n12598_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:35  */
  assign n12612_o = n12596_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:55  */
  assign n12613_o = n12596_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:49  */
  assign n12614_o = {n12612_o, n12613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:7  */
  assign n12616_o = n12598_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12617_o = {n12616_o, n12611_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:663:5  */
  always @*
    case (n12617_o)
      2'b10: n12618_o <= n12614_o;
      2'b01: n12618_o <= n12609_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:27  */
  assign n12620_o = n12076_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:35  */
  assign n12621_o = n12620_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:53  */
  assign n12622_o = n12076_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:61  */
  assign n12623_o = n12622_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:75  */
  assign n12624_o = n12076_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:84  */
  assign n12625_o = n12624_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12644_o = n12623_o == n12625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12645_o = 1'b1 & n12644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12648_o = n12645_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:632:22  */
  assign n12649_o = n12621_o & n12648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:160:71  */
  assign n12651_o = n12076_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:160:80  */
  assign n12652_o = n12651_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:35  */
  assign n12657_o = n12428_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:55  */
  assign n12658_o = n12428_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:49  */
  assign n12659_o = {n12657_o, n12658_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:75  */
  assign n12660_o = n12428_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:69  */
  assign n12661_o = {n12659_o, n12660_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:94  */
  assign n12662_o = n12428_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:88  */
  assign n12663_o = {n12661_o, n12662_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:7  */
  assign n12665_o = n12652_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:35  */
  assign n12666_o = n12428_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:55  */
  assign n12667_o = n12428_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:49  */
  assign n12668_o = {n12666_o, n12667_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:7  */
  assign n12670_o = n12652_o == 2'b01;
  assign n12671_o = {n12670_o, n12665_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:663:5  */
  always @*
    case (n12671_o)
      2'b10: n12672_o <= n12668_o;
      2'b01: n12672_o <= n12663_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:162:70  */
  assign n12674_o = n12076_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:162:79  */
  assign n12675_o = n12674_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:35  */
  assign n12680_o = n12350_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:55  */
  assign n12681_o = n12350_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:49  */
  assign n12682_o = {n12680_o, n12681_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:75  */
  assign n12683_o = n12350_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:69  */
  assign n12684_o = {n12682_o, n12683_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:94  */
  assign n12685_o = n12350_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:88  */
  assign n12686_o = {n12684_o, n12685_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:664:7  */
  assign n12688_o = n12675_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:35  */
  assign n12689_o = n12350_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:55  */
  assign n12690_o = n12350_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:49  */
  assign n12691_o = {n12689_o, n12690_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:665:7  */
  assign n12693_o = n12675_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n12694_o = {n12693_o, n12688_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:663:5  */
  always @*
    case (n12694_o)
      2'b10: n12695_o <= n12691_o;
      2'b01: n12695_o <= n12686_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:5  */
  assign n12696_o = n12649_o ? n12672_o : n12695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:5  */
  assign n12697_o = n12593_o ? n12618_o : n12696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:17  */
  assign n12700_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:25  */
  assign n12701_o = n12700_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:169:64  */
  assign n12703_o = n12076_o[153:138];
  assign n12712_o = {16'b0000000000000000, n12703_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:169:7  */
  assign n12714_o = n12701_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:170:45  */
  assign n12715_o = ~n12494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:170:7  */
  assign n12717_o = n12701_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:171:7  */
  assign n12719_o = n12701_o == 2'b11;
  assign n12720_o = {n12719_o, n12717_o, n12714_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:5  */
  always @*
    case (n12720_o)
      3'b100: n12722_o <= 32'b00000000000000000000000000000000;
      3'b010: n12722_o <= n12715_o;
      3'b001: n12722_o <= n12712_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:17  */
  assign n12723_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:25  */
  assign n12724_o = n12723_o[7:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:179:52  */
  assign n12725_o = n12076_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:179:7  */
  assign n12727_o = n12724_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:56  */
  assign n12728_o = n12076_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:45  */
  assign n12729_o = ~n12728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:7  */
  assign n12731_o = n12724_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:181:45  */
  assign n12732_o = ~n12560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:181:7  */
  assign n12734_o = n12724_o == 2'b01;
  assign n12735_o = {n12734_o, n12731_o, n12727_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:5  */
  always @*
    case (n12735_o)
      3'b100: n12736_o <= n12732_o;
      3'b010: n12736_o <= n12729_o;
      3'b001: n12736_o <= n12725_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:17  */
  assign n12737_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:25  */
  assign n12738_o = n12737_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:189:38  */
  assign n12739_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:189:7  */
  assign n12741_o = n12738_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:190:7  */
  assign n12743_o = n12738_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:191:45  */
  assign n12744_o = n12722_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:191:7  */
  assign n12746_o = n12738_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12747_o = {n12746_o, n12743_o, n12741_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:5  */
  always @*
    case (n12747_o)
      3'b100: n12750_o <= n12744_o;
      3'b010: n12750_o <= 1'b1;
      3'b001: n12750_o <= n12739_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:41  */
  assign n12767_o = {1'b0, n12722_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:45  */
  assign n12769_o = {n12767_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:65  */
  assign n12771_o = {1'b0, n12736_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:69  */
  assign n12772_o = {n12771_o, n12750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:52  */
  assign n12773_o = n12769_o + n12772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:405:5  */
  assign n12775_o = 1'b1 ? n12773_o : 34'b0000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:408:13  */
  assign n12777_o = n12775_o[33:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:17  */
  assign n12778_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:25  */
  assign n12779_o = n12778_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:201:7  */
  assign n12781_o = n12779_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:53  */
  assign n12782_o = n12722_o | n12736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:40  */
  assign n12784_o = {1'b0, n12782_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:7  */
  assign n12786_o = n12779_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:53  */
  assign n12787_o = n12722_o & n12736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:40  */
  assign n12789_o = {1'b0, n12787_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:7  */
  assign n12791_o = n12779_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:53  */
  assign n12792_o = n12722_o ^ n12736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:40  */
  assign n12794_o = {1'b0, n12792_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:7  */
  assign n12796_o = n12779_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:45  */
  assign n12797_o = n12722_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:49  */
  assign n12798_o = {n12797_o, n12750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:68  */
  assign n12799_o = n12722_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:57  */
  assign n12800_o = {n12798_o, n12799_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:7  */
  assign n12802_o = n12779_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:63  */
  assign n12804_o = n12722_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:86  */
  assign n12805_o = n12722_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:215:14  */
  assign n12811_o = {n12805_o, n12805_o, n12805_o, n12805_o};
  assign n12812_o = {n12805_o, n12805_o, n12805_o, n12805_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n12813_o = {n12805_o, n12805_o, n12805_o, n12805_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n12814_o = {n12805_o, n12805_o, n12805_o, n12805_o};
  assign n12815_o = {n12805_o, n12805_o, n12805_o, n12805_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n12816_o = {n12805_o, n12805_o, n12805_o, n12805_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n12817_o = {n12811_o, n12812_o, n12813_o, n12814_o};
  assign n12818_o = {n12815_o, n12816_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12819_o = {n12817_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12822_o = {n12819_o, n12804_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:40  */
  assign n12824_o = {1'b0, n12822_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:7  */
  assign n12826_o = n12779_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:63  */
  assign n12828_o = n12722_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:87  */
  assign n12829_o = n12722_o[15];
  assign n12835_o = {n12829_o, n12829_o, n12829_o, n12829_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12836_o = {n12829_o, n12829_o, n12829_o, n12829_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n12837_o = {n12829_o, n12829_o, n12829_o, n12829_o};
  assign n12838_o = {n12829_o, n12829_o, n12829_o, n12829_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n12839_o = {n12835_o, n12836_o, n12837_o, n12838_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12842_o = {n12839_o, n12828_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:40  */
  assign n12844_o = {1'b0, n12842_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:7  */
  assign n12846_o = n12779_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n12853_o = {{32{n12722_o[31]}}, n12722_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n12854_o = {{32{n12736_o[31]}}, n12736_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n12855_o = n12853_o * n12854_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:386:13  */
  assign n12857_o = n12855_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:209:42  */
  assign n12859_o = {1'b0, n12857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:208:7  */
  assign n12861_o = n12779_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:70  */
  assign n12863_o = n12736_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:94  */
  assign n12864_o = n12076_o[116];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:110  */
  assign n12865_o = n12076_o[115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n12878_o = n12863_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n12879_o = n12722_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n12881_o = {n12879_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n12882_o = n12878_o ? n12881_o : n12722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n12883_o = n12863_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n12884_o = n12882_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n12886_o = n12885_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n12887_o = {n12884_o, n12886_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n12888_o = n12883_o ? n12887_o : n12882_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n12889_o = n12863_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n12890_o = n12888_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n12892_o = n12891_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n12893_o = {n12890_o, n12892_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n12894_o = n12889_o ? n12893_o : n12888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n12895_o = n12863_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n12896_o = n12894_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n12898_o = n12897_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n12899_o = {n12896_o, n12898_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n12900_o = n12895_o ? n12899_o : n12894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n12901_o = n12863_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n12902_o = n12900_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n12904_o = n12903_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n12905_o = {n12902_o, n12904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n12906_o = n12901_o ? n12905_o : n12900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:282:47  */
  assign n12908_o = n12722_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12915_o = {n12908_o, n12908_o, n12908_o, n12908_o};
  assign n12916_o = {n12908_o, n12908_o, n12908_o, n12908_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12917_o = {n12908_o, n12908_o, n12908_o, n12908_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:215:14  */
  assign n12918_o = {n12908_o, n12908_o, n12908_o, n12908_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n12919_o = {n12915_o, n12916_o, n12917_o, n12918_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n12922_o = n12863_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n12923_o = n12722_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n12924_o = {n12919_o, n12923_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n12925_o = n12922_o ? n12924_o : n12722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n12926_o = n12863_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n12927_o = n12919_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n12928_o = n12925_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n12929_o = {n12927_o, n12928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n12930_o = n12926_o ? n12929_o : n12925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n12931_o = n12863_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n12932_o = n12919_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n12933_o = n12930_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n12934_o = {n12932_o, n12933_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n12935_o = n12931_o ? n12934_o : n12930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n12936_o = n12863_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n12937_o = n12919_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n12938_o = n12935_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n12939_o = {n12937_o, n12938_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n12940_o = n12936_o ? n12939_o : n12935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n12941_o = n12863_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n12942_o = n12919_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n12943_o = n12940_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n12944_o = {n12942_o, n12943_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n12945_o = n12941_o ? n12944_o : n12940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n12954_o = n12863_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n12956_o = n12722_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n12957_o = {16'b0000000000000000, n12956_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n12958_o = n12954_o ? n12957_o : n12722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n12959_o = n12863_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n12961_o = n12960_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n12962_o = n12958_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n12963_o = {n12961_o, n12962_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n12964_o = n12959_o ? n12963_o : n12958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n12965_o = n12863_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n12967_o = n12966_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n12968_o = n12964_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n12969_o = {n12967_o, n12968_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n12970_o = n12965_o ? n12969_o : n12964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n12971_o = n12863_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n12973_o = n12972_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n12974_o = n12970_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n12975_o = {n12973_o, n12974_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n12976_o = n12971_o ? n12975_o : n12970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n12977_o = n12863_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n12979_o = n12978_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n12980_o = n12976_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n12981_o = {n12979_o, n12980_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n12982_o = n12977_o ? n12981_o : n12976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:280:7  */
  assign n12983_o = n12865_o ? n12945_o : n12982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:276:5  */
  assign n12984_o = n12864_o ? n12906_o : n12983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:42  */
  assign n12986_o = {1'b0, n12984_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:213:7  */
  assign n12988_o = n12779_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:68  */
  assign n12990_o = n12076_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:78:40  */
  assign n12998_o = n12990_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:40  */
  assign n13005_o = {1'b0, n13137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:7  */
  assign n13007_o = n12779_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:51  */
  assign n13008_o = fsl_result[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:36  */
  assign n13009_o = ~n13008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:70  */
  assign n13010_o = fsl_result[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:57  */
  assign n13011_o = {n13009_o, n13010_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:7  */
  assign n13013_o = n12779_o == 4'b1010;
  assign n13014_o = {n13013_o, n13007_o, n12988_o, n12861_o, n12846_o, n12826_o, n12802_o, n12796_o, n12791_o, n12786_o, n12781_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:5  */
  always @*
    case (n13014_o)
      11'b10000000000: n13016_o <= n13011_o;
      11'b01000000000: n13016_o <= n13005_o;
      11'b00100000000: n13016_o <= n12986_o;
      11'b00010000000: n13016_o <= n12859_o;
      11'b00001000000: n13016_o <= n12844_o;
      11'b00000100000: n13016_o <= n12824_o;
      11'b00000010000: n13016_o <= n12800_o;
      11'b00000001000: n13016_o <= n12794_o;
      11'b00000000100: n13016_o <= n12789_o;
      11'b00000000010: n13016_o <= n12784_o;
      11'b00000000001: n13016_o <= n12777_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:15  */
  assign n13017_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:23  */
  assign n13018_o = n13017_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:34  */
  assign n13020_o = n13018_o != 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:228:24  */
  assign n13021_o = n13016_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:5  */
  assign n13022_o = n13020_o ? n13021_o : n12373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n13042_o = n12494_o == 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n13045_o = n13042_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n13047_o = 1'b1 ? n13045_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n13048_o = ~n13047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:10  */
  assign n13049_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:15  */
  assign n13050_o = n13049_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:19  */
  assign n13052_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:27  */
  assign n13053_o = n13052_o[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:241:9  */
  assign n13056_o = n13053_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:242:9  */
  assign n13058_o = n13053_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:243:41  */
  assign n13059_o = ~n13048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:243:9  */
  assign n13061_o = n13053_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:244:46  */
  assign n13062_o = n12494_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:244:9  */
  assign n13064_o = n13053_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:46  */
  assign n13065_o = n12494_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:65  */
  assign n13066_o = n13065_o | n13048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:9  */
  assign n13068_o = n13053_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:51  */
  assign n13069_o = n12494_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:70  */
  assign n13070_o = n13069_o | n13048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:41  */
  assign n13071_o = ~n13070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:9  */
  assign n13073_o = n13053_o == 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:50  */
  assign n13074_o = n12494_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:41  */
  assign n13075_o = ~n13074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:9  */
  assign n13077_o = n13053_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n13079_o = {n13077_o, n13073_o, n13068_o, n13064_o, n13061_o, n13058_o, n13056_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:7  */
  always @*
    case (n13079_o)
      7'b1000000: n13080_o <= n13075_o;
      7'b0100000: n13080_o <= n13071_o;
      7'b0010000: n13080_o <= n13066_o;
      7'b0001000: n13080_o <= n13062_o;
      7'b0000100: n13080_o <= n13059_o;
      7'b0000010: n13080_o <= n13048_o;
      7'b0000001: n13080_o <= 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:5  */
  assign n13081_o = n13050_o ? 1'b0 : n13080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:16  */
  assign n13083_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:24  */
  assign n13084_o = n13083_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:52  */
  assign n13085_o = n12722_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:84  */
  assign n13086_o = n12736_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:71  */
  assign n13087_o = n13085_o ^ n13086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:38  */
  assign n13088_o = ~n13087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:34  */
  assign n13089_o = n13084_o & n13088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:66  */
  assign n13090_o = n13016_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:56  */
  assign n13091_o = ~n13090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:94  */
  assign n13092_o = n13016_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:86  */
  assign n13093_o = {n13091_o, n13092_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:260:34  */
  assign n13094_o = n13016_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:5  */
  assign n13095_o = n13089_o ? n13093_o : n13094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:15  */
  assign n13097_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:23  */
  assign n13098_o = n13097_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:269:34  */
  assign n13099_o = n13016_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:5  */
  assign n13100_o = n13098_o ? n12722_o : n13099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:272:35  */
  assign n13101_o = n12076_o[153:138];
  assign n13102_o = r[114:113];
  assign n13103_o = {n13022_o, n12369_o, n12367_o, n12364_o, n13102_o, n13101_o, n13081_o, n12697_o, n13100_o, n13095_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:277:26  */
  assign n13104_o = n13103_o[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:277:31  */
  assign n13105_o = n13104_o[96];
  assign n13106_o = r[114];
  assign n13107_o = {n13022_o, n12369_o, n12367_o, n12364_o, n13106_o, n13105_o, n13101_o, n13081_o, n12697_o, n13100_o, n13095_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:26  */
  assign n13108_o = n13107_o[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:31  */
  assign n13109_o = n13108_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:53  */
  assign n13110_o = n12076_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:61  */
  assign n13111_o = n13110_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:42  */
  assign n13112_o = ~n13111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:38  */
  assign n13113_o = n13109_o & n13112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:284:19  */
  assign n13114_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n13115_o = {n13022_o, n12369_o, n12367_o, n12364_o, n13113_o, n13105_o, n13101_o, n13081_o, n12697_o, n13100_o, n13095_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:15  */
  assign n13120_o = en_i & fsl_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:33  */
  assign n13121_o = ~stall_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:29  */
  assign n13122_o = n13120_o & n13121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:298:18  */
  assign n13124_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:302:9  */
  assign n13127_o = init_i ? 126'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:300:5  */
  assign n13133_o = ena ? n13127_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:300:5  */
  always @(posedge clk_i or posedge n13124_o)
    if (n13124_o)
      n13134_q <= 126'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n13134_q <= n13133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n13135_o = dat_vec_i[31:0];
  assign n13136_o = dat_vec_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:79:20  */
  assign n13137_o = n12998_o ? n13136_o : n13135_o;
endmodule

module decode_0_cdbd4beb0946c802222fa365ce64de283be56fda
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [122:0] decode_i_scu,
   input  [136:0] decode_i_simd,
   output [131:0] decode_o_scu,
   output [148:0] decode_o_simd,
   output [31:0] gprf_o_dat_a,
   output [31:0] gprf_o_dat_b,
   output [31:0] gprf_o_dat_d,
   output [63:0] vecrf_o_dat_a,
   output [63:0] vecrf_o_dat_b,
   output [63:0] vecrf_o_dat_d);
  wire [259:0] n6789_o;
  wire [131:0] n6791_o;
  wire [148:0] n6792_o;
  wire [31:0] n6794_o;
  wire [31:0] n6795_o;
  wire [31:0] n6796_o;
  wire [63:0] n6798_o;
  wire [63:0] n6799_o;
  wire [63:0] n6800_o;
  wire [53:0] gprf;
  wire [82:0] vecrf;
  wire [31:0] wb_dat_d;
  wire [63:0] wb_vec_dat_d;
  wire [349:0] r;
  wire [349:0] rin;
  wire [280:0] n6801_o;
  wire [131:0] n6802_o;
  wire [4:0] n6803_o;
  wire [280:0] n6804_o;
  wire [131:0] n6805_o;
  wire [4:0] n6806_o;
  wire [280:0] n6807_o;
  wire [131:0] n6808_o;
  wire [5:0] n6809_o;
  wire [4:0] n6810_o;
  wire [122:0] n6811_o;
  wire [5:0] n6812_o;
  wire [4:0] n6813_o;
  wire [122:0] n6814_o;
  wire [5:0] n6815_o;
  wire n6816_o;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_a;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_b;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_d;
  wire [4:0] n6817_o;
  wire [4:0] n6818_o;
  wire [4:0] n6819_o;
  wire [31:0] n6820_o;
  wire [4:0] n6821_o;
  wire n6822_o;
  wire n6823_o;
  wire [95:0] n6824_o;
  wire [280:0] n6826_o;
  wire [148:0] n6827_o;
  wire [3:0] n6828_o;
  wire [280:0] n6829_o;
  wire [148:0] n6830_o;
  wire [3:0] n6831_o;
  wire [280:0] n6832_o;
  wire [148:0] n6833_o;
  wire [5:0] n6834_o;
  wire [3:0] n6835_o;
  wire [136:0] n6836_o;
  wire [5:0] n6837_o;
  wire [3:0] n6838_o;
  wire [136:0] n6839_o;
  wire [5:0] n6840_o;
  wire [1:0] n6841_o;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_a;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_b;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_d;
  wire [3:0] n6842_o;
  wire [3:0] n6843_o;
  wire [3:0] n6844_o;
  wire [63:0] n6845_o;
  wire [3:0] n6846_o;
  wire [1:0] n6847_o;
  wire n6848_o;
  wire [191:0] n6849_o;
  wire [122:0] n6875_o;
  wire [15:0] n6876_o;
  wire [122:0] n6879_o;
  wire [31:0] n6880_o;
  wire [2:0] n6884_o;
  wire [122:0] n6885_o;
  wire [2:0] n6886_o;
  wire n6887_o;
  wire [122:0] n6889_o;
  wire [31:0] n6890_o;
  wire [122:0] n6891_o;
  wire [2:0] n6892_o;
  wire [1:0] n6893_o;
  wire [1:0] n6894_o;
  wire [7:0] n6899_o;
  wire [31:0] n6901_o;
  wire n6903_o;
  wire [7:0] n6904_o;
  wire [31:0] n6906_o;
  wire n6908_o;
  wire [7:0] n6909_o;
  wire [31:0] n6911_o;
  wire n6913_o;
  wire [7:0] n6914_o;
  wire [31:0] n6916_o;
  wire n6918_o;
  wire [3:0] n6920_o;
  reg [31:0] n6921_o;
  wire n6923_o;
  wire [15:0] n6924_o;
  wire [31:0] n6926_o;
  wire n6928_o;
  wire [15:0] n6929_o;
  wire [31:0] n6931_o;
  wire n6933_o;
  wire [1:0] n6935_o;
  reg [31:0] n6936_o;
  wire n6938_o;
  wire [1:0] n6939_o;
  reg [31:0] n6940_o;
  wire [122:0] n6941_o;
  wire [31:0] n6942_o;
  wire [31:0] n6943_o;
  wire [136:0] n6944_o;
  wire [2:0] n6945_o;
  wire n6946_o;
  wire [136:0] n6947_o;
  wire [63:0] n6948_o;
  wire [136:0] n6949_o;
  wire [63:0] n6950_o;
  wire [63:0] n6951_o;
  wire [122:0] n6954_o;
  wire [5:0] n6955_o;
  wire [136:0] n6959_o;
  wire [5:0] n6960_o;
  wire [122:0] n6962_o;
  wire [31:0] n6963_o;
  wire [5:0] n6969_o;
  wire [4:0] n6972_o;
  wire [4:0] n6974_o;
  wire [4:0] n6976_o;
  wire [15:0] n6978_o;
  wire [36:0] n6979_o;
  wire [9:0] n6980_o;
  wire [4:0] n6981_o;
  wire [122:0] n6983_o;
  wire [31:0] n6984_o;
  wire [5:0] n6990_o;
  wire [4:0] n6993_o;
  wire [4:0] n6995_o;
  wire [4:0] n6997_o;
  wire [15:0] n6999_o;
  wire [36:0] n7000_o;
  wire [9:0] n7001_o;
  wire [4:0] n7002_o;
  wire [122:0] n7026_o;
  wire [31:0] n7027_o;
  wire [5:0] n7033_o;
  wire [4:0] n7036_o;
  wire [4:0] n7038_o;
  wire [4:0] n7040_o;
  wire [15:0] n7042_o;
  wire [36:0] n7043_o;
  wire [5:0] n7044_o;
  wire n7060_o;
  wire n7061_o;
  wire n7064_o;
  wire [1:0] n7066_o;
  wire n7082_o;
  wire n7083_o;
  wire n7086_o;
  wire n7087_o;
  wire [1:0] n7089_o;
  wire n7105_o;
  wire n7106_o;
  wire n7109_o;
  wire n7110_o;
  wire [122:0] n7112_o;
  wire [31:0] n7113_o;
  wire n7119_o;
  localparam [100:0] n7120_o = 101'bX;
  wire [3:0] n7122_o;
  wire n7124_o;
  wire [1:0] n7126_o;
  wire [3:0] n7128_o;
  wire [1:0] n7130_o;
  wire [3:0] n7132_o;
  wire n7134_o;
  wire n7137_o;
  wire [5:0] n7138_o;
  wire n7140_o;
  wire n7142_o;
  wire [2:0] n7143_o;
  wire [3:0] n7144_o;
  wire [3:0] n7145_o;
  wire [7:0] n7146_o;
  wire [3:0] n7149_o;
  wire [3:0] n7150_o;
  wire n7152_o;
  wire [1:0] n7154_o;
  wire n7156_o;
  wire [3:0] n7157_o;
  wire [4:0] n7158_o;
  wire [1:0] n7160_o;
  wire [1:0] n7162_o;
  wire [1:0] n7164_o;
  wire n7166_o;
  wire [3:0] n7167_o;
  wire [4:0] n7168_o;
  wire n7170_o;
  wire [6:0] n7171_o;
  wire [7:0] n7172_o;
  wire [7:0] n7174_o;
  wire n7175_o;
  wire n7176_o;
  wire [1:0] n7177_o;
  wire [1:0] n7178_o;
  wire [3:0] n7179_o;
  wire [1:0] n7181_o;
  wire n7183_o;
  wire n7185_o;
  wire n7187_o;
  wire [3:0] n7188_o;
  wire [4:0] n7189_o;
  wire n7191_o;
  wire [3:0] n7192_o;
  wire [4:0] n7193_o;
  wire n7195_o;
  wire [3:0] n7196_o;
  wire [4:0] n7197_o;
  wire [100:0] n7198_o;
  wire [9:0] n7199_o;
  wire [4:0] n7200_o;
  wire [122:0] n7203_o;
  wire [31:0] n7204_o;
  wire [5:0] n7210_o;
  wire [4:0] n7213_o;
  wire [4:0] n7215_o;
  wire [4:0] n7217_o;
  wire [15:0] n7219_o;
  wire [36:0] n7220_o;
  wire [5:0] n7221_o;
  wire n7237_o;
  wire n7238_o;
  wire n7241_o;
  wire [1:0] n7243_o;
  wire n7259_o;
  wire n7260_o;
  wire n7263_o;
  wire n7264_o;
  wire [122:0] n7266_o;
  wire [31:0] n7267_o;
  wire n7273_o;
  localparam [100:0] n7274_o = 101'bX;
  wire [3:0] n7276_o;
  wire n7278_o;
  wire [1:0] n7280_o;
  wire [3:0] n7282_o;
  wire [1:0] n7284_o;
  wire [3:0] n7286_o;
  wire n7288_o;
  wire n7291_o;
  wire [5:0] n7292_o;
  wire n7294_o;
  wire n7296_o;
  wire [2:0] n7297_o;
  wire [3:0] n7298_o;
  wire [3:0] n7299_o;
  wire [7:0] n7300_o;
  wire [3:0] n7303_o;
  wire [3:0] n7304_o;
  wire n7306_o;
  wire [1:0] n7308_o;
  wire n7310_o;
  wire [3:0] n7311_o;
  wire [4:0] n7312_o;
  wire [1:0] n7314_o;
  wire [1:0] n7316_o;
  wire [1:0] n7318_o;
  wire n7320_o;
  wire [3:0] n7321_o;
  wire [4:0] n7322_o;
  wire n7324_o;
  wire [6:0] n7325_o;
  wire [7:0] n7326_o;
  wire [7:0] n7328_o;
  wire n7329_o;
  wire n7330_o;
  wire [1:0] n7331_o;
  wire [1:0] n7332_o;
  wire [3:0] n7333_o;
  wire [1:0] n7335_o;
  wire n7337_o;
  wire n7339_o;
  wire n7341_o;
  wire [3:0] n7342_o;
  wire [4:0] n7343_o;
  wire n7345_o;
  wire [3:0] n7346_o;
  wire [4:0] n7347_o;
  wire n7349_o;
  wire [3:0] n7350_o;
  wire [4:0] n7351_o;
  wire [100:0] n7352_o;
  wire [9:0] n7353_o;
  wire [4:0] n7354_o;
  wire [4:0] n7355_o;
  wire [4:0] n7356_o;
  wire [122:0] n7358_o;
  wire [31:0] n7359_o;
  wire n7365_o;
  localparam [100:0] n7366_o = 101'bX;
  wire [3:0] n7368_o;
  wire n7370_o;
  wire [1:0] n7372_o;
  wire [3:0] n7374_o;
  wire [1:0] n7376_o;
  wire [3:0] n7378_o;
  wire n7380_o;
  wire n7383_o;
  wire [5:0] n7384_o;
  wire n7386_o;
  wire n7388_o;
  wire [2:0] n7389_o;
  wire [3:0] n7390_o;
  wire [3:0] n7391_o;
  wire [7:0] n7392_o;
  wire [3:0] n7395_o;
  wire [3:0] n7396_o;
  wire n7398_o;
  wire [1:0] n7400_o;
  wire n7402_o;
  wire [3:0] n7403_o;
  wire [4:0] n7404_o;
  wire [1:0] n7406_o;
  wire [1:0] n7408_o;
  wire [1:0] n7410_o;
  wire n7412_o;
  wire [3:0] n7413_o;
  wire [4:0] n7414_o;
  wire n7416_o;
  wire [6:0] n7417_o;
  wire [7:0] n7418_o;
  wire [7:0] n7420_o;
  wire n7421_o;
  wire n7422_o;
  wire [1:0] n7423_o;
  wire [1:0] n7424_o;
  wire [3:0] n7425_o;
  wire [1:0] n7427_o;
  wire n7429_o;
  wire n7431_o;
  wire n7433_o;
  wire [3:0] n7434_o;
  wire [4:0] n7435_o;
  wire n7437_o;
  wire [3:0] n7438_o;
  wire [4:0] n7439_o;
  wire n7441_o;
  wire [3:0] n7442_o;
  wire [4:0] n7443_o;
  wire [100:0] n7444_o;
  wire [9:0] n7445_o;
  wire [4:0] n7446_o;
  wire [122:0] n7448_o;
  wire [31:0] n7449_o;
  wire n7455_o;
  localparam [100:0] n7456_o = 101'bX;
  wire [3:0] n7458_o;
  wire n7460_o;
  wire [1:0] n7462_o;
  wire [3:0] n7464_o;
  wire [1:0] n7466_o;
  wire [3:0] n7468_o;
  wire n7470_o;
  wire n7473_o;
  wire [5:0] n7474_o;
  wire n7476_o;
  wire n7478_o;
  wire [2:0] n7479_o;
  wire [3:0] n7480_o;
  wire [3:0] n7481_o;
  wire [7:0] n7482_o;
  wire [3:0] n7485_o;
  wire [3:0] n7486_o;
  wire n7488_o;
  wire [1:0] n7490_o;
  wire n7492_o;
  wire [3:0] n7493_o;
  wire [4:0] n7494_o;
  wire [1:0] n7496_o;
  wire [1:0] n7498_o;
  wire [1:0] n7500_o;
  wire n7502_o;
  wire [3:0] n7503_o;
  wire [4:0] n7504_o;
  wire n7506_o;
  wire [6:0] n7507_o;
  wire [7:0] n7508_o;
  wire [7:0] n7510_o;
  wire n7511_o;
  wire n7512_o;
  wire [1:0] n7513_o;
  wire [1:0] n7514_o;
  wire [3:0] n7515_o;
  wire [1:0] n7517_o;
  wire n7519_o;
  wire n7521_o;
  wire n7523_o;
  wire [3:0] n7524_o;
  wire [4:0] n7525_o;
  wire n7527_o;
  wire [3:0] n7528_o;
  wire [4:0] n7529_o;
  wire n7531_o;
  wire [3:0] n7532_o;
  wire [4:0] n7533_o;
  wire [100:0] n7534_o;
  wire [9:0] n7535_o;
  wire [4:0] n7536_o;
  wire [122:0] n7538_o;
  wire [31:0] n7539_o;
  wire n7545_o;
  localparam [100:0] n7546_o = 101'bX;
  wire [3:0] n7548_o;
  wire n7550_o;
  wire [1:0] n7552_o;
  wire [3:0] n7554_o;
  wire [1:0] n7556_o;
  wire [3:0] n7558_o;
  wire n7560_o;
  wire n7563_o;
  wire [5:0] n7564_o;
  wire n7566_o;
  wire n7568_o;
  wire [2:0] n7569_o;
  wire [3:0] n7570_o;
  wire [3:0] n7571_o;
  wire [7:0] n7572_o;
  wire [3:0] n7575_o;
  wire [3:0] n7576_o;
  wire n7578_o;
  wire [1:0] n7580_o;
  wire n7582_o;
  wire [3:0] n7583_o;
  wire [4:0] n7584_o;
  wire [1:0] n7586_o;
  wire [1:0] n7588_o;
  wire [1:0] n7590_o;
  wire n7592_o;
  wire [3:0] n7593_o;
  wire [4:0] n7594_o;
  wire n7596_o;
  wire [6:0] n7597_o;
  wire [7:0] n7598_o;
  wire [7:0] n7600_o;
  wire n7601_o;
  wire n7602_o;
  wire [1:0] n7603_o;
  wire [1:0] n7604_o;
  wire [3:0] n7605_o;
  wire [1:0] n7607_o;
  wire n7609_o;
  wire n7611_o;
  wire n7613_o;
  wire [3:0] n7614_o;
  wire [4:0] n7615_o;
  wire n7617_o;
  wire [3:0] n7618_o;
  wire [4:0] n7619_o;
  wire n7621_o;
  wire [3:0] n7622_o;
  wire [4:0] n7623_o;
  wire [100:0] n7624_o;
  wire [4:0] n7625_o;
  wire [4:0] n7626_o;
  wire [122:0] n7627_o;
  wire n7628_o;
  wire n7629_o;
  wire [280:0] n7630_o;
  wire [131:0] n7631_o;
  wire [3:0] n7632_o;
  wire n7633_o;
  wire n7634_o;
  wire [280:0] n7636_o;
  wire [131:0] n7637_o;
  wire [5:0] n7638_o;
  wire [4:0] n7639_o;
  wire n7653_o;
  wire n7654_o;
  wire n7657_o;
  wire [280:0] n7659_o;
  wire [131:0] n7660_o;
  wire [5:0] n7661_o;
  wire [4:0] n7662_o;
  wire n7676_o;
  wire n7677_o;
  wire n7680_o;
  wire n7681_o;
  wire n7682_o;
  wire [122:0] n7684_o;
  wire n7685_o;
  wire n7686_o;
  wire [280:0] n7687_o;
  wire [148:0] n7688_o;
  wire [3:0] n7689_o;
  wire n7690_o;
  wire n7691_o;
  wire [3:0] n7693_o;
  wire [280:0] n7694_o;
  wire [148:0] n7695_o;
  wire [5:0] n7696_o;
  wire [3:0] n7697_o;
  wire n7711_o;
  wire n7712_o;
  wire n7715_o;
  wire n7717_o;
  wire [3:0] n7719_o;
  wire [280:0] n7720_o;
  wire [148:0] n7721_o;
  wire [5:0] n7722_o;
  wire [3:0] n7723_o;
  wire n7737_o;
  wire n7738_o;
  wire n7741_o;
  wire n7743_o;
  wire n7744_o;
  wire n7745_o;
  wire [122:0] n7747_o;
  wire n7748_o;
  wire n7749_o;
  wire [280:0] n7750_o;
  wire [148:0] n7751_o;
  wire [3:0] n7752_o;
  wire n7753_o;
  wire n7754_o;
  wire n7756_o;
  wire [3:0] n7758_o;
  wire [280:0] n7759_o;
  wire [148:0] n7760_o;
  wire [5:0] n7761_o;
  wire [3:0] n7762_o;
  wire n7776_o;
  wire n7777_o;
  wire n7780_o;
  wire n7781_o;
  wire [280:0] n7783_o;
  wire [131:0] n7784_o;
  wire n7785_o;
  wire [15:0] n7786_o;
  wire [31:0] n7787_o;
  wire [280:0] n7789_o;
  wire [131:0] n7790_o;
  wire n7791_o;
  wire [15:0] n7792_o;
  wire [31:0] n7793_o;
  wire [122:0] n7795_o;
  wire [15:0] n7796_o;
  wire [122:0] n7797_o;
  wire [31:0] n7798_o;
  wire n7800_o;
  wire [31:0] n7801_o;
  wire [15:0] n7802_o;
  wire n7803_o;
  wire n7804_o;
  wire n7805_o;
  wire n7806_o;
  wire [31:0] n7807_o;
  wire [15:0] n7808_o;
  wire [1:0] n7809_o;
  wire n7810_o;
  wire n7811_o;
  wire n7812_o;
  wire n7813_o;
  wire n7814_o;
  wire [31:0] n7816_o;
  wire [15:0] n7818_o;
  wire [1:0] n7819_o;
  wire n7820_o;
  wire n7821_o;
  wire n7822_o;
  wire n7823_o;
  wire n7824_o;
  wire [31:0] n7826_o;
  wire [15:0] n7828_o;
  wire [1:0] n7829_o;
  wire n7830_o;
  wire n7831_o;
  wire n7832_o;
  wire n7833_o;
  wire n7834_o;
  wire [31:0] n7839_o;
  wire [15:0] n7841_o;
  wire [5:0] n7849_o;
  wire [4:0] n7852_o;
  wire [4:0] n7854_o;
  wire [4:0] n7856_o;
  wire [15:0] n7858_o;
  wire [36:0] n7859_o;
  wire [4:0] n7860_o;
  wire [4:0] n7861_o;
  wire [5:0] n7870_o;
  wire [4:0] n7873_o;
  wire [4:0] n7875_o;
  wire [4:0] n7877_o;
  wire [15:0] n7879_o;
  wire [36:0] n7880_o;
  wire [9:0] n7881_o;
  wire [4:0] n7882_o;
  wire [5:0] n7890_o;
  wire [4:0] n7893_o;
  wire [4:0] n7895_o;
  wire [4:0] n7897_o;
  wire [15:0] n7899_o;
  wire [36:0] n7900_o;
  wire [9:0] n7901_o;
  wire [4:0] n7902_o;
  wire n7904_o;
  wire [15:0] n7905_o;
  wire [5:0] n7912_o;
  wire [4:0] n7915_o;
  wire [4:0] n7917_o;
  wire [4:0] n7919_o;
  wire [15:0] n7921_o;
  wire [36:0] n7922_o;
  wire [15:0] n7923_o;
  wire [31:0] n7924_o;
  wire [5:0] n7931_o;
  wire [4:0] n7934_o;
  wire [4:0] n7936_o;
  wire [4:0] n7938_o;
  wire [15:0] n7940_o;
  wire [36:0] n7941_o;
  wire [15:0] n7942_o;
  wire [31:0] n7943_o;
  wire [31:0] n7944_o;
  localparam [23:0] n7945_o = 24'b000000000000100000000000;
  localparam [3:0] n7947_o = 4'b0000;
  wire [5:0] n7955_o;
  wire [4:0] n7958_o;
  wire [4:0] n7960_o;
  wire [4:0] n7962_o;
  wire [15:0] n7964_o;
  wire [36:0] n7965_o;
  wire [5:0] n7966_o;
  wire n7973_o;
  localparam [100:0] n7974_o = 101'bX;
  wire [3:0] n7976_o;
  wire n7978_o;
  wire [1:0] n7980_o;
  wire [3:0] n7982_o;
  wire [1:0] n7984_o;
  wire [3:0] n7986_o;
  wire n7988_o;
  wire n7991_o;
  wire [5:0] n7992_o;
  wire n7994_o;
  wire n7996_o;
  wire [2:0] n7997_o;
  wire [3:0] n7998_o;
  wire [3:0] n7999_o;
  wire [7:0] n8000_o;
  wire [3:0] n8003_o;
  wire [3:0] n8004_o;
  wire n8006_o;
  wire [1:0] n8008_o;
  wire n8010_o;
  wire [3:0] n8011_o;
  wire [4:0] n8012_o;
  wire [1:0] n8014_o;
  wire [1:0] n8016_o;
  wire [1:0] n8018_o;
  wire n8020_o;
  wire [3:0] n8021_o;
  wire [4:0] n8022_o;
  wire n8024_o;
  wire [6:0] n8025_o;
  wire [7:0] n8026_o;
  wire [7:0] n8028_o;
  wire n8029_o;
  wire n8030_o;
  wire [1:0] n8031_o;
  wire [1:0] n8032_o;
  wire [3:0] n8033_o;
  wire [1:0] n8035_o;
  wire n8037_o;
  wire n8039_o;
  wire n8041_o;
  wire [3:0] n8042_o;
  wire [4:0] n8043_o;
  wire n8045_o;
  wire [3:0] n8046_o;
  wire [4:0] n8047_o;
  wire n8049_o;
  wire [3:0] n8050_o;
  wire [4:0] n8051_o;
  wire [100:0] n8052_o;
  wire [3:0] n8053_o;
  wire n8062_o;
  localparam [100:0] n8063_o = 101'bX;
  wire [3:0] n8065_o;
  wire n8067_o;
  wire [1:0] n8069_o;
  wire [3:0] n8071_o;
  wire [1:0] n8073_o;
  wire [3:0] n8075_o;
  wire n8077_o;
  wire n8080_o;
  wire [5:0] n8081_o;
  wire n8083_o;
  wire n8085_o;
  wire [2:0] n8086_o;
  wire [3:0] n8087_o;
  wire [3:0] n8088_o;
  wire [7:0] n8089_o;
  wire [3:0] n8092_o;
  wire [3:0] n8093_o;
  wire n8095_o;
  wire [1:0] n8097_o;
  wire n8099_o;
  wire [3:0] n8100_o;
  wire [4:0] n8101_o;
  wire [1:0] n8103_o;
  wire [1:0] n8105_o;
  wire [1:0] n8107_o;
  wire n8109_o;
  wire [3:0] n8110_o;
  wire [4:0] n8111_o;
  wire n8113_o;
  wire [6:0] n8114_o;
  wire [7:0] n8115_o;
  wire [7:0] n8117_o;
  wire n8118_o;
  wire n8119_o;
  wire [1:0] n8120_o;
  wire [1:0] n8121_o;
  wire [3:0] n8122_o;
  wire [1:0] n8124_o;
  wire n8126_o;
  wire n8128_o;
  wire n8130_o;
  wire [3:0] n8131_o;
  wire [4:0] n8132_o;
  wire n8134_o;
  wire [3:0] n8135_o;
  wire [4:0] n8136_o;
  wire n8138_o;
  wire [3:0] n8139_o;
  wire [4:0] n8140_o;
  wire [100:0] n8141_o;
  wire [3:0] n8142_o;
  wire n8150_o;
  localparam [100:0] n8151_o = 101'bX;
  wire [3:0] n8153_o;
  wire n8155_o;
  wire [1:0] n8157_o;
  wire [3:0] n8159_o;
  wire [1:0] n8161_o;
  wire [3:0] n8163_o;
  wire n8165_o;
  wire n8168_o;
  wire [5:0] n8169_o;
  wire n8171_o;
  wire n8173_o;
  wire [2:0] n8174_o;
  wire [3:0] n8175_o;
  wire [3:0] n8176_o;
  wire [7:0] n8177_o;
  wire [3:0] n8180_o;
  wire [3:0] n8181_o;
  wire n8183_o;
  wire [1:0] n8185_o;
  wire n8187_o;
  wire [3:0] n8188_o;
  wire [4:0] n8189_o;
  wire [1:0] n8191_o;
  wire [1:0] n8193_o;
  wire [1:0] n8195_o;
  wire n8197_o;
  wire [3:0] n8198_o;
  wire [4:0] n8199_o;
  wire n8201_o;
  wire [6:0] n8202_o;
  wire [7:0] n8203_o;
  wire [7:0] n8205_o;
  wire n8206_o;
  wire n8207_o;
  wire [1:0] n8208_o;
  wire [1:0] n8209_o;
  wire [3:0] n8210_o;
  wire [1:0] n8212_o;
  wire n8214_o;
  wire n8216_o;
  wire n8218_o;
  wire [3:0] n8219_o;
  wire [4:0] n8220_o;
  wire n8222_o;
  wire [3:0] n8223_o;
  wire [4:0] n8224_o;
  wire n8226_o;
  wire [3:0] n8227_o;
  wire [4:0] n8228_o;
  wire [100:0] n8229_o;
  wire [3:0] n8230_o;
  wire n8238_o;
  localparam [100:0] n8239_o = 101'bX;
  wire [3:0] n8241_o;
  wire n8243_o;
  wire [1:0] n8245_o;
  wire [3:0] n8247_o;
  wire [1:0] n8249_o;
  wire [3:0] n8251_o;
  wire n8253_o;
  wire n8256_o;
  wire [5:0] n8257_o;
  wire n8259_o;
  wire n8261_o;
  wire [2:0] n8262_o;
  wire [3:0] n8263_o;
  wire [3:0] n8264_o;
  wire [7:0] n8265_o;
  wire [3:0] n8268_o;
  wire [3:0] n8269_o;
  wire n8271_o;
  wire [1:0] n8273_o;
  wire n8275_o;
  wire [3:0] n8276_o;
  wire [4:0] n8277_o;
  wire [1:0] n8279_o;
  wire [1:0] n8281_o;
  wire [1:0] n8283_o;
  wire n8285_o;
  wire [3:0] n8286_o;
  wire [4:0] n8287_o;
  wire n8289_o;
  wire [6:0] n8290_o;
  wire [7:0] n8291_o;
  wire [7:0] n8293_o;
  wire n8294_o;
  wire n8295_o;
  wire [1:0] n8296_o;
  wire [1:0] n8297_o;
  wire [3:0] n8298_o;
  wire [1:0] n8300_o;
  wire n8302_o;
  wire n8304_o;
  wire n8306_o;
  wire [3:0] n8307_o;
  wire [4:0] n8308_o;
  wire n8310_o;
  wire [3:0] n8311_o;
  wire [4:0] n8312_o;
  wire n8314_o;
  wire [3:0] n8315_o;
  wire [4:0] n8316_o;
  wire [100:0] n8317_o;
  wire n8318_o;
  wire n8325_o;
  localparam [100:0] n8326_o = 101'bX;
  wire [3:0] n8328_o;
  wire n8330_o;
  wire [1:0] n8332_o;
  wire [3:0] n8334_o;
  wire [1:0] n8336_o;
  wire [3:0] n8338_o;
  wire n8340_o;
  wire n8343_o;
  wire [5:0] n8344_o;
  wire n8346_o;
  wire n8348_o;
  wire [2:0] n8349_o;
  wire [3:0] n8350_o;
  wire [3:0] n8351_o;
  wire [7:0] n8352_o;
  wire [3:0] n8355_o;
  wire [3:0] n8356_o;
  wire n8358_o;
  wire [1:0] n8360_o;
  wire n8362_o;
  wire [3:0] n8363_o;
  wire [4:0] n8364_o;
  wire [1:0] n8366_o;
  wire [1:0] n8368_o;
  wire [1:0] n8370_o;
  wire n8372_o;
  wire [3:0] n8373_o;
  wire [4:0] n8374_o;
  wire n8376_o;
  wire [6:0] n8377_o;
  wire [7:0] n8378_o;
  wire [7:0] n8380_o;
  wire n8381_o;
  wire n8382_o;
  wire [1:0] n8383_o;
  wire [1:0] n8384_o;
  wire [3:0] n8385_o;
  wire [1:0] n8387_o;
  wire n8389_o;
  wire n8391_o;
  wire n8393_o;
  wire [3:0] n8394_o;
  wire [4:0] n8395_o;
  wire n8397_o;
  wire [3:0] n8398_o;
  wire [4:0] n8399_o;
  wire n8401_o;
  wire [3:0] n8402_o;
  wire [4:0] n8403_o;
  wire [100:0] n8404_o;
  wire n8405_o;
  wire n8412_o;
  localparam [100:0] n8413_o = 101'bX;
  wire [3:0] n8415_o;
  wire n8417_o;
  wire [1:0] n8419_o;
  wire [3:0] n8421_o;
  wire [1:0] n8423_o;
  wire [3:0] n8425_o;
  wire n8427_o;
  wire n8430_o;
  wire [5:0] n8431_o;
  wire n8433_o;
  wire n8435_o;
  wire [2:0] n8436_o;
  wire [3:0] n8437_o;
  wire [3:0] n8438_o;
  wire [7:0] n8439_o;
  wire [3:0] n8442_o;
  wire [3:0] n8443_o;
  wire n8445_o;
  wire [1:0] n8447_o;
  wire n8449_o;
  wire [3:0] n8450_o;
  wire [4:0] n8451_o;
  wire [1:0] n8453_o;
  wire [1:0] n8455_o;
  wire [1:0] n8457_o;
  wire n8459_o;
  wire [3:0] n8460_o;
  wire [4:0] n8461_o;
  wire n8463_o;
  wire [6:0] n8464_o;
  wire [7:0] n8465_o;
  wire [7:0] n8467_o;
  wire n8468_o;
  wire n8469_o;
  wire [1:0] n8470_o;
  wire [1:0] n8471_o;
  wire [3:0] n8472_o;
  wire [1:0] n8474_o;
  wire n8476_o;
  wire n8478_o;
  wire n8480_o;
  wire [3:0] n8481_o;
  wire [4:0] n8482_o;
  wire n8484_o;
  wire [3:0] n8485_o;
  wire [4:0] n8486_o;
  wire n8488_o;
  wire [3:0] n8489_o;
  wire [4:0] n8490_o;
  wire [100:0] n8491_o;
  wire n8492_o;
  localparam [28:0] n8493_o = 29'b00000000000001011000110000000;
  wire [31:0] n8495_o;
  localparam [3:0] n8496_o = 4'b1100;
  wire n8504_o;
  localparam [100:0] n8505_o = 101'bX;
  wire [3:0] n8507_o;
  wire n8509_o;
  wire [1:0] n8511_o;
  wire [3:0] n8513_o;
  wire [1:0] n8515_o;
  wire [3:0] n8517_o;
  wire n8519_o;
  wire n8522_o;
  wire [5:0] n8523_o;
  wire n8525_o;
  wire n8527_o;
  wire [2:0] n8528_o;
  wire [3:0] n8529_o;
  wire [3:0] n8530_o;
  wire [7:0] n8531_o;
  wire [3:0] n8534_o;
  wire [3:0] n8535_o;
  wire n8537_o;
  wire [1:0] n8539_o;
  wire n8541_o;
  wire [3:0] n8542_o;
  wire [4:0] n8543_o;
  wire [1:0] n8545_o;
  wire [1:0] n8547_o;
  wire [1:0] n8549_o;
  wire n8551_o;
  wire [3:0] n8552_o;
  wire [4:0] n8553_o;
  wire n8555_o;
  wire [6:0] n8556_o;
  wire [7:0] n8557_o;
  wire [7:0] n8559_o;
  wire n8560_o;
  wire n8561_o;
  wire [1:0] n8562_o;
  wire [1:0] n8563_o;
  wire [3:0] n8564_o;
  wire [1:0] n8566_o;
  wire n8568_o;
  wire n8570_o;
  wire n8572_o;
  wire [3:0] n8573_o;
  wire [4:0] n8574_o;
  wire n8576_o;
  wire [3:0] n8577_o;
  wire [4:0] n8578_o;
  wire n8580_o;
  wire [3:0] n8581_o;
  wire [4:0] n8582_o;
  wire [100:0] n8583_o;
  wire [84:0] n8584_o;
  wire n8585_o;
  wire n8586_o;
  localparam [131:0] n8587_o = "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  wire [122:0] n8588_o;
  wire n8589_o;
  wire [349:0] n8590_o;
  wire [280:0] n8591_o;
  wire [131:0] n8592_o;
  wire n8593_o;
  wire n8594_o;
  wire [1:0] n8605_o;
  wire n8624_o;
  wire n8627_o;
  wire n8629_o;
  wire n8630_o;
  wire n8632_o;
  wire [1:0] n8635_o;
  wire n8636_o;
  wire [1:0] n8639_o;
  wire n8656_o;
  wire n8657_o;
  wire n8660_o;
  wire n8661_o;
  wire n8662_o;
  wire n8664_o;
  wire n8665_o;
  wire [1:0] n8666_o;
  wire n8669_o;
  wire n8672_o;
  wire [1:0] n8674_o;
  reg [1:0] n8675_o;
  wire n8676_o;
  wire n8679_o;
  wire [11:0] n8681_o;
  wire [349:0] n8682_o;
  wire [280:0] n8683_o;
  wire [131:0] n8684_o;
  wire [5:0] n8685_o;
  wire [4:0] n8686_o;
  wire n8700_o;
  wire n8703_o;
  wire n8705_o;
  wire [3:0] n8707_o;
  wire n8723_o;
  wire n8724_o;
  wire n8727_o;
  wire [3:0] n8729_o;
  wire n8745_o;
  wire n8746_o;
  wire n8749_o;
  wire n8750_o;
  wire [1:0] n8751_o;
  wire n8754_o;
  wire n8757_o;
  wire [1:0] n8759_o;
  reg [3:0] n8760_o;
  wire n8761_o;
  wire [1:0] n8763_o;
  wire n8779_o;
  wire n8780_o;
  wire n8783_o;
  wire n8784_o;
  wire n8786_o;
  wire n8788_o;
  wire n8789_o;
  wire [1:0] n8791_o;
  wire n8807_o;
  wire n8808_o;
  wire n8811_o;
  wire n8812_o;
  wire [1:0] n8815_o;
  wire [1:0] n8816_o;
  wire [1:0] n8817_o;
  wire [1:0] n8819_o;
  wire [15:0] n8820_o;
  wire [349:0] n8821_o;
  wire [280:0] n8822_o;
  wire [131:0] n8823_o;
  wire [5:0] n8824_o;
  wire [4:0] n8825_o;
  wire n8839_o;
  wire n8842_o;
  wire n8844_o;
  wire n8861_o;
  wire n8862_o;
  wire n8865_o;
  wire [5:0] n8872_o;
  wire [4:0] n8875_o;
  wire [4:0] n8877_o;
  wire [4:0] n8879_o;
  wire [15:0] n8881_o;
  wire [36:0] n8882_o;
  wire [15:0] n8883_o;
  wire n8901_o;
  wire n8902_o;
  wire n8905_o;
  wire [1:0] n8907_o;
  wire n8923_o;
  wire n8924_o;
  wire n8927_o;
  wire n8928_o;
  wire [3:0] n8931_o;
  wire [1:0] n8934_o;
  wire n8937_o;
  wire n8940_o;
  wire [1:0] n8942_o;
  reg [1:0] n8943_o;
  wire [2:0] n8944_o;
  wire [3:0] n8945_o;
  wire [2:0] n8946_o;
  wire [2:0] n8947_o;
  wire [4:0] n8949_o;
  wire [11:0] n8950_o;
  wire [349:0] n8951_o;
  wire [280:0] n8952_o;
  wire [131:0] n8953_o;
  wire [5:0] n8954_o;
  wire [4:0] n8955_o;
  wire n8969_o;
  wire n8972_o;
  wire n8974_o;
  wire n8991_o;
  wire n8992_o;
  wire n8995_o;
  wire n9012_o;
  wire n9013_o;
  wire n9016_o;
  wire n9017_o;
  wire n9019_o;
  wire [1:0] n9022_o;
  wire [5:0] n9023_o;
  wire [3:0] n9024_o;
  wire [8:0] n9025_o;
  wire [349:0] n9026_o;
  wire n9027_o;
  wire [5:0] n9029_o;
  wire [3:0] n9030_o;
  wire [8:0] n9031_o;
  wire [349:0] n9032_o;
  wire [280:0] n9033_o;
  wire [131:0] n9034_o;
  wire [5:0] n9035_o;
  wire [4:0] n9036_o;
  wire n9050_o;
  wire n9053_o;
  wire n9055_o;
  wire n9056_o;
  wire [5:0] n9057_o;
  wire [3:0] n9058_o;
  wire [8:0] n9059_o;
  wire [349:0] n9060_o;
  wire n9061_o;
  wire [1:0] n9064_o;
  wire [3:0] n9065_o;
  wire [3:0] n9066_o;
  wire [8:0] n9067_o;
  wire [349:0] n9068_o;
  wire n9069_o;
  wire n9086_o;
  wire n9087_o;
  wire n9090_o;
  wire n9107_o;
  wire n9108_o;
  wire n9111_o;
  wire n9112_o;
  wire n9115_o;
  wire [1:0] n9118_o;
  wire [15:0] n9119_o;
  wire [349:0] n9120_o;
  wire [2:0] n9121_o;
  wire n9124_o;
  wire n9127_o;
  wire n9130_o;
  wire n9133_o;
  wire n9136_o;
  wire [4:0] n9138_o;
  reg [2:0] n9139_o;
  wire [3:0] n9140_o;
  wire [8:0] n9141_o;
  wire [349:0] n9142_o;
  wire n9143_o;
  wire n9160_o;
  wire n9161_o;
  wire n9164_o;
  wire [1:0] n9169_o;
  wire n9185_o;
  wire n9186_o;
  wire n9189_o;
  wire n9192_o;
  wire [1:0] n9195_o;
  wire n9197_o;
  wire n9204_o;
  wire [12:0] n9205_o;
  wire [1:0] n9206_o;
  wire [349:0] n9207_o;
  wire [280:0] n9208_o;
  wire [131:0] n9209_o;
  wire [5:0] n9210_o;
  wire [4:0] n9211_o;
  wire n9225_o;
  wire n9228_o;
  wire n9230_o;
  wire [1:0] n9231_o;
  wire [1:0] n9232_o;
  wire [1:0] n9233_o;
  wire n9234_o;
  wire [1:0] n9235_o;
  wire n9238_o;
  wire n9241_o;
  wire [1:0] n9243_o;
  reg [1:0] n9244_o;
  wire n9261_o;
  wire n9262_o;
  wire n9265_o;
  wire n9282_o;
  wire n9283_o;
  wire n9286_o;
  wire n9287_o;
  wire n9289_o;
  wire n9291_o;
  wire [1:0] n9294_o;
  wire [1:0] n9296_o;
  wire [15:0] n9297_o;
  wire [349:0] n9298_o;
  wire [280:0] n9299_o;
  wire [131:0] n9300_o;
  wire [5:0] n9301_o;
  wire [4:0] n9302_o;
  wire n9316_o;
  wire n9319_o;
  wire n9321_o;
  wire n9338_o;
  wire n9339_o;
  wire n9342_o;
  wire n9359_o;
  wire n9360_o;
  wire n9363_o;
  wire n9364_o;
  wire n9366_o;
  wire n9368_o;
  wire [1:0] n9371_o;
  wire [1:0] n9373_o;
  wire [15:0] n9374_o;
  wire [349:0] n9375_o;
  wire [280:0] n9376_o;
  wire [131:0] n9377_o;
  wire [5:0] n9378_o;
  wire [4:0] n9379_o;
  wire n9393_o;
  wire n9396_o;
  wire n9398_o;
  wire n9415_o;
  wire n9416_o;
  wire n9419_o;
  wire n9436_o;
  wire n9437_o;
  wire n9440_o;
  wire n9442_o;
  wire n9444_o;
  wire n9445_o;
  wire n9446_o;
  wire [2:0] n9447_o;
  wire [11:0] n9448_o;
  wire [2:0] n9449_o;
  wire [349:0] n9450_o;
  wire [280:0] n9451_o;
  wire [131:0] n9452_o;
  wire [23:0] n9453_o;
  wire [6:0] n9454_o;
  wire n9455_o;
  wire n9456_o;
  wire n9458_o;
  wire n9459_o;
  wire n9460_o;
  wire [6:0] n9464_o;
  wire [3:0] n9465_o;
  wire n9466_o;
  wire n9467_o;
  wire [349:0] n9468_o;
  wire [280:0] n9469_o;
  wire [131:0] n9470_o;
  wire [5:0] n9471_o;
  wire [4:0] n9472_o;
  wire n9486_o;
  wire n9489_o;
  wire n9491_o;
  wire n9492_o;
  wire n9493_o;
  wire n9494_o;
  wire n9495_o;
  wire n9496_o;
  wire [280:0] n9497_o;
  wire [131:0] n9498_o;
  wire n9499_o;
  wire n9500_o;
  wire n9502_o;
  wire n9519_o;
  wire n9520_o;
  wire n9523_o;
  wire n9530_o;
  localparam [100:0] n9531_o = 101'bX;
  wire [3:0] n9533_o;
  wire n9535_o;
  wire [1:0] n9537_o;
  wire [3:0] n9539_o;
  wire [1:0] n9541_o;
  wire [3:0] n9543_o;
  wire n9545_o;
  wire n9548_o;
  wire [5:0] n9549_o;
  wire n9551_o;
  wire n9553_o;
  wire [2:0] n9554_o;
  wire [3:0] n9555_o;
  wire [3:0] n9556_o;
  wire [7:0] n9557_o;
  wire [3:0] n9560_o;
  wire [3:0] n9561_o;
  wire n9563_o;
  wire [1:0] n9565_o;
  wire n9567_o;
  wire [3:0] n9568_o;
  wire [4:0] n9569_o;
  wire [1:0] n9571_o;
  wire [1:0] n9573_o;
  wire [1:0] n9575_o;
  wire n9577_o;
  wire [3:0] n9578_o;
  wire [4:0] n9579_o;
  wire n9581_o;
  wire [6:0] n9582_o;
  wire [7:0] n9583_o;
  wire [7:0] n9585_o;
  wire n9586_o;
  wire n9587_o;
  wire [1:0] n9588_o;
  wire [1:0] n9589_o;
  wire [3:0] n9590_o;
  wire [1:0] n9592_o;
  wire n9594_o;
  wire n9596_o;
  wire n9598_o;
  wire [3:0] n9599_o;
  wire [4:0] n9600_o;
  wire n9602_o;
  wire [3:0] n9603_o;
  wire [4:0] n9604_o;
  wire n9606_o;
  wire [3:0] n9607_o;
  wire [4:0] n9608_o;
  wire [100:0] n9609_o;
  wire n9610_o;
  wire n9611_o;
  wire n9612_o;
  wire n9614_o;
  wire n9615_o;
  wire n9616_o;
  wire [1:0] n9617_o;
  wire n9618_o;
  wire [1:0] n9619_o;
  wire n9620_o;
  wire [1:0] n9621_o;
  wire [1:0] n9622_o;
  wire [1:0] n9623_o;
  wire [1:0] n9624_o;
  wire [1:0] n9625_o;
  wire [1:0] n9626_o;
  wire [6:0] n9628_o;
  wire [3:0] n9629_o;
  wire n9645_o;
  wire n9646_o;
  wire n9649_o;
  wire [6:0] n9650_o;
  wire [1:0] n9651_o;
  wire n9654_o;
  wire n9657_o;
  wire [1:0] n9659_o;
  reg [1:0] n9660_o;
  wire n9661_o;
  wire [2:0] n9664_o;
  wire [2:0] n9665_o;
  wire n9666_o;
  wire n9667_o;
  wire [6:0] n9669_o;
  wire [3:0] n9670_o;
  wire n9686_o;
  wire n9687_o;
  wire n9690_o;
  wire [6:0] n9691_o;
  wire n9692_o;
  wire n9693_o;
  wire n9694_o;
  wire n9695_o;
  wire n9697_o;
  wire [3:0] n9699_o;
  wire n9700_o;
  wire [2:0] n9702_o;
  wire [2:0] n9703_o;
  wire [6:0] n9704_o;
  wire [1:0] n9705_o;
  wire n9708_o;
  wire n9711_o;
  wire n9714_o;
  wire [2:0] n9716_o;
  reg [3:0] n9717_o;
  wire [3:0] n9718_o;
  wire n9720_o;
  wire [6:0] n9722_o;
  wire [3:0] n9723_o;
  wire n9739_o;
  wire n9740_o;
  wire n9743_o;
  wire [6:0] n9745_o;
  wire [3:0] n9746_o;
  wire n9762_o;
  wire n9763_o;
  wire n9766_o;
  wire n9767_o;
  wire n9771_o;
  wire [1:0] n9774_o;
  wire [1:0] n9775_o;
  wire [1:0] n9776_o;
  wire [6:0] n9777_o;
  wire [1:0] n9778_o;
  wire n9781_o;
  wire n9784_o;
  wire [1:0] n9786_o;
  reg [1:0] n9787_o;
  wire n9788_o;
  wire [2:0] n9791_o;
  wire [2:0] n9792_o;
  wire n9793_o;
  wire n9794_o;
  wire [6:0] n9796_o;
  wire [3:0] n9797_o;
  wire n9813_o;
  wire n9814_o;
  wire n9817_o;
  wire [6:0] n9820_o;
  wire n9821_o;
  wire n9824_o;
  wire [1:0] n9827_o;
  wire [1:0] n9828_o;
  wire [1:0] n9829_o;
  wire [6:0] n9830_o;
  wire [1:0] n9831_o;
  wire n9834_o;
  wire n9837_o;
  wire [1:0] n9839_o;
  reg [1:0] n9840_o;
  wire [6:0] n9842_o;
  wire [3:0] n9843_o;
  wire n9859_o;
  wire n9860_o;
  wire n9863_o;
  wire [6:0] n9865_o;
  wire n9866_o;
  wire n9867_o;
  wire n9870_o;
  wire n9872_o;
  wire n9873_o;
  wire n9874_o;
  wire n9876_o;
  wire n9877_o;
  wire n9878_o;
  wire n9880_o;
  wire n9881_o;
  wire n9882_o;
  wire [6:0] n9883_o;
  wire [1:0] n9884_o;
  wire n9887_o;
  wire n9890_o;
  wire [1:0] n9892_o;
  reg [1:0] n9893_o;
  wire [280:0] n9894_o;
  wire [131:0] n9895_o;
  wire n9896_o;
  wire n9897_o;
  wire n9899_o;
  wire [6:0] n9901_o;
  wire [3:0] n9902_o;
  wire n9918_o;
  wire n9919_o;
  wire n9922_o;
  wire [6:0] n9925_o;
  wire [1:0] n9926_o;
  wire n9928_o;
  wire [1:0] n9931_o;
  wire [2:0] n9932_o;
  wire [2:0] n9933_o;
  wire [2:0] n9934_o;
  wire [2:0] n9935_o;
  wire [1:0] n9936_o;
  wire [1:0] n9937_o;
  wire [2:0] n9938_o;
  wire n9939_o;
  wire [3:0] n9940_o;
  wire [3:0] n9941_o;
  wire [2:0] n9942_o;
  wire [2:0] n9943_o;
  wire [2:0] n9944_o;
  wire [2:0] n9945_o;
  wire [1:0] n9946_o;
  wire [1:0] n9947_o;
  wire n9948_o;
  wire n9949_o;
  wire n9950_o;
  wire n9952_o;
  wire n9954_o;
  wire [6:0] n9955_o;
  wire [2:0] n9956_o;
  wire [5:0] n9957_o;
  wire n9958_o;
  wire [3:0] n9959_o;
  wire [3:0] n9960_o;
  wire [2:0] n9961_o;
  wire [2:0] n9962_o;
  wire [2:0] n9963_o;
  wire [2:0] n9964_o;
  wire [2:0] n9965_o;
  wire [2:0] n9966_o;
  wire [2:0] n9967_o;
  wire [2:0] n9968_o;
  wire [2:0] n9969_o;
  wire [2:0] n9970_o;
  wire n9971_o;
  wire n9972_o;
  wire n9973_o;
  wire n9974_o;
  wire n9975_o;
  wire n9976_o;
  wire [6:0] n9977_o;
  wire [6:0] n9978_o;
  wire [1:0] n9979_o;
  wire [3:0] n9980_o;
  wire n9981_o;
  wire [6:0] n9982_o;
  wire [6:0] n9983_o;
  wire [2:0] n9984_o;
  wire [3:0] n9985_o;
  wire [3:0] n9986_o;
  wire [1:0] n9987_o;
  wire [1:0] n9988_o;
  wire [1:0] n9989_o;
  wire n9990_o;
  wire n9991_o;
  wire n9992_o;
  wire n9993_o;
  wire n9994_o;
  wire n9995_o;
  wire n9996_o;
  wire [6:0] n9997_o;
  wire [1:0] n9998_o;
  wire n9999_o;
  wire [3:0] n10000_o;
  wire [3:0] n10001_o;
  wire [2:0] n10002_o;
  wire [2:0] n10003_o;
  wire [2:0] n10004_o;
  wire [2:0] n10005_o;
  wire [6:0] n10006_o;
  wire [6:0] n10007_o;
  wire [1:0] n10008_o;
  wire [1:0] n10009_o;
  wire [6:0] n10010_o;
  wire n10011_o;
  wire [6:0] n10012_o;
  wire [6:0] n10013_o;
  wire [2:0] n10014_o;
  wire [1:0] n10015_o;
  wire [1:0] n10016_o;
  wire [3:0] n10017_o;
  wire [3:0] n10018_o;
  wire [3:0] n10019_o;
  wire n10020_o;
  wire n10021_o;
  wire [1:0] n10022_o;
  wire [1:0] n10023_o;
  wire n10024_o;
  wire n10025_o;
  wire n10026_o;
  wire n10027_o;
  wire n10028_o;
  wire n10029_o;
  wire n10030_o;
  wire [2:0] n10032_o;
  wire n10048_o;
  wire n10049_o;
  wire n10052_o;
  wire [2:0] n10054_o;
  wire n10070_o;
  wire n10071_o;
  wire n10074_o;
  wire n10075_o;
  wire n10076_o;
  wire [2:0] n10079_o;
  wire [2:0] n10080_o;
  wire n10081_o;
  wire n10082_o;
  wire n10083_o;
  wire [6:0] n10086_o;
  wire [7:0] n10087_o;
  wire [4:0] n10088_o;
  wire [349:0] n10089_o;
  wire n10090_o;
  wire [6:0] n10091_o;
  wire [7:0] n10092_o;
  wire [4:0] n10093_o;
  wire [349:0] n10094_o;
  wire n10095_o;
  wire n10096_o;
  wire [1:0] n10097_o;
  wire [8:0] n10099_o;
  wire [7:0] n10100_o;
  wire [4:0] n10101_o;
  wire [349:0] n10102_o;
  wire n10103_o;
  wire [8:0] n10104_o;
  wire [7:0] n10105_o;
  wire [4:0] n10106_o;
  wire [349:0] n10107_o;
  wire n10108_o;
  wire n10109_o;
  wire [1:0] n10110_o;
  wire [6:0] n10111_o;
  wire [7:0] n10112_o;
  wire [4:0] n10113_o;
  wire [349:0] n10114_o;
  wire n10115_o;
  wire [6:0] n10116_o;
  wire [7:0] n10117_o;
  wire [4:0] n10118_o;
  wire [349:0] n10119_o;
  wire n10120_o;
  wire n10121_o;
  wire [1:0] n10122_o;
  wire [1:0] n10123_o;
  wire [1:0] n10124_o;
  wire [2:0] n10125_o;
  wire n10128_o;
  wire [1:0] n10131_o;
  wire [1:0] n10132_o;
  wire [1:0] n10133_o;
  wire [5:0] n10134_o;
  wire [1:0] n10135_o;
  wire n10138_o;
  wire n10141_o;
  wire [1:0] n10143_o;
  reg [1:0] n10144_o;
  wire [5:0] n10147_o;
  wire [3:0] n10148_o;
  wire n10164_o;
  wire n10165_o;
  wire n10168_o;
  wire [5:0] n10170_o;
  wire [3:0] n10171_o;
  wire n10187_o;
  wire n10188_o;
  wire n10191_o;
  wire n10192_o;
  wire n10193_o;
  wire [2:0] n10196_o;
  wire [2:0] n10197_o;
  wire n10198_o;
  wire n10199_o;
  wire [5:0] n10200_o;
  wire [1:0] n10201_o;
  wire n10204_o;
  reg [1:0] n10206_o;
  wire n10208_o;
  wire [1:0] n10209_o;
  wire [5:0] n10211_o;
  wire [3:0] n10212_o;
  wire n10228_o;
  wire n10229_o;
  wire n10232_o;
  wire [5:0] n10234_o;
  wire [3:0] n10235_o;
  wire n10251_o;
  wire n10252_o;
  wire n10255_o;
  wire n10256_o;
  wire n10260_o;
  wire [1:0] n10261_o;
  wire n10262_o;
  wire [1:0] n10263_o;
  wire n10264_o;
  wire n10265_o;
  wire n10267_o;
  wire n10268_o;
  wire n10269_o;
  wire n10271_o;
  wire n10272_o;
  wire [5:0] n10273_o;
  wire [1:0] n10274_o;
  wire n10277_o;
  wire n10280_o;
  wire [1:0] n10282_o;
  reg [1:0] n10283_o;
  wire [280:0] n10284_o;
  wire [131:0] n10285_o;
  wire n10286_o;
  wire n10287_o;
  wire n10289_o;
  wire [5:0] n10291_o;
  wire [3:0] n10292_o;
  wire n10308_o;
  wire n10309_o;
  wire n10312_o;
  wire n10315_o;
  wire [1:0] n10316_o;
  wire n10317_o;
  wire [1:0] n10318_o;
  wire n10319_o;
  wire n10320_o;
  wire n10322_o;
  wire n10323_o;
  wire [5:0] n10324_o;
  wire [1:0] n10325_o;
  wire n10328_o;
  wire n10331_o;
  wire [1:0] n10333_o;
  reg [1:0] n10334_o;
  wire [280:0] n10335_o;
  wire [131:0] n10336_o;
  wire n10337_o;
  wire n10338_o;
  wire n10340_o;
  wire [4:0] n10341_o;
  wire n10342_o;
  wire [3:0] n10343_o;
  wire [3:0] n10344_o;
  wire [1:0] n10345_o;
  wire [1:0] n10346_o;
  wire [4:0] n10347_o;
  wire [4:0] n10348_o;
  wire [2:0] n10349_o;
  wire [2:0] n10350_o;
  wire [4:0] n10351_o;
  wire [3:0] n10352_o;
  wire n10353_o;
  wire [3:0] n10354_o;
  wire [1:0] n10355_o;
  wire [4:0] n10356_o;
  wire n10357_o;
  wire n10358_o;
  wire n10359_o;
  wire [2:0] n10360_o;
  wire [2:0] n10361_o;
  wire n10362_o;
  wire n10363_o;
  wire [3:0] n10364_o;
  wire [3:0] n10365_o;
  wire n10366_o;
  wire [3:0] n10367_o;
  wire [3:0] n10368_o;
  wire [1:0] n10369_o;
  wire [1:0] n10370_o;
  wire n10372_o;
  wire [1:0] n10373_o;
  wire [1:0] n10374_o;
  wire [1:0] n10375_o;
  wire [1:0] n10376_o;
  wire [1:0] n10377_o;
  wire n10378_o;
  wire n10379_o;
  wire n10380_o;
  wire [3:0] n10381_o;
  wire n10382_o;
  wire n10383_o;
  wire [1:0] n10384_o;
  wire [9:0] n10385_o;
  wire [10:0] n10386_o;
  wire [3:0] n10387_o;
  wire n10388_o;
  wire [3:0] n10389_o;
  wire [3:0] n10390_o;
  wire [9:0] n10391_o;
  wire [9:0] n10392_o;
  wire n10393_o;
  wire n10394_o;
  wire n10395_o;
  wire [3:0] n10396_o;
  wire n10397_o;
  wire n10398_o;
  wire [1:0] n10399_o;
  wire n10400_o;
  wire n10401_o;
  wire n10402_o;
  wire n10403_o;
  wire n10404_o;
  wire n10405_o;
  wire n10406_o;
  wire [2:0] n10407_o;
  wire n10409_o;
  wire n10410_o;
  wire n10411_o;
  wire n10412_o;
  wire n10413_o;
  wire n10414_o;
  wire n10415_o;
  wire [12:0] n10417_o;
  wire [3:0] n10418_o;
  wire [12:0] n10419_o;
  wire n10420_o;
  wire [12:0] n10421_o;
  wire [7:0] n10422_o;
  wire [2:0] n10428_o;
  wire [31:0] n10430_o;
  wire n10432_o;
  wire [23:0] n10434_o;
  wire [31:0] n10436_o;
  wire n10438_o;
  wire [15:0] n10440_o;
  wire [31:0] n10442_o;
  wire n10444_o;
  wire [31:0] n10446_o;
  wire n10448_o;
  wire [15:0] n10450_o;
  wire [23:0] n10452_o;
  wire [31:0] n10453_o;
  wire n10455_o;
  wire [15:0] n10457_o;
  wire [23:0] n10458_o;
  wire [31:0] n10460_o;
  wire n10462_o;
  wire n10463_o;
  wire n10464_o;
  wire [23:0] n10466_o;
  wire [31:0] n10468_o;
  wire [15:0] n10470_o;
  wire [31:0] n10472_o;
  wire [31:0] n10473_o;
  wire n10475_o;
  wire n10476_o;
  wire n10477_o;
  wire n10478_o;
  wire n10479_o;
  wire [15:0] n10480_o;
  wire [23:0] n10481_o;
  wire [31:0] n10482_o;
  wire n10483_o;
  wire n10484_o;
  wire n10485_o;
  wire n10486_o;
  wire n10487_o;
  wire [1:0] n10488_o;
  wire n10489_o;
  wire [2:0] n10490_o;
  wire n10491_o;
  wire [3:0] n10492_o;
  wire n10493_o;
  wire [4:0] n10494_o;
  wire n10495_o;
  wire [5:0] n10496_o;
  wire n10497_o;
  wire [6:0] n10498_o;
  wire n10499_o;
  wire [7:0] n10500_o;
  wire n10501_o;
  wire [8:0] n10502_o;
  wire n10503_o;
  wire [9:0] n10504_o;
  wire n10505_o;
  wire [10:0] n10506_o;
  wire n10507_o;
  wire [11:0] n10508_o;
  wire n10509_o;
  wire [12:0] n10510_o;
  wire n10511_o;
  wire [13:0] n10512_o;
  wire n10513_o;
  wire [14:0] n10514_o;
  wire n10515_o;
  wire [15:0] n10516_o;
  wire n10517_o;
  wire [16:0] n10518_o;
  wire n10519_o;
  wire [17:0] n10520_o;
  wire n10521_o;
  wire [18:0] n10522_o;
  wire n10523_o;
  wire [19:0] n10524_o;
  wire n10525_o;
  wire [20:0] n10526_o;
  wire n10527_o;
  wire [21:0] n10528_o;
  wire n10529_o;
  wire [22:0] n10530_o;
  wire n10531_o;
  wire [23:0] n10532_o;
  wire n10533_o;
  wire [24:0] n10534_o;
  wire n10535_o;
  wire [25:0] n10536_o;
  wire n10537_o;
  wire [26:0] n10538_o;
  wire n10539_o;
  wire [27:0] n10540_o;
  wire n10541_o;
  wire [28:0] n10542_o;
  wire n10543_o;
  wire [29:0] n10544_o;
  wire n10545_o;
  wire [30:0] n10546_o;
  wire n10547_o;
  wire [31:0] n10548_o;
  wire [31:0] n10550_o;
  wire [31:0] n10551_o;
  wire n10553_o;
  wire [7:0] n10554_o;
  reg [31:0] n10556_o;
  wire n10559_o;
  wire n10560_o;
  wire n10561_o;
  wire [1:0] n10562_o;
  wire [1:0] n10563_o;
  wire n10564_o;
  wire n10565_o;
  wire n10566_o;
  wire n10567_o;
  wire n10568_o;
  wire n10569_o;
  wire n10570_o;
  wire n10571_o;
  wire n10572_o;
  wire n10573_o;
  wire n10574_o;
  wire [12:0] n10576_o;
  wire n10577_o;
  wire n10578_o;
  wire [3:0] n10583_o;
  wire [2:0] n10584_o;
  wire n10585_o;
  wire n10586_o;
  wire n10587_o;
  wire n10588_o;
  wire n10589_o;
  wire n10590_o;
  wire n10591_o;
  wire n10592_o;
  wire n10593_o;
  wire n10594_o;
  wire n10595_o;
  wire n10596_o;
  wire n10597_o;
  wire n10598_o;
  wire n10599_o;
  wire n10600_o;
  wire n10601_o;
  wire [12:0] n10604_o;
  wire n10605_o;
  wire n10606_o;
  wire [2:0] n10609_o;
  wire [6:0] n10610_o;
  wire [6:0] n10611_o;
  wire [6:0] n10612_o;
  wire [2:0] n10613_o;
  wire [2:0] n10614_o;
  wire [6:0] n10615_o;
  wire [6:0] n10616_o;
  wire [2:0] n10617_o;
  wire n10618_o;
  wire n10619_o;
  wire n10620_o;
  wire n10622_o;
  wire n10623_o;
  wire n10624_o;
  wire [1:0] n10625_o;
  wire n10626_o;
  wire [1:0] n10627_o;
  wire [1:0] n10628_o;
  wire [1:0] n10629_o;
  wire [1:0] n10630_o;
  wire [2:0] n10631_o;
  wire n10633_o;
  wire [2:0] n10636_o;
  wire [31:0] n10645_o;
  wire [1:0] n10646_o;
  wire n10648_o;
  wire [3:0] n10651_o;
  wire [31:0] n10660_o;
  wire [4:0] n10663_o;
  wire [31:0] n10672_o;
  wire [31:0] n10673_o;
  wire [1:0] n10674_o;
  wire [31:0] n10675_o;
  wire [1:0] n10676_o;
  wire [11:0] n10679_o;
  wire [3:0] n10680_o;
  wire n10696_o;
  wire n10697_o;
  wire n10700_o;
  wire [11:0] n10702_o;
  wire [3:0] n10703_o;
  wire n10719_o;
  wire n10720_o;
  wire n10723_o;
  wire n10724_o;
  wire [11:0] n10726_o;
  wire [3:0] n10727_o;
  wire n10743_o;
  wire n10744_o;
  wire n10747_o;
  wire n10748_o;
  wire n10751_o;
  wire [2:0] n10753_o;
  wire [2:0] n10754_o;
  wire n10755_o;
  wire n10756_o;
  wire n10757_o;
  wire n10761_o;
  wire n10763_o;
  wire n10764_o;
  wire n10765_o;
  wire n10766_o;
  wire n10768_o;
  wire [1:0] n10769_o;
  wire [1:0] n10770_o;
  wire [1:0] n10771_o;
  wire n10772_o;
  wire n10773_o;
  wire [11:0] n10775_o;
  wire [3:0] n10776_o;
  wire n10792_o;
  wire n10793_o;
  wire n10796_o;
  wire [2:0] n10800_o;
  wire n10816_o;
  wire n10817_o;
  wire n10820_o;
  wire n10826_o;
  wire n10828_o;
  wire n10829_o;
  wire n10830_o;
  wire n10831_o;
  wire n10833_o;
  wire [11:0] n10835_o;
  wire [3:0] n10836_o;
  wire n10852_o;
  wire n10853_o;
  wire n10856_o;
  wire [11:0] n10857_o;
  wire n10858_o;
  wire n10859_o;
  wire n10860_o;
  wire [11:0] n10861_o;
  wire n10862_o;
  wire n10863_o;
  wire n10864_o;
  wire [3:0] n10871_o;
  wire [3:0] n10872_o;
  wire [3:0] n10873_o;
  wire [3:0] n10874_o;
  wire [3:0] n10875_o;
  wire [2:0] n10876_o;
  wire [2:0] n10877_o;
  wire [1:0] n10878_o;
  wire [3:0] n10879_o;
  wire [3:0] n10880_o;
  wire [3:0] n10881_o;
  wire [2:0] n10882_o;
  wire [2:0] n10883_o;
  wire n10884_o;
  wire n10885_o;
  wire [1:0] n10886_o;
  wire [3:0] n10887_o;
  wire [3:0] n10888_o;
  wire [1:0] n10889_o;
  wire [1:0] n10890_o;
  wire [1:0] n10891_o;
  wire [1:0] n10892_o;
  wire [1:0] n10893_o;
  wire [3:0] n10894_o;
  wire [3:0] n10895_o;
  wire [1:0] n10896_o;
  wire [3:0] n10897_o;
  wire [3:0] n10898_o;
  wire [3:0] n10899_o;
  wire [3:0] n10900_o;
  wire [3:0] n10901_o;
  wire [3:0] n10902_o;
  wire [1:0] n10903_o;
  wire [38:0] n10917_o;
  wire [7:0] n10918_o;
  wire [6:0] n10919_o;
  wire [38:0] n10920_o;
  wire [38:0] n10921_o;
  wire [7:0] n10922_o;
  wire [7:0] n10923_o;
  wire [3:0] n10924_o;
  wire [3:0] n10925_o;
  wire [1:0] n10926_o;
  wire [38:0] n10927_o;
  wire [38:0] n10928_o;
  wire [2:0] n10929_o;
  wire [2:0] n10930_o;
  wire [7:0] n10931_o;
  wire [7:0] n10932_o;
  wire [3:0] n10933_o;
  wire [3:0] n10934_o;
  wire [1:0] n10935_o;
  wire [10:0] n10936_o;
  wire [6:0] n10937_o;
  wire [38:0] n10938_o;
  wire [38:0] n10939_o;
  wire [10:0] n10940_o;
  wire [10:0] n10941_o;
  wire [3:0] n10942_o;
  wire [3:0] n10943_o;
  wire [1:0] n10944_o;
  wire [10:0] n10945_o;
  wire n10946_o;
  wire [31:0] n10947_o;
  wire [31:0] n10948_o;
  wire [3:0] n10949_o;
  wire [3:0] n10950_o;
  wire [2:0] n10951_o;
  wire [2:0] n10952_o;
  wire [2:0] n10953_o;
  wire [1:0] n10954_o;
  wire [1:0] n10955_o;
  wire [1:0] n10956_o;
  wire [8:0] n10957_o;
  wire [8:0] n10958_o;
  wire [8:0] n10959_o;
  wire [1:0] n10960_o;
  wire [1:0] n10961_o;
  wire [1:0] n10962_o;
  wire n10963_o;
  wire n10964_o;
  wire n10965_o;
  wire [2:0] n10966_o;
  wire [2:0] n10967_o;
  wire [2:0] n10968_o;
  wire n10969_o;
  wire n10970_o;
  wire n10971_o;
  wire n10972_o;
  wire n10973_o;
  wire [1:0] n10974_o;
  wire [57:0] n10975_o;
  wire [20:0] n10976_o;
  wire n10977_o;
  wire [31:0] n10978_o;
  wire [31:0] n10979_o;
  wire [20:0] n10980_o;
  wire [20:0] n10981_o;
  wire [2:0] n10982_o;
  wire [2:0] n10983_o;
  wire [2:0] n10984_o;
  wire [1:0] n10985_o;
  wire [1:0] n10986_o;
  wire [1:0] n10987_o;
  wire [1:0] n10988_o;
  wire n10990_o;
  wire [11:0] n10992_o;
  wire [4:0] n10993_o;
  wire [6:0] n10995_o;
  wire [31:0] n11004_o;
  wire n11012_o;
  localparam [100:0] n11013_o = 101'bX;
  wire [3:0] n11015_o;
  wire n11017_o;
  wire [1:0] n11019_o;
  wire [3:0] n11021_o;
  wire [1:0] n11023_o;
  wire [3:0] n11025_o;
  wire n11027_o;
  wire n11030_o;
  wire [5:0] n11031_o;
  wire n11033_o;
  wire n11035_o;
  wire [2:0] n11036_o;
  wire [3:0] n11037_o;
  wire [3:0] n11038_o;
  wire [7:0] n11039_o;
  wire [3:0] n11042_o;
  wire [3:0] n11043_o;
  wire n11045_o;
  wire [1:0] n11047_o;
  wire n11049_o;
  wire [3:0] n11050_o;
  wire [4:0] n11051_o;
  wire [1:0] n11053_o;
  wire [1:0] n11055_o;
  wire [1:0] n11057_o;
  wire n11059_o;
  wire [3:0] n11060_o;
  wire [4:0] n11061_o;
  wire n11063_o;
  wire [6:0] n11064_o;
  wire [7:0] n11065_o;
  wire [7:0] n11067_o;
  wire n11068_o;
  wire n11069_o;
  wire [1:0] n11070_o;
  wire [1:0] n11071_o;
  wire [3:0] n11072_o;
  wire [1:0] n11074_o;
  wire n11076_o;
  wire n11078_o;
  wire n11080_o;
  wire [3:0] n11081_o;
  wire [4:0] n11082_o;
  wire n11084_o;
  wire [3:0] n11085_o;
  wire [4:0] n11086_o;
  wire n11088_o;
  wire [3:0] n11089_o;
  wire [4:0] n11090_o;
  wire [100:0] n11091_o;
  wire [9:0] n11092_o;
  wire [4:0] n11093_o;
  wire n11096_o;
  wire n11097_o;
  wire n11098_o;
  wire [1:0] n11100_o;
  wire [11:0] n11101_o;
  wire n11102_o;
  wire n11109_o;
  localparam [100:0] n11110_o = 101'bX;
  wire [3:0] n11112_o;
  wire n11114_o;
  wire [1:0] n11116_o;
  wire [3:0] n11118_o;
  wire [1:0] n11120_o;
  wire [3:0] n11122_o;
  wire n11124_o;
  wire n11127_o;
  wire [5:0] n11128_o;
  wire n11130_o;
  wire n11132_o;
  wire [2:0] n11133_o;
  wire [3:0] n11134_o;
  wire [3:0] n11135_o;
  wire [7:0] n11136_o;
  wire [3:0] n11139_o;
  wire [3:0] n11140_o;
  wire n11142_o;
  wire [1:0] n11144_o;
  wire n11146_o;
  wire [3:0] n11147_o;
  wire [4:0] n11148_o;
  wire [1:0] n11150_o;
  wire [1:0] n11152_o;
  wire [1:0] n11154_o;
  wire n11156_o;
  wire [3:0] n11157_o;
  wire [4:0] n11158_o;
  wire n11160_o;
  wire [6:0] n11161_o;
  wire [7:0] n11162_o;
  wire [7:0] n11164_o;
  wire n11165_o;
  wire n11166_o;
  wire [1:0] n11167_o;
  wire [1:0] n11168_o;
  wire [3:0] n11169_o;
  wire [1:0] n11171_o;
  wire n11173_o;
  wire n11175_o;
  wire n11177_o;
  wire [3:0] n11178_o;
  wire [4:0] n11179_o;
  wire n11181_o;
  wire [3:0] n11182_o;
  wire [4:0] n11183_o;
  wire n11185_o;
  wire [3:0] n11186_o;
  wire [4:0] n11187_o;
  wire [100:0] n11188_o;
  wire [9:0] n11189_o;
  wire [4:0] n11190_o;
  wire [14:0] n11192_o;
  wire [349:0] n11193_o;
  wire [280:0] n11194_o;
  wire [131:0] n11195_o;
  wire [5:0] n11196_o;
  wire [4:0] n11197_o;
  wire n11211_o;
  wire n11214_o;
  wire n11216_o;
  wire [5:0] n11217_o;
  wire [5:0] n11218_o;
  wire [5:0] n11219_o;
  wire n11220_o;
  wire n11224_o;
  wire n11225_o;
  wire n11226_o;
  wire [1:0] n11227_o;
  wire n11228_o;
  wire [1:0] n11229_o;
  wire [1:0] n11230_o;
  wire [1:0] n11231_o;
  wire [1:0] n11232_o;
  wire n11235_o;
  wire n11236_o;
  wire n11237_o;
  wire [1:0] n11238_o;
  wire [1:0] n11239_o;
  wire [1:0] n11240_o;
  wire [3:0] n11241_o;
  wire [3:0] n11242_o;
  wire [3:0] n11243_o;
  wire [1:0] n11244_o;
  wire [1:0] n11245_o;
  wire n11247_o;
  wire [18:0] n11249_o;
  wire [1:0] n11250_o;
  wire n11266_o;
  wire n11267_o;
  wire n11270_o;
  wire [18:0] n11272_o;
  wire [4:0] n11273_o;
  wire [31:0] n11282_o;
  wire n11291_o;
  localparam [100:0] n11292_o = 101'bX;
  wire [3:0] n11294_o;
  wire n11296_o;
  wire [1:0] n11298_o;
  wire [3:0] n11300_o;
  wire [1:0] n11302_o;
  wire [3:0] n11304_o;
  wire n11306_o;
  wire n11309_o;
  wire [5:0] n11310_o;
  wire n11312_o;
  wire n11314_o;
  wire [2:0] n11315_o;
  wire [3:0] n11316_o;
  wire [3:0] n11317_o;
  wire [7:0] n11318_o;
  wire [3:0] n11321_o;
  wire [3:0] n11322_o;
  wire n11324_o;
  wire [1:0] n11326_o;
  wire n11328_o;
  wire [3:0] n11329_o;
  wire [4:0] n11330_o;
  wire [1:0] n11332_o;
  wire [1:0] n11334_o;
  wire [1:0] n11336_o;
  wire n11338_o;
  wire [3:0] n11339_o;
  wire [4:0] n11340_o;
  wire n11342_o;
  wire [6:0] n11343_o;
  wire [7:0] n11344_o;
  wire [7:0] n11346_o;
  wire n11347_o;
  wire n11348_o;
  wire [1:0] n11349_o;
  wire [1:0] n11350_o;
  wire [3:0] n11351_o;
  wire [1:0] n11353_o;
  wire n11355_o;
  wire n11357_o;
  wire n11359_o;
  wire [3:0] n11360_o;
  wire [4:0] n11361_o;
  wire n11363_o;
  wire [3:0] n11364_o;
  wire [4:0] n11365_o;
  wire n11367_o;
  wire [3:0] n11368_o;
  wire [4:0] n11369_o;
  wire [100:0] n11370_o;
  wire [9:0] n11371_o;
  wire [4:0] n11372_o;
  wire n11373_o;
  wire n11375_o;
  wire n11376_o;
  wire n11377_o;
  wire [1:0] n11378_o;
  wire n11379_o;
  wire [1:0] n11380_o;
  wire [1:0] n11381_o;
  wire [1:0] n11382_o;
  wire [1:0] n11383_o;
  wire [3:0] n11384_o;
  wire n11386_o;
  wire n11387_o;
  wire [18:0] n11389_o;
  wire [1:0] n11390_o;
  wire n11406_o;
  wire n11407_o;
  wire n11410_o;
  wire n11418_o;
  localparam [100:0] n11419_o = 101'bX;
  wire [3:0] n11421_o;
  wire n11423_o;
  wire [1:0] n11425_o;
  wire [3:0] n11427_o;
  wire [1:0] n11429_o;
  wire [3:0] n11431_o;
  wire n11433_o;
  wire n11436_o;
  wire [5:0] n11437_o;
  wire n11439_o;
  wire n11441_o;
  wire [2:0] n11442_o;
  wire [3:0] n11443_o;
  wire [3:0] n11444_o;
  wire [7:0] n11445_o;
  wire [3:0] n11448_o;
  wire [3:0] n11449_o;
  wire n11451_o;
  wire [1:0] n11453_o;
  wire n11455_o;
  wire [3:0] n11456_o;
  wire [4:0] n11457_o;
  wire [1:0] n11459_o;
  wire [1:0] n11461_o;
  wire [1:0] n11463_o;
  wire n11465_o;
  wire [3:0] n11466_o;
  wire [4:0] n11467_o;
  wire n11469_o;
  wire [6:0] n11470_o;
  wire [7:0] n11471_o;
  wire [7:0] n11473_o;
  wire n11474_o;
  wire n11475_o;
  wire [1:0] n11476_o;
  wire [1:0] n11477_o;
  wire [3:0] n11478_o;
  wire [1:0] n11480_o;
  wire n11482_o;
  wire n11484_o;
  wire n11486_o;
  wire [3:0] n11487_o;
  wire [4:0] n11488_o;
  wire n11490_o;
  wire [3:0] n11491_o;
  wire [4:0] n11492_o;
  wire n11494_o;
  wire [3:0] n11495_o;
  wire [4:0] n11496_o;
  wire [100:0] n11497_o;
  wire [4:0] n11498_o;
  wire [4:0] n11499_o;
  wire [19:0] n11501_o;
  wire [349:0] n11502_o;
  wire [280:0] n11503_o;
  wire [131:0] n11504_o;
  wire [5:0] n11505_o;
  wire [4:0] n11506_o;
  wire n11520_o;
  wire n11523_o;
  wire n11525_o;
  wire [18:0] n11527_o;
  wire [4:0] n11528_o;
  wire [31:0] n11537_o;
  wire [18:0] n11539_o;
  wire [1:0] n11540_o;
  wire n11556_o;
  wire n11557_o;
  wire n11560_o;
  wire [13:0] n11562_o;
  wire [1:0] n11563_o;
  wire [13:0] n11564_o;
  wire [3:0] n11565_o;
  wire [5:0] n11566_o;
  wire [13:0] n11567_o;
  wire [7:0] n11568_o;
  wire [13:0] n11569_o;
  wire [31:0] n11578_o;
  wire [280:0] n11581_o;
  wire [131:0] n11582_o;
  wire n11583_o;
  wire n11584_o;
  wire n11586_o;
  wire [35:0] n11587_o;
  wire n11588_o;
  wire [3:0] n11589_o;
  wire [35:0] n11590_o;
  wire [35:0] n11591_o;
  wire [1:0] n11592_o;
  wire [5:0] n11593_o;
  wire [31:0] n11594_o;
  wire n11595_o;
  wire [3:0] n11596_o;
  wire [3:0] n11597_o;
  wire [5:0] n11598_o;
  wire [5:0] n11599_o;
  wire [3:0] n11600_o;
  wire [35:0] n11601_o;
  wire [35:0] n11602_o;
  wire [1:0] n11603_o;
  wire [4:0] n11604_o;
  wire [35:0] n11605_o;
  wire [4:0] n11606_o;
  wire [31:0] n11607_o;
  wire [3:0] n11608_o;
  wire [4:0] n11609_o;
  wire [4:0] n11610_o;
  wire [5:0] n11611_o;
  wire [5:0] n11612_o;
  wire [35:0] n11613_o;
  wire n11615_o;
  wire [1:0] n11616_o;
  wire n11617_o;
  wire [31:0] n11618_o;
  wire [3:0] n11619_o;
  wire [4:0] n11620_o;
  wire [4:0] n11621_o;
  wire [5:0] n11622_o;
  wire [5:0] n11623_o;
  wire [3:0] n11624_o;
  wire [35:0] n11625_o;
  wire [35:0] n11626_o;
  wire n11628_o;
  wire [1:0] n11629_o;
  wire [7:0] n11630_o;
  wire [4:0] n11631_o;
  wire [31:0] n11632_o;
  wire n11633_o;
  wire n11634_o;
  wire [3:0] n11635_o;
  wire [3:0] n11636_o;
  wire [3:0] n11637_o;
  wire [3:0] n11638_o;
  wire [3:0] n11639_o;
  wire [3:0] n11640_o;
  wire n11641_o;
  wire n11642_o;
  wire [5:0] n11643_o;
  wire [3:0] n11644_o;
  wire [35:0] n11645_o;
  wire [35:0] n11646_o;
  wire [1:0] n11647_o;
  wire [1:0] n11648_o;
  wire [3:0] n11649_o;
  wire [1:0] n11650_o;
  wire [8:0] n11651_o;
  wire [57:0] n11652_o;
  wire [4:0] n11653_o;
  wire [31:0] n11654_o;
  wire n11655_o;
  wire n11656_o;
  wire [7:0] n11657_o;
  wire [7:0] n11658_o;
  wire [7:0] n11659_o;
  wire n11660_o;
  wire n11661_o;
  wire [5:0] n11662_o;
  wire [5:0] n11663_o;
  wire [35:0] n11664_o;
  wire [35:0] n11665_o;
  wire [7:0] n11666_o;
  wire [7:0] n11667_o;
  wire [7:0] n11668_o;
  wire [1:0] n11669_o;
  wire [1:0] n11670_o;
  wire [11:0] n11671_o;
  wire [11:0] n11672_o;
  wire [11:0] n11673_o;
  wire [3:0] n11674_o;
  wire [1:0] n11675_o;
  wire [8:0] n11676_o;
  wire [57:0] n11677_o;
  wire [4:0] n11678_o;
  wire [31:0] n11679_o;
  wire [7:0] n11680_o;
  wire [8:0] n11681_o;
  wire [8:0] n11682_o;
  wire n11683_o;
  wire n11684_o;
  wire [5:0] n11685_o;
  wire [5:0] n11686_o;
  wire [25:0] n11687_o;
  wire [57:0] n11688_o;
  wire [57:0] n11689_o;
  wire [3:0] n11690_o;
  wire [1:0] n11691_o;
  wire [4:0] n11692_o;
  wire [6:0] n11693_o;
  wire [4:0] n11694_o;
  wire [31:0] n11695_o;
  wire [4:0] n11696_o;
  wire [4:0] n11697_o;
  wire [3:0] n11698_o;
  wire [3:0] n11699_o;
  wire [3:0] n11700_o;
  wire n11701_o;
  wire n11702_o;
  wire [6:0] n11703_o;
  wire [6:0] n11704_o;
  wire n11705_o;
  wire n11706_o;
  wire [4:0] n11707_o;
  wire [4:0] n11708_o;
  wire n11709_o;
  wire n11710_o;
  wire [25:0] n11711_o;
  wire [57:0] n11712_o;
  wire [57:0] n11713_o;
  wire [3:0] n11714_o;
  wire [1:0] n11715_o;
  wire [8:0] n11716_o;
  wire [7:0] n11717_o;
  wire [5:0] n11718_o;
  wire [4:0] n11719_o;
  wire [31:0] n11720_o;
  wire [7:0] n11721_o;
  wire [8:0] n11722_o;
  wire [8:0] n11723_o;
  wire n11724_o;
  wire n11725_o;
  wire [7:0] n11726_o;
  wire [7:0] n11727_o;
  wire [5:0] n11728_o;
  wire [5:0] n11729_o;
  wire [25:0] n11730_o;
  wire [57:0] n11731_o;
  wire [57:0] n11732_o;
  wire [3:0] n11733_o;
  wire [1:0] n11734_o;
  wire [4:0] n11735_o;
  wire [31:0] n11736_o;
  wire n11737_o;
  wire n11738_o;
  wire [3:0] n11739_o;
  wire [3:0] n11740_o;
  wire [1:0] n11741_o;
  wire [1:0] n11742_o;
  wire [1:0] n11743_o;
  wire [1:0] n11744_o;
  wire [1:0] n11745_o;
  wire n11746_o;
  wire n11747_o;
  wire [7:0] n11748_o;
  wire [7:0] n11749_o;
  wire [4:0] n11750_o;
  wire [4:0] n11751_o;
  wire n11752_o;
  wire n11753_o;
  wire [25:0] n11754_o;
  wire [57:0] n11755_o;
  wire [57:0] n11756_o;
  wire [3:0] n11757_o;
  wire [1:0] n11758_o;
  wire [8:0] n11759_o;
  wire [5:0] n11760_o;
  wire [4:0] n11761_o;
  wire [31:0] n11762_o;
  wire n11763_o;
  wire n11764_o;
  wire [3:0] n11765_o;
  wire [3:0] n11766_o;
  wire [1:0] n11767_o;
  wire [1:0] n11768_o;
  wire [1:0] n11769_o;
  wire [1:0] n11770_o;
  wire [1:0] n11771_o;
  wire n11772_o;
  wire n11773_o;
  wire [7:0] n11774_o;
  wire [7:0] n11775_o;
  wire [4:0] n11776_o;
  wire [4:0] n11777_o;
  wire n11778_o;
  wire n11779_o;
  wire [25:0] n11780_o;
  wire [57:0] n11781_o;
  wire [57:0] n11782_o;
  wire [3:0] n11783_o;
  wire [1:0] n11784_o;
  wire [8:0] n11785_o;
  wire [5:0] n11786_o;
  wire [7:0] n11787_o;
  wire [3:0] n11788_o;
  wire [4:0] n11789_o;
  wire [31:0] n11790_o;
  wire n11791_o;
  wire n11792_o;
  wire [7:0] n11793_o;
  wire [7:0] n11794_o;
  wire [1:0] n11795_o;
  wire [1:0] n11796_o;
  wire n11797_o;
  wire n11798_o;
  wire [7:0] n11799_o;
  wire [7:0] n11800_o;
  wire [3:0] n11801_o;
  wire [4:0] n11802_o;
  wire [4:0] n11803_o;
  wire n11804_o;
  wire n11805_o;
  wire [25:0] n11806_o;
  wire [57:0] n11807_o;
  wire [57:0] n11808_o;
  wire [3:0] n11809_o;
  wire [1:0] n11810_o;
  wire [8:0] n11811_o;
  wire [2:0] n11812_o;
  wire [17:0] n11813_o;
  wire [3:0] n11814_o;
  wire [4:0] n11815_o;
  wire [31:0] n11816_o;
  wire [6:0] n11817_o;
  wire [5:0] n11818_o;
  wire [6:0] n11819_o;
  wire [6:0] n11820_o;
  wire [1:0] n11821_o;
  wire [1:0] n11822_o;
  wire [2:0] n11823_o;
  wire [2:0] n11824_o;
  wire [3:0] n11825_o;
  wire [3:0] n11826_o;
  wire [7:0] n11827_o;
  wire [17:0] n11828_o;
  wire [17:0] n11829_o;
  wire [25:0] n11830_o;
  wire [57:0] n11831_o;
  wire [57:0] n11832_o;
  wire [3:0] n11833_o;
  wire [1:0] n11834_o;
  wire [8:0] n11835_o;
  wire [24:0] n11836_o;
  wire [7:0] n11837_o;
  wire [3:0] n11838_o;
  wire [4:0] n11839_o;
  wire [31:0] n11840_o;
  wire n11841_o;
  wire n11842_o;
  wire [7:0] n11843_o;
  wire [7:0] n11844_o;
  wire [2:0] n11845_o;
  wire [2:0] n11846_o;
  wire [2:0] n11847_o;
  wire [3:0] n11848_o;
  wire [3:0] n11849_o;
  wire [17:0] n11850_o;
  wire [7:0] n11851_o;
  wire [17:0] n11852_o;
  wire [17:0] n11853_o;
  wire [25:0] n11854_o;
  wire [57:0] n11855_o;
  wire [57:0] n11856_o;
  wire [3:0] n11857_o;
  wire [1:0] n11858_o;
  wire [8:0] n11859_o;
  wire [24:0] n11860_o;
  wire [3:0] n11861_o;
  wire [3:0] n11862_o;
  wire [4:0] n11863_o;
  wire [31:0] n11864_o;
  wire [4:0] n11865_o;
  wire [3:0] n11866_o;
  wire [4:0] n11867_o;
  wire [4:0] n11868_o;
  wire [3:0] n11869_o;
  wire [3:0] n11870_o;
  wire [2:0] n11871_o;
  wire [2:0] n11872_o;
  wire [2:0] n11873_o;
  wire [3:0] n11874_o;
  wire [3:0] n11875_o;
  wire [16:0] n11876_o;
  wire [7:0] n11877_o;
  wire [16:0] n11878_o;
  wire [16:0] n11879_o;
  wire n11880_o;
  wire n11881_o;
  wire [25:0] n11882_o;
  wire [57:0] n11883_o;
  wire [57:0] n11884_o;
  wire [3:0] n11885_o;
  wire [1:0] n11886_o;
  wire [8:0] n11887_o;
  wire [24:0] n11888_o;
  wire [4:0] n11889_o;
  wire [31:0] n11890_o;
  wire n11891_o;
  wire n11892_o;
  wire [3:0] n11893_o;
  wire [3:0] n11894_o;
  wire [3:0] n11895_o;
  wire [3:0] n11896_o;
  wire [3:0] n11897_o;
  wire [2:0] n11898_o;
  wire [2:0] n11899_o;
  wire [20:0] n11900_o;
  wire [11:0] n11901_o;
  wire [20:0] n11902_o;
  wire [20:0] n11903_o;
  wire n11904_o;
  wire n11905_o;
  wire [25:0] n11906_o;
  wire [57:0] n11907_o;
  wire [57:0] n11908_o;
  wire [3:0] n11909_o;
  wire [1:0] n11910_o;
  wire [8:0] n11911_o;
  wire [24:0] n11912_o;
  wire [16:0] n11913_o;
  wire [4:0] n11914_o;
  wire [31:0] n11915_o;
  wire [7:0] n11916_o;
  wire [8:0] n11917_o;
  wire [8:0] n11918_o;
  wire [14:0] n11919_o;
  wire [24:0] n11920_o;
  wire [24:0] n11921_o;
  wire [25:0] n11922_o;
  wire [57:0] n11923_o;
  wire [57:0] n11924_o;
  wire [3:0] n11925_o;
  wire [1:0] n11926_o;
  wire [16:0] n11927_o;
  wire [16:0] n11928_o;
  wire [4:0] n11929_o;
  wire [31:0] n11930_o;
  wire n11931_o;
  wire n11932_o;
  wire [3:0] n11933_o;
  wire [3:0] n11934_o;
  wire [1:0] n11935_o;
  wire [1:0] n11936_o;
  wire [1:0] n11937_o;
  wire [1:0] n11938_o;
  wire [1:0] n11939_o;
  wire [23:0] n11940_o;
  wire [14:0] n11941_o;
  wire [23:0] n11942_o;
  wire [23:0] n11943_o;
  wire n11944_o;
  wire n11945_o;
  wire [25:0] n11946_o;
  wire [57:0] n11947_o;
  wire [57:0] n11948_o;
  wire [3:0] n11949_o;
  wire [1:0] n11950_o;
  wire [16:0] n11951_o;
  wire [16:0] n11952_o;
  wire [8:0] n11953_o;
  wire [24:0] n11954_o;
  wire [11:0] n11955_o;
  wire [4:0] n11956_o;
  wire [31:0] n11957_o;
  wire n11958_o;
  wire n11959_o;
  wire [7:0] n11960_o;
  wire [7:0] n11961_o;
  wire [7:0] n11962_o;
  wire n11963_o;
  wire n11964_o;
  wire n11965_o;
  wire [2:0] n11966_o;
  wire [2:0] n11967_o;
  wire [2:0] n11968_o;
  wire [20:0] n11969_o;
  wire [11:0] n11970_o;
  wire [20:0] n11971_o;
  wire [20:0] n11972_o;
  wire n11973_o;
  wire n11974_o;
  wire [25:0] n11975_o;
  wire [57:0] n11976_o;
  wire [57:0] n11977_o;
  wire [3:0] n11978_o;
  wire [1:0] n11979_o;
  wire [16:0] n11980_o;
  wire [16:0] n11981_o;
  wire [34:0] n11982_o;
  wire [57:0] n11983_o;
  wire [39:0] n11984_o;
  wire [4:0] n11985_o;
  wire [4:0] n11986_o;
  wire [4:0] n11987_o;
  wire [4:0] n11988_o;
  wire [31:0] n11989_o;
  wire [31:0] n11990_o;
  wire [15:0] n11991_o;
  wire [15:0] n11992_o;
  wire [28:0] n11993_o;
  wire [28:0] n11994_o;
  wire [28:0] n11995_o;
  wire [4:0] n11996_o;
  wire [4:0] n11997_o;
  wire n11998_o;
  wire n11999_o;
  wire [7:0] n12000_o;
  wire [7:0] n12001_o;
  wire [7:0] n12002_o;
  wire [31:0] n12003_o;
  wire [31:0] n12004_o;
  wire [31:0] n12005_o;
  wire [25:0] n12006_o;
  wire [25:0] n12007_o;
  wire [25:0] n12008_o;
  wire [3:0] n12009_o;
  wire [3:0] n12010_o;
  wire [1:0] n12011_o;
  wire [16:0] n12012_o;
  wire [16:0] n12013_o;
  wire [57:0] n12014_o;
  wire [34:0] n12015_o;
  wire [65:0] n12016_o;
  wire [9:0] n12017_o;
  wire [57:0] n12018_o;
  wire [57:0] n12019_o;
  wire n12020_o;
  wire n12021_o;
  wire [34:0] n12022_o;
  wire [34:0] n12023_o;
  wire [37:0] n12024_o;
  wire [37:0] n12025_o;
  wire [37:0] n12026_o;
  wire [25:0] n12027_o;
  wire [65:0] n12028_o;
  wire [65:0] n12029_o;
  wire [9:0] n12030_o;
  wire [9:0] n12031_o;
  wire [16:0] n12032_o;
  wire [16:0] n12033_o;
  wire [2:0] n12034_o;
  wire [349:0] n12035_o;
  wire [280:0] n12036_o;
  wire [131:0] n12037_o;
  wire n12038_o;
  wire [47:0] n12039_o;
  wire [47:0] n12040_o;
  wire [47:0] n12041_o;
  wire [280:0] n12042_o;
  wire [349:0] n12043_o;
  wire n12053_o;
  wire [349:0] n12056_o;
  wire [349:0] n12062_o;
  reg [349:0] n12063_q;
  wire [53:0] n12064_o;
  wire [82:0] n12065_o;
  assign decode_o_scu = n6791_o;
  assign decode_o_simd = n6792_o;
  assign gprf_o_dat_a = n6794_o;
  assign gprf_o_dat_b = n6795_o;
  assign gprf_o_dat_d = n6796_o;
  assign vecrf_o_dat_a = n6798_o;
  assign vecrf_o_dat_b = n6799_o;
  assign vecrf_o_dat_d = n6800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign n6789_o = {decode_i_simd, decode_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:16:5  */
  assign n6791_o = n12042_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign n6792_o = n12042_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:65:3  */
  assign n6794_o = n6824_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign n6795_o = n6824_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign n6796_o = n6824_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:41:14  */
  assign n6798_o = n6849_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign n6799_o = n6849_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:40:14  */
  assign n6800_o = n6849_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:65:10  */
  assign gprf = n12064_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:66:10  */
  assign vecrf = n12065_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:68:10  */
  assign wb_dat_d = n6943_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:69:10  */
  assign wb_vec_dat_d = n6951_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:70:10  */
  assign r = n12063_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:70:13  */
  assign rin = n12043_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:21  */
  assign n6801_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:28  */
  assign n6802_o = n6801_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:32  */
  assign n6803_o = n6802_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:21  */
  assign n6804_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:28  */
  assign n6805_o = n6804_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:32  */
  assign n6806_o = n6805_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:21  */
  assign n6807_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:28  */
  assign n6808_o = n6807_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:32  */
  assign n6809_o = n6808_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:41  */
  assign n6810_o = n6809_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:26  */
  assign n6811_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:30  */
  assign n6812_o = n6811_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:39  */
  assign n6813_o = n6812_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:26  */
  assign n6814_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:30  */
  assign n6815_o = n6814_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:39  */
  assign n6816_o = n6815_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:98:5  */
  gprf_register_32_5 regfile_reg_gprf0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gprf_i_adr_a(n6817_o),
    .gprf_i_adr_b(n6818_o),
    .gprf_i_adr_d(n6819_o),
    .gprf_i_dat_w(n6820_o),
    .gprf_i_adr_w(n6821_o),
    .gprf_i_wre(n6822_o),
    .gprf_i_ena(n6823_o),
    .gprf_o_dat_a(regfile_reg_gprf0_gprf_o_dat_a),
    .gprf_o_dat_b(regfile_reg_gprf0_gprf_o_dat_b),
    .gprf_o_dat_d(regfile_reg_gprf0_gprf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6817_o = gprf[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6818_o = gprf[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6819_o = gprf[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6820_o = gprf[46:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6821_o = gprf[51:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6822_o = gprf[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6823_o = gprf[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n6824_o = {regfile_reg_gprf0_gprf_o_dat_d, regfile_reg_gprf0_gprf_o_dat_b, regfile_reg_gprf0_gprf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:22  */
  assign n6826_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:29  */
  assign n6827_o = n6826_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:34  */
  assign n6828_o = n6827_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:22  */
  assign n6829_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:29  */
  assign n6830_o = n6829_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:34  */
  assign n6831_o = n6830_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:22  */
  assign n6832_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:29  */
  assign n6833_o = n6832_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:34  */
  assign n6834_o = n6833_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:43  */
  assign n6835_o = n6834_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:27  */
  assign n6836_o = n6789_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:32  */
  assign n6837_o = n6836_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:41  */
  assign n6838_o = n6837_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:27  */
  assign n6839_o = n6789_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:32  */
  assign n6840_o = n6839_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:41  */
  assign n6841_o = n6840_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:137:5  */
  vecrf_register_32_2_4 vregfile_reg_vecrf0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .vecrf_i_adr_a(n6842_o),
    .vecrf_i_adr_b(n6843_o),
    .vecrf_i_adr_d(n6844_o),
    .vecrf_i_dat_w(n6845_o),
    .vecrf_i_adr_w(n6846_o),
    .vecrf_i_wre(n6847_o),
    .vecrf_i_ena(n6848_o),
    .vecrf_o_dat_a(vregfile_reg_vecrf0_vecrf_o_dat_a),
    .vecrf_o_dat_b(vregfile_reg_vecrf0_vecrf_o_dat_b),
    .vecrf_o_dat_d(vregfile_reg_vecrf0_vecrf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:163:5  */
  assign n6842_o = vecrf[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:162:5  */
  assign n6843_o = vecrf[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:158:5  */
  assign n6844_o = vecrf[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:157:5  */
  assign n6845_o = vecrf[75:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:156:5  */
  assign n6846_o = vecrf[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:155:5  */
  assign n6847_o = vecrf[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:154:5  */
  assign n6848_o = vecrf[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:152:5  */
  assign n6849_o = {vregfile_reg_vecrf0_vecrf_o_dat_d, vregfile_reg_vecrf0_vecrf_o_dat_b, vregfile_reg_vecrf0_vecrf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:197:46  */
  assign n6875_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:197:50  */
  assign n6876_o = n6875_o[16:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:198:46  */
  assign n6879_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:198:50  */
  assign n6880_o = n6879_o[48:17];
  assign n6884_o = r[332:330];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:17  */
  assign n6885_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:21  */
  assign n6886_o = n6885_o[57:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:34  */
  assign n6887_o = n6886_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:61  */
  assign n6889_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:65  */
  assign n6890_o = n6889_o[89:58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:86  */
  assign n6891_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:90  */
  assign n6892_o = n6891_o[57:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:103  */
  assign n6893_o = n6892_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:649:21  */
  assign n6894_o = n6789_o[91:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:50  */
  assign n6899_o = n6890_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:44  */
  assign n6901_o = {24'b000000000000000000000000, n6899_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:11  */
  assign n6903_o = n6894_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:50  */
  assign n6904_o = n6890_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:44  */
  assign n6906_o = {24'b000000000000000000000000, n6904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:11  */
  assign n6908_o = n6894_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n6909_o = n6890_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n6911_o = {24'b000000000000000000000000, n6909_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n6913_o = n6894_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n6914_o = n6890_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n6916_o = {24'b000000000000000000000000, n6914_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n6918_o = n6894_o == 2'b11;
  assign n6920_o = {n6918_o, n6913_o, n6908_o, n6903_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:9  */
  always @*
    case (n6920_o)
      4'b1000: n6921_o <= n6916_o;
      4'b0100: n6921_o <= n6911_o;
      4'b0010: n6921_o <= n6906_o;
      4'b0001: n6921_o <= n6901_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:640:7  */
  assign n6923_o = n6893_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:50  */
  assign n6924_o = n6890_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:44  */
  assign n6926_o = {16'b0000000000000000, n6924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:11  */
  assign n6928_o = n6894_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:50  */
  assign n6929_o = n6890_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:44  */
  assign n6931_o = {16'b0000000000000000, n6929_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:11  */
  assign n6933_o = n6894_o == 2'b10;
  assign n6935_o = {n6933_o, n6928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:649:9  */
  always @*
    case (n6935_o)
      2'b10: n6936_o <= n6931_o;
      2'b01: n6936_o <= n6926_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:648:7  */
  assign n6938_o = n6893_o == 2'b01;
  assign n6939_o = {n6938_o, n6923_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:639:5  */
  always @*
    case (n6939_o)
      2'b10: n6940_o <= n6936_o;
      2'b01: n6940_o <= n6921_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:212:46  */
  assign n6941_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:212:50  */
  assign n6942_o = n6941_o[121:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:5  */
  assign n6943_o = n6887_o ? n6940_o : n6942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:17  */
  assign n6944_o = n6789_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:22  */
  assign n6945_o = n6944_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:35  */
  assign n6946_o = n6945_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:216:46  */
  assign n6947_o = n6789_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:216:51  */
  assign n6948_o = n6947_o[72:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:218:46  */
  assign n6949_o = n6789_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:218:51  */
  assign n6950_o = n6949_o[136:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:5  */
  assign n6951_o = n6946_o ? n6948_o : n6950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:226:51  */
  assign n6954_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:226:55  */
  assign n6955_o = n6954_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:229:51  */
  assign n6959_o = n6789_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:229:56  */
  assign n6960_o = n6959_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:38  */
  assign n6962_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:42  */
  assign n6963_o = n6962_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6969_o = n6963_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6972_o = n6963_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6974_o = n6963_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6976_o = n6963_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6978_o = n6963_o[15:0];
  assign n6979_o = {n6978_o, n6976_o, n6974_o, n6972_o, n6969_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:48  */
  assign n6980_o = n6979_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:55  */
  assign n6981_o = n6980_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:38  */
  assign n6983_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:42  */
  assign n6984_o = n6983_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6990_o = n6984_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6993_o = n6984_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6995_o = n6984_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6997_o = n6984_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6999_o = n6984_o[15:0];
  assign n7000_o = {n6999_o, n6997_o, n6995_o, n6993_o, n6990_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:48  */
  assign n7001_o = n7000_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:55  */
  assign n7002_o = n7001_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:35  */
  assign n7026_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:39  */
  assign n7027_o = n7026_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7033_o = n7027_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7036_o = n7027_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7038_o = n7027_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7040_o = n7027_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7042_o = n7027_o[15:0];
  assign n7043_o = {n7042_o, n7040_o, n7038_o, n7036_o, n7033_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:45  */
  assign n7044_o = n7043_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7060_o = n7044_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7061_o = 1'b1 & n7060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7064_o = n7061_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:248:34  */
  assign n7066_o = n6789_o[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7082_o = n7066_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7083_o = 1'b1 & n7082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7086_o = n7083_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:63  */
  assign n7087_o = n7064_o & n7086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:249:34  */
  assign n7089_o = n6789_o[26:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7105_o = n7089_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7106_o = 1'b1 & n7105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7109_o = n7106_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:248:70  */
  assign n7110_o = n7087_o & n7109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:39  */
  assign n7112_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:43  */
  assign n7113_o = n7112_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7119_o = n7113_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7122_o = n7113_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7124_o = n7113_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7126_o = n7113_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7128_o = n7113_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7130_o = n7113_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7132_o = n7113_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7134_o = n7113_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7137_o = n7113_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7138_o = n7113_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7140_o = n7113_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7142_o = n7113_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7143_o = n7113_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7144_o = {n7142_o, n7143_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7145_o = n7113_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n7146_o = {n7144_o, n7145_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n7149_o = n7113_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n7150_o = n7113_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n7152_o = n7113_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n7154_o = n7113_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n7156_o = n7113_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n7157_o = n7113_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n7158_o = {n7156_o, n7157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n7160_o = n7113_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n7162_o = n7113_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n7164_o = n7113_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n7166_o = n7113_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n7167_o = n7113_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n7168_o = {n7166_o, n7167_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n7170_o = n7113_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n7171_o = n7113_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n7172_o = {n7170_o, n7171_o};
  assign n7174_o = n7120_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n7175_o = n7113_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n7176_o = n7113_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n7177_o = {n7175_o, n7176_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n7178_o = n7113_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n7179_o = {n7177_o, n7178_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n7181_o = n7113_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n7183_o = n7113_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n7185_o = n7113_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n7187_o = n7113_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n7188_o = n7113_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n7189_o = {n7187_o, n7188_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n7191_o = n7113_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n7192_o = n7113_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n7193_o = {n7191_o, n7192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n7195_o = n7113_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n7196_o = n7113_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n7197_o = {n7195_o, n7196_o};
  assign n7198_o = {n7197_o, n7193_o, n7189_o, n7185_o, n7183_o, n7181_o, n7179_o, n7172_o, n7174_o, n7168_o, n7164_o, n7162_o, n7160_o, n7158_o, n7154_o, n7152_o, n7150_o, n7146_o, n7149_o, n7140_o, n7138_o, n7134_o, n7137_o, n7132_o, n7130_o, n7128_o, n7126_o, n7124_o, n7122_o, n7119_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:49  */
  assign n7199_o = n7198_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:56  */
  assign n7200_o = n7199_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:38  */
  assign n7203_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:42  */
  assign n7204_o = n7203_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7210_o = n7204_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7213_o = n7204_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7215_o = n7204_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7217_o = n7204_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7219_o = n7204_o[15:0];
  assign n7220_o = {n7219_o, n7217_o, n7215_o, n7213_o, n7210_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:48  */
  assign n7221_o = n7220_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7237_o = n7221_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7238_o = 1'b1 & n7237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7241_o = n7238_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:252:37  */
  assign n7243_o = n6789_o[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7259_o = n7243_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7260_o = 1'b1 & n7259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7263_o = n7260_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:66  */
  assign n7264_o = n7241_o & n7263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:39  */
  assign n7266_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:43  */
  assign n7267_o = n7266_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7273_o = n7267_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7276_o = n7267_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7278_o = n7267_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7280_o = n7267_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7282_o = n7267_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7284_o = n7267_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7286_o = n7267_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7288_o = n7267_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7291_o = n7267_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7292_o = n7267_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7294_o = n7267_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7296_o = n7267_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7297_o = n7267_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7298_o = {n7296_o, n7297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7299_o = n7267_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n7300_o = {n7298_o, n7299_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n7303_o = n7267_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n7304_o = n7267_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n7306_o = n7267_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n7308_o = n7267_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n7310_o = n7267_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n7311_o = n7267_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n7312_o = {n7310_o, n7311_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n7314_o = n7267_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n7316_o = n7267_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n7318_o = n7267_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n7320_o = n7267_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n7321_o = n7267_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n7322_o = {n7320_o, n7321_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n7324_o = n7267_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n7325_o = n7267_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n7326_o = {n7324_o, n7325_o};
  assign n7328_o = n7274_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n7329_o = n7267_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n7330_o = n7267_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n7331_o = {n7329_o, n7330_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n7332_o = n7267_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n7333_o = {n7331_o, n7332_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n7335_o = n7267_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n7337_o = n7267_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n7339_o = n7267_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n7341_o = n7267_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n7342_o = n7267_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n7343_o = {n7341_o, n7342_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n7345_o = n7267_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n7346_o = n7267_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n7347_o = {n7345_o, n7346_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n7349_o = n7267_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n7350_o = n7267_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n7351_o = {n7349_o, n7350_o};
  assign n7352_o = {n7351_o, n7347_o, n7343_o, n7339_o, n7337_o, n7335_o, n7333_o, n7326_o, n7328_o, n7322_o, n7318_o, n7316_o, n7314_o, n7312_o, n7308_o, n7306_o, n7304_o, n7300_o, n7303_o, n7294_o, n7292_o, n7288_o, n7291_o, n7286_o, n7284_o, n7282_o, n7280_o, n7278_o, n7276_o, n7273_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:49  */
  assign n7353_o = n7352_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:56  */
  assign n7354_o = n7353_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:5  */
  assign n7355_o = n7264_o ? n7354_o : n6981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:5  */
  assign n7356_o = n7110_o ? n7200_o : n7355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:39  */
  assign n7358_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:43  */
  assign n7359_o = n7358_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7365_o = n7359_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7368_o = n7359_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7370_o = n7359_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7372_o = n7359_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7374_o = n7359_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7376_o = n7359_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7378_o = n7359_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7380_o = n7359_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7383_o = n7359_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7384_o = n7359_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7386_o = n7359_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7388_o = n7359_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7389_o = n7359_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7390_o = {n7388_o, n7389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7391_o = n7359_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n7392_o = {n7390_o, n7391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n7395_o = n7359_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n7396_o = n7359_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n7398_o = n7359_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n7400_o = n7359_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n7402_o = n7359_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n7403_o = n7359_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n7404_o = {n7402_o, n7403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n7406_o = n7359_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n7408_o = n7359_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n7410_o = n7359_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n7412_o = n7359_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n7413_o = n7359_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n7414_o = {n7412_o, n7413_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n7416_o = n7359_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n7417_o = n7359_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n7418_o = {n7416_o, n7417_o};
  assign n7420_o = n7366_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n7421_o = n7359_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n7422_o = n7359_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n7423_o = {n7421_o, n7422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n7424_o = n7359_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n7425_o = {n7423_o, n7424_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n7427_o = n7359_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n7429_o = n7359_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n7431_o = n7359_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n7433_o = n7359_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n7434_o = n7359_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n7435_o = {n7433_o, n7434_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n7437_o = n7359_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n7438_o = n7359_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n7439_o = {n7437_o, n7438_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n7441_o = n7359_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n7442_o = n7359_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n7443_o = {n7441_o, n7442_o};
  assign n7444_o = {n7443_o, n7439_o, n7435_o, n7431_o, n7429_o, n7427_o, n7425_o, n7418_o, n7420_o, n7414_o, n7410_o, n7408_o, n7406_o, n7404_o, n7400_o, n7398_o, n7396_o, n7392_o, n7395_o, n7386_o, n7384_o, n7380_o, n7383_o, n7378_o, n7376_o, n7374_o, n7372_o, n7370_o, n7368_o, n7365_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:49  */
  assign n7445_o = n7444_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:56  */
  assign n7446_o = n7445_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:39  */
  assign n7448_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:43  */
  assign n7449_o = n7448_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7455_o = n7449_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7458_o = n7449_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7460_o = n7449_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7462_o = n7449_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7464_o = n7449_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7466_o = n7449_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7468_o = n7449_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7470_o = n7449_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7473_o = n7449_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7474_o = n7449_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7476_o = n7449_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7478_o = n7449_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7479_o = n7449_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7480_o = {n7478_o, n7479_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7481_o = n7449_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n7482_o = {n7480_o, n7481_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n7485_o = n7449_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n7486_o = n7449_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n7488_o = n7449_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n7490_o = n7449_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n7492_o = n7449_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n7493_o = n7449_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n7494_o = {n7492_o, n7493_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n7496_o = n7449_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n7498_o = n7449_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n7500_o = n7449_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n7502_o = n7449_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n7503_o = n7449_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n7504_o = {n7502_o, n7503_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n7506_o = n7449_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n7507_o = n7449_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n7508_o = {n7506_o, n7507_o};
  assign n7510_o = n7456_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n7511_o = n7449_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n7512_o = n7449_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n7513_o = {n7511_o, n7512_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n7514_o = n7449_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n7515_o = {n7513_o, n7514_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n7517_o = n7449_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n7519_o = n7449_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n7521_o = n7449_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n7523_o = n7449_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n7524_o = n7449_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n7525_o = {n7523_o, n7524_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n7527_o = n7449_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n7528_o = n7449_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n7529_o = {n7527_o, n7528_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n7531_o = n7449_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n7532_o = n7449_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n7533_o = {n7531_o, n7532_o};
  assign n7534_o = {n7533_o, n7529_o, n7525_o, n7521_o, n7519_o, n7517_o, n7515_o, n7508_o, n7510_o, n7504_o, n7500_o, n7498_o, n7496_o, n7494_o, n7490_o, n7488_o, n7486_o, n7482_o, n7485_o, n7476_o, n7474_o, n7470_o, n7473_o, n7468_o, n7466_o, n7464_o, n7462_o, n7460_o, n7458_o, n7455_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:49  */
  assign n7535_o = n7534_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:56  */
  assign n7536_o = n7535_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:39  */
  assign n7538_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:43  */
  assign n7539_o = n7538_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7545_o = n7539_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7548_o = n7539_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7550_o = n7539_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7552_o = n7539_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7554_o = n7539_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7556_o = n7539_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7558_o = n7539_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7560_o = n7539_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7563_o = n7539_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7564_o = n7539_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7566_o = n7539_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7568_o = n7539_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7569_o = n7539_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7570_o = {n7568_o, n7569_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7571_o = n7539_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n7572_o = {n7570_o, n7571_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n7575_o = n7539_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n7576_o = n7539_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n7578_o = n7539_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n7580_o = n7539_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n7582_o = n7539_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n7583_o = n7539_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n7584_o = {n7582_o, n7583_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n7586_o = n7539_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n7588_o = n7539_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n7590_o = n7539_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n7592_o = n7539_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n7593_o = n7539_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n7594_o = {n7592_o, n7593_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n7596_o = n7539_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n7597_o = n7539_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n7598_o = {n7596_o, n7597_o};
  assign n7600_o = n7546_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n7601_o = n7539_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n7602_o = n7539_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n7603_o = {n7601_o, n7602_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n7604_o = n7539_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n7605_o = {n7603_o, n7604_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n7607_o = n7539_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n7609_o = n7539_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n7611_o = n7539_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n7613_o = n7539_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n7614_o = n7539_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n7615_o = {n7613_o, n7614_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n7617_o = n7539_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n7618_o = n7539_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n7619_o = {n7617_o, n7618_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n7621_o = n7539_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n7622_o = n7539_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n7623_o = {n7621_o, n7622_o};
  assign n7624_o = {n7623_o, n7619_o, n7615_o, n7611_o, n7609_o, n7607_o, n7605_o, n7598_o, n7600_o, n7594_o, n7590_o, n7588_o, n7586_o, n7584_o, n7580_o, n7578_o, n7576_o, n7572_o, n7575_o, n7566_o, n7564_o, n7560_o, n7563_o, n7558_o, n7556_o, n7554_o, n7552_o, n7550_o, n7548_o, n7545_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:49  */
  assign n7625_o = n7624_o[90:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:56  */
  assign n7626_o = n7625_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:22  */
  assign n7627_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:26  */
  assign n7628_o = n7627_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:9  */
  assign n7629_o = ~n7628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:41  */
  assign n7630_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:48  */
  assign n7631_o = n7630_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:52  */
  assign n7632_o = n7631_o[87:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:61  */
  assign n7633_o = n7632_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:35  */
  assign n7634_o = n7629_o & n7633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:92  */
  assign n7636_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:99  */
  assign n7637_o = n7636_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:103  */
  assign n7638_o = n7637_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:112  */
  assign n7639_o = n7638_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7653_o = n7356_o == n7639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7654_o = 1'b1 & n7653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7657_o = n7654_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:139  */
  assign n7659_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:146  */
  assign n7660_o = n7659_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:150  */
  assign n7661_o = n7660_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:159  */
  assign n7662_o = n7661_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7676_o = n7002_o == n7662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7677_o = 1'b1 & n7676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7680_o = n7677_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:119  */
  assign n7681_o = n7657_o | n7680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:70  */
  assign n7682_o = n7634_o & n7681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:25  */
  assign n7684_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:29  */
  assign n7685_o = n7684_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:12  */
  assign n7686_o = ~n7685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:44  */
  assign n7687_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:51  */
  assign n7688_o = n7687_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:56  */
  assign n7689_o = n7688_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:65  */
  assign n7690_o = n7689_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:38  */
  assign n7691_o = n7686_o & n7690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:46  */
  assign n7693_o = n7446_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:75  */
  assign n7694_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:82  */
  assign n7695_o = n7694_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:87  */
  assign n7696_o = n7695_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:96  */
  assign n7697_o = n7696_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7711_o = n7693_o == n7697_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7712_o = 1'b1 & n7711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7715_o = n7712_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:25  */
  assign n7717_o = 1'b1 & n7715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:46  */
  assign n7719_o = n7536_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:75  */
  assign n7720_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:82  */
  assign n7721_o = n7720_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:87  */
  assign n7722_o = n7721_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:96  */
  assign n7723_o = n7722_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7737_o = n7719_o == n7723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7738_o = 1'b1 & n7737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7741_o = n7738_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:25  */
  assign n7743_o = 1'b1 & n7741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:104  */
  assign n7744_o = n7717_o | n7743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:74  */
  assign n7745_o = n7691_o & n7744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:25  */
  assign n7747_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:29  */
  assign n7748_o = n7747_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:12  */
  assign n7749_o = ~n7748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:44  */
  assign n7750_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:51  */
  assign n7751_o = n7750_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:56  */
  assign n7752_o = n7751_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:65  */
  assign n7753_o = n7752_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:38  */
  assign n7754_o = n7749_o & n7753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:74  */
  assign n7756_o = n7754_o & 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:112  */
  assign n7758_o = n7626_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:141  */
  assign n7759_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:148  */
  assign n7760_o = n7759_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:153  */
  assign n7761_o = n7760_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:162  */
  assign n7762_o = n7761_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7776_o = n7758_o == n7762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7777_o = 1'b1 & n7776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7780_o = n7777_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:91  */
  assign n7781_o = n7756_o & n7780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:13  */
  assign n7783_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:20  */
  assign n7784_o = n7783_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:24  */
  assign n7785_o = n7784_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:289:34  */
  assign n7786_o = r[296:281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:290:34  */
  assign n7787_o = r[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:13  */
  assign n7789_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:20  */
  assign n7790_o = n7789_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:24  */
  assign n7791_o = n7790_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:293:34  */
  assign n7792_o = r[296:281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:294:34  */
  assign n7793_o = r[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:297:41  */
  assign n7795_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:297:45  */
  assign n7796_o = n7795_o[16:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:298:41  */
  assign n7797_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:298:45  */
  assign n7798_o = n7797_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n7800_o = n7791_o ? 1'b0 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n7801_o = n7791_o ? n7793_o : n7798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n7802_o = n7791_o ? n7792_o : n7796_o;
  assign n7803_o = r[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n7804_o = n7785_o ? n7803_o : n7800_o;
  assign n7805_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n7806_o = n7785_o ? 1'b0 : n7805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n7807_o = n7785_o ? n7787_o : n7801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n7808_o = n7785_o ? n7786_o : n7802_o;
  assign n7809_o = {n7806_o, n7804_o};
  assign n7810_o = n7809_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n7811_o = n7781_o ? 1'b1 : n7810_o;
  assign n7812_o = n7809_o[1];
  assign n7813_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n7814_o = n7781_o ? n7813_o : n7812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n7816_o = n7781_o ? 32'b00000000000000000000000000000000 : n7807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n7818_o = n7781_o ? 16'b0000000000000000 : n7808_o;
  assign n7819_o = {n7814_o, n7811_o};
  assign n7820_o = n7819_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n7821_o = n7745_o ? 1'b1 : n7820_o;
  assign n7822_o = n7819_o[1];
  assign n7823_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n7824_o = n7745_o ? n7823_o : n7822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n7826_o = n7745_o ? 32'b00000000000000000000000000000000 : n7816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n7828_o = n7745_o ? 16'b0000000000000000 : n7818_o;
  assign n7829_o = {n7824_o, n7821_o};
  assign n7830_o = n7829_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n7831_o = n7682_o ? 1'b1 : n7830_o;
  assign n7832_o = n7829_o[1];
  assign n7833_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n7834_o = n7682_o ? n7833_o : n7832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n7839_o = n7682_o ? 32'b00000000000000000000000000000000 : n7826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n7841_o = n7682_o ? 16'b0000000000000000 : n7828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7849_o = n7839_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7852_o = n7839_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7854_o = n7839_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7856_o = n7839_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7858_o = n7839_o[15:0];
  assign n7859_o = {n7858_o, n7856_o, n7854_o, n7852_o, n7849_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:306:62  */
  assign n7860_o = n7859_o[10:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:306:69  */
  assign n7861_o = n7860_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7870_o = n7839_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7873_o = n7839_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7875_o = n7839_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7877_o = n7839_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7879_o = n7839_o[15:0];
  assign n7880_o = {n7879_o, n7877_o, n7875_o, n7873_o, n7870_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:307:62  */
  assign n7881_o = n7880_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:307:69  */
  assign n7882_o = n7881_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7890_o = n7839_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7893_o = n7839_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7895_o = n7839_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7897_o = n7839_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7899_o = n7839_o[15:0];
  assign n7900_o = {n7899_o, n7897_o, n7895_o, n7893_o, n7890_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:308:62  */
  assign n7901_o = n7900_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:308:69  */
  assign n7902_o = n7901_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:310:10  */
  assign n7904_o = r[349];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:42  */
  assign n7905_o = r[348:333];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7912_o = n7839_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7915_o = n7839_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7917_o = n7839_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7919_o = n7839_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7921_o = n7839_o[15:0];
  assign n7922_o = {n7921_o, n7919_o, n7917_o, n7915_o, n7912_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:76  */
  assign n7923_o = n7922_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:52  */
  assign n7924_o = {n7905_o, n7923_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7931_o = n7839_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7934_o = n7839_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7936_o = n7839_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7938_o = n7839_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7940_o = n7839_o[15:0];
  assign n7941_o = {n7940_o, n7938_o, n7936_o, n7934_o, n7931_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:313:94  */
  assign n7942_o = n7941_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:313:58  */
  assign n7943_o = {{16{n7942_o[15]}}, n7942_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:310:5  */
  assign n7944_o = n7904_o ? n7924_o : n7943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7955_o = n7839_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7958_o = n7839_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7960_o = n7839_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7962_o = n7839_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7964_o = n7839_o[15:0];
  assign n7965_o = {n7964_o, n7962_o, n7960_o, n7958_o, n7955_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:320:62  */
  assign n7966_o = n7965_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7973_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7976_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7978_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7980_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7982_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7984_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7986_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7988_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7991_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7992_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7994_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7996_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7997_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7998_o = {n7996_o, n7997_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7999_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n8000_o = {n7998_o, n7999_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n8003_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n8004_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n8006_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8008_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8010_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8011_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8012_o = {n8010_o, n8011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8014_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8016_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8018_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8020_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8021_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8022_o = {n8020_o, n8021_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8024_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8025_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8026_o = {n8024_o, n8025_o};
  assign n8028_o = n7974_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8029_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8030_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8031_o = {n8029_o, n8030_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8032_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8033_o = {n8031_o, n8032_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8035_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8037_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8039_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8041_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8042_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8043_o = {n8041_o, n8042_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8045_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8046_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8047_o = {n8045_o, n8046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8049_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8050_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8051_o = {n8049_o, n8050_o};
  assign n8052_o = {n8051_o, n8047_o, n8043_o, n8039_o, n8037_o, n8035_o, n8033_o, n8026_o, n8028_o, n8022_o, n8018_o, n8016_o, n8014_o, n8012_o, n8008_o, n8006_o, n8004_o, n8000_o, n8003_o, n7994_o, n7992_o, n7988_o, n7991_o, n7986_o, n7984_o, n7982_o, n7980_o, n7978_o, n7976_o, n7973_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:325:76  */
  assign n8053_o = n8052_o[90:87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n8062_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n8065_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n8067_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n8069_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n8071_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n8073_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n8075_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n8077_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n8080_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n8081_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n8083_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n8085_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n8086_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n8087_o = {n8085_o, n8086_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n8088_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n8089_o = {n8087_o, n8088_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n8092_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n8093_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n8095_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8097_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8099_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8100_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8101_o = {n8099_o, n8100_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8103_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8105_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8107_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8109_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8110_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8111_o = {n8109_o, n8110_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8113_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8114_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8115_o = {n8113_o, n8114_o};
  assign n8117_o = n8063_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8118_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8119_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8120_o = {n8118_o, n8119_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8121_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8122_o = {n8120_o, n8121_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8124_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8126_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8128_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8130_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8131_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8132_o = {n8130_o, n8131_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8134_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8135_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8136_o = {n8134_o, n8135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8138_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8139_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8140_o = {n8138_o, n8139_o};
  assign n8141_o = {n8140_o, n8136_o, n8132_o, n8128_o, n8126_o, n8124_o, n8122_o, n8115_o, n8117_o, n8111_o, n8107_o, n8105_o, n8103_o, n8101_o, n8097_o, n8095_o, n8093_o, n8089_o, n8092_o, n8083_o, n8081_o, n8077_o, n8080_o, n8075_o, n8073_o, n8071_o, n8069_o, n8067_o, n8065_o, n8062_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:326:76  */
  assign n8142_o = n8141_o[95:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n8150_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n8153_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n8155_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n8157_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n8159_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n8161_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n8163_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n8165_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n8168_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n8169_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n8171_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n8173_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n8174_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n8175_o = {n8173_o, n8174_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n8176_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n8177_o = {n8175_o, n8176_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n8180_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n8181_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n8183_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8185_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8187_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8188_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8189_o = {n8187_o, n8188_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8191_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8193_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8195_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8197_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8198_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8199_o = {n8197_o, n8198_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8201_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8202_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8203_o = {n8201_o, n8202_o};
  assign n8205_o = n8151_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8206_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8207_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8208_o = {n8206_o, n8207_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8209_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8210_o = {n8208_o, n8209_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8212_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8214_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8216_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8218_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8219_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8220_o = {n8218_o, n8219_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8222_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8223_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8224_o = {n8222_o, n8223_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8226_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8227_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8228_o = {n8226_o, n8227_o};
  assign n8229_o = {n8228_o, n8224_o, n8220_o, n8216_o, n8214_o, n8212_o, n8210_o, n8203_o, n8205_o, n8199_o, n8195_o, n8193_o, n8191_o, n8189_o, n8185_o, n8183_o, n8181_o, n8177_o, n8180_o, n8171_o, n8169_o, n8165_o, n8168_o, n8163_o, n8161_o, n8159_o, n8157_o, n8155_o, n8153_o, n8150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:327:76  */
  assign n8230_o = n8229_o[100:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n8238_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n8241_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n8243_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n8245_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n8247_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n8249_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n8251_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n8253_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n8256_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n8257_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n8259_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n8261_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n8262_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n8263_o = {n8261_o, n8262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n8264_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n8265_o = {n8263_o, n8264_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n8268_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n8269_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n8271_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8273_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8275_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8276_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8277_o = {n8275_o, n8276_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8279_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8281_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8283_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8285_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8286_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8287_o = {n8285_o, n8286_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8289_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8290_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8291_o = {n8289_o, n8290_o};
  assign n8293_o = n8239_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8294_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8295_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8296_o = {n8294_o, n8295_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8297_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8298_o = {n8296_o, n8297_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8300_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8302_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8304_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8306_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8307_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8308_o = {n8306_o, n8307_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8310_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8311_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8312_o = {n8310_o, n8311_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8314_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8315_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8316_o = {n8314_o, n8315_o};
  assign n8317_o = {n8316_o, n8312_o, n8308_o, n8304_o, n8302_o, n8300_o, n8298_o, n8291_o, n8293_o, n8287_o, n8283_o, n8281_o, n8279_o, n8277_o, n8273_o, n8271_o, n8269_o, n8265_o, n8268_o, n8259_o, n8257_o, n8253_o, n8256_o, n8251_o, n8249_o, n8247_o, n8245_o, n8243_o, n8241_o, n8238_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:329:76  */
  assign n8318_o = n8317_o[91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n8325_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n8328_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n8330_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n8332_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n8334_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n8336_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n8338_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n8340_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n8343_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n8344_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n8346_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n8348_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n8349_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n8350_o = {n8348_o, n8349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n8351_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n8352_o = {n8350_o, n8351_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n8355_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n8356_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n8358_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8360_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8362_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8363_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8364_o = {n8362_o, n8363_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8366_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8368_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8370_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8372_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8373_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8374_o = {n8372_o, n8373_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8376_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8377_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8378_o = {n8376_o, n8377_o};
  assign n8380_o = n8326_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8381_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8382_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8383_o = {n8381_o, n8382_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8384_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8385_o = {n8383_o, n8384_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8387_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8389_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8391_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8393_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8394_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8395_o = {n8393_o, n8394_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8397_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8398_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8399_o = {n8397_o, n8398_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8401_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8402_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8403_o = {n8401_o, n8402_o};
  assign n8404_o = {n8403_o, n8399_o, n8395_o, n8391_o, n8389_o, n8387_o, n8385_o, n8378_o, n8380_o, n8374_o, n8370_o, n8368_o, n8366_o, n8364_o, n8360_o, n8358_o, n8356_o, n8352_o, n8355_o, n8346_o, n8344_o, n8340_o, n8343_o, n8338_o, n8336_o, n8334_o, n8332_o, n8330_o, n8328_o, n8325_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:330:76  */
  assign n8405_o = n8404_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n8412_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n8415_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n8417_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n8419_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n8421_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n8423_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n8425_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n8427_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n8430_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n8431_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n8433_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n8435_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n8436_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n8437_o = {n8435_o, n8436_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n8438_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n8439_o = {n8437_o, n8438_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n8442_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n8443_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n8445_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8447_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8449_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8450_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8451_o = {n8449_o, n8450_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8453_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8455_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8457_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8459_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8460_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8461_o = {n8459_o, n8460_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8463_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8464_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8465_o = {n8463_o, n8464_o};
  assign n8467_o = n8413_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8468_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8469_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8470_o = {n8468_o, n8469_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8471_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8472_o = {n8470_o, n8471_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8474_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8476_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8478_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8480_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8481_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8482_o = {n8480_o, n8481_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8484_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8485_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8486_o = {n8484_o, n8485_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8488_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8489_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8490_o = {n8488_o, n8489_o};
  assign n8491_o = {n8490_o, n8486_o, n8482_o, n8478_o, n8476_o, n8474_o, n8472_o, n8465_o, n8467_o, n8461_o, n8457_o, n8455_o, n8453_o, n8451_o, n8447_o, n8445_o, n8443_o, n8439_o, n8442_o, n8433_o, n8431_o, n8427_o, n8430_o, n8425_o, n8423_o, n8421_o, n8419_o, n8417_o, n8415_o, n8412_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:331:76  */
  assign n8492_o = n8491_o[86];
  assign n8495_o = r[171:140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n8504_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n8507_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n8509_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n8511_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n8513_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n8515_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n8517_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n8519_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n8522_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n8523_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n8525_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n8527_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n8528_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n8529_o = {n8527_o, n8528_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n8530_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n8531_o = {n8529_o, n8530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n8534_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n8535_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n8537_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8539_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8541_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8542_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8543_o = {n8541_o, n8542_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8545_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8547_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8549_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8551_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8552_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8553_o = {n8551_o, n8552_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8555_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8556_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8557_o = {n8555_o, n8556_o};
  assign n8559_o = n8505_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8560_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8561_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8562_o = {n8560_o, n8561_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8563_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8564_o = {n8562_o, n8563_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8566_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8568_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8570_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8572_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8573_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8574_o = {n8572_o, n8573_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8576_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8577_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8578_o = {n8576_o, n8577_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8580_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8581_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8582_o = {n8580_o, n8581_o};
  assign n8583_o = {n8582_o, n8578_o, n8574_o, n8570_o, n8568_o, n8566_o, n8564_o, n8557_o, n8559_o, n8553_o, n8549_o, n8547_o, n8545_o, n8543_o, n8539_o, n8537_o, n8535_o, n8531_o, n8534_o, n8525_o, n8523_o, n8519_o, n8522_o, n8517_o, n8515_o, n8513_o, n8511_o, n8509_o, n8507_o, n8504_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:337:64  */
  assign n8584_o = n8583_o[85:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:10  */
  assign n8585_o = r[329];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:16  */
  assign n8586_o = ~n8585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:20  */
  assign n8588_o = n6789_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:24  */
  assign n8589_o = n8588_o[122];
  assign n8590_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, 24'b000000000000100000000000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:44  */
  assign n8591_o = n8590_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:51  */
  assign n8592_o = n8591_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:55  */
  assign n8593_o = n8592_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:39  */
  assign n8594_o = n8589_o | n8593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:25  */
  assign n8605_o = n7966_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n8624_o = n8605_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n8627_o = n8624_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n8629_o = 1'b1 ? n8627_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n8630_o = ~n8629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:382:16  */
  assign n8632_o = n7966_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:382:7  */
  assign n8635_o = n8632_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:389:16  */
  assign n8636_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:389:7  */
  assign n8639_o = n8636_o ? 2'b10 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8656_o = n7966_o == 6'b000101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8657_o = 1'b1 & n8656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8660_o = n8657_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:52  */
  assign n8661_o = n7839_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:37  */
  assign n8662_o = n8660_o & n8661_o;
  assign n8664_o = n7945_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:7  */
  assign n8665_o = n8662_o ? 1'b1 : n8664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:400:18  */
  assign n8666_o = n7966_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:401:9  */
  assign n8669_o = n8666_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:402:9  */
  assign n8672_o = n8666_o == 2'b01;
  assign n8674_o = {n8672_o, n8669_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:400:7  */
  always @*
    case (n8674_o)
      2'b10: n8675_o <= 2'b01;
      2'b01: n8675_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:407:16  */
  assign n8676_o = n7966_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:407:7  */
  assign n8679_o = n8676_o ? 1'b1 : 1'b0;
  assign n8681_o = n7945_o[23:12];
  assign n8682_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n8681_o, n8679_o, n8675_o, n8665_o, n8639_o, n8635_o, 4'b0000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:58  */
  assign n8683_o = n8682_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:65  */
  assign n8684_o = n8683_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:69  */
  assign n8685_o = n8684_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:78  */
  assign n8686_o = n8685_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n8700_o = n8686_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n8703_o = n8700_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n8705_o = 1'b1 ? n8703_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:26  */
  assign n8707_o = n7966_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8723_o = n8707_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8724_o = 1'b1 & n8723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8727_o = n8724_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:65  */
  assign n8729_o = n7966_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8745_o = n8729_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8746_o = 1'b1 & n8745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8749_o = n8746_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:48  */
  assign n8750_o = n8727_o | n8749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:421:18  */
  assign n8751_o = n7966_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:422:9  */
  assign n8754_o = n8751_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:423:9  */
  assign n8757_o = n8751_o == 2'b10;
  assign n8759_o = {n8757_o, n8754_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:421:7  */
  always @*
    case (n8759_o)
      2'b10: n8760_o <= 4'b0011;
      2'b01: n8760_o <= 4'b0001;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:16  */
  assign n8761_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:44  */
  assign n8763_o = n7966_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8779_o = n8763_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8780_o = 1'b1 & n8779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8783_o = n8780_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:26  */
  assign n8784_o = n8761_o & n8783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:429:19  */
  assign n8786_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:19  */
  assign n8788_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:23  */
  assign n8789_o = ~n8788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:47  */
  assign n8791_o = n7966_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8807_o = n8791_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8808_o = 1'b1 & n8807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8811_o = n8808_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:29  */
  assign n8812_o = n8789_o & n8811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:7  */
  assign n8815_o = n8812_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:429:7  */
  assign n8816_o = n8786_o ? 2'b10 : n8815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:7  */
  assign n8817_o = n8784_o ? 2'b11 : n8816_o;
  assign n8819_o = n7945_o[5:4];
  assign n8820_o = n7945_o[23:8];
  assign n8821_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n8820_o, n8817_o, n8819_o, n8760_o, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:56  */
  assign n8822_o = n8821_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:63  */
  assign n8823_o = n8822_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:67  */
  assign n8824_o = n8823_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:76  */
  assign n8825_o = n8824_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n8839_o = n8825_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n8842_o = n8839_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n8844_o = 1'b1 ? n8842_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8861_o = n7966_o == 6'b101100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8862_o = 1'b1 & n8861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8865_o = n8862_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n8872_o = n7839_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n8875_o = n7839_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n8877_o = n7839_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n8879_o = n7839_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n8881_o = n7839_o[15:0];
  assign n8882_o = {n8881_o, n8879_o, n8877_o, n8875_o, n8872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:444:47  */
  assign n8883_o = n8882_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8901_o = n7966_o == 6'b100100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8902_o = 1'b1 & n8901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8905_o = n8902_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:29  */
  assign n8907_o = n7839_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8923_o = n8907_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8924_o = 1'b1 & n8923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8927_o = n8924_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:454:23  */
  assign n8928_o = n7839_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:454:9  */
  assign n8931_o = n8928_o ? 4'b0110 : 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:463:25  */
  assign n8934_o = n7839_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:464:11  */
  assign n8937_o = n8934_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:465:11  */
  assign n8940_o = n8934_o == 2'b01;
  assign n8942_o = {n8940_o, n8937_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:463:9  */
  always @*
    case (n8942_o)
      2'b10: n8943_o <= 2'b10;
      2'b01: n8943_o <= 2'b00;
    endcase
  assign n8944_o = {1'b0, n8943_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:7  */
  assign n8945_o = n8927_o ? n8931_o : 4'b0100;
  assign n8946_o = n7945_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:7  */
  assign n8947_o = n8927_o ? n8946_o : n8944_o;
  assign n8949_o = n7945_o[8:4];
  assign n8950_o = n7945_o[23:12];
  assign n8951_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n8950_o, n8947_o, n8949_o, n8945_o, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:56  */
  assign n8952_o = n8951_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:63  */
  assign n8953_o = n8952_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:67  */
  assign n8954_o = n8953_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:76  */
  assign n8955_o = n8954_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n8969_o = n8955_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n8972_o = n8969_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n8974_o = 1'b1 ? n8972_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8991_o = n7966_o == 6'b100110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8992_o = 1'b1 & n8991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8995_o = n8992_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9012_o = n7966_o == 6'b101110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9013_o = 1'b1 & n9012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9016_o = n9013_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:38  */
  assign n9017_o = n8995_o | n9016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:479:16  */
  assign n9019_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:479:7  */
  assign n9022_o = n9019_o ? 2'b10 : 2'b00;
  assign n9023_o = n7945_o[5:0];
  assign n9024_o = n7945_o[11:8];
  assign n9025_o = n7945_o[23:15];
  assign n9026_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9025_o, 3'b001, n9024_o, n9022_o, n9023_o, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:486:28  */
  assign n9027_o = n9026_o[2];
  assign n9029_o = n7945_o[5:0];
  assign n9030_o = n7945_o[11:8];
  assign n9031_o = n7945_o[23:15];
  assign n9032_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9031_o, 3'b001, n9030_o, n9022_o, n9029_o, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:58  */
  assign n9033_o = n9032_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:65  */
  assign n9034_o = n9033_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:69  */
  assign n9035_o = n9034_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:78  */
  assign n9036_o = n9035_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9050_o = n9036_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9053_o = n9050_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9055_o = 1'b1 ? n9053_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:486:7  */
  assign n9056_o = n9027_o ? n9055_o : 1'b0;
  assign n9057_o = n7945_o[5:0];
  assign n9058_o = n7945_o[11:8];
  assign n9059_o = n7945_o[23:15];
  assign n9060_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, n9056_o, n7861_o, 4'b0000, n9059_o, 3'b001, n9058_o, n9022_o, n9057_o, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:491:28  */
  assign n9061_o = n9060_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:491:7  */
  assign n9064_o = n9061_o ? 2'b11 : 2'b10;
  assign n9065_o = n7945_o[3:0];
  assign n9066_o = n7945_o[11:8];
  assign n9067_o = n7945_o[23:15];
  assign n9068_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, n9056_o, n7861_o, 4'b0000, n9067_o, 3'b001, n9066_o, n9022_o, n9064_o, n9065_o, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:502:55  */
  assign n9069_o = n9068_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9086_o = n7966_o == 6'b100111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9087_o = 1'b1 & n9086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9090_o = n9087_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9107_o = n7966_o == 6'b101111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9108_o = 1'b1 & n9107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9111_o = n9108_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:38  */
  assign n9112_o = n9090_o | n9111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:511:16  */
  assign n9115_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:511:7  */
  assign n9118_o = n9115_o ? 2'b10 : 2'b00;
  assign n9119_o = n7945_o[23:8];
  assign n9120_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9119_o, n9118_o, 2'b10, 4'b0000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:517:39  */
  assign n9121_o = n9120_o[90:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:518:9  */
  assign n9124_o = n9121_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:519:9  */
  assign n9127_o = n9121_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:520:9  */
  assign n9130_o = n9121_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:521:9  */
  assign n9133_o = n9121_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:522:9  */
  assign n9136_o = n9121_o == 3'b100;
  assign n9138_o = {n9136_o, n9133_o, n9130_o, n9127_o, n9124_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:517:7  */
  always @*
    case (n9138_o)
      5'b10000: n9139_o <= 3'b110;
      5'b01000: n9139_o <= 3'b101;
      5'b00100: n9139_o <= 3'b100;
      5'b00010: n9139_o <= 3'b011;
      5'b00001: n9139_o <= 3'b010;
    endcase
  assign n9140_o = n7945_o[11:8];
  assign n9141_o = n7945_o[23:15];
  assign n9142_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9141_o, n9139_o, n9140_o, n9118_o, 2'b10, 4'b0000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:531:64  */
  assign n9143_o = n9142_o[92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9160_o = n7966_o == 6'b101101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9161_o = 1'b1 & n9160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9164_o = n9161_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:25  */
  assign n9169_o = n7966_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9185_o = n9169_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9186_o = 1'b1 & n9185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9189_o = n9186_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:555:16  */
  assign n9192_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:555:7  */
  assign n9195_o = n9192_o ? 2'b10 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:16  */
  assign n9197_o = n7966_o[2];
  assign n9204_o = n7945_o[8];
  assign n9205_o = n7945_o[23:11];
  assign n9206_o = n7947_o[3:2];
  assign n9207_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, n9206_o, 1'b1, 1'b0, n9205_o, 2'b00, n9204_o, n9195_o, 2'b00, 4'b0000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:58  */
  assign n9208_o = n9207_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:65  */
  assign n9209_o = n9208_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:69  */
  assign n9210_o = n9209_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:78  */
  assign n9211_o = n9210_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9225_o = n9211_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9228_o = n9225_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9230_o = 1'b1 ? n9228_o : 1'b0;
  assign n9231_o = {1'b1, 1'b0};
  assign n9232_o = {1'b0, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:7  */
  assign n9233_o = n9197_o ? n9232_o : n9231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:7  */
  assign n9234_o = n9197_o ? 1'b0 : n9230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:575:18  */
  assign n9235_o = n7966_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:576:9  */
  assign n9238_o = n9235_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:577:9  */
  assign n9241_o = n9235_o == 2'b01;
  assign n9243_o = {n9241_o, n9238_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:575:7  */
  always @*
    case (n9243_o)
      2'b10: n9244_o <= 2'b01;
      2'b01: n9244_o <= 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9261_o = n7966_o == 6'b010000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9262_o = 1'b1 & n9261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9265_o = n9262_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9282_o = n7966_o == 6'b011000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9283_o = 1'b1 & n9282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9286_o = n9283_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:62  */
  assign n9287_o = n9265_o | n9286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:31  */
  assign n9289_o = 1'b1 & n9287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:587:16  */
  assign n9291_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:587:7  */
  assign n9294_o = n9291_o ? 2'b10 : 2'b00;
  assign n9296_o = n7945_o[5:4];
  assign n9297_o = n7945_o[23:8];
  assign n9298_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9297_o, n9294_o, n9296_o, 4'b0111, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:57  */
  assign n9299_o = n9298_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:64  */
  assign n9300_o = n9299_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:68  */
  assign n9301_o = n9300_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:77  */
  assign n9302_o = n9301_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9316_o = n9302_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9319_o = n9316_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9321_o = 1'b1 ? n9319_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9338_o = n7966_o == 6'b010001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9339_o = 1'b1 & n9338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9342_o = n9339_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9359_o = n7966_o == 6'b011001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9360_o = 1'b1 & n9359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9363_o = n9360_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:62  */
  assign n9364_o = n9342_o | n9363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:31  */
  assign n9366_o = 1'b1 & n9364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:601:16  */
  assign n9368_o = n7966_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:601:7  */
  assign n9371_o = n9368_o ? 2'b10 : 2'b00;
  assign n9373_o = n7945_o[5:4];
  assign n9374_o = n7945_o[23:8];
  assign n9375_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9374_o, n9371_o, n9373_o, 4'b1000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:57  */
  assign n9376_o = n9375_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:64  */
  assign n9377_o = n9376_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:68  */
  assign n9378_o = n9377_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:77  */
  assign n9379_o = n9378_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9393_o = n9379_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9396_o = n9393_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9398_o = 1'b1 ? n9396_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9415_o = n7966_o == 6'b100101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9416_o = 1'b1 & n9415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9419_o = n9416_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9436_o = n7966_o == 6'b011011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9437_o = 1'b1 & n9436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9440_o = n9437_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:28  */
  assign n9442_o = 1'b1 & n9440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:621:60  */
  assign n9444_o = n7839_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:621:45  */
  assign n9445_o = ~n9444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:622:56  */
  assign n9446_o = n7839_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:623:56  */
  assign n9447_o = n7839_o[2:0];
  assign n9448_o = n7945_o[15:4];
  assign n9449_o = n7945_o[23:21];
  assign n9450_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9449_o, n9446_o, n9445_o, n9447_o, n9448_o, 4'b1010, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:12  */
  assign n9451_o = n9450_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:19  */
  assign n9452_o = n9451_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:23  */
  assign n9453_o = n9452_o[83:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:31  */
  assign n9454_o = n9453_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:35  */
  assign n9455_o = n9454_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:44  */
  assign n9456_o = ~n9455_o;
  assign n9458_o = n7945_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:7  */
  assign n9459_o = n9456_o ? 1'b0 : n9458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:21  */
  assign n9460_o = n7839_o[15];
  assign n9464_o = n7945_o[10:4];
  assign n9465_o = n7945_o[15:12];
  assign n9466_o = n7945_o[21];
  assign n9467_o = n7945_o[23];
  assign n9468_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, n9467_o, 1'b1, n9466_o, n9446_o, n9445_o, n9447_o, n9465_o, n9459_o, n9464_o, 4'b1010, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:59  */
  assign n9469_o = n9468_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:66  */
  assign n9470_o = n9469_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:70  */
  assign n9471_o = n9470_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:79  */
  assign n9472_o = n9471_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9486_o = n9472_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9489_o = n9486_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9491_o = 1'b1 ? n9489_o : 1'b0;
  assign n9492_o = n7945_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n9493_o = n9460_o ? 1'b1 : n9492_o;
  assign n9494_o = n7945_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n9495_o = n9460_o ? n9494_o : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n9496_o = n9460_o ? 1'b0 : n9491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:12  */
  assign n9497_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:19  */
  assign n9498_o = n9497_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:23  */
  assign n9499_o = n9498_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:29  */
  assign n9500_o = ~n9499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:7  */
  assign n9502_o = n9500_o ? 1'b1 : n7834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9519_o = n7966_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9520_o = 1'b1 & n9519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9523_o = n9520_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9530_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9533_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9535_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9537_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9539_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9541_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9543_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9545_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9548_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9549_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9551_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9553_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9554_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9555_o = {n9553_o, n9554_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9556_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9557_o = {n9555_o, n9556_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9560_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9561_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9563_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9565_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9567_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9568_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9569_o = {n9567_o, n9568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9571_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9573_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9575_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9577_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9578_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9579_o = {n9577_o, n9578_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9581_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9582_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9583_o = {n9581_o, n9582_o};
  assign n9585_o = n9531_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9586_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9587_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9588_o = {n9586_o, n9587_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9589_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9590_o = {n9588_o, n9589_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9592_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9594_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9596_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9598_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9599_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9600_o = {n9598_o, n9599_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9602_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9603_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9604_o = {n9602_o, n9603_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9606_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9607_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9608_o = {n9606_o, n9607_o};
  assign n9609_o = {n9608_o, n9604_o, n9600_o, n9596_o, n9594_o, n9592_o, n9590_o, n9583_o, n9585_o, n9579_o, n9575_o, n9573_o, n9571_o, n9569_o, n9565_o, n9563_o, n9561_o, n9557_o, n9560_o, n9551_o, n9549_o, n9545_o, n9548_o, n9543_o, n9541_o, n9539_o, n9537_o, n9535_o, n9533_o, n9530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:33  */
  assign n9610_o = n9609_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:23  */
  assign n9611_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:28  */
  assign n9612_o = ~n9611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:25  */
  assign n9614_o = n8584_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:27  */
  assign n9615_o = ~n9614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:649:77  */
  assign n9616_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:649:75  */
  assign n9617_o = {n8492_o, n9616_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:650:77  */
  assign n9618_o = ~n8318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:650:75  */
  assign n9619_o = {n8318_o, n9618_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:651:77  */
  assign n9620_o = ~n8405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:651:75  */
  assign n9621_o = {n8405_o, n9620_o};
  assign n9622_o = n8493_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n9623_o = n9615_o ? n9619_o : n9622_o;
  assign n9624_o = n8493_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n9625_o = n9615_o ? n9621_o : n9624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n9626_o = n9615_o ? n9617_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:33  */
  assign n9628_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:40  */
  assign n9629_o = n9628_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9645_o = n9629_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9646_o = 1'b1 & n9645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9649_o = n9646_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:29  */
  assign n9650_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:36  */
  assign n9651_o = n9650_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:659:15  */
  assign n9654_o = n9651_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:660:15  */
  assign n9657_o = n9651_o == 2'b01;
  assign n9659_o = {n9657_o, n9654_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:13  */
  always @*
    case (n9659_o)
      2'b10: n9660_o <= 2'b01;
      2'b01: n9660_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:27  */
  assign n9661_o = n8584_o[83];
  assign n9664_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:13  */
  assign n9665_o = n9661_o ? 3'b001 : n9664_o;
  assign n9666_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:13  */
  assign n9667_o = n9661_o ? 1'b1 : n9666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:37  */
  assign n9669_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:44  */
  assign n9670_o = n9669_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9686_o = n9670_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9687_o = 1'b1 & n9686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9690_o = n9687_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:70  */
  assign n9691_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:77  */
  assign n9692_o = n9691_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:55  */
  assign n9693_o = n9690_o & n9692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:27  */
  assign n9694_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:29  */
  assign n9695_o = ~n9694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:675:37  */
  assign n9697_o = n8584_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:675:15  */
  assign n9699_o = n9697_o ? 4'b0001 : 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:678:37  */
  assign n9700_o = n8584_o[5];
  assign n9702_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n9703_o = n9720_o ? 3'b001 : n9702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:31  */
  assign n9704_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:38  */
  assign n9705_o = n9704_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:683:17  */
  assign n9708_o = n9705_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:684:17  */
  assign n9711_o = n9705_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:685:17  */
  assign n9714_o = n9705_o == 2'b10;
  assign n9716_o = {n9714_o, n9711_o, n9708_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:15  */
  always @*
    case (n9716_o)
      3'b100: n9717_o <= 4'b0111;
      3'b010: n9717_o <= 4'b1000;
      3'b001: n9717_o <= 4'b0011;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n9718_o = n9695_o ? n9699_o : n9717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n9720_o = n9695_o & n9700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:37  */
  assign n9722_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:44  */
  assign n9723_o = n9722_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9739_o = n9723_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9740_o = 1'b1 & n9739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9743_o = n9740_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:77  */
  assign n9745_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:84  */
  assign n9746_o = n9745_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9762_o = n9746_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9763_o = 1'b1 & n9762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9766_o = n9763_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:55  */
  assign n9767_o = n9743_o | n9766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:698:27  */
  assign n9771_o = n8584_o[83];
  assign n9774_o = {1'b0, 1'b0};
  assign n9775_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:698:13  */
  assign n9776_o = n9771_o ? n9774_o : n9775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:29  */
  assign n9777_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:36  */
  assign n9778_o = n9777_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:704:15  */
  assign n9781_o = n9778_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:705:15  */
  assign n9784_o = n9778_o == 2'b01;
  assign n9786_o = {n9784_o, n9781_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:13  */
  always @*
    case (n9786_o)
      2'b10: n9787_o <= 2'b01;
      2'b01: n9787_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:35  */
  assign n9788_o = n8584_o[1];
  assign n9791_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:13  */
  assign n9792_o = n9788_o ? 3'b001 : n9791_o;
  assign n9793_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:13  */
  assign n9794_o = n9788_o ? 1'b1 : n9793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:36  */
  assign n9796_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:43  */
  assign n9797_o = n9796_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9813_o = n9797_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9814_o = 1'b1 & n9813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9817_o = n9814_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:720:71  */
  assign n9820_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:720:78  */
  assign n9821_o = n9820_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:724:27  */
  assign n9824_o = n8584_o[83];
  assign n9827_o = {1'b0, 1'b0};
  assign n9828_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:724:13  */
  assign n9829_o = n9824_o ? n9827_o : n9828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:29  */
  assign n9830_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:36  */
  assign n9831_o = n9830_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:730:15  */
  assign n9834_o = n9831_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:731:15  */
  assign n9837_o = n9831_o == 2'b01;
  assign n9839_o = {n9837_o, n9834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:13  */
  always @*
    case (n9839_o)
      2'b10: n9840_o <= 2'b01;
      2'b01: n9840_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:36  */
  assign n9842_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:43  */
  assign n9843_o = n9842_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9859_o = n9843_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9860_o = 1'b1 & n9859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9863_o = n9860_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:27  */
  assign n9865_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:34  */
  assign n9866_o = n9865_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:36  */
  assign n9867_o = ~n9866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:745:29  */
  assign n9870_o = n8584_o[83];
  assign n9872_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9873_o = n9952_o ? 1'b1 : n9872_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:749:29  */
  assign n9874_o = n8584_o[83];
  assign n9876_o = n8493_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:749:15  */
  assign n9877_o = n9874_o ? 1'b0 : n9876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:13  */
  assign n9878_o = n9867_o ? 1'b1 : n9877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:13  */
  assign n9880_o = n9867_o & n9870_o;
  assign n9881_o = n8493_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9882_o = n9954_o ? 1'b1 : n9881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:29  */
  assign n9883_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:36  */
  assign n9884_o = n9883_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:755:15  */
  assign n9887_o = n9884_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:756:15  */
  assign n9890_o = n9884_o == 2'b01;
  assign n9892_o = {n9890_o, n9887_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:13  */
  always @*
    case (n9892_o)
      2'b10: n9893_o <= 2'b01;
      2'b01: n9893_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:18  */
  assign n9894_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:25  */
  assign n9895_o = n9894_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:29  */
  assign n9896_o = n9895_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:35  */
  assign n9897_o = ~n9896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9899_o = n9939_o ? 1'b1 : n7834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:36  */
  assign n9901_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:43  */
  assign n9902_o = n9901_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9918_o = n9902_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9919_o = 1'b1 & n9918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9922_o = n9919_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:27  */
  assign n9925_o = n8584_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:34  */
  assign n9926_o = n9925_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:36  */
  assign n9928_o = n9926_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:13  */
  assign n9931_o = n9928_o ? 2'b00 : 2'b01;
  assign n9932_o = n8493_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n9933_o = n9922_o ? 3'b001 : n9932_o;
  assign n9934_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n9935_o = n9922_o ? 3'b100 : n9934_o;
  assign n9936_o = n8493_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n9937_o = n9922_o ? n9931_o : n9936_o;
  assign n9938_o = {n9878_o, n9893_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9939_o = n9863_o & n9897_o;
  assign n9940_o = n8493_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9941_o = n9863_o ? 4'b0101 : n9940_o;
  assign n9942_o = n8493_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9943_o = n9863_o ? n9942_o : n9933_o;
  assign n9944_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9945_o = n9863_o ? n9944_o : n9935_o;
  assign n9946_o = n9938_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9947_o = n9863_o ? n9946_o : n9937_o;
  assign n9948_o = n9938_o[2];
  assign n9949_o = n8493_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9950_o = n9863_o ? n9948_o : n9949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9952_o = n9863_o & n9880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n9954_o = n9863_o & n9867_o;
  assign n9955_o = {n9943_o, n9941_o};
  assign n9956_o = {n9950_o, n9947_o};
  assign n9957_o = {2'b10, n9829_o, n9840_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9958_o = n9817_o ? n7834_o : n9899_o;
  assign n9959_o = n9955_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9960_o = n9817_o ? 4'b0100 : n9959_o;
  assign n9961_o = n9955_o[6:4];
  assign n9962_o = n8493_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9963_o = n9817_o ? n9962_o : n9961_o;
  assign n9964_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9965_o = n9817_o ? n9964_o : n9945_o;
  assign n9966_o = n9957_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9967_o = n9817_o ? n9966_o : n9956_o;
  assign n9968_o = n9957_o[5:3];
  assign n9969_o = n8493_o[19:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9970_o = n9817_o ? n9968_o : n9969_o;
  assign n9971_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9972_o = n9817_o ? n9971_o : n9873_o;
  assign n9973_o = n8493_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9974_o = n9817_o ? n9821_o : n9973_o;
  assign n9975_o = n8493_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n9976_o = n9817_o ? n9975_o : n9882_o;
  assign n9977_o = {n9963_o, n9960_o};
  assign n9978_o = {n9972_o, n9970_o, n9967_o};
  assign n9979_o = {n9976_o, n9974_o};
  assign n9980_o = {n9776_o, n9787_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9981_o = n9767_o ? n7834_o : n9958_o;
  assign n9982_o = n8493_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9983_o = n9767_o ? n9982_o : n9977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9984_o = n9767_o ? n9792_o : n9965_o;
  assign n9985_o = n9978_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9986_o = n9767_o ? n9980_o : n9985_o;
  assign n9987_o = n9978_o[5:4];
  assign n9988_o = n8493_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9989_o = n9767_o ? n9988_o : n9987_o;
  assign n9990_o = n9978_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9991_o = n9767_o ? n9794_o : n9990_o;
  assign n9992_o = n9979_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9993_o = n9767_o ? 1'b1 : n9992_o;
  assign n9994_o = n9979_o[1];
  assign n9995_o = n8493_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n9996_o = n9767_o ? n9995_o : n9994_o;
  assign n9997_o = {n9991_o, n9989_o, n9986_o};
  assign n9998_o = {n9996_o, n9993_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n9999_o = n9693_o ? n7834_o : n9981_o;
  assign n10000_o = n9983_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n10001_o = n9693_o ? n9718_o : n10000_o;
  assign n10002_o = n9983_o[6:4];
  assign n10003_o = n8493_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n10004_o = n9693_o ? n10003_o : n10002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n10005_o = n9693_o ? n9703_o : n9984_o;
  assign n10006_o = n8493_o[20:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n10007_o = n9693_o ? n10006_o : n9997_o;
  assign n10008_o = n8493_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n10009_o = n9693_o ? n10008_o : n9998_o;
  assign n10010_o = {n10004_o, n10001_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n10011_o = n9649_o ? n7834_o : n9999_o;
  assign n10012_o = n8493_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n10013_o = n9649_o ? n10012_o : n10010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n10014_o = n9649_o ? n9665_o : n10005_o;
  assign n10015_o = n10007_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n10016_o = n9649_o ? n9660_o : n10015_o;
  assign n10017_o = n10007_o[5:2];
  assign n10018_o = n8493_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n10019_o = n9649_o ? n10018_o : n10017_o;
  assign n10020_o = n10007_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n10021_o = n9649_o ? n9667_o : n10020_o;
  assign n10022_o = n8493_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n10023_o = n9649_o ? n10022_o : n10009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:26  */
  assign n10024_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:52  */
  assign n10025_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:56  */
  assign n10026_o = ~n10025_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:37  */
  assign n10027_o = n10024_o & n10026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:77  */
  assign n10028_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:81  */
  assign n10029_o = ~n10028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:62  */
  assign n10030_o = n10027_o & n10029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:42  */
  assign n10032_o = n8584_o[10:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10048_o = n10032_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10049_o = 1'b1 & n10048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10052_o = n10049_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:93  */
  assign n10054_o = n8584_o[10:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10070_o = n10054_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10071_o = 1'b1 & n10070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10074_o = n10071_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:63  */
  assign n10075_o = n10052_o | n10074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:35  */
  assign n10076_o = n8584_o[8];
  assign n10079_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:13  */
  assign n10080_o = n10076_o ? 3'b001 : n10079_o;
  assign n10081_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:13  */
  assign n10082_o = n10076_o ? 1'b1 : n10081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:35  */
  assign n10083_o = n8584_o[7];
  assign n10086_o = n8493_o[6:0];
  assign n10087_o = n8493_o[19:12];
  assign n10088_o = n8493_o[28:24];
  assign n10089_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, n10088_o, 3'b011, n10082_o, n10087_o, n10080_o, 2'b11, n10086_o, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, 24'b000000000000100000000000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:79  */
  assign n10090_o = n10089_o[136];
  assign n10091_o = n8493_o[6:0];
  assign n10092_o = n8493_o[19:12];
  assign n10093_o = n8493_o[28:24];
  assign n10094_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, n10093_o, 3'b011, n10082_o, n10092_o, n10080_o, 2'b11, n10091_o, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, 24'b000000000000100000000000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:108  */
  assign n10095_o = n10094_o[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:85  */
  assign n10096_o = ~n10095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:83  */
  assign n10097_o = {n10090_o, n10096_o};
  assign n10099_o = n8493_o[8:0];
  assign n10100_o = n8493_o[19:12];
  assign n10101_o = n8493_o[28:24];
  assign n10102_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, n10101_o, 3'b100, n10082_o, n10100_o, n10080_o, n10099_o, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, 24'b000000000000100000000000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:79  */
  assign n10103_o = n10102_o[132];
  assign n10104_o = n8493_o[8:0];
  assign n10105_o = n8493_o[19:12];
  assign n10106_o = n8493_o[28:24];
  assign n10107_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, n10106_o, 3'b100, n10082_o, n10105_o, n10080_o, n10104_o, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, 24'b000000000000100000000000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:108  */
  assign n10108_o = n10107_o[132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:85  */
  assign n10109_o = ~n10108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:83  */
  assign n10110_o = {n10103_o, n10109_o};
  assign n10111_o = n8493_o[6:0];
  assign n10112_o = n8493_o[19:12];
  assign n10113_o = n8493_o[28:24];
  assign n10114_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, n10113_o, 3'b100, n10082_o, n10112_o, n10080_o, n10110_o, n10111_o, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, 24'b000000000000100000000000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:79  */
  assign n10115_o = n10114_o[136];
  assign n10116_o = n8493_o[6:0];
  assign n10117_o = n8493_o[19:12];
  assign n10118_o = n8493_o[28:24];
  assign n10119_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, n10118_o, 3'b100, n10082_o, n10117_o, n10080_o, n10110_o, n10116_o, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n7861_o, 4'b0000, 24'b000000000000100000000000, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:108  */
  assign n10120_o = n10119_o[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:85  */
  assign n10121_o = ~n10120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:83  */
  assign n10122_o = {n10115_o, n10121_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n10123_o = n10083_o ? 2'b11 : n10110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n10124_o = n10083_o ? n10097_o : n10122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n10125_o = n10083_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:816:27  */
  assign n10128_o = n8584_o[83];
  assign n10131_o = {1'b0, 1'b0};
  assign n10132_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:816:13  */
  assign n10133_o = n10128_o ? n10131_o : n10132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:29  */
  assign n10134_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:36  */
  assign n10135_o = n10134_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:822:15  */
  assign n10138_o = n10135_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:823:15  */
  assign n10141_o = n10135_o == 2'b01;
  assign n10143_o = {n10141_o, n10138_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:13  */
  always @*
    case (n10143_o)
      2'b10: n10144_o <= 2'b01;
      2'b01: n10144_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:37  */
  assign n10147_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:44  */
  assign n10148_o = n10147_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10164_o = n10148_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10165_o = 1'b1 & n10164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10168_o = n10165_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:78  */
  assign n10170_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:85  */
  assign n10171_o = n10170_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10187_o = n10171_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10188_o = 1'b1 & n10187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10191_o = n10188_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:55  */
  assign n10192_o = n10168_o | n10191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:833:35  */
  assign n10193_o = n8584_o[8];
  assign n10196_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10197_o = n10372_o ? 3'b001 : n10196_o;
  assign n10198_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:833:13  */
  assign n10199_o = n10193_o ? 1'b1 : n10198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:29  */
  assign n10200_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:36  */
  assign n10201_o = n10200_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:839:15  */
  assign n10204_o = n10201_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:13  */
  always @*
    case (n10204_o)
      1'b1: n10206_o <= 2'b01;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:844:77  */
  assign n10208_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:844:75  */
  assign n10209_o = {n8492_o, n10208_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:37  */
  assign n10211_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:44  */
  assign n10212_o = n10211_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10228_o = n10212_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10229_o = 1'b1 & n10228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10232_o = n10229_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:78  */
  assign n10234_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:85  */
  assign n10235_o = n10234_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10251_o = n10235_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10252_o = 1'b1 & n10251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10255_o = n10252_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:55  */
  assign n10256_o = n10232_o | n10255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:854:77  */
  assign n10260_o = ~n8318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:854:75  */
  assign n10261_o = {n8318_o, n10260_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:855:77  */
  assign n10262_o = ~n8405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:855:75  */
  assign n10263_o = {n8405_o, n10262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:27  */
  assign n10264_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:29  */
  assign n10265_o = ~n10264_o;
  assign n10267_o = n8493_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:13  */
  assign n10268_o = n10265_o ? 1'b1 : n10267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:861:35  */
  assign n10269_o = n8584_o[8];
  assign n10271_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:861:13  */
  assign n10272_o = n10269_o ? 1'b1 : n10271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:29  */
  assign n10273_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:36  */
  assign n10274_o = n10273_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:866:15  */
  assign n10277_o = n10274_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:867:15  */
  assign n10280_o = n10274_o == 2'b01;
  assign n10282_o = {n10280_o, n10277_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:13  */
  always @*
    case (n10282_o)
      2'b10: n10283_o <= 2'b01;
      2'b01: n10283_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:18  */
  assign n10284_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:25  */
  assign n10285_o = n10284_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:29  */
  assign n10286_o = n10285_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:35  */
  assign n10287_o = ~n10286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:13  */
  assign n10289_o = n10287_o ? 1'b1 : n7834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:36  */
  assign n10291_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:43  */
  assign n10292_o = n10291_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10308_o = n10292_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10309_o = 1'b1 & n10308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10312_o = n10309_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:882:77  */
  assign n10315_o = ~n8318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:882:75  */
  assign n10316_o = {n8318_o, n10315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:883:77  */
  assign n10317_o = ~n8405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:883:75  */
  assign n10318_o = {n8405_o, n10317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:27  */
  assign n10319_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:29  */
  assign n10320_o = ~n10319_o;
  assign n10322_o = n8493_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:13  */
  assign n10323_o = n10320_o ? 1'b1 : n10322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:29  */
  assign n10324_o = n8584_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:36  */
  assign n10325_o = n10324_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:890:15  */
  assign n10328_o = n10325_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:891:15  */
  assign n10331_o = n10325_o == 2'b01;
  assign n10333_o = {n10331_o, n10328_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:13  */
  always @*
    case (n10333_o)
      2'b10: n10334_o <= 2'b01;
      2'b01: n10334_o <= 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:18  */
  assign n10335_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:25  */
  assign n10336_o = n10335_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:29  */
  assign n10337_o = n10336_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:35  */
  assign n10338_o = ~n10337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n10340_o = n10342_o ? 1'b1 : n7834_o;
  assign n10341_o = {n10323_o, n10334_o, n10318_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n10342_o = n10312_o & n10338_o;
  assign n10343_o = n8493_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n10344_o = n10312_o ? 4'b0101 : n10343_o;
  assign n10345_o = n8493_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n10346_o = n10312_o ? n10316_o : n10345_o;
  assign n10347_o = n8493_o[16:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n10348_o = n10312_o ? n10341_o : n10347_o;
  assign n10349_o = n8493_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n10350_o = n10312_o ? 3'b100 : n10349_o;
  assign n10351_o = {n10268_o, n10283_o, n10263_o};
  assign n10352_o = {3'b100, n10272_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n10353_o = n10256_o ? n10289_o : n10340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n10354_o = n10256_o ? 4'b0101 : n10344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n10355_o = n10256_o ? n10261_o : n10346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n10356_o = n10256_o ? n10351_o : n10348_o;
  assign n10357_o = n10352_o[0];
  assign n10358_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n10359_o = n10256_o ? n10357_o : n10358_o;
  assign n10360_o = n10352_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n10361_o = n10256_o ? n10360_o : n10350_o;
  assign n10362_o = n8493_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n10363_o = n10256_o ? 1'b1 : n10362_o;
  assign n10364_o = {n10361_o, n10359_o};
  assign n10365_o = {3'b001, n10199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10366_o = n10192_o ? n7834_o : n10353_o;
  assign n10367_o = n8493_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10368_o = n10192_o ? n10367_o : n10354_o;
  assign n10369_o = n8493_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10370_o = n10192_o ? n10369_o : n10355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10372_o = n10192_o & n10193_o;
  assign n10373_o = n10356_o[1:0];
  assign n10374_o = n8493_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10375_o = n10192_o ? n10374_o : n10373_o;
  assign n10376_o = n10356_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10377_o = n10192_o ? n10206_o : n10376_o;
  assign n10378_o = n10356_o[4];
  assign n10379_o = n8493_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10380_o = n10192_o ? n10379_o : n10378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10381_o = n10192_o ? n10365_o : n10364_o;
  assign n10382_o = n8493_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10383_o = n10192_o ? n10382_o : n10363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n10384_o = n10192_o ? n10209_o : 2'b00;
  assign n10385_o = {n10380_o, n10377_o, n10375_o, n10197_o, n10370_o};
  assign n10386_o = {n10133_o, n10144_o, n10124_o, n10080_o, n10123_o};
  assign n10387_o = {n10125_o, n10082_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n10388_o = n10075_o ? n7834_o : n10366_o;
  assign n10389_o = n8493_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n10390_o = n10075_o ? n10389_o : n10368_o;
  assign n10391_o = n10386_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n10392_o = n10075_o ? n10391_o : n10385_o;
  assign n10393_o = n10386_o[10];
  assign n10394_o = n8493_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n10395_o = n10075_o ? n10393_o : n10394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n10396_o = n10075_o ? n10387_o : n10381_o;
  assign n10397_o = n8493_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n10398_o = n10075_o ? n10397_o : n10383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n10399_o = n10075_o ? 2'b11 : n10384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:26  */
  assign n10400_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:52  */
  assign n10401_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:37  */
  assign n10402_o = n10400_o & n10401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:77  */
  assign n10403_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:81  */
  assign n10404_o = ~n10403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:62  */
  assign n10405_o = n10402_o & n10404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:26  */
  assign n10406_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:52  */
  assign n10407_o = n7839_o[21:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:67  */
  assign n10409_o = n10407_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:37  */
  assign n10410_o = n10406_o & n10409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:90  */
  assign n10411_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:94  */
  assign n10412_o = ~n10411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:75  */
  assign n10413_o = n10410_o & n10412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:115  */
  assign n10414_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:100  */
  assign n10415_o = n10413_o & n10414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:82  */
  assign n10417_o = n8584_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:89  */
  assign n10418_o = n10417_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:107  */
  assign n10419_o = n8584_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:114  */
  assign n10420_o = n10419_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:129  */
  assign n10421_o = n8584_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:136  */
  assign n10422_o = n10421_o[12:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:741:15  */
  assign n10428_o = n10418_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:742:44  */
  assign n10430_o = {24'b000000000000000000000000, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:742:7  */
  assign n10432_o = n10428_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:743:44  */
  assign n10434_o = {16'b0000000000000000, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:743:51  */
  assign n10436_o = {n10434_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:743:7  */
  assign n10438_o = n10428_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:744:44  */
  assign n10440_o = {8'b00000000, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:744:51  */
  assign n10442_o = {n10440_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:744:7  */
  assign n10444_o = n10428_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:745:39  */
  assign n10446_o = {n10422_o, 24'b000000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:745:7  */
  assign n10448_o = n10428_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:746:40  */
  assign n10450_o = {8'b00000000, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:746:47  */
  assign n10452_o = {n10450_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:746:55  */
  assign n10453_o = {n10452_o, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:746:7  */
  assign n10455_o = n10428_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:747:39  */
  assign n10457_o = {n10422_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:747:47  */
  assign n10458_o = {n10457_o, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:747:54  */
  assign n10460_o = {n10458_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:747:7  */
  assign n10462_o = n10428_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:748:30  */
  assign n10463_o = n10418_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:748:34  */
  assign n10464_o = ~n10463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:749:42  */
  assign n10466_o = {16'b0000000000000000, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:749:49  */
  assign n10468_o = {n10466_o, 8'b00010001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:40  */
  assign n10470_o = {8'b00010001, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:47  */
  assign n10472_o = {n10470_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:748:22  */
  assign n10473_o = n10464_o ? n10468_o : n10472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:748:7  */
  assign n10475_o = n10428_o == 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:30  */
  assign n10476_o = n10418_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:34  */
  assign n10477_o = ~n10476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:47  */
  assign n10478_o = ~n10420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:40  */
  assign n10479_o = n10477_o & n10478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:39  */
  assign n10480_o = {n10422_o, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:46  */
  assign n10481_o = {n10480_o, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:53  */
  assign n10482_o = {n10481_o, n10422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:33  */
  assign n10483_o = n10418_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:37  */
  assign n10484_o = ~n10483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:43  */
  assign n10485_o = n10484_o & n10420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:38  */
  assign n10486_o = n10422_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:48  */
  assign n10487_o = n10422_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:42  */
  assign n10488_o = {n10486_o, n10487_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:58  */
  assign n10489_o = n10422_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:52  */
  assign n10490_o = {n10488_o, n10489_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:68  */
  assign n10491_o = n10422_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:62  */
  assign n10492_o = {n10490_o, n10491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:38  */
  assign n10493_o = n10422_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:72  */
  assign n10494_o = {n10492_o, n10493_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:48  */
  assign n10495_o = n10422_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:42  */
  assign n10496_o = {n10494_o, n10495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:58  */
  assign n10497_o = n10422_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:52  */
  assign n10498_o = {n10496_o, n10497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:68  */
  assign n10499_o = n10422_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:62  */
  assign n10500_o = {n10498_o, n10499_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:38  */
  assign n10501_o = n10422_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:72  */
  assign n10502_o = {n10500_o, n10501_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:48  */
  assign n10503_o = n10422_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:42  */
  assign n10504_o = {n10502_o, n10503_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:58  */
  assign n10505_o = n10422_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:52  */
  assign n10506_o = {n10504_o, n10505_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:68  */
  assign n10507_o = n10422_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:62  */
  assign n10508_o = {n10506_o, n10507_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:38  */
  assign n10509_o = n10422_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:758:72  */
  assign n10510_o = {n10508_o, n10509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:48  */
  assign n10511_o = n10422_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:42  */
  assign n10512_o = {n10510_o, n10511_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:58  */
  assign n10513_o = n10422_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:52  */
  assign n10514_o = {n10512_o, n10513_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:68  */
  assign n10515_o = n10422_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:62  */
  assign n10516_o = {n10514_o, n10515_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:38  */
  assign n10517_o = n10422_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:72  */
  assign n10518_o = {n10516_o, n10517_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:48  */
  assign n10519_o = n10422_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:42  */
  assign n10520_o = {n10518_o, n10519_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:58  */
  assign n10521_o = n10422_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:52  */
  assign n10522_o = {n10520_o, n10521_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:68  */
  assign n10523_o = n10422_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:62  */
  assign n10524_o = {n10522_o, n10523_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:38  */
  assign n10525_o = n10422_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:760:72  */
  assign n10526_o = {n10524_o, n10525_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:48  */
  assign n10527_o = n10422_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:42  */
  assign n10528_o = {n10526_o, n10527_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:58  */
  assign n10529_o = n10422_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:52  */
  assign n10530_o = {n10528_o, n10529_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:68  */
  assign n10531_o = n10422_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:62  */
  assign n10532_o = {n10530_o, n10531_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:38  */
  assign n10533_o = n10422_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:72  */
  assign n10534_o = {n10532_o, n10533_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:48  */
  assign n10535_o = n10422_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:42  */
  assign n10536_o = {n10534_o, n10535_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:58  */
  assign n10537_o = n10422_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:52  */
  assign n10538_o = {n10536_o, n10537_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:68  */
  assign n10539_o = n10422_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:62  */
  assign n10540_o = {n10538_o, n10539_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:38  */
  assign n10541_o = n10422_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:72  */
  assign n10542_o = {n10540_o, n10541_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:48  */
  assign n10543_o = n10422_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:42  */
  assign n10544_o = {n10542_o, n10543_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:58  */
  assign n10545_o = n10422_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:52  */
  assign n10546_o = {n10544_o, n10545_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:68  */
  assign n10547_o = n10422_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:62  */
  assign n10548_o = {n10546_o, n10547_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:22  */
  assign n10550_o = n10485_o ? n10548_o : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:22  */
  assign n10551_o = n10479_o ? n10482_o : n10550_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:7  */
  assign n10553_o = n10428_o == 3'b111;
  assign n10554_o = {n10553_o, n10475_o, n10462_o, n10455_o, n10448_o, n10444_o, n10438_o, n10432_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:741:5  */
  always @*
    case (n10554_o)
      8'b10000000: n10556_o <= n10551_o;
      8'b01000000: n10556_o <= n10473_o;
      8'b00100000: n10556_o <= n10460_o;
      8'b00010000: n10556_o <= n10453_o;
      8'b00001000: n10556_o <= n10446_o;
      8'b00000100: n10556_o <= n10442_o;
      8'b00000010: n10556_o <= n10436_o;
      8'b00000001: n10556_o <= n10430_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:25  */
  assign n10559_o = n8584_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:27  */
  assign n10560_o = ~n10559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:914:77  */
  assign n10561_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:914:75  */
  assign n10562_o = {n8492_o, n10561_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:11  */
  assign n10563_o = n10560_o ? n10562_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:38  */
  assign n10564_o = n8584_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:42  */
  assign n10565_o = ~n10564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:75  */
  assign n10566_o = n8584_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:48  */
  assign n10567_o = n10565_o & n10566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:38  */
  assign n10568_o = n8584_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:75  */
  assign n10569_o = n8584_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:79  */
  assign n10570_o = ~n10569_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:48  */
  assign n10571_o = n10568_o & n10570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:113  */
  assign n10572_o = n8584_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:86  */
  assign n10573_o = n10571_o & n10572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:86  */
  assign n10574_o = n10567_o | n10573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:27  */
  assign n10576_o = n8584_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:34  */
  assign n10577_o = n10576_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:37  */
  assign n10578_o = ~n10577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:13  */
  assign n10583_o = n10578_o ? 4'b0001 : 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:13  */
  assign n10584_o = n10578_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:41  */
  assign n10585_o = n8584_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:44  */
  assign n10586_o = ~n10585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:76  */
  assign n10587_o = n8584_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:80  */
  assign n10588_o = ~n10587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:49  */
  assign n10589_o = n10586_o & n10588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:41  */
  assign n10590_o = n8584_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:76  */
  assign n10591_o = n8584_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:80  */
  assign n10592_o = ~n10591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:49  */
  assign n10593_o = n10590_o & n10592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:114  */
  assign n10594_o = n8584_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:118  */
  assign n10595_o = ~n10594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:87  */
  assign n10596_o = n10593_o & n10595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:87  */
  assign n10597_o = n10589_o | n10596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:41  */
  assign n10598_o = n8584_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:76  */
  assign n10599_o = n8584_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:49  */
  assign n10600_o = n10598_o & n10599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:125  */
  assign n10601_o = n10597_o | n10600_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:27  */
  assign n10604_o = n8584_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:34  */
  assign n10605_o = n10604_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:37  */
  assign n10606_o = ~n10605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:13  */
  assign n10609_o = n10606_o ? 3'b010 : 3'b011;
  assign n10610_o = {3'b011, 4'b0001};
  assign n10611_o = n8493_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:11  */
  assign n10612_o = n10601_o ? n10610_o : n10611_o;
  assign n10613_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:11  */
  assign n10614_o = n10601_o ? n10609_o : n10613_o;
  assign n10615_o = {3'b100, n10583_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:11  */
  assign n10616_o = n10574_o ? n10615_o : n10612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:11  */
  assign n10617_o = n10574_o ? n10584_o : n10614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:26  */
  assign n10618_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:52  */
  assign n10619_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:37  */
  assign n10620_o = n10618_o & n10619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:25  */
  assign n10622_o = n8584_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:27  */
  assign n10623_o = ~n10622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:953:77  */
  assign n10624_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:953:75  */
  assign n10625_o = {n8492_o, n10624_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:954:77  */
  assign n10626_o = ~n8405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:954:75  */
  assign n10627_o = {n8405_o, n10626_o};
  assign n10628_o = n8493_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:11  */
  assign n10629_o = n10623_o ? n10627_o : n10628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:11  */
  assign n10630_o = n10623_o ? n10625_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:36  */
  assign n10631_o = n8584_o[24:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:49  */
  assign n10633_o = n10631_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:959:94  */
  assign n10636_o = n8584_o[21:19];
  assign n10645_o = {29'b00000000000000000000000000000, n10636_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:39  */
  assign n10646_o = n8584_o[24:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:52  */
  assign n10648_o = n10646_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:962:94  */
  assign n10651_o = n8584_o[22:19];
  assign n10660_o = {28'b0000000000000000000000000000, n10651_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:965:94  */
  assign n10663_o = n8584_o[23:19];
  assign n10672_o = {27'b000000000000000000000000000, n10663_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:11  */
  assign n10673_o = n10648_o ? n10660_o : n10672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:11  */
  assign n10674_o = n10648_o ? 2'b01 : 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:11  */
  assign n10675_o = n10633_o ? n10645_o : n10673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:11  */
  assign n10676_o = n10633_o ? 2'b00 : n10674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:34  */
  assign n10679_o = n8584_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:41  */
  assign n10680_o = n10679_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10696_o = n10680_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10697_o = 1'b1 & n10696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10700_o = n10697_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:74  */
  assign n10702_o = n8584_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:81  */
  assign n10703_o = n10702_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10719_o = n10703_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10720_o = 1'b1 & n10719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10723_o = n10720_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:52  */
  assign n10724_o = n10700_o | n10723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:114  */
  assign n10726_o = n8584_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:121  */
  assign n10727_o = n10726_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10743_o = n10727_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10744_o = 1'b1 & n10743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10747_o = n10744_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:92  */
  assign n10748_o = n10724_o | n10747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:977:35  */
  assign n10751_o = n8584_o[16];
  assign n10753_o = n8493_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:977:13  */
  assign n10754_o = n10751_o ? 3'b010 : n10753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:27  */
  assign n10755_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:57  */
  assign n10756_o = n8584_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:35  */
  assign n10757_o = n10755_o | n10756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:986:29  */
  assign n10761_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:986:15  */
  assign n10763_o = n10761_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:29  */
  assign n10764_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:60  */
  assign n10765_o = n8584_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:37  */
  assign n10766_o = n10764_o & n10765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:15  */
  assign n10768_o = n10766_o ? 1'b0 : 1'b1;
  assign n10769_o = {n10763_o, n10768_o};
  assign n10770_o = n8493_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:13  */
  assign n10771_o = n10757_o ? n10769_o : n10770_o;
  assign n10772_o = n8493_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:13  */
  assign n10773_o = n10757_o ? 1'b1 : n10772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:36  */
  assign n10775_o = n8584_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:43  */
  assign n10776_o = n10775_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10792_o = n10776_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10793_o = 1'b1 & n10792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10796_o = n10793_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:44  */
  assign n10800_o = n8584_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10816_o = n10800_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10817_o = 1'b1 & n10816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10820_o = n10817_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1012:27  */
  assign n10826_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1012:13  */
  assign n10828_o = n10826_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:27  */
  assign n10829_o = n8584_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:58  */
  assign n10830_o = n8584_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:35  */
  assign n10831_o = n10829_o & n10830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:13  */
  assign n10833_o = n10831_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:37  */
  assign n10835_o = n8584_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:44  */
  assign n10836_o = n10835_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10852_o = n10836_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10853_o = 1'b1 & n10852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10856_o = n10853_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:74  */
  assign n10857_o = n8584_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:81  */
  assign n10858_o = n10857_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:59  */
  assign n10859_o = ~n10858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:55  */
  assign n10860_o = n10856_o & n10859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:102  */
  assign n10861_o = n8584_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:109  */
  assign n10862_o = n10861_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:87  */
  assign n10863_o = ~n10862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:83  */
  assign n10864_o = n10860_o & n10863_o;
  assign n10871_o = {2'b00, 1'b0, 1'b0};
  assign n10872_o = n8493_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n10873_o = n10864_o ? 4'b0100 : n10872_o;
  assign n10874_o = n8493_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n10875_o = n10864_o ? n10871_o : n10874_o;
  assign n10876_o = n8493_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n10877_o = n10864_o ? 3'b100 : n10876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n10878_o = n10864_o ? 2'b11 : n10630_o;
  assign n10879_o = {2'b00, n10828_o, n10833_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n10880_o = n10820_o ? 4'b0100 : n10873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n10881_o = n10820_o ? n10879_o : n10875_o;
  assign n10882_o = n8493_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n10883_o = n10820_o ? n10882_o : n10877_o;
  assign n10884_o = n8493_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n10885_o = n10820_o ? 1'b1 : n10884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n10886_o = n10820_o ? n10630_o : n10878_o;
  assign n10887_o = {n10885_o, n10883_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n10888_o = n10796_o ? 4'b0100 : n10880_o;
  assign n10889_o = n10881_o[1:0];
  assign n10890_o = n8493_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n10891_o = n10796_o ? n10890_o : n10889_o;
  assign n10892_o = n10881_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n10893_o = n10796_o ? 2'b00 : n10892_o;
  assign n10894_o = n8493_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n10895_o = n10796_o ? n10894_o : n10887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n10896_o = n10796_o ? n10630_o : n10886_o;
  assign n10897_o = {n10893_o, n10891_o};
  assign n10898_o = {2'b01, n10771_o};
  assign n10899_o = {n10773_o, n10754_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n10900_o = n10748_o ? 4'b0100 : n10888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n10901_o = n10748_o ? n10898_o : n10897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n10902_o = n10748_o ? n10899_o : n10895_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n10903_o = n10748_o ? n10630_o : n10896_o;
  assign n10917_o = {3'b010, n10900_o, n10675_o};
  assign n10918_o = {n10901_o, n10676_o, n10629_o};
  assign n10919_o = n8493_o[6:0];
  assign n10920_o = {n10919_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n10921_o = n10620_o ? n10917_o : n10920_o;
  assign n10922_o = n8493_o[19:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n10923_o = n10620_o ? n10918_o : n10922_o;
  assign n10924_o = n8493_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n10925_o = n10620_o ? n10902_o : n10924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n10926_o = n10620_o ? n10903_o : 2'b00;
  assign n10927_o = {n10616_o, n10556_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n10928_o = n10415_o ? n10927_o : n10921_o;
  assign n10929_o = n8493_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n10930_o = n10415_o ? n10617_o : n10929_o;
  assign n10931_o = n8493_o[19:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n10932_o = n10415_o ? n10931_o : n10923_o;
  assign n10933_o = n8493_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n10934_o = n10415_o ? n10933_o : n10925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n10935_o = n10415_o ? n10563_o : n10926_o;
  assign n10936_o = {n10932_o, n10930_o};
  assign n10937_o = n8493_o[6:0];
  assign n10938_o = {n10937_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n10939_o = n10405_o ? n10938_o : n10928_o;
  assign n10940_o = n8493_o[19:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n10941_o = n10405_o ? n10940_o : n10936_o;
  assign n10942_o = n8493_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n10943_o = n10405_o ? n10942_o : n10934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n10944_o = n10405_o ? 2'b00 : n10935_o;
  assign n10945_o = {n10395_o, n10392_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10946_o = n10030_o ? n10388_o : n7834_o;
  assign n10947_o = n10939_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10948_o = n10030_o ? n8495_o : n10947_o;
  assign n10949_o = n10939_o[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10950_o = n10030_o ? n10390_o : n10949_o;
  assign n10951_o = n10939_o[38:36];
  assign n10952_o = n8493_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10953_o = n10030_o ? n10952_o : n10951_o;
  assign n10954_o = n10945_o[1:0];
  assign n10955_o = n8493_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10956_o = n10030_o ? n10954_o : n10955_o;
  assign n10957_o = n10941_o[8:0];
  assign n10958_o = n10945_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10959_o = n10030_o ? n10958_o : n10957_o;
  assign n10960_o = n10941_o[10:9];
  assign n10961_o = n8493_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10962_o = n10030_o ? n10961_o : n10960_o;
  assign n10963_o = n10396_o[0];
  assign n10964_o = n8493_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10965_o = n10030_o ? n10963_o : n10964_o;
  assign n10966_o = n10943_o[2:0];
  assign n10967_o = n10396_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10968_o = n10030_o ? n10967_o : n10966_o;
  assign n10969_o = n10943_o[3];
  assign n10970_o = n8493_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10971_o = n10030_o ? n10970_o : n10969_o;
  assign n10972_o = n8493_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10973_o = n10030_o ? n10398_o : n10972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n10974_o = n10030_o ? n10399_o : n10944_o;
  assign n10975_o = {n10973_o, n10971_o, n10968_o, n10965_o, n10962_o, n10959_o, n10956_o, n10953_o, n10950_o, n10948_o};
  assign n10976_o = {n10021_o, n10019_o, n10016_o, n9625_o, n10014_o, n9623_o, n10013_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n10977_o = n9612_o ? n10011_o : n10946_o;
  assign n10978_o = n10975_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n10979_o = n9612_o ? n8495_o : n10978_o;
  assign n10980_o = n10975_o[52:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n10981_o = n9612_o ? n10976_o : n10980_o;
  assign n10982_o = n10975_o[55:53];
  assign n10983_o = n8493_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n10984_o = n9612_o ? n10983_o : n10982_o;
  assign n10985_o = n10975_o[57:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n10986_o = n9612_o ? n10023_o : n10985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n10987_o = n9612_o ? n9626_o : n10974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:24  */
  assign n10988_o = n7839_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:39  */
  assign n10990_o = n10988_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:83  */
  assign n10992_o = n8584_o[49:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:89  */
  assign n10993_o = n10992_o[11:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:94  */
  assign n10995_o = {n10993_o, 2'b00};
  assign n11004_o = {25'b0000000000000000000000000, n10995_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n11012_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n11015_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n11017_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n11019_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n11021_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n11023_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n11025_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n11027_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n11030_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n11031_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n11033_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n11035_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n11036_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n11037_o = {n11035_o, n11036_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n11038_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n11039_o = {n11037_o, n11038_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n11042_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n11043_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n11045_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n11047_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n11049_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n11050_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n11051_o = {n11049_o, n11050_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n11053_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n11055_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n11057_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n11059_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n11060_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n11061_o = {n11059_o, n11060_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n11063_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n11064_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n11065_o = {n11063_o, n11064_o};
  assign n11067_o = n11013_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n11068_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n11069_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n11070_o = {n11068_o, n11069_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n11071_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n11072_o = {n11070_o, n11071_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n11074_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n11076_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n11078_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n11080_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n11081_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n11082_o = {n11080_o, n11081_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n11084_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n11085_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n11086_o = {n11084_o, n11085_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n11088_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n11089_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n11090_o = {n11088_o, n11089_o};
  assign n11091_o = {n11090_o, n11086_o, n11082_o, n11078_o, n11076_o, n11074_o, n11072_o, n11065_o, n11067_o, n11061_o, n11057_o, n11055_o, n11053_o, n11051_o, n11047_o, n11045_o, n11043_o, n11039_o, n11042_o, n11033_o, n11031_o, n11027_o, n11030_o, n11025_o, n11023_o, n11021_o, n11019_o, n11017_o, n11015_o, n11012_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1047:83  */
  assign n11092_o = n11091_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1047:90  */
  assign n11093_o = n11092_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1050:78  */
  assign n11096_o = n8584_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:30  */
  assign n11097_o = n8584_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:34  */
  assign n11098_o = ~n11097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:9  */
  assign n11100_o = n11098_o ? 2'b11 : 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:23  */
  assign n11101_o = n8584_o[49:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:29  */
  assign n11102_o = n11101_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n11109_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n11112_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n11114_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n11116_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n11118_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n11120_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n11122_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n11124_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n11127_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n11128_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n11130_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n11132_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n11133_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n11134_o = {n11132_o, n11133_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n11135_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n11136_o = {n11134_o, n11135_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n11139_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n11140_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n11142_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n11144_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n11146_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n11147_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n11148_o = {n11146_o, n11147_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n11150_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n11152_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n11154_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n11156_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n11157_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n11158_o = {n11156_o, n11157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n11160_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n11161_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n11162_o = {n11160_o, n11161_o};
  assign n11164_o = n11110_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n11165_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n11166_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n11167_o = {n11165_o, n11166_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n11168_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n11169_o = {n11167_o, n11168_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n11171_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n11173_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n11175_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n11177_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n11178_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n11179_o = {n11177_o, n11178_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n11181_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n11182_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n11183_o = {n11181_o, n11182_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n11185_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n11186_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n11187_o = {n11185_o, n11186_o};
  assign n11188_o = {n11187_o, n11183_o, n11179_o, n11175_o, n11173_o, n11171_o, n11169_o, n11162_o, n11164_o, n11158_o, n11154_o, n11152_o, n11150_o, n11148_o, n11144_o, n11142_o, n11140_o, n11136_o, n11139_o, n11130_o, n11128_o, n11124_o, n11127_o, n11122_o, n11120_o, n11118_o, n11116_o, n11114_o, n11112_o, n11109_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1057:83  */
  assign n11189_o = n11188_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1057:90  */
  assign n11190_o = n11189_o[4:0];
  assign n11192_o = n7945_o[22:8];
  assign n11193_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n11190_o, 4'b0000, n11096_o, n11192_o, n11100_o, 2'b00, 4'b0000, n7834_o, n7831_o, n7841_o, n11004_o, n7902_o, n11093_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:74  */
  assign n11194_o = n11193_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:81  */
  assign n11195_o = n11194_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:85  */
  assign n11196_o = n11195_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:94  */
  assign n11197_o = n11196_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n11211_o = n11197_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n11214_o = n11211_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n11216_o = 1'b1 ? n11214_o : 1'b0;
  assign n11217_o = {n11216_o, n11190_o};
  assign n11218_o = {1'b0, n7861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:9  */
  assign n11219_o = n11102_o ? n11217_o : n11218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:30  */
  assign n11220_o = n8584_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:25  */
  assign n11224_o = n8584_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:27  */
  assign n11225_o = ~n11224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1068:77  */
  assign n11226_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1068:75  */
  assign n11227_o = {n8492_o, n11226_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1069:77  */
  assign n11228_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1069:75  */
  assign n11229_o = {n8492_o, n11228_o};
  assign n11230_o = n8496_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:11  */
  assign n11231_o = n11225_o ? n11229_o : n11230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:11  */
  assign n11232_o = n11225_o ? n11227_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:25  */
  assign n11235_o = n8584_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:27  */
  assign n11236_o = ~n11235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1077:77  */
  assign n11237_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1077:75  */
  assign n11238_o = {n8492_o, n11237_o};
  assign n11239_o = n8496_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:11  */
  assign n11240_o = n11236_o ? n11238_o : n11239_o;
  assign n11241_o = {n11240_o, 1'b0, 1'b1};
  assign n11242_o = {n11231_o, 1'b1, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:9  */
  assign n11243_o = n11220_o ? n11242_o : n11241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:9  */
  assign n11244_o = n11220_o ? n11232_o : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:24  */
  assign n11245_o = n7839_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:39  */
  assign n11247_o = n11245_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:31  */
  assign n11249_o = n8584_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:38  */
  assign n11250_o = n11249_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11266_o = n11250_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11267_o = 1'b1 & n11266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11270_o = n11267_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1089:83  */
  assign n11272_o = n8584_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1089:90  */
  assign n11273_o = n11272_o[10:6];
  assign n11282_o = {27'b000000000000000000000000000, n11273_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n11291_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n11294_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n11296_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n11298_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n11300_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n11302_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n11304_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n11306_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n11309_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n11310_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n11312_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n11314_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n11315_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n11316_o = {n11314_o, n11315_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n11317_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n11318_o = {n11316_o, n11317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n11321_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n11322_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n11324_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n11326_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n11328_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n11329_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n11330_o = {n11328_o, n11329_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n11332_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n11334_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n11336_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n11338_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n11339_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n11340_o = {n11338_o, n11339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n11342_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n11343_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n11344_o = {n11342_o, n11343_o};
  assign n11346_o = n11292_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n11347_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n11348_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n11349_o = {n11347_o, n11348_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n11350_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n11351_o = {n11349_o, n11350_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n11353_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n11355_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n11357_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n11359_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n11360_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n11361_o = {n11359_o, n11360_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n11363_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n11364_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n11365_o = {n11363_o, n11364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n11367_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n11368_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n11369_o = {n11367_o, n11368_o};
  assign n11370_o = {n11369_o, n11365_o, n11361_o, n11357_o, n11355_o, n11353_o, n11351_o, n11344_o, n11346_o, n11340_o, n11336_o, n11334_o, n11332_o, n11330_o, n11326_o, n11324_o, n11322_o, n11318_o, n11321_o, n11312_o, n11310_o, n11306_o, n11309_o, n11304_o, n11302_o, n11300_o, n11298_o, n11296_o, n11294_o, n11291_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1092:83  */
  assign n11371_o = n11370_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1092:90  */
  assign n11372_o = n11371_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:37  */
  assign n11373_o = n8584_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1097:27  */
  assign n11375_o = n8584_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1097:29  */
  assign n11376_o = ~n11375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1098:77  */
  assign n11377_o = ~n8492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1098:75  */
  assign n11378_o = {n8492_o, n11377_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1099:77  */
  assign n11379_o = ~n8405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1099:75  */
  assign n11380_o = {n8405_o, n11379_o};
  assign n11381_o = n8493_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11382_o = n11628_o ? n11380_o : n11381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n11383_o = n11387_o ? n11378_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n11384_o = n11373_o ? 4'b1010 : 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n11386_o = n11373_o & n11376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n11387_o = n11373_o & n11376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:34  */
  assign n11389_o = n8584_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:41  */
  assign n11390_o = n11389_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11406_o = n11390_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11407_o = 1'b1 & n11406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11410_o = n11407_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n11418_o = n7839_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n11421_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n11423_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n11425_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n11427_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n11429_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n11431_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n11433_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n11436_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n11437_o = n7839_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n11439_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n11441_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n11442_o = n7839_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n11443_o = {n11441_o, n11442_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n11444_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n11445_o = {n11443_o, n11444_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n11448_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n11449_o = n7839_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n11451_o = n7839_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n11453_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n11455_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n11456_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n11457_o = {n11455_o, n11456_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n11459_o = n7839_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n11461_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n11463_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n11465_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n11466_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n11467_o = {n11465_o, n11466_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n11469_o = n7839_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n11470_o = n7839_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n11471_o = {n11469_o, n11470_o};
  assign n11473_o = n11419_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n11474_o = n7839_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n11475_o = n7839_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n11476_o = {n11474_o, n11475_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n11477_o = n7839_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n11478_o = {n11476_o, n11477_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n11480_o = n7839_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n11482_o = n7839_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n11484_o = n7839_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n11486_o = n7839_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n11487_o = n7839_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n11488_o = {n11486_o, n11487_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n11490_o = n7839_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n11491_o = n7839_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n11492_o = {n11490_o, n11491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n11494_o = n7839_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n11495_o = n7839_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n11496_o = {n11494_o, n11495_o};
  assign n11497_o = {n11496_o, n11492_o, n11488_o, n11484_o, n11482_o, n11480_o, n11478_o, n11471_o, n11473_o, n11467_o, n11463_o, n11461_o, n11459_o, n11457_o, n11453_o, n11451_o, n11449_o, n11445_o, n11448_o, n11439_o, n11437_o, n11433_o, n11436_o, n11431_o, n11429_o, n11427_o, n11425_o, n11423_o, n11421_o, n11418_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1108:83  */
  assign n11498_o = n11497_o[90:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1108:90  */
  assign n11499_o = n11498_o[4:0];
  assign n11501_o = n7945_o[23:4];
  assign n11502_o = {1'b0, 16'b0000000000000000, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, 2'b00, n8053_o, 4'b1100, 29'b00000000000001011000110000000, n8495_o, n8230_o, n8142_o, n6955_o, n6943_o, 1'b0, n11499_o, 4'b0000, n11501_o, 4'b1001, n7834_o, n7831_o, n7841_o, n7944_o, n7902_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:74  */
  assign n11503_o = n11502_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:81  */
  assign n11504_o = n11503_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:85  */
  assign n11505_o = n11504_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:94  */
  assign n11506_o = n11505_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n11520_o = n11506_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n11523_o = n11520_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n11525_o = 1'b1 ? n11523_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1110:83  */
  assign n11527_o = n8584_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1110:90  */
  assign n11528_o = n11527_o[10:6];
  assign n11537_o = {27'b000000000000000000000000000, n11528_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:34  */
  assign n11539_o = n8584_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:41  */
  assign n11540_o = n11539_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11556_o = n11540_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11557_o = 1'b1 & n11556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11560_o = n11557_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:83  */
  assign n11562_o = n8584_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:92  */
  assign n11563_o = n11562_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:112  */
  assign n11564_o = n8584_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:121  */
  assign n11565_o = n11564_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:99  */
  assign n11566_o = {n11563_o, n11565_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1117:83  */
  assign n11567_o = n8584_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1117:92  */
  assign n11568_o = n11567_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:126  */
  assign n11569_o = {n11566_o, n11568_o};
  assign n11578_o = {18'b000000000000000000, n11569_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:16  */
  assign n11581_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:23  */
  assign n11582_o = n11581_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:27  */
  assign n11583_o = n11582_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:33  */
  assign n11584_o = ~n11583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n11586_o = n11588_o ? 1'b1 : n7834_o;
  assign n11587_o = {4'b1011, n11578_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n11588_o = n11560_o & n11584_o;
  assign n11589_o = n8493_o[3:0];
  assign n11590_o = {n11589_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n11591_o = n11560_o ? n11587_o : n11590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n11592_o = n11560_o ? 2'b11 : 2'b00;
  assign n11593_o = {n11525_o, n11499_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n11594_o = n11410_o ? n11537_o : n7944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n11595_o = n11410_o ? n7834_o : n11586_o;
  assign n11596_o = n7945_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n11597_o = n11410_o ? 4'b1001 : n11596_o;
  assign n11598_o = {1'b0, n7861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n11599_o = n11410_o ? n11593_o : n11598_o;
  assign n11600_o = n8493_o[3:0];
  assign n11601_o = {n11600_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n11602_o = n11410_o ? n11601_o : n11591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n11603_o = n11410_o ? 2'b00 : n11592_o;
  assign n11604_o = {n11597_o, n11595_o};
  assign n11605_o = {n11384_o, n11282_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11606_o = n11617_o ? n11372_o : n7882_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n11607_o = n11270_o ? n7944_o : n11594_o;
  assign n11608_o = n7945_o[3:0];
  assign n11609_o = {n11608_o, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n11610_o = n11270_o ? n11609_o : n11604_o;
  assign n11611_o = {1'b0, n7861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n11612_o = n11270_o ? n11611_o : n11599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n11613_o = n11270_o ? n11605_o : n11602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n11615_o = n11270_o & n11386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n11616_o = n11270_o ? n11383_o : n11603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11617_o = n11247_o & n11270_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11618_o = n11247_o ? n11607_o : n7944_o;
  assign n11619_o = n7945_o[3:0];
  assign n11620_o = {n11619_o, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11621_o = n11247_o ? n11610_o : n11620_o;
  assign n11622_o = {1'b0, n7861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11623_o = n11247_o ? n11612_o : n11622_o;
  assign n11624_o = n8493_o[3:0];
  assign n11625_o = {n11624_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11626_o = n11247_o ? n11613_o : n11625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11628_o = n11247_o & n11615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n11629_o = n11247_o ? n11616_o : 2'b00;
  assign n11630_o = {n11100_o, 2'b00, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11631_o = n10990_o ? n11093_o : n11606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11632_o = n10990_o ? n11004_o : n11618_o;
  assign n11633_o = n11621_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11634_o = n10990_o ? n7834_o : n11633_o;
  assign n11635_o = n11621_o[4:1];
  assign n11636_o = n11630_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11637_o = n10990_o ? n11636_o : n11635_o;
  assign n11638_o = n11630_o[7:4];
  assign n11639_o = n7945_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11640_o = n10990_o ? n11638_o : n11639_o;
  assign n11641_o = n7945_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11642_o = n10990_o ? n11096_o : n11641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11643_o = n10990_o ? n11219_o : n11623_o;
  assign n11644_o = n8493_o[3:0];
  assign n11645_o = {n11644_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11646_o = n10990_o ? n11645_o : n11626_o;
  assign n11647_o = n8493_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11648_o = n10990_o ? n11647_o : n11382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11649_o = n10990_o ? n11243_o : 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n11650_o = n10990_o ? n11244_o : n11629_o;
  assign n11651_o = {n11640_o, n11637_o, n11634_o};
  assign n11652_o = {n10986_o, n10984_o, n10981_o, n10979_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11653_o = n9610_o ? n7882_o : n11631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11654_o = n9610_o ? n7944_o : n11632_o;
  assign n11655_o = n11651_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11656_o = n9610_o ? n10977_o : n11655_o;
  assign n11657_o = n11651_o[8:1];
  assign n11658_o = n7945_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11659_o = n9610_o ? n11658_o : n11657_o;
  assign n11660_o = n7945_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11661_o = n9610_o ? n11660_o : n11642_o;
  assign n11662_o = {1'b0, n7861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11663_o = n9610_o ? n11662_o : n11643_o;
  assign n11664_o = n11652_o[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11665_o = n9610_o ? n11664_o : n11646_o;
  assign n11666_o = n11652_o[43:36];
  assign n11667_o = n8493_o[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11668_o = n9610_o ? n11666_o : n11667_o;
  assign n11669_o = n11652_o[45:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11670_o = n9610_o ? n11669_o : n11648_o;
  assign n11671_o = n11652_o[57:46];
  assign n11672_o = n8493_o[25:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11673_o = n9610_o ? n11671_o : n11672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11674_o = n9610_o ? 4'b1100 : n11649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n11675_o = n9610_o ? n10987_o : n11650_o;
  assign n11676_o = {n11659_o, n11656_o};
  assign n11677_o = {n11673_o, n11670_o, n11668_o, n11665_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11678_o = n9523_o ? n11653_o : n7882_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11679_o = n9523_o ? n11654_o : n7944_o;
  assign n11680_o = n7945_o[7:0];
  assign n11681_o = {n11680_o, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11682_o = n9523_o ? n11676_o : n11681_o;
  assign n11683_o = n7945_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11684_o = n9523_o ? n11661_o : n11683_o;
  assign n11685_o = {1'b0, n7861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11686_o = n9523_o ? n11663_o : n11685_o;
  assign n11687_o = n8493_o[25:0];
  assign n11688_o = {n11687_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11689_o = n9523_o ? n11677_o : n11688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11690_o = n9523_o ? n11674_o : 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n11691_o = n9523_o ? n11675_o : 2'b00;
  assign n11692_o = {4'b1010, n9502_o};
  assign n11693_o = {n9495_o, n9493_o, n9446_o, n9445_o, n9447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11694_o = n9442_o ? n7882_o : n11678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11695_o = n9442_o ? n7944_o : n11679_o;
  assign n11696_o = n11682_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11697_o = n9442_o ? n11692_o : n11696_o;
  assign n11698_o = n11682_o[8:5];
  assign n11699_o = n7945_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11700_o = n9442_o ? n11699_o : n11698_o;
  assign n11701_o = n7945_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11702_o = n9442_o ? n9459_o : n11701_o;
  assign n11703_o = n7945_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11704_o = n9442_o ? n11693_o : n11703_o;
  assign n11705_o = n7945_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11706_o = n9442_o ? n11705_o : n11684_o;
  assign n11707_o = n11686_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11708_o = n9442_o ? n7861_o : n11707_o;
  assign n11709_o = n11686_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11710_o = n9442_o ? n9496_o : n11709_o;
  assign n11711_o = n8493_o[25:0];
  assign n11712_o = {n11711_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11713_o = n9442_o ? n11712_o : n11689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11714_o = n9442_o ? 4'b1100 : n11690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n11715_o = n9442_o ? 2'b00 : n11691_o;
  assign n11716_o = {n11700_o, n11697_o};
  assign n11717_o = {n11706_o, n11704_o};
  assign n11718_o = {n11710_o, n11708_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11719_o = n9419_o ? n7882_o : n11694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11720_o = n9419_o ? n7944_o : n11695_o;
  assign n11721_o = n7945_o[7:0];
  assign n11722_o = {n11721_o, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11723_o = n9419_o ? n11722_o : n11716_o;
  assign n11724_o = n7945_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11725_o = n9419_o ? n11724_o : n11702_o;
  assign n11726_o = n7945_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11727_o = n9419_o ? n11726_o : n11717_o;
  assign n11728_o = {1'b0, n7861_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11729_o = n9419_o ? n11728_o : n11718_o;
  assign n11730_o = n8493_o[25:0];
  assign n11731_o = {n11730_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11732_o = n9419_o ? n11731_o : n11713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11733_o = n9419_o ? 4'b1100 : n11714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n11734_o = n9419_o ? 2'b00 : n11715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11735_o = n9366_o ? n7882_o : n11719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11736_o = n9366_o ? n7944_o : n11720_o;
  assign n11737_o = n11723_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11738_o = n9366_o ? n7834_o : n11737_o;
  assign n11739_o = n11723_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11740_o = n9366_o ? 4'b1000 : n11739_o;
  assign n11741_o = n11723_o[6:5];
  assign n11742_o = n7945_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11743_o = n9366_o ? n11742_o : n11741_o;
  assign n11744_o = n11723_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11745_o = n9366_o ? n9371_o : n11744_o;
  assign n11746_o = n7945_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11747_o = n9366_o ? n11746_o : n11725_o;
  assign n11748_o = n7945_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11749_o = n9366_o ? n11748_o : n11727_o;
  assign n11750_o = n11729_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11751_o = n9366_o ? n7861_o : n11750_o;
  assign n11752_o = n11729_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11753_o = n9366_o ? n9398_o : n11752_o;
  assign n11754_o = n8493_o[25:0];
  assign n11755_o = {n11754_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11756_o = n9366_o ? n11755_o : n11732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11757_o = n9366_o ? 4'b1100 : n11733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n11758_o = n9366_o ? 2'b00 : n11734_o;
  assign n11759_o = {n11745_o, n11743_o, n11740_o, n11738_o};
  assign n11760_o = {n11753_o, n11751_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11761_o = n9289_o ? n7882_o : n11735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11762_o = n9289_o ? n7944_o : n11736_o;
  assign n11763_o = n11759_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11764_o = n9289_o ? n7834_o : n11763_o;
  assign n11765_o = n11759_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11766_o = n9289_o ? 4'b0111 : n11765_o;
  assign n11767_o = n11759_o[6:5];
  assign n11768_o = n7945_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11769_o = n9289_o ? n11768_o : n11767_o;
  assign n11770_o = n11759_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11771_o = n9289_o ? n9294_o : n11770_o;
  assign n11772_o = n7945_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11773_o = n9289_o ? n11772_o : n11747_o;
  assign n11774_o = n7945_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11775_o = n9289_o ? n11774_o : n11749_o;
  assign n11776_o = n11760_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11777_o = n9289_o ? n7861_o : n11776_o;
  assign n11778_o = n11760_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11779_o = n9289_o ? n9321_o : n11778_o;
  assign n11780_o = n8493_o[25:0];
  assign n11781_o = {n11780_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11782_o = n9289_o ? n11781_o : n11756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11783_o = n9289_o ? 4'b1100 : n11757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n11784_o = n9289_o ? 2'b00 : n11758_o;
  assign n11785_o = {n11771_o, n11769_o, n11766_o, n11764_o};
  assign n11786_o = {n11779_o, n11777_o};
  assign n11787_o = {n9195_o, 2'b00, 4'b0000};
  assign n11788_o = {n9244_o, n9233_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11789_o = n9189_o ? n7882_o : n11761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11790_o = n9189_o ? n7944_o : n11762_o;
  assign n11791_o = n11785_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11792_o = n9189_o ? n7834_o : n11791_o;
  assign n11793_o = n11785_o[8:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11794_o = n9189_o ? n11787_o : n11793_o;
  assign n11795_o = n7945_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11796_o = n9189_o ? 2'b00 : n11795_o;
  assign n11797_o = n7945_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11798_o = n9189_o ? n11797_o : n11773_o;
  assign n11799_o = n7945_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11800_o = n9189_o ? n11799_o : n11775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11801_o = n9189_o ? n11788_o : 4'b0000;
  assign n11802_o = n11786_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11803_o = n9189_o ? n7861_o : n11802_o;
  assign n11804_o = n11786_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11805_o = n9189_o ? n9234_o : n11804_o;
  assign n11806_o = n8493_o[25:0];
  assign n11807_o = {n11806_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11808_o = n9189_o ? n11807_o : n11782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11809_o = n9189_o ? 4'b1100 : n11783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n11810_o = n9189_o ? 2'b00 : n11784_o;
  assign n11811_o = {n11794_o, n11792_o};
  assign n11812_o = {n11798_o, n11796_o};
  assign n11813_o = {n11805_o, n11803_o, n11801_o, n11800_o};
  assign n11814_o = {1'b1, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11815_o = n9164_o ? n7882_o : n11789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11816_o = n9164_o ? n7944_o : n11790_o;
  assign n11817_o = n11811_o[6:0];
  assign n11818_o = n7945_o[5:0];
  assign n11819_o = {n11818_o, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11820_o = n9164_o ? n11819_o : n11817_o;
  assign n11821_o = n11811_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11822_o = n9164_o ? 2'b10 : n11821_o;
  assign n11823_o = n7945_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11824_o = n9164_o ? n11823_o : n11812_o;
  assign n11825_o = n7945_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11826_o = n9164_o ? n11814_o : n11825_o;
  assign n11827_o = n7945_o[23:16];
  assign n11828_o = {1'b0, n7861_o, 4'b0000, n11827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11829_o = n9164_o ? n11828_o : n11813_o;
  assign n11830_o = n8493_o[25:0];
  assign n11831_o = {n11830_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11832_o = n9164_o ? n11831_o : n11808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11833_o = n9164_o ? 4'b1100 : n11809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n11834_o = n9164_o ? 2'b00 : n11810_o;
  assign n11835_o = {n11822_o, n11820_o};
  assign n11836_o = {n11829_o, n11826_o, n11824_o};
  assign n11837_o = {n9118_o, 2'b10, 4'b0000};
  assign n11838_o = {n9143_o, n9139_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11839_o = n9112_o ? n7882_o : n11815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11840_o = n9112_o ? n7944_o : n11816_o;
  assign n11841_o = n11835_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11842_o = n9112_o ? n7834_o : n11841_o;
  assign n11843_o = n11835_o[8:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11844_o = n9112_o ? n11837_o : n11843_o;
  assign n11845_o = n11836_o[2:0];
  assign n11846_o = n7945_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11847_o = n9112_o ? n11846_o : n11845_o;
  assign n11848_o = n11836_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11849_o = n9112_o ? n11838_o : n11848_o;
  assign n11850_o = n11836_o[24:7];
  assign n11851_o = n7945_o[23:16];
  assign n11852_o = {1'b0, n7861_o, 4'b0000, n11851_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11853_o = n9112_o ? n11852_o : n11850_o;
  assign n11854_o = n8493_o[25:0];
  assign n11855_o = {n11854_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11856_o = n9112_o ? n11855_o : n11832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11857_o = n9112_o ? 4'b1100 : n11833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n11858_o = n9112_o ? 2'b00 : n11834_o;
  assign n11859_o = {n11844_o, n11842_o};
  assign n11860_o = {n11853_o, n11849_o, n11847_o};
  assign n11861_o = {n9022_o, n9064_o};
  assign n11862_o = {n9069_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11863_o = n9017_o ? n7882_o : n11839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11864_o = n9017_o ? n7944_o : n11840_o;
  assign n11865_o = n11859_o[4:0];
  assign n11866_o = n7945_o[3:0];
  assign n11867_o = {n11866_o, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11868_o = n9017_o ? n11867_o : n11865_o;
  assign n11869_o = n11859_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11870_o = n9017_o ? n11861_o : n11869_o;
  assign n11871_o = n11860_o[2:0];
  assign n11872_o = n7945_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11873_o = n9017_o ? n11872_o : n11871_o;
  assign n11874_o = n11860_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11875_o = n9017_o ? n11862_o : n11874_o;
  assign n11876_o = n11860_o[23:7];
  assign n11877_o = n7945_o[23:16];
  assign n11878_o = {n7861_o, 4'b0000, n11877_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11879_o = n9017_o ? n11878_o : n11876_o;
  assign n11880_o = n11860_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11881_o = n9017_o ? n9056_o : n11880_o;
  assign n11882_o = n8493_o[25:0];
  assign n11883_o = {n11882_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11884_o = n9017_o ? n11883_o : n11856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11885_o = n9017_o ? 4'b1100 : n11857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n11886_o = n9017_o ? 2'b00 : n11858_o;
  assign n11887_o = {n11870_o, n11868_o};
  assign n11888_o = {n11881_o, n11879_o, n11875_o, n11873_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11889_o = n8905_o ? n7882_o : n11863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11890_o = n8905_o ? n7944_o : n11864_o;
  assign n11891_o = n11887_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11892_o = n8905_o ? n7834_o : n11891_o;
  assign n11893_o = n11887_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11894_o = n8905_o ? n8945_o : n11893_o;
  assign n11895_o = n11887_o[8:5];
  assign n11896_o = n7945_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11897_o = n8905_o ? n11896_o : n11895_o;
  assign n11898_o = n11888_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11899_o = n8905_o ? n8947_o : n11898_o;
  assign n11900_o = n11888_o[23:3];
  assign n11901_o = n7945_o[23:12];
  assign n11902_o = {n7861_o, 4'b0000, n11901_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11903_o = n8905_o ? n11902_o : n11900_o;
  assign n11904_o = n11888_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11905_o = n8905_o ? n8974_o : n11904_o;
  assign n11906_o = n8493_o[25:0];
  assign n11907_o = {n11906_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11908_o = n8905_o ? n11907_o : n11884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11909_o = n8905_o ? 4'b1100 : n11885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n11910_o = n8905_o ? 2'b00 : n11886_o;
  assign n11911_o = {n11897_o, n11894_o, n11892_o};
  assign n11912_o = {n11905_o, n11903_o, n11899_o};
  assign n11913_o = {1'b1, n8883_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11914_o = n8865_o ? n7882_o : n11889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11915_o = n8865_o ? n7944_o : n11890_o;
  assign n11916_o = n7945_o[7:0];
  assign n11917_o = {n11916_o, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11918_o = n8865_o ? n11917_o : n11911_o;
  assign n11919_o = n7945_o[23:9];
  assign n11920_o = {1'b0, n7861_o, 4'b0000, n11919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11921_o = n8865_o ? n11920_o : n11912_o;
  assign n11922_o = n8493_o[25:0];
  assign n11923_o = {n11922_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11924_o = n8865_o ? n11923_o : n11908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11925_o = n8865_o ? 4'b1100 : n11909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11926_o = n8865_o ? 2'b00 : n11910_o;
  assign n11927_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n11928_o = n8865_o ? n11913_o : n11927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11929_o = n8750_o ? n7882_o : n11914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11930_o = n8750_o ? n7944_o : n11915_o;
  assign n11931_o = n11918_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11932_o = n8750_o ? n7834_o : n11931_o;
  assign n11933_o = n11918_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11934_o = n8750_o ? n8760_o : n11933_o;
  assign n11935_o = n11918_o[6:5];
  assign n11936_o = n7945_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11937_o = n8750_o ? n11936_o : n11935_o;
  assign n11938_o = n11918_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11939_o = n8750_o ? n8817_o : n11938_o;
  assign n11940_o = n11921_o[23:0];
  assign n11941_o = n7945_o[23:9];
  assign n11942_o = {n7861_o, 4'b0000, n11941_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11943_o = n8750_o ? n11942_o : n11940_o;
  assign n11944_o = n11921_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11945_o = n8750_o ? n8844_o : n11944_o;
  assign n11946_o = n8493_o[25:0];
  assign n11947_o = {n11946_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11948_o = n8750_o ? n11947_o : n11924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11949_o = n8750_o ? 4'b1100 : n11925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11950_o = n8750_o ? 2'b00 : n11926_o;
  assign n11951_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n11952_o = n8750_o ? n11951_o : n11928_o;
  assign n11953_o = {n11939_o, n11937_o, n11934_o, n11932_o};
  assign n11954_o = {n11945_o, n11943_o};
  assign n11955_o = {n8679_o, n8675_o, n8665_o, n8639_o, n8635_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11956_o = n8630_o ? n7882_o : n11929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11957_o = n8630_o ? n7944_o : n11930_o;
  assign n11958_o = n11953_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11959_o = n8630_o ? n7834_o : n11958_o;
  assign n11960_o = n11953_o[8:1];
  assign n11961_o = n11955_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11962_o = n8630_o ? n11961_o : n11960_o;
  assign n11963_o = n11955_o[8];
  assign n11964_o = n7945_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11965_o = n8630_o ? n11963_o : n11964_o;
  assign n11966_o = n11954_o[2:0];
  assign n11967_o = n11955_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11968_o = n8630_o ? n11967_o : n11966_o;
  assign n11969_o = n11954_o[23:3];
  assign n11970_o = n7945_o[23:12];
  assign n11971_o = {n7861_o, 4'b0000, n11970_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11972_o = n8630_o ? n11971_o : n11969_o;
  assign n11973_o = n11954_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11974_o = n8630_o ? n8705_o : n11973_o;
  assign n11975_o = n8493_o[25:0];
  assign n11976_o = {n11975_o, n8495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11977_o = n8630_o ? n11976_o : n11948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11978_o = n8630_o ? 4'b1100 : n11949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11979_o = n8630_o ? 2'b00 : n11950_o;
  assign n11980_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n11981_o = n8630_o ? n11980_o : n11952_o;
  assign n11982_o = {n11974_o, n11972_o, n11968_o, n11965_o, n11962_o, n11959_o};
  assign n11983_o = {16'b0000000000000000, 32'b00000000000000000000000000000000, 5'b00000, 5'b00000};
  assign n11984_o = {32'b00000000000000000000000000000000, 4'b0000, 4'b0000};
  assign n11985_o = n11983_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n11986_o = n8594_o ? n11985_o : n11956_o;
  assign n11987_o = n11983_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n11988_o = n8594_o ? n11987_o : n7902_o;
  assign n11989_o = n11983_o[41:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n11990_o = n8594_o ? n11989_o : n11957_o;
  assign n11991_o = n11983_o[57:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n11992_o = n8594_o ? n11991_o : n7841_o;
  assign n11993_o = n11982_o[28:0];
  assign n11994_o = {4'b0000, 24'b000000000000100000000000, n7834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n11995_o = n8594_o ? n11994_o : n11993_o;
  assign n11996_o = n11982_o[33:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n11997_o = n8594_o ? 5'b00000 : n11996_o;
  assign n11998_o = n11982_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n11999_o = n8594_o ? 1'b0 : n11998_o;
  assign n12000_o = n11984_o[7:0];
  assign n12001_o = {n8230_o, n8142_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n12002_o = n8594_o ? n12000_o : n12001_o;
  assign n12003_o = n11977_o[31:0];
  assign n12004_o = n11984_o[39:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n12005_o = n8594_o ? n12004_o : n12003_o;
  assign n12006_o = n11977_o[57:32];
  assign n12007_o = n8493_o[25:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n12008_o = n8594_o ? n12007_o : n12006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n12009_o = n8594_o ? 4'b1100 : n11978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n12010_o = n8594_o ? 4'b0000 : n8053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n12011_o = n8594_o ? 2'b00 : n11979_o;
  assign n12012_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n12013_o = n8594_o ? n12012_o : n11981_o;
  assign n12014_o = {n11992_o, n11990_o, n11988_o, n11986_o};
  assign n12015_o = {n11999_o, n11997_o, n11995_o};
  assign n12016_o = {n12008_o, n12005_o, n12002_o};
  assign n12017_o = {n12011_o, n12010_o, n12009_o};
  assign n12018_o = n8587_o[57:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n12019_o = n8586_o ? n12018_o : n12014_o;
  assign n12020_o = n8587_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n12021_o = n8586_o ? n12020_o : n7831_o;
  assign n12022_o = n8587_o[93:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n12023_o = n8586_o ? n12022_o : n12015_o;
  assign n12024_o = n8587_o[131:94];
  assign n12025_o = {n6955_o, n6943_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n12026_o = n8586_o ? n12024_o : n12025_o;
  assign n12027_o = n8493_o[25:0];
  assign n12028_o = {n12027_o, n8495_o, n8230_o, n8142_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n12029_o = n8586_o ? n12028_o : n12016_o;
  assign n12030_o = {2'b00, n8053_o, 4'b1100};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n12031_o = n8586_o ? n12030_o : n12017_o;
  assign n12032_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n12033_o = n8586_o ? n12032_o : n12013_o;
  assign n12034_o = n8493_o[28:26];
  assign n12035_o = {n12033_o, n6884_o, 1'b1, n6880_o, n6876_o, n6960_o, n6951_o, n12031_o, n12034_o, n12029_o, n12026_o, n12023_o, n12021_o, n12019_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:10  */
  assign n12036_o = n12035_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:17  */
  assign n12037_o = n12036_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:21  */
  assign n12038_o = n12037_o[59];
  assign n12039_o = {n7839_o, n7841_o};
  assign n12040_o = {n6880_o, n6876_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:5  */
  assign n12041_o = n12038_o ? n12039_o : n12040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1146:19  */
  assign n12042_o = r[280:0];
  assign n12043_o = {n12033_o, n6884_o, 1'b1, n12041_o, n6960_o, n6951_o, n12031_o, n12034_o, n12029_o, n12026_o, n12023_o, n12021_o, n12019_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1156:18  */
  assign n12053_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1160:9  */
  assign n12056_o = init_i ? "00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010110001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  assign n12062_o = en_i ? n12056_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  always @(posedge clk_i or posedge n12053_o)
    if (n12053_o)
      n12063_q <= "00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010110001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    else
      n12063_q <= n12062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1156:5  */
  assign n12064_o = {en_i, n6816_o, n6813_o, wb_dat_d, n6810_o, n6806_o, n6803_o};
  assign n12065_o = {en_i, n6841_o, n6838_o, wb_vec_dat_d, n6835_o, n6831_o, n6828_o};
endmodule

module fetch
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  fetch_i_hazard,
   input  fetch_i_stall,
   input  fetch_i_branch,
   input  [15:0] fetch_i_branch_target,
   output [15:0] fetch_o_pc,
   output [15:0] imem_o_adr,
   output imem_o_ena);
  wire [18:0] n6749_o;
  wire [15:0] n6751_o;
  wire [15:0] n6753_o;
  wire n6754_o;
  wire [15:0] r;
  wire [15:0] rin;
  wire n6758_o;
  wire n6759_o;
  wire n6760_o;
  wire [15:0] n6761_o;
  wire n6762_o;
  wire [15:0] n6763_o;
  wire [13:0] n6764_o;
  wire [13:0] n6766_o;
  wire [15:0] n6768_o;
  wire [15:0] n6769_o;
  wire [15:0] n6770_o;
  wire [15:0] n6771_o;
  wire n6777_o;
  wire [15:0] n6780_o;
  wire [15:0] n6786_o;
  reg [15:0] n6787_q;
  wire [16:0] n6788_o;
  assign fetch_o_pc = n6751_o;
  assign imem_o_adr = n6753_o;
  assign imem_o_ena = n6754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign n6749_o = {fetch_i_branch_target, fetch_i_branch, fetch_i_stall, fetch_i_hazard};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign n6751_o = n6771_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign n6753_o = n6788_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign n6754_o = n6788_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:30:10  */
  assign r = n6787_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:30:13  */
  assign rin = n6770_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:16  */
  assign n6758_o = n6749_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:40  */
  assign n6759_o = n6749_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:29  */
  assign n6760_o = n6758_o | n6759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:46:19  */
  assign n6761_o = r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:47:19  */
  assign n6762_o = n6749_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:48:34  */
  assign n6763_o = n6749_o[18:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:22  */
  assign n6764_o = r[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:43  */
  assign n6766_o = n6764_o + 14'b00000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:48  */
  assign n6768_o = {n6766_o, 2'b00};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:47:5  */
  assign n6769_o = n6762_o ? n6763_o : n6768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:5  */
  assign n6770_o = n6760_o ? n6761_o : n6769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:56:41  */
  assign n6771_o = r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:67:18  */
  assign n6777_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:71:9  */
  assign n6780_o = init_i ? 16'b1111111111111111 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:69:5  */
  assign n6786_o = en_i ? n6780_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:69:5  */
  always @(posedge clk_i or posedge n6777_o)
    if (n6777_o)
      n6787_q <= 16'b1111111111111111;
    else
      n6787_q <= n6786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:67:5  */
  assign n6788_o = {en_i, n6770_o};
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_20480_0_0_3_3_40_0_0_3_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n6616;
  wire [31:0] tx_unit_n6617;
  wire [4:0] tx_unit_n6618;
  wire tx_unit_n6619;
  wire tx_unit_n6620;
  wire tx_unit_n6621;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n6634;
  wire tx_fifo_mux_n6635;
  wire tx_fifo_mux_n6636;
  wire tx_fifo_mux_n6637;
  wire tx_fifo_mux_n6638;
  wire [31:0] tx_fifo_mux_n6639;
  wire [4:0] tx_fifo_mux_n6640;
  wire tx_fifo_mux_n6641;
  wire tx_fifo_mux_n6642;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n6663;
  wire [31:0] rx_unit_n6664;
  wire [4:0] rx_unit_n6665;
  wire rx_unit_n6666;
  wire rx_unit_n6667;
  wire [31:0] rx_unit_n6668;
  wire [4:0] rx_unit_n6669;
  wire rx_unit_n6670;
  wire rx_unit_n6671;
  wire rx_unit_n6672;
  wire [31:0] rx_unit_n6673;
  wire [4:0] rx_unit_n6674;
  wire [15:0] rx_unit_n6675;
  wire rx_unit_n6676;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n6705;
  wire rx_fifo_mux_n6706;
  wire rx_fifo_mux_n6707;
  wire rx_fifo_mux_n6708;
  wire rx_fifo_mux_n6709;
  wire [31:0] rx_fifo_mux_n6710;
  wire [4:0] rx_fifo_mux_n6711;
  wire rx_fifo_mux_n6712;
  wire rx_fifo_mux_n6713;
  wire rx_fifo_mux_n6714;
  wire [31:0] rx_fifo_mux_n6715;
  wire [4:0] rx_fifo_mux_n6716;
  wire rx_fifo_mux_n6717;
  wire rx_fifo_mux_n6718;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n6636;
  assign agent_one_p_out = tx_fifo_mux_n6637;
  assign bus_av_out = tx_unit_n6616;
  assign bus_data_out = tx_unit_n6617;
  assign bus_comm_out = tx_unit_n6618;
  assign bus_lock_out = tx_unit_n6619;
  assign bus_full_out = rx_unit_n6676;
  assign agent_av_out = rx_fifo_mux_n6714;
  assign agent_data_out = rx_fifo_mux_n6715;
  assign agent_comm_out = rx_fifo_mux_n6716;
  assign agent_empty_out = rx_fifo_mux_n6717;
  assign agent_one_d_out = rx_fifo_mux_n6718;
  assign agent_msg_av_out = rx_fifo_mux_n6709;
  assign agent_msg_data_out = rx_fifo_mux_n6710;
  assign agent_msg_comm_out = rx_fifo_mux_n6711;
  assign agent_msg_empty_out = rx_fifo_mux_n6712;
  assign agent_msg_one_d_out = rx_fifo_mux_n6713;
  assign agent_msg_full_out = tx_fifo_mux_n6635;
  assign agent_msg_one_p_out = tx_fifo_mux_n6634;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n6638; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n6639; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n6640; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n6621; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n6641; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n6642; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n6663; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n6664; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n6665; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n6666; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n6706; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n6705; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n6667; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n6668; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n6669; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n6670; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n6708; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n6707; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n6620; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n6674; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n6673; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n6675; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n6672; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n6671; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n6616 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n6617 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n6618 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n6619 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n6620 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n6621 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_3_20480_6_32_16_5_6_5_3_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n6634 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n6635 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n6636 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n6637 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n6638 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n6639 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n6640 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n6641 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n6642 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n6663 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n6664 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n6665 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n6666 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n6667 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n6668 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n6669 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n6670 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n6671 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n6672 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n6673 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n6674 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n6675 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n6676 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_3_0_0_20480_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n6705 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n6706 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n6707 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n6708 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n6709 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n6710 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n6711 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n6712 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n6713 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n6714 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n6715 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n6716 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n6717 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n6718 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_12288_0_0_3_2_40_0_0_2_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n6461;
  wire [31:0] tx_unit_n6462;
  wire [4:0] tx_unit_n6463;
  wire tx_unit_n6464;
  wire tx_unit_n6465;
  wire tx_unit_n6466;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n6479;
  wire tx_fifo_mux_n6480;
  wire tx_fifo_mux_n6481;
  wire tx_fifo_mux_n6482;
  wire tx_fifo_mux_n6483;
  wire [31:0] tx_fifo_mux_n6484;
  wire [4:0] tx_fifo_mux_n6485;
  wire tx_fifo_mux_n6486;
  wire tx_fifo_mux_n6487;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n6508;
  wire [31:0] rx_unit_n6509;
  wire [4:0] rx_unit_n6510;
  wire rx_unit_n6511;
  wire rx_unit_n6512;
  wire [31:0] rx_unit_n6513;
  wire [4:0] rx_unit_n6514;
  wire rx_unit_n6515;
  wire rx_unit_n6516;
  wire rx_unit_n6517;
  wire [31:0] rx_unit_n6518;
  wire [4:0] rx_unit_n6519;
  wire [15:0] rx_unit_n6520;
  wire rx_unit_n6521;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n6550;
  wire rx_fifo_mux_n6551;
  wire rx_fifo_mux_n6552;
  wire rx_fifo_mux_n6553;
  wire rx_fifo_mux_n6554;
  wire [31:0] rx_fifo_mux_n6555;
  wire [4:0] rx_fifo_mux_n6556;
  wire rx_fifo_mux_n6557;
  wire rx_fifo_mux_n6558;
  wire rx_fifo_mux_n6559;
  wire [31:0] rx_fifo_mux_n6560;
  wire [4:0] rx_fifo_mux_n6561;
  wire rx_fifo_mux_n6562;
  wire rx_fifo_mux_n6563;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n6481;
  assign agent_one_p_out = tx_fifo_mux_n6482;
  assign bus_av_out = tx_unit_n6461;
  assign bus_data_out = tx_unit_n6462;
  assign bus_comm_out = tx_unit_n6463;
  assign bus_lock_out = tx_unit_n6464;
  assign bus_full_out = rx_unit_n6521;
  assign agent_av_out = rx_fifo_mux_n6559;
  assign agent_data_out = rx_fifo_mux_n6560;
  assign agent_comm_out = rx_fifo_mux_n6561;
  assign agent_empty_out = rx_fifo_mux_n6562;
  assign agent_one_d_out = rx_fifo_mux_n6563;
  assign agent_msg_av_out = rx_fifo_mux_n6554;
  assign agent_msg_data_out = rx_fifo_mux_n6555;
  assign agent_msg_comm_out = rx_fifo_mux_n6556;
  assign agent_msg_empty_out = rx_fifo_mux_n6557;
  assign agent_msg_one_d_out = rx_fifo_mux_n6558;
  assign agent_msg_full_out = tx_fifo_mux_n6480;
  assign agent_msg_one_p_out = tx_fifo_mux_n6479;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n6483; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n6484; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n6485; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n6466; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n6486; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n6487; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n6508; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n6509; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n6510; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n6511; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n6551; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n6550; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n6512; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n6513; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n6514; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n6515; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n6553; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n6552; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n6465; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n6519; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n6518; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n6520; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n6517; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n6516; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n6461 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n6462 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n6463 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n6464 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n6465 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n6466 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_2_12288_6_32_16_5_6_5_2_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n6479 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n6480 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n6481 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n6482 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n6483 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n6484 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n6485 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n6486 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n6487 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n6508 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n6509 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n6510 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n6511 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n6512 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n6513 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n6514 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n6515 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n6516 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n6517 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n6518 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n6519 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n6520 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n6521 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_2_0_0_12288_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n6550 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n6551 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n6552 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n6553 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n6554 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n6555 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n6556 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n6557 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n6558 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n6559 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n6560 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n6561 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n6562 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n6563 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_4096_0_0_3_1_40_0_0_1_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n6306;
  wire [31:0] tx_unit_n6307;
  wire [4:0] tx_unit_n6308;
  wire tx_unit_n6309;
  wire tx_unit_n6310;
  wire tx_unit_n6311;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n6324;
  wire tx_fifo_mux_n6325;
  wire tx_fifo_mux_n6326;
  wire tx_fifo_mux_n6327;
  wire tx_fifo_mux_n6328;
  wire [31:0] tx_fifo_mux_n6329;
  wire [4:0] tx_fifo_mux_n6330;
  wire tx_fifo_mux_n6331;
  wire tx_fifo_mux_n6332;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n6353;
  wire [31:0] rx_unit_n6354;
  wire [4:0] rx_unit_n6355;
  wire rx_unit_n6356;
  wire rx_unit_n6357;
  wire [31:0] rx_unit_n6358;
  wire [4:0] rx_unit_n6359;
  wire rx_unit_n6360;
  wire rx_unit_n6361;
  wire rx_unit_n6362;
  wire [31:0] rx_unit_n6363;
  wire [4:0] rx_unit_n6364;
  wire [15:0] rx_unit_n6365;
  wire rx_unit_n6366;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n6395;
  wire rx_fifo_mux_n6396;
  wire rx_fifo_mux_n6397;
  wire rx_fifo_mux_n6398;
  wire rx_fifo_mux_n6399;
  wire [31:0] rx_fifo_mux_n6400;
  wire [4:0] rx_fifo_mux_n6401;
  wire rx_fifo_mux_n6402;
  wire rx_fifo_mux_n6403;
  wire rx_fifo_mux_n6404;
  wire [31:0] rx_fifo_mux_n6405;
  wire [4:0] rx_fifo_mux_n6406;
  wire rx_fifo_mux_n6407;
  wire rx_fifo_mux_n6408;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n6326;
  assign agent_one_p_out = tx_fifo_mux_n6327;
  assign bus_av_out = tx_unit_n6306;
  assign bus_data_out = tx_unit_n6307;
  assign bus_comm_out = tx_unit_n6308;
  assign bus_lock_out = tx_unit_n6309;
  assign bus_full_out = rx_unit_n6366;
  assign agent_av_out = rx_fifo_mux_n6404;
  assign agent_data_out = rx_fifo_mux_n6405;
  assign agent_comm_out = rx_fifo_mux_n6406;
  assign agent_empty_out = rx_fifo_mux_n6407;
  assign agent_one_d_out = rx_fifo_mux_n6408;
  assign agent_msg_av_out = rx_fifo_mux_n6399;
  assign agent_msg_data_out = rx_fifo_mux_n6400;
  assign agent_msg_comm_out = rx_fifo_mux_n6401;
  assign agent_msg_empty_out = rx_fifo_mux_n6402;
  assign agent_msg_one_d_out = rx_fifo_mux_n6403;
  assign agent_msg_full_out = tx_fifo_mux_n6325;
  assign agent_msg_one_p_out = tx_fifo_mux_n6324;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n6328; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n6329; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n6330; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n6311; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n6331; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n6332; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n6353; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n6354; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n6355; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n6356; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n6396; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n6395; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n6357; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n6358; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n6359; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n6360; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n6398; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n6397; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n6310; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n6364; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n6363; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n6365; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n6362; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n6361; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n6306 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n6307 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n6308 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n6309 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n6310 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n6311 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_1_4096_6_32_16_5_6_5_1_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n6324 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n6325 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n6326 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n6327 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n6328 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n6329 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n6330 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n6331 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n6332 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n6353 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n6354 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n6355 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n6356 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n6357 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n6358 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n6359 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n6360 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n6361 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n6362 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n6363 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n6364 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n6365 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n6366 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_1_0_0_4096_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n6395 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n6396 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n6397 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n6398 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n6399 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n6400 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n6401 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n6402 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n6403 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n6404 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n6405 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n6406 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n6407 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n6408 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module sram_4en_32_8_71f8e7976e4cbc4561c9d62fb283e7f788202acb
  (input  clk_i,
   input  [3:0] wre_i,
   input  ena_i,
   input  [7:0] addr_i,
   input  [31:0] dat_i,
   output [31:0] dat_o);
  wire [31:0] di;
  wire n6212_o;
  wire [7:0] n6213_o;
  wire [7:0] n6217_o;
  wire n6218_o;
  wire [7:0] n6219_o;
  wire [7:0] n6223_o;
  wire n6224_o;
  wire [7:0] n6225_o;
  wire [7:0] n6229_o;
  wire n6230_o;
  wire [7:0] n6231_o;
  wire [7:0] n6235_o;
  wire [7:0] n6244_o;
  wire [7:0] n6245_o;
  wire [15:0] n6246_o;
  wire [7:0] n6247_o;
  wire [23:0] n6248_o;
  wire [7:0] n6249_o;
  wire [31:0] n6250_o;
  wire [7:0] n6252_o;
  wire [7:0] n6253_o;
  wire [15:0] n6254_o;
  wire [7:0] n6255_o;
  wire [23:0] n6256_o;
  wire [7:0] n6257_o;
  wire [31:0] n6258_o;
  wire [31:0] n6264_o;
  reg [31:0] n6265_q;
  wire [31:0] n6267_o;
  wire [7:0] n6272_data; // mem_rd
  wire [7:0] n6273_data; // mem_rd
  wire [7:0] n6274_data; // mem_rd
  wire [7:0] n6275_data; // mem_rd
  wire [7:0] n6276_o;
  wire [7:0] n6278_o;
  wire [7:0] n6280_o;
  wire [7:0] n6282_o;
  assign dat_o = n6265_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:55:10  */
  assign di = n6267_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:15  */
  assign n6212_o = wre_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:101:23  */
  assign n6213_o = dat_i[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:7  */
  assign n6217_o = n6212_o ? n6213_o : n6275_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:15  */
  assign n6218_o = wre_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:101:23  */
  assign n6219_o = dat_i[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:7  */
  assign n6223_o = n6218_o ? n6219_o : n6274_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:15  */
  assign n6224_o = wre_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:101:23  */
  assign n6225_o = dat_i[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:7  */
  assign n6229_o = n6224_o ? n6225_o : n6273_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:15  */
  assign n6230_o = wre_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:101:23  */
  assign n6231_o = dat_i[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:100:7  */
  assign n6235_o = n6230_o ? n6231_o : n6272_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:48  */
  assign n6244_o = di[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:56  */
  assign n6245_o = di[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:52  */
  assign n6246_o = {n6244_o, n6245_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:64  */
  assign n6247_o = di[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:60  */
  assign n6248_o = {n6246_o, n6247_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:72  */
  assign n6249_o = di[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:68  */
  assign n6250_o = {n6248_o, n6249_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:129:48  */
  assign n6252_o = di[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:129:56  */
  assign n6253_o = di[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:129:52  */
  assign n6254_o = {n6252_o, n6253_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:129:64  */
  assign n6255_o = di[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:129:60  */
  assign n6256_o = {n6254_o, n6255_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:129:72  */
  assign n6257_o = di[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:129:68  */
  assign n6258_o = {n6256_o, n6257_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:126:5  */
  assign n6264_o = ena_i ? n6258_o : n6265_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:126:5  */
  always @(posedge clk_i)
    n6265_q <= n6264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:126:5  */
  assign n6267_o = {n6235_o, n6229_o, n6223_o, n6217_o};
  reg [7:0] ram_n1[255:0] ; // memory
  initial begin
    ram_n1[255] = 8'b00000000;
    ram_n1[254] = 8'b00000000;
    ram_n1[253] = 8'b00000000;
    ram_n1[252] = 8'b00000000;
    ram_n1[251] = 8'b00000000;
    ram_n1[250] = 8'b00000000;
    ram_n1[249] = 8'b00000000;
    ram_n1[248] = 8'b00000000;
    ram_n1[247] = 8'b00000000;
    ram_n1[246] = 8'b00000000;
    ram_n1[245] = 8'b00000000;
    ram_n1[244] = 8'b00000000;
    ram_n1[243] = 8'b00000000;
    ram_n1[242] = 8'b00000000;
    ram_n1[241] = 8'b00000000;
    ram_n1[240] = 8'b00000000;
    ram_n1[239] = 8'b00000000;
    ram_n1[238] = 8'b00000000;
    ram_n1[237] = 8'b00000000;
    ram_n1[236] = 8'b00000000;
    ram_n1[235] = 8'b00000000;
    ram_n1[234] = 8'b00000000;
    ram_n1[233] = 8'b00000000;
    ram_n1[232] = 8'b00000000;
    ram_n1[231] = 8'b00000000;
    ram_n1[230] = 8'b00000000;
    ram_n1[229] = 8'b00000000;
    ram_n1[228] = 8'b00000000;
    ram_n1[227] = 8'b00000000;
    ram_n1[226] = 8'b00000000;
    ram_n1[225] = 8'b00000000;
    ram_n1[224] = 8'b00000000;
    ram_n1[223] = 8'b00000000;
    ram_n1[222] = 8'b00000000;
    ram_n1[221] = 8'b00000000;
    ram_n1[220] = 8'b00000000;
    ram_n1[219] = 8'b00000000;
    ram_n1[218] = 8'b00000000;
    ram_n1[217] = 8'b00000000;
    ram_n1[216] = 8'b00000000;
    ram_n1[215] = 8'b00000000;
    ram_n1[214] = 8'b00000000;
    ram_n1[213] = 8'b00000000;
    ram_n1[212] = 8'b00000000;
    ram_n1[211] = 8'b00000000;
    ram_n1[210] = 8'b00000000;
    ram_n1[209] = 8'b00000000;
    ram_n1[208] = 8'b00000000;
    ram_n1[207] = 8'b00000000;
    ram_n1[206] = 8'b00000000;
    ram_n1[205] = 8'b00000000;
    ram_n1[204] = 8'b00000000;
    ram_n1[203] = 8'b00000000;
    ram_n1[202] = 8'b00000000;
    ram_n1[201] = 8'b00000000;
    ram_n1[200] = 8'b00000000;
    ram_n1[199] = 8'b00000000;
    ram_n1[198] = 8'b00000000;
    ram_n1[197] = 8'b00000000;
    ram_n1[196] = 8'b00000000;
    ram_n1[195] = 8'b00000000;
    ram_n1[194] = 8'b00000000;
    ram_n1[193] = 8'b00000000;
    ram_n1[192] = 8'b00000000;
    ram_n1[191] = 8'b00000000;
    ram_n1[190] = 8'b00000000;
    ram_n1[189] = 8'b00000000;
    ram_n1[188] = 8'b00000000;
    ram_n1[187] = 8'b00000000;
    ram_n1[186] = 8'b00000000;
    ram_n1[185] = 8'b00000000;
    ram_n1[184] = 8'b00000000;
    ram_n1[183] = 8'b00000000;
    ram_n1[182] = 8'b00000000;
    ram_n1[181] = 8'b00000000;
    ram_n1[180] = 8'b00000000;
    ram_n1[179] = 8'b00000000;
    ram_n1[178] = 8'b00000000;
    ram_n1[177] = 8'b00000000;
    ram_n1[176] = 8'b00000000;
    ram_n1[175] = 8'b00000000;
    ram_n1[174] = 8'b00000000;
    ram_n1[173] = 8'b00000000;
    ram_n1[172] = 8'b00000000;
    ram_n1[171] = 8'b00000000;
    ram_n1[170] = 8'b00000000;
    ram_n1[169] = 8'b00000000;
    ram_n1[168] = 8'b00000000;
    ram_n1[167] = 8'b00000000;
    ram_n1[166] = 8'b00000000;
    ram_n1[165] = 8'b00000000;
    ram_n1[164] = 8'b00000000;
    ram_n1[163] = 8'b00000000;
    ram_n1[162] = 8'b00000000;
    ram_n1[161] = 8'b00000000;
    ram_n1[160] = 8'b00000000;
    ram_n1[159] = 8'b00000000;
    ram_n1[158] = 8'b00000000;
    ram_n1[157] = 8'b00000000;
    ram_n1[156] = 8'b00000000;
    ram_n1[155] = 8'b00000000;
    ram_n1[154] = 8'b00000000;
    ram_n1[153] = 8'b00000000;
    ram_n1[152] = 8'b00000000;
    ram_n1[151] = 8'b00000000;
    ram_n1[150] = 8'b00000000;
    ram_n1[149] = 8'b00000000;
    ram_n1[148] = 8'b00000000;
    ram_n1[147] = 8'b00000000;
    ram_n1[146] = 8'b00000000;
    ram_n1[145] = 8'b00000000;
    ram_n1[144] = 8'b00000000;
    ram_n1[143] = 8'b00000000;
    ram_n1[142] = 8'b00000000;
    ram_n1[141] = 8'b00000000;
    ram_n1[140] = 8'b00000000;
    ram_n1[139] = 8'b00000000;
    ram_n1[138] = 8'b00000000;
    ram_n1[137] = 8'b00000000;
    ram_n1[136] = 8'b00000000;
    ram_n1[135] = 8'b00000000;
    ram_n1[134] = 8'b00000000;
    ram_n1[133] = 8'b00000000;
    ram_n1[132] = 8'b00000000;
    ram_n1[131] = 8'b00000000;
    ram_n1[130] = 8'b00000000;
    ram_n1[129] = 8'b00000000;
    ram_n1[128] = 8'b00000000;
    ram_n1[127] = 8'b00000000;
    ram_n1[126] = 8'b00000000;
    ram_n1[125] = 8'b00000000;
    ram_n1[124] = 8'b00000000;
    ram_n1[123] = 8'b00000000;
    ram_n1[122] = 8'b00000000;
    ram_n1[121] = 8'b00000000;
    ram_n1[120] = 8'b00000000;
    ram_n1[119] = 8'b00000000;
    ram_n1[118] = 8'b00000000;
    ram_n1[117] = 8'b00000000;
    ram_n1[116] = 8'b00000000;
    ram_n1[115] = 8'b00000000;
    ram_n1[114] = 8'b00000000;
    ram_n1[113] = 8'b00000000;
    ram_n1[112] = 8'b00000000;
    ram_n1[111] = 8'b00000000;
    ram_n1[110] = 8'b00000000;
    ram_n1[109] = 8'b00000000;
    ram_n1[108] = 8'b00000000;
    ram_n1[107] = 8'b00000000;
    ram_n1[106] = 8'b00000000;
    ram_n1[105] = 8'b00000000;
    ram_n1[104] = 8'b00000000;
    ram_n1[103] = 8'b00000000;
    ram_n1[102] = 8'b00000000;
    ram_n1[101] = 8'b00000000;
    ram_n1[100] = 8'b00000000;
    ram_n1[99] = 8'b00000000;
    ram_n1[98] = 8'b00000000;
    ram_n1[97] = 8'b00000000;
    ram_n1[96] = 8'b00000000;
    ram_n1[95] = 8'b00000000;
    ram_n1[94] = 8'b00000000;
    ram_n1[93] = 8'b00000000;
    ram_n1[92] = 8'b00000000;
    ram_n1[91] = 8'b00000000;
    ram_n1[90] = 8'b00000000;
    ram_n1[89] = 8'b00000000;
    ram_n1[88] = 8'b00000000;
    ram_n1[87] = 8'b00000000;
    ram_n1[86] = 8'b00000000;
    ram_n1[85] = 8'b00000000;
    ram_n1[84] = 8'b00000000;
    ram_n1[83] = 8'b00000000;
    ram_n1[82] = 8'b00000000;
    ram_n1[81] = 8'b00000000;
    ram_n1[80] = 8'b00000000;
    ram_n1[79] = 8'b00000000;
    ram_n1[78] = 8'b00000000;
    ram_n1[77] = 8'b00000000;
    ram_n1[76] = 8'b00000000;
    ram_n1[75] = 8'b00000000;
    ram_n1[74] = 8'b00000000;
    ram_n1[73] = 8'b00000000;
    ram_n1[72] = 8'b00000000;
    ram_n1[71] = 8'b00000000;
    ram_n1[70] = 8'b00000000;
    ram_n1[69] = 8'b00000000;
    ram_n1[68] = 8'b00000000;
    ram_n1[67] = 8'b00000000;
    ram_n1[66] = 8'b00000000;
    ram_n1[65] = 8'b00000000;
    ram_n1[64] = 8'b00000000;
    ram_n1[63] = 8'b00000000;
    ram_n1[62] = 8'b00000000;
    ram_n1[61] = 8'b00000000;
    ram_n1[60] = 8'b00000000;
    ram_n1[59] = 8'b00000000;
    ram_n1[58] = 8'b00000000;
    ram_n1[57] = 8'b00000000;
    ram_n1[56] = 8'b00000000;
    ram_n1[55] = 8'b00000000;
    ram_n1[54] = 8'b00000000;
    ram_n1[53] = 8'b00000000;
    ram_n1[52] = 8'b00000000;
    ram_n1[51] = 8'b00000000;
    ram_n1[50] = 8'b00000000;
    ram_n1[49] = 8'b00000000;
    ram_n1[48] = 8'b00000000;
    ram_n1[47] = 8'b00000000;
    ram_n1[46] = 8'b00000000;
    ram_n1[45] = 8'b00000000;
    ram_n1[44] = 8'b00000000;
    ram_n1[43] = 8'b00000000;
    ram_n1[42] = 8'b00000000;
    ram_n1[41] = 8'b00000000;
    ram_n1[40] = 8'b00000000;
    ram_n1[39] = 8'b00000000;
    ram_n1[38] = 8'b00000000;
    ram_n1[37] = 8'b00000000;
    ram_n1[36] = 8'b00000000;
    ram_n1[35] = 8'b00000000;
    ram_n1[34] = 8'b00000000;
    ram_n1[33] = 8'b00000000;
    ram_n1[32] = 8'b00000000;
    ram_n1[31] = 8'b00000000;
    ram_n1[30] = 8'b00000000;
    ram_n1[29] = 8'b00000000;
    ram_n1[28] = 8'b00000000;
    ram_n1[27] = 8'b00000000;
    ram_n1[26] = 8'b00000000;
    ram_n1[25] = 8'b00000000;
    ram_n1[24] = 8'b00000000;
    ram_n1[23] = 8'b00000000;
    ram_n1[22] = 8'b00000000;
    ram_n1[21] = 8'b00000000;
    ram_n1[20] = 8'b00000000;
    ram_n1[19] = 8'b00000000;
    ram_n1[18] = 8'b00000000;
    ram_n1[17] = 8'b00000000;
    ram_n1[16] = 8'b00000000;
    ram_n1[15] = 8'b00000000;
    ram_n1[14] = 8'b00000000;
    ram_n1[13] = 8'b00000000;
    ram_n1[12] = 8'b00000000;
    ram_n1[11] = 8'b00000000;
    ram_n1[10] = 8'b00000000;
    ram_n1[9] = 8'b00000000;
    ram_n1[8] = 8'b00000000;
    ram_n1[7] = 8'b00000000;
    ram_n1[6] = 8'b00000000;
    ram_n1[5] = 8'b00000000;
    ram_n1[4] = 8'b00000000;
    ram_n1[3] = 8'b00000000;
    ram_n1[2] = 8'b00000000;
    ram_n1[1] = 8'b00000000;
    ram_n1[0] = 8'b00000000;
    end
  assign n6275_data = ram_n1[addr_i];
  always @(posedge clk_i)
    if (ena_i)
      ram_n1[addr_i] <= n6276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:13  */
  reg [7:0] ram_n2[255:0] ; // memory
  initial begin
    ram_n2[255] = 8'b00000000;
    ram_n2[254] = 8'b00000000;
    ram_n2[253] = 8'b00000000;
    ram_n2[252] = 8'b00000000;
    ram_n2[251] = 8'b00000000;
    ram_n2[250] = 8'b00000000;
    ram_n2[249] = 8'b00000000;
    ram_n2[248] = 8'b00000000;
    ram_n2[247] = 8'b00000000;
    ram_n2[246] = 8'b00000000;
    ram_n2[245] = 8'b00000000;
    ram_n2[244] = 8'b00000000;
    ram_n2[243] = 8'b00000000;
    ram_n2[242] = 8'b00000000;
    ram_n2[241] = 8'b00000000;
    ram_n2[240] = 8'b00000000;
    ram_n2[239] = 8'b00000000;
    ram_n2[238] = 8'b00000000;
    ram_n2[237] = 8'b00000000;
    ram_n2[236] = 8'b00000000;
    ram_n2[235] = 8'b00000000;
    ram_n2[234] = 8'b00000000;
    ram_n2[233] = 8'b00000000;
    ram_n2[232] = 8'b00000000;
    ram_n2[231] = 8'b00000000;
    ram_n2[230] = 8'b00000000;
    ram_n2[229] = 8'b00000000;
    ram_n2[228] = 8'b00000000;
    ram_n2[227] = 8'b00000000;
    ram_n2[226] = 8'b00000000;
    ram_n2[225] = 8'b00000000;
    ram_n2[224] = 8'b00000000;
    ram_n2[223] = 8'b00000000;
    ram_n2[222] = 8'b00000000;
    ram_n2[221] = 8'b00000000;
    ram_n2[220] = 8'b00000000;
    ram_n2[219] = 8'b00000000;
    ram_n2[218] = 8'b00000000;
    ram_n2[217] = 8'b00000000;
    ram_n2[216] = 8'b00000000;
    ram_n2[215] = 8'b00000000;
    ram_n2[214] = 8'b00000000;
    ram_n2[213] = 8'b00000000;
    ram_n2[212] = 8'b00000000;
    ram_n2[211] = 8'b00000000;
    ram_n2[210] = 8'b00000000;
    ram_n2[209] = 8'b00000000;
    ram_n2[208] = 8'b00000000;
    ram_n2[207] = 8'b00000000;
    ram_n2[206] = 8'b00000000;
    ram_n2[205] = 8'b00000000;
    ram_n2[204] = 8'b00000000;
    ram_n2[203] = 8'b00000000;
    ram_n2[202] = 8'b00000000;
    ram_n2[201] = 8'b00000000;
    ram_n2[200] = 8'b00000000;
    ram_n2[199] = 8'b00000000;
    ram_n2[198] = 8'b00000000;
    ram_n2[197] = 8'b00000000;
    ram_n2[196] = 8'b00000000;
    ram_n2[195] = 8'b00000000;
    ram_n2[194] = 8'b00000000;
    ram_n2[193] = 8'b00000000;
    ram_n2[192] = 8'b00000000;
    ram_n2[191] = 8'b00000000;
    ram_n2[190] = 8'b00000000;
    ram_n2[189] = 8'b00000000;
    ram_n2[188] = 8'b00000000;
    ram_n2[187] = 8'b00000000;
    ram_n2[186] = 8'b00000000;
    ram_n2[185] = 8'b00000000;
    ram_n2[184] = 8'b00000000;
    ram_n2[183] = 8'b00000000;
    ram_n2[182] = 8'b00000000;
    ram_n2[181] = 8'b00000000;
    ram_n2[180] = 8'b00000000;
    ram_n2[179] = 8'b00000000;
    ram_n2[178] = 8'b00000000;
    ram_n2[177] = 8'b00000000;
    ram_n2[176] = 8'b00000000;
    ram_n2[175] = 8'b00000000;
    ram_n2[174] = 8'b00000000;
    ram_n2[173] = 8'b00000000;
    ram_n2[172] = 8'b00000000;
    ram_n2[171] = 8'b00000000;
    ram_n2[170] = 8'b00000000;
    ram_n2[169] = 8'b00000000;
    ram_n2[168] = 8'b00000000;
    ram_n2[167] = 8'b00000000;
    ram_n2[166] = 8'b00000000;
    ram_n2[165] = 8'b00000000;
    ram_n2[164] = 8'b00000000;
    ram_n2[163] = 8'b00000000;
    ram_n2[162] = 8'b00000000;
    ram_n2[161] = 8'b00000000;
    ram_n2[160] = 8'b00000000;
    ram_n2[159] = 8'b00000000;
    ram_n2[158] = 8'b00000000;
    ram_n2[157] = 8'b00000000;
    ram_n2[156] = 8'b00000000;
    ram_n2[155] = 8'b00000000;
    ram_n2[154] = 8'b00000000;
    ram_n2[153] = 8'b00000000;
    ram_n2[152] = 8'b00000000;
    ram_n2[151] = 8'b00000000;
    ram_n2[150] = 8'b00000000;
    ram_n2[149] = 8'b00000000;
    ram_n2[148] = 8'b00000000;
    ram_n2[147] = 8'b00000000;
    ram_n2[146] = 8'b00000000;
    ram_n2[145] = 8'b00000000;
    ram_n2[144] = 8'b00000000;
    ram_n2[143] = 8'b00000000;
    ram_n2[142] = 8'b00000000;
    ram_n2[141] = 8'b00000000;
    ram_n2[140] = 8'b00000000;
    ram_n2[139] = 8'b00000000;
    ram_n2[138] = 8'b00000000;
    ram_n2[137] = 8'b00000000;
    ram_n2[136] = 8'b00000000;
    ram_n2[135] = 8'b00000000;
    ram_n2[134] = 8'b00000000;
    ram_n2[133] = 8'b00000000;
    ram_n2[132] = 8'b00000000;
    ram_n2[131] = 8'b00000000;
    ram_n2[130] = 8'b00000000;
    ram_n2[129] = 8'b00000000;
    ram_n2[128] = 8'b00000000;
    ram_n2[127] = 8'b00000000;
    ram_n2[126] = 8'b00000000;
    ram_n2[125] = 8'b00000000;
    ram_n2[124] = 8'b00000000;
    ram_n2[123] = 8'b00000000;
    ram_n2[122] = 8'b00000000;
    ram_n2[121] = 8'b00000000;
    ram_n2[120] = 8'b00000000;
    ram_n2[119] = 8'b00000000;
    ram_n2[118] = 8'b00000000;
    ram_n2[117] = 8'b00000000;
    ram_n2[116] = 8'b00000000;
    ram_n2[115] = 8'b00000000;
    ram_n2[114] = 8'b00000000;
    ram_n2[113] = 8'b00000000;
    ram_n2[112] = 8'b00000000;
    ram_n2[111] = 8'b00000000;
    ram_n2[110] = 8'b00000000;
    ram_n2[109] = 8'b00000000;
    ram_n2[108] = 8'b00000000;
    ram_n2[107] = 8'b00000000;
    ram_n2[106] = 8'b00000000;
    ram_n2[105] = 8'b00000000;
    ram_n2[104] = 8'b00000000;
    ram_n2[103] = 8'b00000000;
    ram_n2[102] = 8'b00000000;
    ram_n2[101] = 8'b00000000;
    ram_n2[100] = 8'b00000000;
    ram_n2[99] = 8'b00000000;
    ram_n2[98] = 8'b00000000;
    ram_n2[97] = 8'b00000000;
    ram_n2[96] = 8'b00000000;
    ram_n2[95] = 8'b00000000;
    ram_n2[94] = 8'b00000000;
    ram_n2[93] = 8'b00000000;
    ram_n2[92] = 8'b00000000;
    ram_n2[91] = 8'b00000000;
    ram_n2[90] = 8'b00000000;
    ram_n2[89] = 8'b00000000;
    ram_n2[88] = 8'b00000000;
    ram_n2[87] = 8'b00000000;
    ram_n2[86] = 8'b00000000;
    ram_n2[85] = 8'b00000000;
    ram_n2[84] = 8'b00000000;
    ram_n2[83] = 8'b00000000;
    ram_n2[82] = 8'b00000000;
    ram_n2[81] = 8'b00000000;
    ram_n2[80] = 8'b00000000;
    ram_n2[79] = 8'b00000000;
    ram_n2[78] = 8'b00000000;
    ram_n2[77] = 8'b00000000;
    ram_n2[76] = 8'b00000000;
    ram_n2[75] = 8'b00000000;
    ram_n2[74] = 8'b00000000;
    ram_n2[73] = 8'b00000000;
    ram_n2[72] = 8'b00000000;
    ram_n2[71] = 8'b00000000;
    ram_n2[70] = 8'b00000000;
    ram_n2[69] = 8'b00000000;
    ram_n2[68] = 8'b00000000;
    ram_n2[67] = 8'b00000000;
    ram_n2[66] = 8'b00000000;
    ram_n2[65] = 8'b00000000;
    ram_n2[64] = 8'b00000000;
    ram_n2[63] = 8'b00000000;
    ram_n2[62] = 8'b00000000;
    ram_n2[61] = 8'b00000000;
    ram_n2[60] = 8'b00000000;
    ram_n2[59] = 8'b00000000;
    ram_n2[58] = 8'b00000000;
    ram_n2[57] = 8'b00000000;
    ram_n2[56] = 8'b00000000;
    ram_n2[55] = 8'b00000000;
    ram_n2[54] = 8'b00000000;
    ram_n2[53] = 8'b00000000;
    ram_n2[52] = 8'b00000000;
    ram_n2[51] = 8'b00000000;
    ram_n2[50] = 8'b00000000;
    ram_n2[49] = 8'b00000000;
    ram_n2[48] = 8'b00000000;
    ram_n2[47] = 8'b00000000;
    ram_n2[46] = 8'b00000000;
    ram_n2[45] = 8'b00000000;
    ram_n2[44] = 8'b00000000;
    ram_n2[43] = 8'b00000000;
    ram_n2[42] = 8'b00000000;
    ram_n2[41] = 8'b00000000;
    ram_n2[40] = 8'b00000000;
    ram_n2[39] = 8'b00000000;
    ram_n2[38] = 8'b00000000;
    ram_n2[37] = 8'b00000000;
    ram_n2[36] = 8'b00000000;
    ram_n2[35] = 8'b00000000;
    ram_n2[34] = 8'b00000000;
    ram_n2[33] = 8'b00000000;
    ram_n2[32] = 8'b00000000;
    ram_n2[31] = 8'b00000000;
    ram_n2[30] = 8'b00000000;
    ram_n2[29] = 8'b00000000;
    ram_n2[28] = 8'b00000000;
    ram_n2[27] = 8'b00000000;
    ram_n2[26] = 8'b00000000;
    ram_n2[25] = 8'b00000000;
    ram_n2[24] = 8'b00000000;
    ram_n2[23] = 8'b00000000;
    ram_n2[22] = 8'b00000000;
    ram_n2[21] = 8'b00000000;
    ram_n2[20] = 8'b00000000;
    ram_n2[19] = 8'b00000000;
    ram_n2[18] = 8'b00000000;
    ram_n2[17] = 8'b00000000;
    ram_n2[16] = 8'b00000000;
    ram_n2[15] = 8'b00000000;
    ram_n2[14] = 8'b00000000;
    ram_n2[13] = 8'b00000000;
    ram_n2[12] = 8'b00000000;
    ram_n2[11] = 8'b00000000;
    ram_n2[10] = 8'b00000000;
    ram_n2[9] = 8'b00000000;
    ram_n2[8] = 8'b00000000;
    ram_n2[7] = 8'b00000000;
    ram_n2[6] = 8'b00000000;
    ram_n2[5] = 8'b00000000;
    ram_n2[4] = 8'b00000000;
    ram_n2[3] = 8'b00000000;
    ram_n2[2] = 8'b00000000;
    ram_n2[1] = 8'b00000000;
    ram_n2[0] = 8'b00000000;
    end
  assign n6274_data = ram_n2[addr_i];
  always @(posedge clk_i)
    if (ena_i)
      ram_n2[addr_i] <= n6278_o;
  reg [7:0] ram_n3[255:0] ; // memory
  initial begin
    ram_n3[255] = 8'b00000000;
    ram_n3[254] = 8'b00000000;
    ram_n3[253] = 8'b00000000;
    ram_n3[252] = 8'b00000000;
    ram_n3[251] = 8'b00000000;
    ram_n3[250] = 8'b00000000;
    ram_n3[249] = 8'b00000000;
    ram_n3[248] = 8'b00000000;
    ram_n3[247] = 8'b00000000;
    ram_n3[246] = 8'b00000000;
    ram_n3[245] = 8'b00000000;
    ram_n3[244] = 8'b00000000;
    ram_n3[243] = 8'b00000000;
    ram_n3[242] = 8'b00000000;
    ram_n3[241] = 8'b00000000;
    ram_n3[240] = 8'b00000000;
    ram_n3[239] = 8'b00000000;
    ram_n3[238] = 8'b00000000;
    ram_n3[237] = 8'b00000000;
    ram_n3[236] = 8'b00000000;
    ram_n3[235] = 8'b00000000;
    ram_n3[234] = 8'b00000000;
    ram_n3[233] = 8'b00000000;
    ram_n3[232] = 8'b00000000;
    ram_n3[231] = 8'b00000000;
    ram_n3[230] = 8'b00000000;
    ram_n3[229] = 8'b00000000;
    ram_n3[228] = 8'b00000000;
    ram_n3[227] = 8'b00000000;
    ram_n3[226] = 8'b00000000;
    ram_n3[225] = 8'b00000000;
    ram_n3[224] = 8'b00000000;
    ram_n3[223] = 8'b00000000;
    ram_n3[222] = 8'b00000000;
    ram_n3[221] = 8'b00000000;
    ram_n3[220] = 8'b00000000;
    ram_n3[219] = 8'b00000000;
    ram_n3[218] = 8'b00000000;
    ram_n3[217] = 8'b00000000;
    ram_n3[216] = 8'b00000000;
    ram_n3[215] = 8'b00000000;
    ram_n3[214] = 8'b00000000;
    ram_n3[213] = 8'b00000000;
    ram_n3[212] = 8'b00000000;
    ram_n3[211] = 8'b00000000;
    ram_n3[210] = 8'b00000000;
    ram_n3[209] = 8'b00000000;
    ram_n3[208] = 8'b00000000;
    ram_n3[207] = 8'b00000000;
    ram_n3[206] = 8'b00000000;
    ram_n3[205] = 8'b00000000;
    ram_n3[204] = 8'b00000000;
    ram_n3[203] = 8'b00000000;
    ram_n3[202] = 8'b00000000;
    ram_n3[201] = 8'b00000000;
    ram_n3[200] = 8'b00000000;
    ram_n3[199] = 8'b00000000;
    ram_n3[198] = 8'b00000000;
    ram_n3[197] = 8'b00000000;
    ram_n3[196] = 8'b00000000;
    ram_n3[195] = 8'b00000000;
    ram_n3[194] = 8'b00000000;
    ram_n3[193] = 8'b00000000;
    ram_n3[192] = 8'b00000000;
    ram_n3[191] = 8'b00000000;
    ram_n3[190] = 8'b00000000;
    ram_n3[189] = 8'b00000000;
    ram_n3[188] = 8'b00000000;
    ram_n3[187] = 8'b00000000;
    ram_n3[186] = 8'b00000000;
    ram_n3[185] = 8'b00000000;
    ram_n3[184] = 8'b00000000;
    ram_n3[183] = 8'b00000000;
    ram_n3[182] = 8'b00000000;
    ram_n3[181] = 8'b00000000;
    ram_n3[180] = 8'b00000000;
    ram_n3[179] = 8'b00000000;
    ram_n3[178] = 8'b00000000;
    ram_n3[177] = 8'b00000000;
    ram_n3[176] = 8'b00000000;
    ram_n3[175] = 8'b00000000;
    ram_n3[174] = 8'b00000000;
    ram_n3[173] = 8'b00000000;
    ram_n3[172] = 8'b00000000;
    ram_n3[171] = 8'b00000000;
    ram_n3[170] = 8'b00000000;
    ram_n3[169] = 8'b00000000;
    ram_n3[168] = 8'b00000000;
    ram_n3[167] = 8'b00000000;
    ram_n3[166] = 8'b00000000;
    ram_n3[165] = 8'b00000000;
    ram_n3[164] = 8'b00000000;
    ram_n3[163] = 8'b00000000;
    ram_n3[162] = 8'b00000000;
    ram_n3[161] = 8'b00000000;
    ram_n3[160] = 8'b00000000;
    ram_n3[159] = 8'b00000000;
    ram_n3[158] = 8'b00000000;
    ram_n3[157] = 8'b00000000;
    ram_n3[156] = 8'b00000000;
    ram_n3[155] = 8'b00000000;
    ram_n3[154] = 8'b00000000;
    ram_n3[153] = 8'b00000000;
    ram_n3[152] = 8'b00000000;
    ram_n3[151] = 8'b00000000;
    ram_n3[150] = 8'b00000000;
    ram_n3[149] = 8'b00000000;
    ram_n3[148] = 8'b00000000;
    ram_n3[147] = 8'b00000000;
    ram_n3[146] = 8'b00000000;
    ram_n3[145] = 8'b00000000;
    ram_n3[144] = 8'b00000000;
    ram_n3[143] = 8'b00000000;
    ram_n3[142] = 8'b00000000;
    ram_n3[141] = 8'b00000000;
    ram_n3[140] = 8'b00000000;
    ram_n3[139] = 8'b00000000;
    ram_n3[138] = 8'b00000000;
    ram_n3[137] = 8'b00000000;
    ram_n3[136] = 8'b00000000;
    ram_n3[135] = 8'b00000000;
    ram_n3[134] = 8'b00000000;
    ram_n3[133] = 8'b00000000;
    ram_n3[132] = 8'b00000000;
    ram_n3[131] = 8'b00000000;
    ram_n3[130] = 8'b00000000;
    ram_n3[129] = 8'b00000000;
    ram_n3[128] = 8'b00000000;
    ram_n3[127] = 8'b00000000;
    ram_n3[126] = 8'b00000000;
    ram_n3[125] = 8'b00000000;
    ram_n3[124] = 8'b00000000;
    ram_n3[123] = 8'b00000000;
    ram_n3[122] = 8'b00000000;
    ram_n3[121] = 8'b00000000;
    ram_n3[120] = 8'b00000000;
    ram_n3[119] = 8'b00000000;
    ram_n3[118] = 8'b00000000;
    ram_n3[117] = 8'b00000000;
    ram_n3[116] = 8'b00000000;
    ram_n3[115] = 8'b00000000;
    ram_n3[114] = 8'b00000000;
    ram_n3[113] = 8'b00000000;
    ram_n3[112] = 8'b00000000;
    ram_n3[111] = 8'b00000000;
    ram_n3[110] = 8'b00000000;
    ram_n3[109] = 8'b00000000;
    ram_n3[108] = 8'b00000000;
    ram_n3[107] = 8'b00000000;
    ram_n3[106] = 8'b00000000;
    ram_n3[105] = 8'b00000000;
    ram_n3[104] = 8'b00000000;
    ram_n3[103] = 8'b00000000;
    ram_n3[102] = 8'b00000000;
    ram_n3[101] = 8'b00000000;
    ram_n3[100] = 8'b00000000;
    ram_n3[99] = 8'b00000000;
    ram_n3[98] = 8'b00000000;
    ram_n3[97] = 8'b00000000;
    ram_n3[96] = 8'b00000000;
    ram_n3[95] = 8'b00000000;
    ram_n3[94] = 8'b00000000;
    ram_n3[93] = 8'b00000000;
    ram_n3[92] = 8'b00000000;
    ram_n3[91] = 8'b00000000;
    ram_n3[90] = 8'b00000000;
    ram_n3[89] = 8'b00000000;
    ram_n3[88] = 8'b00000000;
    ram_n3[87] = 8'b00000000;
    ram_n3[86] = 8'b00000000;
    ram_n3[85] = 8'b00000000;
    ram_n3[84] = 8'b00000000;
    ram_n3[83] = 8'b00000000;
    ram_n3[82] = 8'b00000000;
    ram_n3[81] = 8'b00000000;
    ram_n3[80] = 8'b00000000;
    ram_n3[79] = 8'b00000000;
    ram_n3[78] = 8'b00000000;
    ram_n3[77] = 8'b00000000;
    ram_n3[76] = 8'b00000000;
    ram_n3[75] = 8'b00000000;
    ram_n3[74] = 8'b00000000;
    ram_n3[73] = 8'b00000000;
    ram_n3[72] = 8'b00000000;
    ram_n3[71] = 8'b00000000;
    ram_n3[70] = 8'b00000000;
    ram_n3[69] = 8'b00000000;
    ram_n3[68] = 8'b00000000;
    ram_n3[67] = 8'b00000000;
    ram_n3[66] = 8'b00000000;
    ram_n3[65] = 8'b00000000;
    ram_n3[64] = 8'b00000000;
    ram_n3[63] = 8'b00000000;
    ram_n3[62] = 8'b00000000;
    ram_n3[61] = 8'b00000000;
    ram_n3[60] = 8'b00000000;
    ram_n3[59] = 8'b00000000;
    ram_n3[58] = 8'b00000000;
    ram_n3[57] = 8'b00000000;
    ram_n3[56] = 8'b00000000;
    ram_n3[55] = 8'b00000000;
    ram_n3[54] = 8'b00000000;
    ram_n3[53] = 8'b00000000;
    ram_n3[52] = 8'b00000000;
    ram_n3[51] = 8'b00000000;
    ram_n3[50] = 8'b00000000;
    ram_n3[49] = 8'b00000000;
    ram_n3[48] = 8'b00000000;
    ram_n3[47] = 8'b00000000;
    ram_n3[46] = 8'b00000000;
    ram_n3[45] = 8'b00000000;
    ram_n3[44] = 8'b00000000;
    ram_n3[43] = 8'b00000000;
    ram_n3[42] = 8'b00000000;
    ram_n3[41] = 8'b00000000;
    ram_n3[40] = 8'b00000000;
    ram_n3[39] = 8'b00000000;
    ram_n3[38] = 8'b00000000;
    ram_n3[37] = 8'b00000000;
    ram_n3[36] = 8'b00000000;
    ram_n3[35] = 8'b00000000;
    ram_n3[34] = 8'b00000000;
    ram_n3[33] = 8'b00000000;
    ram_n3[32] = 8'b00000000;
    ram_n3[31] = 8'b00000000;
    ram_n3[30] = 8'b00000000;
    ram_n3[29] = 8'b00000000;
    ram_n3[28] = 8'b00000000;
    ram_n3[27] = 8'b00000000;
    ram_n3[26] = 8'b00000000;
    ram_n3[25] = 8'b00000000;
    ram_n3[24] = 8'b00000000;
    ram_n3[23] = 8'b00000000;
    ram_n3[22] = 8'b00000000;
    ram_n3[21] = 8'b00000000;
    ram_n3[20] = 8'b00000000;
    ram_n3[19] = 8'b00000000;
    ram_n3[18] = 8'b00000000;
    ram_n3[17] = 8'b00000000;
    ram_n3[16] = 8'b00000000;
    ram_n3[15] = 8'b00000000;
    ram_n3[14] = 8'b00000000;
    ram_n3[13] = 8'b00000000;
    ram_n3[12] = 8'b00000000;
    ram_n3[11] = 8'b00000000;
    ram_n3[10] = 8'b00000000;
    ram_n3[9] = 8'b00000000;
    ram_n3[8] = 8'b00000000;
    ram_n3[7] = 8'b00000000;
    ram_n3[6] = 8'b00000000;
    ram_n3[5] = 8'b00000000;
    ram_n3[4] = 8'b00000000;
    ram_n3[3] = 8'b00000000;
    ram_n3[2] = 8'b00000000;
    ram_n3[1] = 8'b00000000;
    ram_n3[0] = 8'b00000000;
    end
  assign n6273_data = ram_n3[addr_i];
  always @(posedge clk_i)
    if (ena_i)
      ram_n3[addr_i] <= n6280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:118:14  */
  reg [7:0] ram_n4[255:0] ; // memory
  initial begin
    ram_n4[255] = 8'b00000000;
    ram_n4[254] = 8'b00000000;
    ram_n4[253] = 8'b00000000;
    ram_n4[252] = 8'b00000000;
    ram_n4[251] = 8'b00000000;
    ram_n4[250] = 8'b00000000;
    ram_n4[249] = 8'b00000000;
    ram_n4[248] = 8'b00000000;
    ram_n4[247] = 8'b00000000;
    ram_n4[246] = 8'b00000000;
    ram_n4[245] = 8'b00000000;
    ram_n4[244] = 8'b00000000;
    ram_n4[243] = 8'b00000000;
    ram_n4[242] = 8'b00000000;
    ram_n4[241] = 8'b00000000;
    ram_n4[240] = 8'b00000000;
    ram_n4[239] = 8'b00000000;
    ram_n4[238] = 8'b00000000;
    ram_n4[237] = 8'b00000000;
    ram_n4[236] = 8'b00000000;
    ram_n4[235] = 8'b00000000;
    ram_n4[234] = 8'b00000000;
    ram_n4[233] = 8'b00000000;
    ram_n4[232] = 8'b00000000;
    ram_n4[231] = 8'b00000000;
    ram_n4[230] = 8'b00000000;
    ram_n4[229] = 8'b00000000;
    ram_n4[228] = 8'b00000000;
    ram_n4[227] = 8'b00000000;
    ram_n4[226] = 8'b00000000;
    ram_n4[225] = 8'b00000000;
    ram_n4[224] = 8'b00000000;
    ram_n4[223] = 8'b00000000;
    ram_n4[222] = 8'b00000000;
    ram_n4[221] = 8'b00000000;
    ram_n4[220] = 8'b00000000;
    ram_n4[219] = 8'b00000000;
    ram_n4[218] = 8'b00000000;
    ram_n4[217] = 8'b00000000;
    ram_n4[216] = 8'b00000000;
    ram_n4[215] = 8'b00000000;
    ram_n4[214] = 8'b00000000;
    ram_n4[213] = 8'b00000000;
    ram_n4[212] = 8'b00000000;
    ram_n4[211] = 8'b00000000;
    ram_n4[210] = 8'b00000000;
    ram_n4[209] = 8'b00000000;
    ram_n4[208] = 8'b00000000;
    ram_n4[207] = 8'b00000000;
    ram_n4[206] = 8'b00000000;
    ram_n4[205] = 8'b00000000;
    ram_n4[204] = 8'b00000000;
    ram_n4[203] = 8'b00000000;
    ram_n4[202] = 8'b00000000;
    ram_n4[201] = 8'b00000000;
    ram_n4[200] = 8'b00000000;
    ram_n4[199] = 8'b00000000;
    ram_n4[198] = 8'b00000000;
    ram_n4[197] = 8'b00000000;
    ram_n4[196] = 8'b00000000;
    ram_n4[195] = 8'b00000000;
    ram_n4[194] = 8'b00000000;
    ram_n4[193] = 8'b00000000;
    ram_n4[192] = 8'b00000000;
    ram_n4[191] = 8'b00000000;
    ram_n4[190] = 8'b00000000;
    ram_n4[189] = 8'b00000000;
    ram_n4[188] = 8'b00000000;
    ram_n4[187] = 8'b00000000;
    ram_n4[186] = 8'b00000000;
    ram_n4[185] = 8'b00000000;
    ram_n4[184] = 8'b00000000;
    ram_n4[183] = 8'b00000000;
    ram_n4[182] = 8'b00000000;
    ram_n4[181] = 8'b00000000;
    ram_n4[180] = 8'b00000000;
    ram_n4[179] = 8'b00000000;
    ram_n4[178] = 8'b00000000;
    ram_n4[177] = 8'b00000000;
    ram_n4[176] = 8'b00000000;
    ram_n4[175] = 8'b00000000;
    ram_n4[174] = 8'b00000000;
    ram_n4[173] = 8'b00000000;
    ram_n4[172] = 8'b00000000;
    ram_n4[171] = 8'b00000000;
    ram_n4[170] = 8'b00000000;
    ram_n4[169] = 8'b00000000;
    ram_n4[168] = 8'b00000000;
    ram_n4[167] = 8'b00000000;
    ram_n4[166] = 8'b00000000;
    ram_n4[165] = 8'b00000000;
    ram_n4[164] = 8'b00000000;
    ram_n4[163] = 8'b00000000;
    ram_n4[162] = 8'b00000000;
    ram_n4[161] = 8'b00000000;
    ram_n4[160] = 8'b00000000;
    ram_n4[159] = 8'b00000000;
    ram_n4[158] = 8'b00000000;
    ram_n4[157] = 8'b00000000;
    ram_n4[156] = 8'b00000000;
    ram_n4[155] = 8'b00000000;
    ram_n4[154] = 8'b00000000;
    ram_n4[153] = 8'b00000000;
    ram_n4[152] = 8'b00000000;
    ram_n4[151] = 8'b00000000;
    ram_n4[150] = 8'b00000000;
    ram_n4[149] = 8'b00000000;
    ram_n4[148] = 8'b00000000;
    ram_n4[147] = 8'b00000000;
    ram_n4[146] = 8'b00000000;
    ram_n4[145] = 8'b00000000;
    ram_n4[144] = 8'b00000000;
    ram_n4[143] = 8'b00000000;
    ram_n4[142] = 8'b00000000;
    ram_n4[141] = 8'b00000000;
    ram_n4[140] = 8'b00000000;
    ram_n4[139] = 8'b00000000;
    ram_n4[138] = 8'b00000000;
    ram_n4[137] = 8'b00000000;
    ram_n4[136] = 8'b00000000;
    ram_n4[135] = 8'b00000000;
    ram_n4[134] = 8'b00000000;
    ram_n4[133] = 8'b00000000;
    ram_n4[132] = 8'b00000000;
    ram_n4[131] = 8'b00000000;
    ram_n4[130] = 8'b00000000;
    ram_n4[129] = 8'b00000000;
    ram_n4[128] = 8'b00000000;
    ram_n4[127] = 8'b00000000;
    ram_n4[126] = 8'b00000000;
    ram_n4[125] = 8'b00000000;
    ram_n4[124] = 8'b00000000;
    ram_n4[123] = 8'b00000000;
    ram_n4[122] = 8'b00000000;
    ram_n4[121] = 8'b00000000;
    ram_n4[120] = 8'b00000000;
    ram_n4[119] = 8'b00000000;
    ram_n4[118] = 8'b00000000;
    ram_n4[117] = 8'b00000000;
    ram_n4[116] = 8'b00000000;
    ram_n4[115] = 8'b00000000;
    ram_n4[114] = 8'b00000000;
    ram_n4[113] = 8'b00000000;
    ram_n4[112] = 8'b00000000;
    ram_n4[111] = 8'b00000000;
    ram_n4[110] = 8'b00000000;
    ram_n4[109] = 8'b00000000;
    ram_n4[108] = 8'b00000000;
    ram_n4[107] = 8'b00000000;
    ram_n4[106] = 8'b00000000;
    ram_n4[105] = 8'b00000000;
    ram_n4[104] = 8'b00000000;
    ram_n4[103] = 8'b00000000;
    ram_n4[102] = 8'b00000000;
    ram_n4[101] = 8'b00000000;
    ram_n4[100] = 8'b00000000;
    ram_n4[99] = 8'b00000000;
    ram_n4[98] = 8'b00000000;
    ram_n4[97] = 8'b00000000;
    ram_n4[96] = 8'b00000000;
    ram_n4[95] = 8'b00000000;
    ram_n4[94] = 8'b00000000;
    ram_n4[93] = 8'b00000000;
    ram_n4[92] = 8'b00000000;
    ram_n4[91] = 8'b00000000;
    ram_n4[90] = 8'b00000000;
    ram_n4[89] = 8'b00000000;
    ram_n4[88] = 8'b00000000;
    ram_n4[87] = 8'b00000000;
    ram_n4[86] = 8'b00000000;
    ram_n4[85] = 8'b00000000;
    ram_n4[84] = 8'b00000000;
    ram_n4[83] = 8'b00000000;
    ram_n4[82] = 8'b00000000;
    ram_n4[81] = 8'b00000000;
    ram_n4[80] = 8'b00000000;
    ram_n4[79] = 8'b00000000;
    ram_n4[78] = 8'b00000000;
    ram_n4[77] = 8'b00000000;
    ram_n4[76] = 8'b00000000;
    ram_n4[75] = 8'b00000000;
    ram_n4[74] = 8'b00000000;
    ram_n4[73] = 8'b00000000;
    ram_n4[72] = 8'b00000000;
    ram_n4[71] = 8'b00000000;
    ram_n4[70] = 8'b00000000;
    ram_n4[69] = 8'b00000000;
    ram_n4[68] = 8'b00000000;
    ram_n4[67] = 8'b00000000;
    ram_n4[66] = 8'b00000000;
    ram_n4[65] = 8'b00000000;
    ram_n4[64] = 8'b00000000;
    ram_n4[63] = 8'b00000000;
    ram_n4[62] = 8'b00000000;
    ram_n4[61] = 8'b00000000;
    ram_n4[60] = 8'b00000000;
    ram_n4[59] = 8'b00000000;
    ram_n4[58] = 8'b00000000;
    ram_n4[57] = 8'b00000000;
    ram_n4[56] = 8'b00000000;
    ram_n4[55] = 8'b00000000;
    ram_n4[54] = 8'b00000000;
    ram_n4[53] = 8'b00000000;
    ram_n4[52] = 8'b00000000;
    ram_n4[51] = 8'b00000000;
    ram_n4[50] = 8'b00000000;
    ram_n4[49] = 8'b00000000;
    ram_n4[48] = 8'b00000000;
    ram_n4[47] = 8'b00000000;
    ram_n4[46] = 8'b00000000;
    ram_n4[45] = 8'b00000000;
    ram_n4[44] = 8'b00000000;
    ram_n4[43] = 8'b00000000;
    ram_n4[42] = 8'b00000000;
    ram_n4[41] = 8'b00000000;
    ram_n4[40] = 8'b00000000;
    ram_n4[39] = 8'b00000000;
    ram_n4[38] = 8'b00000000;
    ram_n4[37] = 8'b00000000;
    ram_n4[36] = 8'b00000000;
    ram_n4[35] = 8'b00000000;
    ram_n4[34] = 8'b00000000;
    ram_n4[33] = 8'b00000000;
    ram_n4[32] = 8'b00000000;
    ram_n4[31] = 8'b00000000;
    ram_n4[30] = 8'b00000000;
    ram_n4[29] = 8'b00000000;
    ram_n4[28] = 8'b00000000;
    ram_n4[27] = 8'b00000000;
    ram_n4[26] = 8'b00000000;
    ram_n4[25] = 8'b00000000;
    ram_n4[24] = 8'b00000000;
    ram_n4[23] = 8'b00000000;
    ram_n4[22] = 8'b00000000;
    ram_n4[21] = 8'b00000000;
    ram_n4[20] = 8'b00000000;
    ram_n4[19] = 8'b00000000;
    ram_n4[18] = 8'b00000000;
    ram_n4[17] = 8'b00000000;
    ram_n4[16] = 8'b00000000;
    ram_n4[15] = 8'b00000000;
    ram_n4[14] = 8'b00000000;
    ram_n4[13] = 8'b00000000;
    ram_n4[12] = 8'b00000000;
    ram_n4[11] = 8'b00000000;
    ram_n4[10] = 8'b00000000;
    ram_n4[9] = 8'b00000000;
    ram_n4[8] = 8'b00000000;
    ram_n4[7] = 8'b00000000;
    ram_n4[6] = 8'b00000000;
    ram_n4[5] = 8'b00000000;
    ram_n4[4] = 8'b00000000;
    ram_n4[3] = 8'b00000000;
    ram_n4[2] = 8'b00000000;
    ram_n4[1] = 8'b00000000;
    ram_n4[0] = 8'b00000000;
    end
  assign n6272_data = ram_n4[addr_i];
  always @(posedge clk_i)
    if (ena_i)
      ram_n4[addr_i] <= n6282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:24  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:24  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:24  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:24  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:128:13  */
  assign n6276_o = n6250_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:53  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:53  */
  assign n6278_o = n6250_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:53  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:53  */
  assign n6280_o = n6250_o[23:16];
  assign n6282_o = n6250_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/rams/beh/sram_4en.vhd:106:24  */
endmodule

module hibi_mem_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [9:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [3:0] status_o);
  wire [9:0] n5964_o;
  wire n5965_o;
  wire n5966_o;
  wire [31:0] n5967_o;
  wire n5969_o;
  wire [31:0] n5970_o;
  wire [4:0] n5971_o;
  wire n5972_o;
  wire [1:0] n5973_o;
  wire n5975_o;
  wire [39:0] n5976_o;
  wire n5978_o;
  wire [31:0] n5979_o;
  wire [4:0] n5980_o;
  wire n5981_o;
  wire [1:0] n5982_o;
  wire n5984_o;
  wire [39:0] n5985_o;
  wire [22:0] regifi0_gif_rsp;
  wire [230:0] regifi0_reg2logic;
  wire [28:0] ctrli0_gif_req;
  wire [3:0] logic2reg;
  wire [15:0] chain_mask;
  wire [3:0] chain_trigger;
  wire [3:0] chain_start;
  wire [3:0] chain_busy;
  wire [3:0] chaini0_start;
  wire [3:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [171:0] dma_cfg;
  wire [3:0] dma_ctrl;
  wire [3:0] dmai0_status;
  wire [21:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [11:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [11:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg2;
  wire [11:0] regifi0_reg2logic_o_hibi_dma_mem_addr2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr2;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask2;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg3;
  wire [11:0] regifi0_reg2logic_o_hibi_dma_mem_addr3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr3;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask3;
  wire [4:0] n5987_o;
  wire [21:0] n5988_o;
  wire n5989_o;
  wire n5990_o;
  wire [22:0] n5991_o;
  wire [3:0] n5993_o;
  wire [230:0] n5994_o;
  wire [5:0] n5996_o;
  wire [3:0] n5997_o;
  wire [3:0] n5998_o;
  wire [5:0] n5999_o;
  wire [1:0] n6000_o;
  wire n6001_o;
  wire [5:0] n6002_o;
  wire [3:0] n6003_o;
  wire n6004_o;
  wire n6005_o;
  wire n6006_o;
  wire n6007_o;
  wire [5:0] n6008_o;
  wire [3:0] n6009_o;
  wire [3:0] n6010_o;
  wire [5:0] n6011_o;
  wire [1:0] n6012_o;
  wire n6013_o;
  wire [5:0] n6014_o;
  wire [3:0] n6015_o;
  wire n6016_o;
  wire n6017_o;
  wire n6018_o;
  wire n6019_o;
  wire [5:0] n6020_o;
  wire [3:0] n6021_o;
  wire [3:0] n6022_o;
  wire [5:0] n6023_o;
  wire [1:0] n6024_o;
  wire n6025_o;
  wire [5:0] n6026_o;
  wire [3:0] n6027_o;
  wire n6028_o;
  wire n6029_o;
  wire n6030_o;
  wire n6031_o;
  wire [5:0] n6032_o;
  wire [3:0] n6033_o;
  wire [3:0] n6034_o;
  wire [5:0] n6035_o;
  wire [1:0] n6036_o;
  wire n6037_o;
  wire [5:0] n6038_o;
  wire [3:0] n6039_o;
  wire n6040_o;
  wire n6041_o;
  wire n6042_o;
  wire n6043_o;
  wire n6044_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n6045_o;
  wire n6046_o;
  wire [3:0] n6047_o;
  wire n6050_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n6051_o;
  wire n6052_o;
  wire [3:0] n6053_o;
  wire n6056_o;
  wire chaini0_n3_trigi0_trigger_o;
  wire chaini0_n3_trigi0_start_o;
  wire n6057_o;
  wire n6058_o;
  wire [3:0] n6059_o;
  wire n6062_o;
  wire chaini0_n4_trigi0_trigger_o;
  wire chaini0_n4_trigi0_start_o;
  wire n6063_o;
  wire n6064_o;
  wire [3:0] n6065_o;
  wire [3:0] dmai0_status_o;
  wire [9:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [43:0] n6069_o;
  wire [31:0] n6071_o;
  wire [38:0] n6072_o;
  wire n6074_o;
  wire n6075_o;
  wire n6077_o;
  wire [31:0] n6078_o;
  wire [4:0] n6079_o;
  wire n6080_o;
  wire n6081_o;
  wire [4:0] ctrli0_gif_req_o_addr;
  wire [21:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [28:0] n6082_o;
  wire [21:0] n6084_o;
  wire n6085_o;
  wire [38:0] n6086_o;
  wire n6088_o;
  wire n6089_o;
  wire n6091_o;
  wire [31:0] n6092_o;
  wire [4:0] n6093_o;
  wire n6094_o;
  wire n6095_o;
  wire n6096_o;
  wire n6097_o;
  wire n6098_o;
  wire [17:0] n6099_o;
  wire [15:0] n6100_o;
  wire [15:0] n6101_o;
  wire [11:0] n6102_o;
  wire [9:0] n6103_o;
  wire [9:0] n6104_o;
  wire [18:0] n6105_o;
  wire [16:0] n6106_o;
  wire [9:0] n6107_o;
  wire [18:0] n6108_o;
  wire [16:0] n6109_o;
  wire n6110_o;
  wire [18:0] n6111_o;
  wire [16:0] n6112_o;
  wire n6113_o;
  wire [18:0] n6114_o;
  wire [16:0] n6115_o;
  wire [4:0] n6116_o;
  wire n6117_o;
  wire n6118_o;
  wire n6119_o;
  wire [17:0] n6120_o;
  wire [15:0] n6121_o;
  wire [15:0] n6122_o;
  wire [11:0] n6123_o;
  wire [9:0] n6124_o;
  wire [9:0] n6125_o;
  wire [18:0] n6126_o;
  wire [16:0] n6127_o;
  wire [9:0] n6128_o;
  wire [18:0] n6129_o;
  wire [16:0] n6130_o;
  wire n6131_o;
  wire [18:0] n6132_o;
  wire [16:0] n6133_o;
  wire n6134_o;
  wire [18:0] n6135_o;
  wire [16:0] n6136_o;
  wire [4:0] n6137_o;
  wire n6138_o;
  wire n6139_o;
  wire n6140_o;
  wire [17:0] n6141_o;
  wire [15:0] n6142_o;
  wire [15:0] n6143_o;
  wire [11:0] n6144_o;
  wire [9:0] n6145_o;
  wire [9:0] n6146_o;
  wire [18:0] n6147_o;
  wire [16:0] n6148_o;
  wire [9:0] n6149_o;
  wire [18:0] n6150_o;
  wire [16:0] n6151_o;
  wire n6152_o;
  wire [18:0] n6153_o;
  wire [16:0] n6154_o;
  wire n6155_o;
  wire [18:0] n6156_o;
  wire [16:0] n6157_o;
  wire [4:0] n6158_o;
  wire n6159_o;
  wire n6160_o;
  wire n6161_o;
  wire [17:0] n6162_o;
  wire [15:0] n6163_o;
  wire [15:0] n6164_o;
  wire [11:0] n6165_o;
  wire [9:0] n6166_o;
  wire [9:0] n6167_o;
  wire [18:0] n6168_o;
  wire [16:0] n6169_o;
  wire [9:0] n6170_o;
  wire [18:0] n6171_o;
  wire [16:0] n6172_o;
  wire n6173_o;
  wire [18:0] n6174_o;
  wire [16:0] n6175_o;
  wire n6176_o;
  wire [18:0] n6177_o;
  wire [16:0] n6178_o;
  wire [4:0] n6179_o;
  wire n6181_o;
  wire [2:0] n6183_o;
  wire n6184_o;
  wire n6185_o;
  reg n6190_q;
  wire [2:0] n6192_o;
  wire n6193_o;
  wire n6194_o;
  wire n6195_o;
  wire n6196_o;
  wire n6197_o;
  wire [3:0] n6199_o;
  wire [15:0] n6200_o;
  wire [3:0] n6201_o;
  wire [3:0] n6202_o;
  wire [3:0] n6203_o;
  wire [3:0] n6204_o;
  wire [3:0] n6205_o;
  wire [171:0] n6206_o;
  wire [3:0] n6207_o;
  assign mem_req_o_adr = n5964_o;
  assign mem_req_o_we = n5965_o;
  assign mem_req_o_ena = n5966_o;
  assign mem_req_o_dat = n5967_o;
  assign agent_txreq_o_av = n5969_o;
  assign agent_txreq_o_data = n5970_o;
  assign agent_txreq_o_comm = n5971_o;
  assign agent_txreq_o_we = n5972_o;
  assign agent_rxreq_o_re = n5975_o;
  assign agent_msg_txreq_o_av = n5978_o;
  assign agent_msg_txreq_o_data = n5979_o;
  assign agent_msg_txreq_o_comm = n5980_o;
  assign agent_msg_txreq_o_we = n5981_o;
  assign agent_msg_rxreq_o_re = n5984_o;
  assign status_o = dmai0_status;
  assign n5964_o = n6069_o[9:0];
  assign n5965_o = n6069_o[10];
  assign n5966_o = n6069_o[11];
  assign n5967_o = n6069_o[43:12];
  assign n5969_o = n6072_o[0];
  assign n5970_o = n6072_o[32:1];
  assign n5971_o = n6072_o[37:33];
  assign n5972_o = n6072_o[38];
  assign n5973_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  assign n5975_o = dmai0_agent_rxreq_o_re;
  assign n5976_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  assign n5978_o = n6086_o[0];
  assign n5979_o = n6086_o[32:1];
  assign n5980_o = n6086_o[37:33];
  assign n5981_o = n6086_o[38];
  assign n5982_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n5984_o = ctrli0_agent_msg_rxreq_o_re;
  assign n5985_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:60:10  */
  assign regifi0_gif_rsp = n5991_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:61:10  */
  assign regifi0_reg2logic = n5994_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:63:10  */
  assign ctrli0_gif_req = n6082_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:64:10  */
  assign logic2reg = n6199_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:67:10  */
  assign chain_mask = n6200_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:68:10  */
  assign chain_trigger = n6201_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:69:10  */
  assign chain_start = n6202_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:70:10  */
  assign chain_busy = n6203_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:71:10  */
  assign chaini0_start = n6204_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:72:10  */
  assign chaini0_trigger = n6205_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:74:10  */
  assign dma_en = n6190_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:75:10  */
  assign dma_init = n6197_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:76:10  */
  assign dma_cfg = n6206_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:77:10  */
  assign dma_ctrl = n6207_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:79:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:85:3  */
  hibi_mem_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n5987_o),
    .gif_req_i_wdata(n5988_o),
    .gif_req_i_wr(n5989_o),
    .gif_req_i_rd(n5990_o),
    .logic2reg_i_hibi_dma_status(n5993_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_cfg2(regifi0_reg2logic_o_hibi_dma_cfg2),
    .reg2logic_o_hibi_dma_mem_addr2(regifi0_reg2logic_o_hibi_dma_mem_addr2),
    .reg2logic_o_hibi_dma_hibi_addr2(regifi0_reg2logic_o_hibi_dma_hibi_addr2),
    .reg2logic_o_hibi_dma_trigger_mask2(regifi0_reg2logic_o_hibi_dma_trigger_mask2),
    .reg2logic_o_hibi_dma_cfg3(regifi0_reg2logic_o_hibi_dma_cfg3),
    .reg2logic_o_hibi_dma_mem_addr3(regifi0_reg2logic_o_hibi_dma_mem_addr3),
    .reg2logic_o_hibi_dma_hibi_addr3(regifi0_reg2logic_o_hibi_dma_hibi_addr3),
    .reg2logic_o_hibi_dma_trigger_mask3(regifi0_reg2logic_o_hibi_dma_trigger_mask3));
  assign n5987_o = ctrli0_gif_req[4:0];
  assign n5988_o = ctrli0_gif_req[26:5];
  assign n5989_o = ctrli0_gif_req[27];
  assign n5990_o = ctrli0_gif_req[28];
  assign n5991_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  assign n5993_o = logic2reg[3:0];
  assign n5994_o = {regifi0_reg2logic_o_hibi_dma_trigger_mask3, regifi0_reg2logic_o_hibi_dma_hibi_addr3, regifi0_reg2logic_o_hibi_dma_mem_addr3, regifi0_reg2logic_o_hibi_dma_cfg3, regifi0_reg2logic_o_hibi_dma_trigger_mask2, regifi0_reg2logic_o_hibi_dma_hibi_addr2, regifi0_reg2logic_o_hibi_dma_mem_addr2, regifi0_reg2logic_o_hibi_dma_cfg2, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:43  */
  assign n5996_o = regifi0_reg2logic[65:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:66  */
  assign n5997_o = n5996_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:69  */
  assign n5998_o = n5997_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:43  */
  assign n5999_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:60  */
  assign n6000_o = n5999_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:62  */
  assign n6001_o = n6000_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:87  */
  assign n6002_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:104  */
  assign n6003_o = n6002_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:107  */
  assign n6004_o = n6003_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:65  */
  assign n6005_o = n6001_o & n6004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:100:37  */
  assign n6006_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:100:41  */
  assign n6007_o = n6006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:43  */
  assign n6008_o = regifi0_reg2logic[120:115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:66  */
  assign n6009_o = n6008_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:69  */
  assign n6010_o = n6009_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:43  */
  assign n6011_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:60  */
  assign n6012_o = n6011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:62  */
  assign n6013_o = n6012_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:87  */
  assign n6014_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:104  */
  assign n6015_o = n6014_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:107  */
  assign n6016_o = n6015_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:65  */
  assign n6017_o = n6013_o & n6016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:104:37  */
  assign n6018_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:104:41  */
  assign n6019_o = n6018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:43  */
  assign n6020_o = regifi0_reg2logic[175:170];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:66  */
  assign n6021_o = n6020_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:69  */
  assign n6022_o = n6021_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:43  */
  assign n6023_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:60  */
  assign n6024_o = n6023_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:62  */
  assign n6025_o = n6024_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:87  */
  assign n6026_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:104  */
  assign n6027_o = n6026_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:107  */
  assign n6028_o = n6027_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:65  */
  assign n6029_o = n6025_o & n6028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:108:37  */
  assign n6030_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:108:41  */
  assign n6031_o = n6030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:43  */
  assign n6032_o = regifi0_reg2logic[230:225];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:66  */
  assign n6033_o = n6032_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:69  */
  assign n6034_o = n6033_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:43  */
  assign n6035_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:60  */
  assign n6036_o = n6035_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:62  */
  assign n6037_o = n6036_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:87  */
  assign n6038_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:104  */
  assign n6039_o = n6038_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:107  */
  assign n6040_o = n6039_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:65  */
  assign n6041_o = n6037_o & n6040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:112:37  */
  assign n6042_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:112:41  */
  assign n6043_o = n6042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n6044_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n6045_o),
    .busy_i(n6046_o),
    .trigger_i(chain_trigger),
    .mask_i(n6047_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n6045_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n6046_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n6047_o = chain_mask[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n6050_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n6051_o),
    .busy_i(n6052_o),
    .trigger_i(chain_trigger),
    .mask_i(n6053_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n6051_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n6052_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n6053_o = chain_mask[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n6056_o = chaini0_trigger[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n3_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n6057_o),
    .busy_i(n6058_o),
    .trigger_i(chain_trigger),
    .mask_i(n6059_o),
    .trigger_o(chaini0_n3_trigi0_trigger_o),
    .start_o(chaini0_n3_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n6057_o = chain_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n6058_o = chain_busy[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n6059_o = chain_mask[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n6062_o = chaini0_trigger[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n4_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n6063_o),
    .busy_i(n6064_o),
    .trigger_i(chain_trigger),
    .mask_i(n6065_o),
    .trigger_o(chaini0_n4_trigi0_trigger_o),
    .start_o(chaini0_n4_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n6063_o = chain_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n6064_o = chain_busy[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n6065_o = chain_mask[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:140:3  */
  hibi_mem_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n6071_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n6074_o),
    .agent_txrsp_i_almost_full(n6075_o),
    .agent_rxrsp_i_av(n6077_o),
    .agent_rxrsp_i_data(n6078_o),
    .agent_rxrsp_i_comm(n6079_o),
    .agent_rxrsp_i_empty(n6080_o),
    .agent_rxrsp_i_almost_empty(n6081_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  assign n6069_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  assign n6071_o = mem_rsp_i_dat[31:0];
  assign n6072_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n6074_o = n5973_o[0];
  assign n6075_o = n5973_o[1];
  assign n6077_o = n5976_o[0];
  assign n6078_o = n5976_o[32:1];
  assign n6079_o = n5976_o[37:33];
  assign n6080_o = n5976_o[38];
  assign n6081_o = n5976_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:164:3  */
  hibi_mem_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n6084_o),
    .gif_rsp_i_ack(n6085_o),
    .agent_msg_txrsp_i_full(n6088_o),
    .agent_msg_txrsp_i_almost_full(n6089_o),
    .agent_msg_rxrsp_i_av(n6091_o),
    .agent_msg_rxrsp_i_data(n6092_o),
    .agent_msg_rxrsp_i_comm(n6093_o),
    .agent_msg_rxrsp_i_empty(n6094_o),
    .agent_msg_rxrsp_i_almost_empty(n6095_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  assign n6082_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  assign n6084_o = regifi0_gif_rsp[21:0];
  assign n6085_o = regifi0_gif_rsp[22];
  assign n6086_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  assign n6088_o = n5982_o[0];
  assign n6089_o = n5982_o[1];
  assign n6091_o = n5985_o[0];
  assign n6092_o = n5985_o[32:1];
  assign n6093_o = n5985_o[37:33];
  assign n6094_o = n5985_o[38];
  assign n6095_o = n5985_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:181:53  */
  assign n6096_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:181:57  */
  assign n6097_o = n6096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:182:54  */
  assign n6098_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:59  */
  assign n6099_o = regifi0_reg2logic[59:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:79  */
  assign n6100_o = n6099_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:82  */
  assign n6101_o = n6100_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:59  */
  assign n6102_o = regifi0_reg2logic[41:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:78  */
  assign n6103_o = n6102_o[11:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:81  */
  assign n6104_o = n6103_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:59  */
  assign n6105_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:73  */
  assign n6106_o = n6105_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:76  */
  assign n6107_o = n6106_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:59  */
  assign n6108_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:73  */
  assign n6109_o = n6108_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:76  */
  assign n6110_o = n6109_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:59  */
  assign n6111_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:73  */
  assign n6112_o = n6111_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:76  */
  assign n6113_o = n6112_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:59  */
  assign n6114_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:73  */
  assign n6115_o = n6114_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:76  */
  assign n6116_o = n6115_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:190:53  */
  assign n6117_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:190:57  */
  assign n6118_o = n6117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:191:54  */
  assign n6119_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:59  */
  assign n6120_o = regifi0_reg2logic[114:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:79  */
  assign n6121_o = n6120_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:82  */
  assign n6122_o = n6121_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:59  */
  assign n6123_o = regifi0_reg2logic[96:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:78  */
  assign n6124_o = n6123_o[11:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:81  */
  assign n6125_o = n6124_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:59  */
  assign n6126_o = regifi0_reg2logic[84:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:73  */
  assign n6127_o = n6126_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:76  */
  assign n6128_o = n6127_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:59  */
  assign n6129_o = regifi0_reg2logic[84:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:73  */
  assign n6130_o = n6129_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:76  */
  assign n6131_o = n6130_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:59  */
  assign n6132_o = regifi0_reg2logic[84:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:73  */
  assign n6133_o = n6132_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:76  */
  assign n6134_o = n6133_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:59  */
  assign n6135_o = regifi0_reg2logic[84:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:73  */
  assign n6136_o = n6135_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:76  */
  assign n6137_o = n6136_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:199:53  */
  assign n6138_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:199:57  */
  assign n6139_o = n6138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:200:54  */
  assign n6140_o = chaini0_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:59  */
  assign n6141_o = regifi0_reg2logic[169:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:79  */
  assign n6142_o = n6141_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:82  */
  assign n6143_o = n6142_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:59  */
  assign n6144_o = regifi0_reg2logic[151:140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:78  */
  assign n6145_o = n6144_o[11:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:81  */
  assign n6146_o = n6145_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:59  */
  assign n6147_o = regifi0_reg2logic[139:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:73  */
  assign n6148_o = n6147_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:76  */
  assign n6149_o = n6148_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:59  */
  assign n6150_o = regifi0_reg2logic[139:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:73  */
  assign n6151_o = n6150_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:76  */
  assign n6152_o = n6151_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:59  */
  assign n6153_o = regifi0_reg2logic[139:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:73  */
  assign n6154_o = n6153_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:76  */
  assign n6155_o = n6154_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:59  */
  assign n6156_o = regifi0_reg2logic[139:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:73  */
  assign n6157_o = n6156_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:76  */
  assign n6158_o = n6157_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:208:53  */
  assign n6159_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:208:57  */
  assign n6160_o = n6159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:209:54  */
  assign n6161_o = chaini0_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:59  */
  assign n6162_o = regifi0_reg2logic[224:207];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:79  */
  assign n6163_o = n6162_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:82  */
  assign n6164_o = n6163_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:59  */
  assign n6165_o = regifi0_reg2logic[206:195];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:78  */
  assign n6166_o = n6165_o[11:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:81  */
  assign n6167_o = n6166_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:59  */
  assign n6168_o = regifi0_reg2logic[194:176];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:73  */
  assign n6169_o = n6168_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:76  */
  assign n6170_o = n6169_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:59  */
  assign n6171_o = regifi0_reg2logic[194:176];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:73  */
  assign n6172_o = n6171_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:76  */
  assign n6173_o = n6172_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:59  */
  assign n6174_o = regifi0_reg2logic[194:176];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:73  */
  assign n6175_o = n6174_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:76  */
  assign n6176_o = n6175_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:59  */
  assign n6177_o = regifi0_reg2logic[194:176];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:73  */
  assign n6178_o = n6177_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:76  */
  assign n6179_o = n6178_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:222:18  */
  assign n6181_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:35  */
  assign n6183_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:49  */
  assign n6184_o = n6183_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:52  */
  assign n6185_o = n6184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:224:5  */
  always @(posedge clk_i or posedge n6181_o)
    if (n6181_o)
      n6190_q <= 1'b0;
    else
      n6190_q <= n6185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:59  */
  assign n6192_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:73  */
  assign n6193_o = n6192_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:76  */
  assign n6194_o = n6193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:79  */
  assign n6195_o = ~n6194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:37  */
  assign n6196_o = dma_en & n6195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:19  */
  assign n6197_o = n6196_o ? 1'b1 : 1'b0;
  assign n6199_o = {n6160_o, n6139_o, n6118_o, n6097_o};
  assign n6200_o = {n5998_o, n6010_o, n6022_o, n6034_o};
  assign n6201_o = {n6062_o, n6056_o, n6050_o, n6044_o};
  assign n6202_o = {n6041_o, n6029_o, n6017_o, n6005_o};
  assign n6203_o = {n6043_o, n6031_o, n6019_o, n6007_o};
  assign n6204_o = {chaini0_n4_trigi0_start_o, chaini0_n3_trigi0_start_o, chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n6205_o = {chaini0_n4_trigi0_trigger_o, chaini0_n3_trigi0_trigger_o, chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  assign n6206_o = {n6116_o, n6113_o, n6110_o, n6107_o, n6104_o, n6101_o, n6137_o, n6134_o, n6131_o, n6128_o, n6125_o, n6122_o, n6158_o, n6155_o, n6152_o, n6149_o, n6146_o, n6143_o, n6179_o, n6176_o, n6173_o, n6170_o, n6167_o, n6164_o};
  assign n6207_o = {n6098_o, n6119_o, n6140_o, n6161_o};
endmodule

module dual_port_buffer_32_7
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [8:0] port_a_req_i_adr,
   input  port_a_req_i_we,
   input  port_a_req_i_ena,
   input  [31:0] port_a_req_i_dat,
   input  [8:0] port_b_req_i_adr,
   input  port_b_req_i_we,
   input  port_b_req_i_ena,
   input  [31:0] port_b_req_i_dat,
   output [31:0] port_a_rsp_o_dat,
   output [31:0] port_b_rsp_o_dat);
  wire [42:0] n4277_o;
  wire [31:0] n4279_o;
  wire [42:0] n4280_o;
  wire [31:0] n4282_o;
  wire [4159:0] r;
  wire [4159:0] rin;
  wire n4285_o;
  wire n4286_o;
  wire [8:0] n4287_o;
  wire [6:0] n4289_o;
  wire [6:0] n4291_o;
  wire [31:0] n4293_o;
  wire [4095:0] n4294_o;
  wire [8:0] n4296_o;
  wire [6:0] n4298_o;
  wire [6:0] n4300_o;
  wire [31:0] n4305_o;
  wire [31:0] n4306_o;
  wire [4127:0] n4307_o;
  wire [31:0] n4310_o;
  wire n4311_o;
  wire n4312_o;
  wire [8:0] n4313_o;
  wire [6:0] n4315_o;
  wire [6:0] n4317_o;
  wire [31:0] n4319_o;
  wire [4095:0] n4320_o;
  wire [4095:0] n4321_o;
  wire [4095:0] n4322_o;
  wire [8:0] n4324_o;
  wire [6:0] n4326_o;
  wire [6:0] n4328_o;
  wire [4095:0] n4331_o;
  wire [4095:0] n4332_o;
  wire [4095:0] n4333_o;
  wire [4095:0] n4334_o;
  wire [31:0] n4335_o;
  wire [4095:0] n4336_o;
  wire [4095:0] n4337_o;
  wire [4095:0] n4338_o;
  wire [4095:0] n4339_o;
  wire [31:0] n4340_o;
  wire [31:0] n4341_o;
  wire [31:0] n4342_o;
  wire [31:0] n4343_o;
  wire [31:0] n4344_o;
  wire [31:0] n4345_o;
  wire [4159:0] n4346_o;
  wire n4350_o;
  wire [4159:0] n4353_o;
  wire [4159:0] n4359_o;
  reg [4159:0] n4360_q;
  wire [31:0] n4361_o;
  wire [31:0] n4362_o;
  wire [31:0] n4363_o;
  wire [31:0] n4364_o;
  wire [31:0] n4365_o;
  wire [31:0] n4366_o;
  wire [31:0] n4367_o;
  wire [31:0] n4368_o;
  wire [31:0] n4369_o;
  wire [31:0] n4370_o;
  wire [31:0] n4371_o;
  wire [31:0] n4372_o;
  wire [31:0] n4373_o;
  wire [31:0] n4374_o;
  wire [31:0] n4375_o;
  wire [31:0] n4376_o;
  wire [31:0] n4377_o;
  wire [31:0] n4378_o;
  wire [31:0] n4379_o;
  wire [31:0] n4380_o;
  wire [31:0] n4381_o;
  wire [31:0] n4382_o;
  wire [31:0] n4383_o;
  wire [31:0] n4384_o;
  wire [31:0] n4385_o;
  wire [31:0] n4386_o;
  wire [31:0] n4387_o;
  wire [31:0] n4388_o;
  wire [31:0] n4389_o;
  wire [31:0] n4390_o;
  wire [31:0] n4391_o;
  wire [31:0] n4392_o;
  wire [31:0] n4393_o;
  wire [31:0] n4394_o;
  wire [31:0] n4395_o;
  wire [31:0] n4396_o;
  wire [31:0] n4397_o;
  wire [31:0] n4398_o;
  wire [31:0] n4399_o;
  wire [31:0] n4400_o;
  wire [31:0] n4401_o;
  wire [31:0] n4402_o;
  wire [31:0] n4403_o;
  wire [31:0] n4404_o;
  wire [31:0] n4405_o;
  wire [31:0] n4406_o;
  wire [31:0] n4407_o;
  wire [31:0] n4408_o;
  wire [31:0] n4409_o;
  wire [31:0] n4410_o;
  wire [31:0] n4411_o;
  wire [31:0] n4412_o;
  wire [31:0] n4413_o;
  wire [31:0] n4414_o;
  wire [31:0] n4415_o;
  wire [31:0] n4416_o;
  wire [31:0] n4417_o;
  wire [31:0] n4418_o;
  wire [31:0] n4419_o;
  wire [31:0] n4420_o;
  wire [31:0] n4421_o;
  wire [31:0] n4422_o;
  wire [31:0] n4423_o;
  wire [31:0] n4424_o;
  wire [31:0] n4425_o;
  wire [31:0] n4426_o;
  wire [31:0] n4427_o;
  wire [31:0] n4428_o;
  wire [31:0] n4429_o;
  wire [31:0] n4430_o;
  wire [31:0] n4431_o;
  wire [31:0] n4432_o;
  wire [31:0] n4433_o;
  wire [31:0] n4434_o;
  wire [31:0] n4435_o;
  wire [31:0] n4436_o;
  wire [31:0] n4437_o;
  wire [31:0] n4438_o;
  wire [31:0] n4439_o;
  wire [31:0] n4440_o;
  wire [31:0] n4441_o;
  wire [31:0] n4442_o;
  wire [31:0] n4443_o;
  wire [31:0] n4444_o;
  wire [31:0] n4445_o;
  wire [31:0] n4446_o;
  wire [31:0] n4447_o;
  wire [31:0] n4448_o;
  wire [31:0] n4449_o;
  wire [31:0] n4450_o;
  wire [31:0] n4451_o;
  wire [31:0] n4452_o;
  wire [31:0] n4453_o;
  wire [31:0] n4454_o;
  wire [31:0] n4455_o;
  wire [31:0] n4456_o;
  wire [31:0] n4457_o;
  wire [31:0] n4458_o;
  wire [31:0] n4459_o;
  wire [31:0] n4460_o;
  wire [31:0] n4461_o;
  wire [31:0] n4462_o;
  wire [31:0] n4463_o;
  wire [31:0] n4464_o;
  wire [31:0] n4465_o;
  wire [31:0] n4466_o;
  wire [31:0] n4467_o;
  wire [31:0] n4468_o;
  wire [31:0] n4469_o;
  wire [31:0] n4470_o;
  wire [31:0] n4471_o;
  wire [31:0] n4472_o;
  wire [31:0] n4473_o;
  wire [31:0] n4474_o;
  wire [31:0] n4475_o;
  wire [31:0] n4476_o;
  wire [31:0] n4477_o;
  wire [31:0] n4478_o;
  wire [31:0] n4479_o;
  wire [31:0] n4480_o;
  wire [31:0] n4481_o;
  wire [31:0] n4482_o;
  wire [31:0] n4483_o;
  wire [31:0] n4484_o;
  wire [31:0] n4485_o;
  wire [31:0] n4486_o;
  wire [31:0] n4487_o;
  wire [31:0] n4488_o;
  wire [1:0] n4489_o;
  reg [31:0] n4490_o;
  wire [1:0] n4491_o;
  reg [31:0] n4492_o;
  wire [1:0] n4493_o;
  reg [31:0] n4494_o;
  wire [1:0] n4495_o;
  reg [31:0] n4496_o;
  wire [1:0] n4497_o;
  reg [31:0] n4498_o;
  wire [1:0] n4499_o;
  reg [31:0] n4500_o;
  wire [1:0] n4501_o;
  reg [31:0] n4502_o;
  wire [1:0] n4503_o;
  reg [31:0] n4504_o;
  wire [1:0] n4505_o;
  reg [31:0] n4506_o;
  wire [1:0] n4507_o;
  reg [31:0] n4508_o;
  wire [1:0] n4509_o;
  reg [31:0] n4510_o;
  wire [1:0] n4511_o;
  reg [31:0] n4512_o;
  wire [1:0] n4513_o;
  reg [31:0] n4514_o;
  wire [1:0] n4515_o;
  reg [31:0] n4516_o;
  wire [1:0] n4517_o;
  reg [31:0] n4518_o;
  wire [1:0] n4519_o;
  reg [31:0] n4520_o;
  wire [1:0] n4521_o;
  reg [31:0] n4522_o;
  wire [1:0] n4523_o;
  reg [31:0] n4524_o;
  wire [1:0] n4525_o;
  reg [31:0] n4526_o;
  wire [1:0] n4527_o;
  reg [31:0] n4528_o;
  wire [1:0] n4529_o;
  reg [31:0] n4530_o;
  wire [1:0] n4531_o;
  reg [31:0] n4532_o;
  wire [1:0] n4533_o;
  reg [31:0] n4534_o;
  wire [1:0] n4535_o;
  reg [31:0] n4536_o;
  wire [1:0] n4537_o;
  reg [31:0] n4538_o;
  wire [1:0] n4539_o;
  reg [31:0] n4540_o;
  wire [1:0] n4541_o;
  reg [31:0] n4542_o;
  wire [1:0] n4543_o;
  reg [31:0] n4544_o;
  wire [1:0] n4545_o;
  reg [31:0] n4546_o;
  wire [1:0] n4547_o;
  reg [31:0] n4548_o;
  wire [1:0] n4549_o;
  reg [31:0] n4550_o;
  wire [1:0] n4551_o;
  reg [31:0] n4552_o;
  wire [1:0] n4553_o;
  reg [31:0] n4554_o;
  wire [1:0] n4555_o;
  reg [31:0] n4556_o;
  wire [1:0] n4557_o;
  reg [31:0] n4558_o;
  wire [1:0] n4559_o;
  reg [31:0] n4560_o;
  wire [1:0] n4561_o;
  reg [31:0] n4562_o;
  wire [1:0] n4563_o;
  reg [31:0] n4564_o;
  wire [1:0] n4565_o;
  reg [31:0] n4566_o;
  wire [1:0] n4567_o;
  reg [31:0] n4568_o;
  wire [1:0] n4569_o;
  reg [31:0] n4570_o;
  wire [1:0] n4571_o;
  reg [31:0] n4572_o;
  wire n4573_o;
  wire [31:0] n4574_o;
  wire n4575_o;
  wire n4576_o;
  wire n4577_o;
  wire n4578_o;
  wire n4579_o;
  wire n4580_o;
  wire n4581_o;
  wire n4582_o;
  wire n4583_o;
  wire n4584_o;
  wire n4585_o;
  wire n4586_o;
  wire n4587_o;
  wire n4588_o;
  wire n4589_o;
  wire n4590_o;
  wire n4591_o;
  wire n4592_o;
  wire n4593_o;
  wire n4594_o;
  wire n4595_o;
  wire n4596_o;
  wire n4597_o;
  wire n4598_o;
  wire n4599_o;
  wire n4600_o;
  wire n4601_o;
  wire n4602_o;
  wire n4603_o;
  wire n4604_o;
  wire n4605_o;
  wire n4606_o;
  wire n4607_o;
  wire n4608_o;
  wire n4609_o;
  wire n4610_o;
  wire n4611_o;
  wire n4612_o;
  wire n4613_o;
  wire n4614_o;
  wire n4615_o;
  wire n4616_o;
  wire n4617_o;
  wire n4618_o;
  wire n4619_o;
  wire n4620_o;
  wire n4621_o;
  wire n4622_o;
  wire n4623_o;
  wire n4624_o;
  wire n4625_o;
  wire n4626_o;
  wire n4627_o;
  wire n4628_o;
  wire n4629_o;
  wire n4630_o;
  wire n4631_o;
  wire n4632_o;
  wire n4633_o;
  wire n4634_o;
  wire n4635_o;
  wire n4636_o;
  wire n4637_o;
  wire n4638_o;
  wire n4639_o;
  wire n4640_o;
  wire n4641_o;
  wire n4642_o;
  wire n4643_o;
  wire n4644_o;
  wire n4645_o;
  wire n4646_o;
  wire n4647_o;
  wire n4648_o;
  wire n4649_o;
  wire n4650_o;
  wire n4651_o;
  wire n4652_o;
  wire n4653_o;
  wire n4654_o;
  wire n4655_o;
  wire n4656_o;
  wire n4657_o;
  wire n4658_o;
  wire n4659_o;
  wire n4660_o;
  wire n4661_o;
  wire n4662_o;
  wire n4663_o;
  wire n4664_o;
  wire n4665_o;
  wire n4666_o;
  wire n4667_o;
  wire n4668_o;
  wire n4669_o;
  wire n4670_o;
  wire n4671_o;
  wire n4672_o;
  wire n4673_o;
  wire n4674_o;
  wire n4675_o;
  wire n4676_o;
  wire n4677_o;
  wire n4678_o;
  wire n4679_o;
  wire n4680_o;
  wire n4681_o;
  wire n4682_o;
  wire n4683_o;
  wire n4684_o;
  wire n4685_o;
  wire n4686_o;
  wire n4687_o;
  wire n4688_o;
  wire n4689_o;
  wire n4690_o;
  wire n4691_o;
  wire n4692_o;
  wire n4693_o;
  wire n4694_o;
  wire n4695_o;
  wire n4696_o;
  wire n4697_o;
  wire n4698_o;
  wire n4699_o;
  wire n4700_o;
  wire n4701_o;
  wire n4702_o;
  wire n4703_o;
  wire n4704_o;
  wire n4705_o;
  wire n4706_o;
  wire n4707_o;
  wire n4708_o;
  wire n4709_o;
  wire n4710_o;
  wire n4711_o;
  wire n4712_o;
  wire n4713_o;
  wire n4714_o;
  wire n4715_o;
  wire n4716_o;
  wire n4717_o;
  wire n4718_o;
  wire n4719_o;
  wire n4720_o;
  wire n4721_o;
  wire n4722_o;
  wire n4723_o;
  wire n4724_o;
  wire n4725_o;
  wire n4726_o;
  wire n4727_o;
  wire n4728_o;
  wire n4729_o;
  wire n4730_o;
  wire n4731_o;
  wire n4732_o;
  wire n4733_o;
  wire n4734_o;
  wire n4735_o;
  wire n4736_o;
  wire n4737_o;
  wire n4738_o;
  wire n4739_o;
  wire n4740_o;
  wire n4741_o;
  wire n4742_o;
  wire n4743_o;
  wire n4744_o;
  wire n4745_o;
  wire n4746_o;
  wire n4747_o;
  wire n4748_o;
  wire n4749_o;
  wire n4750_o;
  wire n4751_o;
  wire n4752_o;
  wire n4753_o;
  wire n4754_o;
  wire n4755_o;
  wire n4756_o;
  wire n4757_o;
  wire n4758_o;
  wire n4759_o;
  wire n4760_o;
  wire n4761_o;
  wire n4762_o;
  wire n4763_o;
  wire n4764_o;
  wire n4765_o;
  wire n4766_o;
  wire n4767_o;
  wire n4768_o;
  wire n4769_o;
  wire n4770_o;
  wire n4771_o;
  wire n4772_o;
  wire n4773_o;
  wire n4774_o;
  wire n4775_o;
  wire n4776_o;
  wire n4777_o;
  wire n4778_o;
  wire n4779_o;
  wire n4780_o;
  wire n4781_o;
  wire n4782_o;
  wire n4783_o;
  wire n4784_o;
  wire n4785_o;
  wire n4786_o;
  wire n4787_o;
  wire n4788_o;
  wire n4789_o;
  wire n4790_o;
  wire n4791_o;
  wire n4792_o;
  wire n4793_o;
  wire n4794_o;
  wire n4795_o;
  wire n4796_o;
  wire n4797_o;
  wire n4798_o;
  wire n4799_o;
  wire n4800_o;
  wire n4801_o;
  wire n4802_o;
  wire n4803_o;
  wire n4804_o;
  wire n4805_o;
  wire n4806_o;
  wire n4807_o;
  wire n4808_o;
  wire n4809_o;
  wire n4810_o;
  wire n4811_o;
  wire n4812_o;
  wire n4813_o;
  wire n4814_o;
  wire n4815_o;
  wire n4816_o;
  wire n4817_o;
  wire n4818_o;
  wire n4819_o;
  wire n4820_o;
  wire n4821_o;
  wire n4822_o;
  wire n4823_o;
  wire n4824_o;
  wire n4825_o;
  wire n4826_o;
  wire n4827_o;
  wire n4828_o;
  wire n4829_o;
  wire n4830_o;
  wire n4831_o;
  wire n4832_o;
  wire n4833_o;
  wire n4834_o;
  wire n4835_o;
  wire n4836_o;
  wire n4837_o;
  wire n4838_o;
  wire n4839_o;
  wire n4840_o;
  wire [31:0] n4841_o;
  wire n4842_o;
  wire [31:0] n4843_o;
  wire [31:0] n4844_o;
  wire n4845_o;
  wire [31:0] n4846_o;
  wire [31:0] n4847_o;
  wire n4848_o;
  wire [31:0] n4849_o;
  wire [31:0] n4850_o;
  wire n4851_o;
  wire [31:0] n4852_o;
  wire [31:0] n4853_o;
  wire n4854_o;
  wire [31:0] n4855_o;
  wire [31:0] n4856_o;
  wire n4857_o;
  wire [31:0] n4858_o;
  wire [31:0] n4859_o;
  wire n4860_o;
  wire [31:0] n4861_o;
  wire [31:0] n4862_o;
  wire n4863_o;
  wire [31:0] n4864_o;
  wire [31:0] n4865_o;
  wire n4866_o;
  wire [31:0] n4867_o;
  wire [31:0] n4868_o;
  wire n4869_o;
  wire [31:0] n4870_o;
  wire [31:0] n4871_o;
  wire n4872_o;
  wire [31:0] n4873_o;
  wire [31:0] n4874_o;
  wire n4875_o;
  wire [31:0] n4876_o;
  wire [31:0] n4877_o;
  wire n4878_o;
  wire [31:0] n4879_o;
  wire [31:0] n4880_o;
  wire n4881_o;
  wire [31:0] n4882_o;
  wire [31:0] n4883_o;
  wire n4884_o;
  wire [31:0] n4885_o;
  wire [31:0] n4886_o;
  wire n4887_o;
  wire [31:0] n4888_o;
  wire [31:0] n4889_o;
  wire n4890_o;
  wire [31:0] n4891_o;
  wire [31:0] n4892_o;
  wire n4893_o;
  wire [31:0] n4894_o;
  wire [31:0] n4895_o;
  wire n4896_o;
  wire [31:0] n4897_o;
  wire [31:0] n4898_o;
  wire n4899_o;
  wire [31:0] n4900_o;
  wire [31:0] n4901_o;
  wire n4902_o;
  wire [31:0] n4903_o;
  wire [31:0] n4904_o;
  wire n4905_o;
  wire [31:0] n4906_o;
  wire [31:0] n4907_o;
  wire n4908_o;
  wire [31:0] n4909_o;
  wire [31:0] n4910_o;
  wire n4911_o;
  wire [31:0] n4912_o;
  wire [31:0] n4913_o;
  wire n4914_o;
  wire [31:0] n4915_o;
  wire [31:0] n4916_o;
  wire n4917_o;
  wire [31:0] n4918_o;
  wire [31:0] n4919_o;
  wire n4920_o;
  wire [31:0] n4921_o;
  wire [31:0] n4922_o;
  wire n4923_o;
  wire [31:0] n4924_o;
  wire [31:0] n4925_o;
  wire n4926_o;
  wire [31:0] n4927_o;
  wire [31:0] n4928_o;
  wire n4929_o;
  wire [31:0] n4930_o;
  wire [31:0] n4931_o;
  wire n4932_o;
  wire [31:0] n4933_o;
  wire [31:0] n4934_o;
  wire n4935_o;
  wire [31:0] n4936_o;
  wire [31:0] n4937_o;
  wire n4938_o;
  wire [31:0] n4939_o;
  wire [31:0] n4940_o;
  wire n4941_o;
  wire [31:0] n4942_o;
  wire [31:0] n4943_o;
  wire n4944_o;
  wire [31:0] n4945_o;
  wire [31:0] n4946_o;
  wire n4947_o;
  wire [31:0] n4948_o;
  wire [31:0] n4949_o;
  wire n4950_o;
  wire [31:0] n4951_o;
  wire [31:0] n4952_o;
  wire n4953_o;
  wire [31:0] n4954_o;
  wire [31:0] n4955_o;
  wire n4956_o;
  wire [31:0] n4957_o;
  wire [31:0] n4958_o;
  wire n4959_o;
  wire [31:0] n4960_o;
  wire [31:0] n4961_o;
  wire n4962_o;
  wire [31:0] n4963_o;
  wire [31:0] n4964_o;
  wire n4965_o;
  wire [31:0] n4966_o;
  wire [31:0] n4967_o;
  wire n4968_o;
  wire [31:0] n4969_o;
  wire [31:0] n4970_o;
  wire n4971_o;
  wire [31:0] n4972_o;
  wire [31:0] n4973_o;
  wire n4974_o;
  wire [31:0] n4975_o;
  wire [31:0] n4976_o;
  wire n4977_o;
  wire [31:0] n4978_o;
  wire [31:0] n4979_o;
  wire n4980_o;
  wire [31:0] n4981_o;
  wire [31:0] n4982_o;
  wire n4983_o;
  wire [31:0] n4984_o;
  wire [31:0] n4985_o;
  wire n4986_o;
  wire [31:0] n4987_o;
  wire [31:0] n4988_o;
  wire n4989_o;
  wire [31:0] n4990_o;
  wire [31:0] n4991_o;
  wire n4992_o;
  wire [31:0] n4993_o;
  wire [31:0] n4994_o;
  wire n4995_o;
  wire [31:0] n4996_o;
  wire [31:0] n4997_o;
  wire n4998_o;
  wire [31:0] n4999_o;
  wire [31:0] n5000_o;
  wire n5001_o;
  wire [31:0] n5002_o;
  wire [31:0] n5003_o;
  wire n5004_o;
  wire [31:0] n5005_o;
  wire [31:0] n5006_o;
  wire n5007_o;
  wire [31:0] n5008_o;
  wire [31:0] n5009_o;
  wire n5010_o;
  wire [31:0] n5011_o;
  wire [31:0] n5012_o;
  wire n5013_o;
  wire [31:0] n5014_o;
  wire [31:0] n5015_o;
  wire n5016_o;
  wire [31:0] n5017_o;
  wire [31:0] n5018_o;
  wire n5019_o;
  wire [31:0] n5020_o;
  wire [31:0] n5021_o;
  wire n5022_o;
  wire [31:0] n5023_o;
  wire [31:0] n5024_o;
  wire n5025_o;
  wire [31:0] n5026_o;
  wire [31:0] n5027_o;
  wire n5028_o;
  wire [31:0] n5029_o;
  wire [31:0] n5030_o;
  wire n5031_o;
  wire [31:0] n5032_o;
  wire [31:0] n5033_o;
  wire n5034_o;
  wire [31:0] n5035_o;
  wire [31:0] n5036_o;
  wire n5037_o;
  wire [31:0] n5038_o;
  wire [31:0] n5039_o;
  wire n5040_o;
  wire [31:0] n5041_o;
  wire [31:0] n5042_o;
  wire n5043_o;
  wire [31:0] n5044_o;
  wire [31:0] n5045_o;
  wire n5046_o;
  wire [31:0] n5047_o;
  wire [31:0] n5048_o;
  wire n5049_o;
  wire [31:0] n5050_o;
  wire [31:0] n5051_o;
  wire n5052_o;
  wire [31:0] n5053_o;
  wire [31:0] n5054_o;
  wire n5055_o;
  wire [31:0] n5056_o;
  wire [31:0] n5057_o;
  wire n5058_o;
  wire [31:0] n5059_o;
  wire [31:0] n5060_o;
  wire n5061_o;
  wire [31:0] n5062_o;
  wire [31:0] n5063_o;
  wire n5064_o;
  wire [31:0] n5065_o;
  wire [31:0] n5066_o;
  wire n5067_o;
  wire [31:0] n5068_o;
  wire [31:0] n5069_o;
  wire n5070_o;
  wire [31:0] n5071_o;
  wire [31:0] n5072_o;
  wire n5073_o;
  wire [31:0] n5074_o;
  wire [31:0] n5075_o;
  wire n5076_o;
  wire [31:0] n5077_o;
  wire [31:0] n5078_o;
  wire n5079_o;
  wire [31:0] n5080_o;
  wire [31:0] n5081_o;
  wire n5082_o;
  wire [31:0] n5083_o;
  wire [31:0] n5084_o;
  wire n5085_o;
  wire [31:0] n5086_o;
  wire [31:0] n5087_o;
  wire n5088_o;
  wire [31:0] n5089_o;
  wire [31:0] n5090_o;
  wire n5091_o;
  wire [31:0] n5092_o;
  wire [31:0] n5093_o;
  wire n5094_o;
  wire [31:0] n5095_o;
  wire [31:0] n5096_o;
  wire n5097_o;
  wire [31:0] n5098_o;
  wire [31:0] n5099_o;
  wire n5100_o;
  wire [31:0] n5101_o;
  wire [31:0] n5102_o;
  wire n5103_o;
  wire [31:0] n5104_o;
  wire [31:0] n5105_o;
  wire n5106_o;
  wire [31:0] n5107_o;
  wire [31:0] n5108_o;
  wire n5109_o;
  wire [31:0] n5110_o;
  wire [31:0] n5111_o;
  wire n5112_o;
  wire [31:0] n5113_o;
  wire [31:0] n5114_o;
  wire n5115_o;
  wire [31:0] n5116_o;
  wire [31:0] n5117_o;
  wire n5118_o;
  wire [31:0] n5119_o;
  wire [31:0] n5120_o;
  wire n5121_o;
  wire [31:0] n5122_o;
  wire [31:0] n5123_o;
  wire n5124_o;
  wire [31:0] n5125_o;
  wire [31:0] n5126_o;
  wire n5127_o;
  wire [31:0] n5128_o;
  wire [31:0] n5129_o;
  wire n5130_o;
  wire [31:0] n5131_o;
  wire [31:0] n5132_o;
  wire n5133_o;
  wire [31:0] n5134_o;
  wire [31:0] n5135_o;
  wire n5136_o;
  wire [31:0] n5137_o;
  wire [31:0] n5138_o;
  wire n5139_o;
  wire [31:0] n5140_o;
  wire [31:0] n5141_o;
  wire n5142_o;
  wire [31:0] n5143_o;
  wire [31:0] n5144_o;
  wire n5145_o;
  wire [31:0] n5146_o;
  wire [31:0] n5147_o;
  wire n5148_o;
  wire [31:0] n5149_o;
  wire [31:0] n5150_o;
  wire n5151_o;
  wire [31:0] n5152_o;
  wire [31:0] n5153_o;
  wire n5154_o;
  wire [31:0] n5155_o;
  wire [31:0] n5156_o;
  wire n5157_o;
  wire [31:0] n5158_o;
  wire [31:0] n5159_o;
  wire n5160_o;
  wire [31:0] n5161_o;
  wire [31:0] n5162_o;
  wire n5163_o;
  wire [31:0] n5164_o;
  wire [31:0] n5165_o;
  wire n5166_o;
  wire [31:0] n5167_o;
  wire [31:0] n5168_o;
  wire n5169_o;
  wire [31:0] n5170_o;
  wire [31:0] n5171_o;
  wire n5172_o;
  wire [31:0] n5173_o;
  wire [31:0] n5174_o;
  wire n5175_o;
  wire [31:0] n5176_o;
  wire [31:0] n5177_o;
  wire n5178_o;
  wire [31:0] n5179_o;
  wire [31:0] n5180_o;
  wire n5181_o;
  wire [31:0] n5182_o;
  wire [31:0] n5183_o;
  wire n5184_o;
  wire [31:0] n5185_o;
  wire [31:0] n5186_o;
  wire n5187_o;
  wire [31:0] n5188_o;
  wire [31:0] n5189_o;
  wire n5190_o;
  wire [31:0] n5191_o;
  wire [31:0] n5192_o;
  wire n5193_o;
  wire [31:0] n5194_o;
  wire [31:0] n5195_o;
  wire n5196_o;
  wire [31:0] n5197_o;
  wire [31:0] n5198_o;
  wire n5199_o;
  wire [31:0] n5200_o;
  wire [31:0] n5201_o;
  wire n5202_o;
  wire [31:0] n5203_o;
  wire [31:0] n5204_o;
  wire n5205_o;
  wire [31:0] n5206_o;
  wire [31:0] n5207_o;
  wire n5208_o;
  wire [31:0] n5209_o;
  wire [31:0] n5210_o;
  wire n5211_o;
  wire [31:0] n5212_o;
  wire [31:0] n5213_o;
  wire n5214_o;
  wire [31:0] n5215_o;
  wire [31:0] n5216_o;
  wire n5217_o;
  wire [31:0] n5218_o;
  wire [31:0] n5219_o;
  wire n5220_o;
  wire [31:0] n5221_o;
  wire [31:0] n5222_o;
  wire n5223_o;
  wire [31:0] n5224_o;
  wire [4095:0] n5225_o;
  wire n5226_o;
  wire n5227_o;
  wire n5228_o;
  wire n5229_o;
  wire n5230_o;
  wire n5231_o;
  wire n5232_o;
  wire n5233_o;
  wire n5234_o;
  wire n5235_o;
  wire n5236_o;
  wire n5237_o;
  wire n5238_o;
  wire n5239_o;
  wire n5240_o;
  wire n5241_o;
  wire n5242_o;
  wire n5243_o;
  wire n5244_o;
  wire n5245_o;
  wire n5246_o;
  wire n5247_o;
  wire n5248_o;
  wire n5249_o;
  wire n5250_o;
  wire n5251_o;
  wire n5252_o;
  wire n5253_o;
  wire n5254_o;
  wire n5255_o;
  wire n5256_o;
  wire n5257_o;
  wire n5258_o;
  wire n5259_o;
  wire n5260_o;
  wire n5261_o;
  wire n5262_o;
  wire n5263_o;
  wire n5264_o;
  wire n5265_o;
  wire n5266_o;
  wire n5267_o;
  wire n5268_o;
  wire n5269_o;
  wire n5270_o;
  wire n5271_o;
  wire n5272_o;
  wire n5273_o;
  wire n5274_o;
  wire n5275_o;
  wire n5276_o;
  wire n5277_o;
  wire n5278_o;
  wire n5279_o;
  wire n5280_o;
  wire n5281_o;
  wire n5282_o;
  wire n5283_o;
  wire n5284_o;
  wire n5285_o;
  wire n5286_o;
  wire n5287_o;
  wire n5288_o;
  wire n5289_o;
  wire n5290_o;
  wire n5291_o;
  wire n5292_o;
  wire n5293_o;
  wire n5294_o;
  wire n5295_o;
  wire n5296_o;
  wire n5297_o;
  wire n5298_o;
  wire n5299_o;
  wire n5300_o;
  wire n5301_o;
  wire n5302_o;
  wire n5303_o;
  wire n5304_o;
  wire n5305_o;
  wire n5306_o;
  wire n5307_o;
  wire n5308_o;
  wire n5309_o;
  wire n5310_o;
  wire n5311_o;
  wire n5312_o;
  wire n5313_o;
  wire n5314_o;
  wire n5315_o;
  wire n5316_o;
  wire n5317_o;
  wire n5318_o;
  wire n5319_o;
  wire n5320_o;
  wire n5321_o;
  wire n5322_o;
  wire n5323_o;
  wire n5324_o;
  wire n5325_o;
  wire n5326_o;
  wire n5327_o;
  wire n5328_o;
  wire n5329_o;
  wire n5330_o;
  wire n5331_o;
  wire n5332_o;
  wire n5333_o;
  wire n5334_o;
  wire n5335_o;
  wire n5336_o;
  wire n5337_o;
  wire n5338_o;
  wire n5339_o;
  wire n5340_o;
  wire n5341_o;
  wire n5342_o;
  wire n5343_o;
  wire n5344_o;
  wire n5345_o;
  wire n5346_o;
  wire n5347_o;
  wire n5348_o;
  wire n5349_o;
  wire n5350_o;
  wire n5351_o;
  wire n5352_o;
  wire n5353_o;
  wire n5354_o;
  wire n5355_o;
  wire n5356_o;
  wire n5357_o;
  wire n5358_o;
  wire n5359_o;
  wire n5360_o;
  wire n5361_o;
  wire n5362_o;
  wire n5363_o;
  wire n5364_o;
  wire n5365_o;
  wire n5366_o;
  wire n5367_o;
  wire n5368_o;
  wire n5369_o;
  wire n5370_o;
  wire n5371_o;
  wire n5372_o;
  wire n5373_o;
  wire n5374_o;
  wire n5375_o;
  wire n5376_o;
  wire n5377_o;
  wire n5378_o;
  wire n5379_o;
  wire n5380_o;
  wire n5381_o;
  wire n5382_o;
  wire n5383_o;
  wire n5384_o;
  wire n5385_o;
  wire n5386_o;
  wire n5387_o;
  wire n5388_o;
  wire n5389_o;
  wire n5390_o;
  wire n5391_o;
  wire n5392_o;
  wire n5393_o;
  wire n5394_o;
  wire n5395_o;
  wire n5396_o;
  wire n5397_o;
  wire n5398_o;
  wire n5399_o;
  wire n5400_o;
  wire n5401_o;
  wire n5402_o;
  wire n5403_o;
  wire n5404_o;
  wire n5405_o;
  wire n5406_o;
  wire n5407_o;
  wire n5408_o;
  wire n5409_o;
  wire n5410_o;
  wire n5411_o;
  wire n5412_o;
  wire n5413_o;
  wire n5414_o;
  wire n5415_o;
  wire n5416_o;
  wire n5417_o;
  wire n5418_o;
  wire n5419_o;
  wire n5420_o;
  wire n5421_o;
  wire n5422_o;
  wire n5423_o;
  wire n5424_o;
  wire n5425_o;
  wire n5426_o;
  wire n5427_o;
  wire n5428_o;
  wire n5429_o;
  wire n5430_o;
  wire n5431_o;
  wire n5432_o;
  wire n5433_o;
  wire n5434_o;
  wire n5435_o;
  wire n5436_o;
  wire n5437_o;
  wire n5438_o;
  wire n5439_o;
  wire n5440_o;
  wire n5441_o;
  wire n5442_o;
  wire n5443_o;
  wire n5444_o;
  wire n5445_o;
  wire n5446_o;
  wire n5447_o;
  wire n5448_o;
  wire n5449_o;
  wire n5450_o;
  wire n5451_o;
  wire n5452_o;
  wire n5453_o;
  wire n5454_o;
  wire n5455_o;
  wire n5456_o;
  wire n5457_o;
  wire n5458_o;
  wire n5459_o;
  wire n5460_o;
  wire n5461_o;
  wire n5462_o;
  wire n5463_o;
  wire n5464_o;
  wire n5465_o;
  wire n5466_o;
  wire n5467_o;
  wire n5468_o;
  wire n5469_o;
  wire n5470_o;
  wire n5471_o;
  wire n5472_o;
  wire n5473_o;
  wire n5474_o;
  wire n5475_o;
  wire n5476_o;
  wire n5477_o;
  wire n5478_o;
  wire n5479_o;
  wire n5480_o;
  wire n5481_o;
  wire n5482_o;
  wire n5483_o;
  wire n5484_o;
  wire n5485_o;
  wire n5486_o;
  wire n5487_o;
  wire n5488_o;
  wire n5489_o;
  wire n5490_o;
  wire n5491_o;
  wire [31:0] n5492_o;
  wire [31:0] n5493_o;
  wire [31:0] n5494_o;
  wire [31:0] n5495_o;
  wire [31:0] n5496_o;
  wire [31:0] n5497_o;
  wire [31:0] n5498_o;
  wire [31:0] n5499_o;
  wire [31:0] n5500_o;
  wire [31:0] n5501_o;
  wire [31:0] n5502_o;
  wire [31:0] n5503_o;
  wire [31:0] n5504_o;
  wire [31:0] n5505_o;
  wire [31:0] n5506_o;
  wire [31:0] n5507_o;
  wire [31:0] n5508_o;
  wire [31:0] n5509_o;
  wire [31:0] n5510_o;
  wire [31:0] n5511_o;
  wire [31:0] n5512_o;
  wire [31:0] n5513_o;
  wire [31:0] n5514_o;
  wire [31:0] n5515_o;
  wire [31:0] n5516_o;
  wire [31:0] n5517_o;
  wire [31:0] n5518_o;
  wire [31:0] n5519_o;
  wire [31:0] n5520_o;
  wire [31:0] n5521_o;
  wire [31:0] n5522_o;
  wire [31:0] n5523_o;
  wire [31:0] n5524_o;
  wire [31:0] n5525_o;
  wire [31:0] n5526_o;
  wire [31:0] n5527_o;
  wire [31:0] n5528_o;
  wire [31:0] n5529_o;
  wire [31:0] n5530_o;
  wire [31:0] n5531_o;
  wire [31:0] n5532_o;
  wire [31:0] n5533_o;
  wire [31:0] n5534_o;
  wire [31:0] n5535_o;
  wire [31:0] n5536_o;
  wire [31:0] n5537_o;
  wire [31:0] n5538_o;
  wire [31:0] n5539_o;
  wire [31:0] n5540_o;
  wire [31:0] n5541_o;
  wire [31:0] n5542_o;
  wire [31:0] n5543_o;
  wire [31:0] n5544_o;
  wire [31:0] n5545_o;
  wire [31:0] n5546_o;
  wire [31:0] n5547_o;
  wire [31:0] n5548_o;
  wire [31:0] n5549_o;
  wire [31:0] n5550_o;
  wire [31:0] n5551_o;
  wire [31:0] n5552_o;
  wire [31:0] n5553_o;
  wire [31:0] n5554_o;
  wire [31:0] n5555_o;
  wire [31:0] n5556_o;
  wire [31:0] n5557_o;
  wire [31:0] n5558_o;
  wire [31:0] n5559_o;
  wire [31:0] n5560_o;
  wire [31:0] n5561_o;
  wire [31:0] n5562_o;
  wire [31:0] n5563_o;
  wire [31:0] n5564_o;
  wire [31:0] n5565_o;
  wire [31:0] n5566_o;
  wire [31:0] n5567_o;
  wire [31:0] n5568_o;
  wire [31:0] n5569_o;
  wire [31:0] n5570_o;
  wire [31:0] n5571_o;
  wire [31:0] n5572_o;
  wire [31:0] n5573_o;
  wire [31:0] n5574_o;
  wire [31:0] n5575_o;
  wire [31:0] n5576_o;
  wire [31:0] n5577_o;
  wire [31:0] n5578_o;
  wire [31:0] n5579_o;
  wire [31:0] n5580_o;
  wire [31:0] n5581_o;
  wire [31:0] n5582_o;
  wire [31:0] n5583_o;
  wire [31:0] n5584_o;
  wire [31:0] n5585_o;
  wire [31:0] n5586_o;
  wire [31:0] n5587_o;
  wire [31:0] n5588_o;
  wire [31:0] n5589_o;
  wire [31:0] n5590_o;
  wire [31:0] n5591_o;
  wire [31:0] n5592_o;
  wire [31:0] n5593_o;
  wire [31:0] n5594_o;
  wire [31:0] n5595_o;
  wire [31:0] n5596_o;
  wire [31:0] n5597_o;
  wire [31:0] n5598_o;
  wire [31:0] n5599_o;
  wire [31:0] n5600_o;
  wire [31:0] n5601_o;
  wire [31:0] n5602_o;
  wire [31:0] n5603_o;
  wire [31:0] n5604_o;
  wire [31:0] n5605_o;
  wire [31:0] n5606_o;
  wire [31:0] n5607_o;
  wire [31:0] n5608_o;
  wire [31:0] n5609_o;
  wire [31:0] n5610_o;
  wire [31:0] n5611_o;
  wire [31:0] n5612_o;
  wire [31:0] n5613_o;
  wire [31:0] n5614_o;
  wire [31:0] n5615_o;
  wire [31:0] n5616_o;
  wire [31:0] n5617_o;
  wire [31:0] n5618_o;
  wire [31:0] n5619_o;
  wire [31:0] n5620_o;
  wire [31:0] n5621_o;
  wire [31:0] n5622_o;
  wire [31:0] n5623_o;
  wire [31:0] n5624_o;
  wire [31:0] n5625_o;
  wire [31:0] n5626_o;
  wire [31:0] n5627_o;
  wire [31:0] n5628_o;
  wire [31:0] n5629_o;
  wire [31:0] n5630_o;
  wire [31:0] n5631_o;
  wire [31:0] n5632_o;
  wire [31:0] n5633_o;
  wire [31:0] n5634_o;
  wire [31:0] n5635_o;
  wire [31:0] n5636_o;
  wire [31:0] n5637_o;
  wire [31:0] n5638_o;
  wire [31:0] n5639_o;
  wire [31:0] n5640_o;
  wire [31:0] n5641_o;
  wire [31:0] n5642_o;
  wire [31:0] n5643_o;
  wire [31:0] n5644_o;
  wire [31:0] n5645_o;
  wire [31:0] n5646_o;
  wire [31:0] n5647_o;
  wire [31:0] n5648_o;
  wire [31:0] n5649_o;
  wire [31:0] n5650_o;
  wire [31:0] n5651_o;
  wire [31:0] n5652_o;
  wire [31:0] n5653_o;
  wire [31:0] n5654_o;
  wire [31:0] n5655_o;
  wire [31:0] n5656_o;
  wire [31:0] n5657_o;
  wire [31:0] n5658_o;
  wire [31:0] n5659_o;
  wire [31:0] n5660_o;
  wire [31:0] n5661_o;
  wire [31:0] n5662_o;
  wire [31:0] n5663_o;
  wire [31:0] n5664_o;
  wire [31:0] n5665_o;
  wire [31:0] n5666_o;
  wire [31:0] n5667_o;
  wire [31:0] n5668_o;
  wire [31:0] n5669_o;
  wire [31:0] n5670_o;
  wire [31:0] n5671_o;
  wire [31:0] n5672_o;
  wire [31:0] n5673_o;
  wire [31:0] n5674_o;
  wire [31:0] n5675_o;
  wire [31:0] n5676_o;
  wire [31:0] n5677_o;
  wire [31:0] n5678_o;
  wire [31:0] n5679_o;
  wire [31:0] n5680_o;
  wire [31:0] n5681_o;
  wire [31:0] n5682_o;
  wire [31:0] n5683_o;
  wire [31:0] n5684_o;
  wire [31:0] n5685_o;
  wire [31:0] n5686_o;
  wire [31:0] n5687_o;
  wire [31:0] n5688_o;
  wire [31:0] n5689_o;
  wire [31:0] n5690_o;
  wire [31:0] n5691_o;
  wire [31:0] n5692_o;
  wire [31:0] n5693_o;
  wire [31:0] n5694_o;
  wire [31:0] n5695_o;
  wire [31:0] n5696_o;
  wire [31:0] n5697_o;
  wire [31:0] n5698_o;
  wire [31:0] n5699_o;
  wire [31:0] n5700_o;
  wire [31:0] n5701_o;
  wire [31:0] n5702_o;
  wire [31:0] n5703_o;
  wire [31:0] n5704_o;
  wire [31:0] n5705_o;
  wire [31:0] n5706_o;
  wire [31:0] n5707_o;
  wire [31:0] n5708_o;
  wire [31:0] n5709_o;
  wire [31:0] n5710_o;
  wire [31:0] n5711_o;
  wire [31:0] n5712_o;
  wire [31:0] n5713_o;
  wire [31:0] n5714_o;
  wire [31:0] n5715_o;
  wire [31:0] n5716_o;
  wire [31:0] n5717_o;
  wire [31:0] n5718_o;
  wire [31:0] n5719_o;
  wire [31:0] n5720_o;
  wire [31:0] n5721_o;
  wire [31:0] n5722_o;
  wire [31:0] n5723_o;
  wire [31:0] n5724_o;
  wire [31:0] n5725_o;
  wire [31:0] n5726_o;
  wire [31:0] n5727_o;
  wire [31:0] n5728_o;
  wire [31:0] n5729_o;
  wire [31:0] n5730_o;
  wire [31:0] n5731_o;
  wire [31:0] n5732_o;
  wire [31:0] n5733_o;
  wire [31:0] n5734_o;
  wire [31:0] n5735_o;
  wire [31:0] n5736_o;
  wire [31:0] n5737_o;
  wire [31:0] n5738_o;
  wire [31:0] n5739_o;
  wire [31:0] n5740_o;
  wire [31:0] n5741_o;
  wire [31:0] n5742_o;
  wire [31:0] n5743_o;
  wire [31:0] n5744_o;
  wire [31:0] n5745_o;
  wire [31:0] n5746_o;
  wire [31:0] n5747_o;
  wire [4095:0] n5748_o;
  wire [31:0] n5749_o;
  wire [31:0] n5750_o;
  wire [31:0] n5751_o;
  wire [31:0] n5752_o;
  wire [31:0] n5753_o;
  wire [31:0] n5754_o;
  wire [31:0] n5755_o;
  wire [31:0] n5756_o;
  wire [31:0] n5757_o;
  wire [31:0] n5758_o;
  wire [31:0] n5759_o;
  wire [31:0] n5760_o;
  wire [31:0] n5761_o;
  wire [31:0] n5762_o;
  wire [31:0] n5763_o;
  wire [31:0] n5764_o;
  wire [31:0] n5765_o;
  wire [31:0] n5766_o;
  wire [31:0] n5767_o;
  wire [31:0] n5768_o;
  wire [31:0] n5769_o;
  wire [31:0] n5770_o;
  wire [31:0] n5771_o;
  wire [31:0] n5772_o;
  wire [31:0] n5773_o;
  wire [31:0] n5774_o;
  wire [31:0] n5775_o;
  wire [31:0] n5776_o;
  wire [31:0] n5777_o;
  wire [31:0] n5778_o;
  wire [31:0] n5779_o;
  wire [31:0] n5780_o;
  wire [31:0] n5781_o;
  wire [31:0] n5782_o;
  wire [31:0] n5783_o;
  wire [31:0] n5784_o;
  wire [31:0] n5785_o;
  wire [31:0] n5786_o;
  wire [31:0] n5787_o;
  wire [31:0] n5788_o;
  wire [31:0] n5789_o;
  wire [31:0] n5790_o;
  wire [31:0] n5791_o;
  wire [31:0] n5792_o;
  wire [31:0] n5793_o;
  wire [31:0] n5794_o;
  wire [31:0] n5795_o;
  wire [31:0] n5796_o;
  wire [31:0] n5797_o;
  wire [31:0] n5798_o;
  wire [31:0] n5799_o;
  wire [31:0] n5800_o;
  wire [31:0] n5801_o;
  wire [31:0] n5802_o;
  wire [31:0] n5803_o;
  wire [31:0] n5804_o;
  wire [31:0] n5805_o;
  wire [31:0] n5806_o;
  wire [31:0] n5807_o;
  wire [31:0] n5808_o;
  wire [31:0] n5809_o;
  wire [31:0] n5810_o;
  wire [31:0] n5811_o;
  wire [31:0] n5812_o;
  wire [31:0] n5813_o;
  wire [31:0] n5814_o;
  wire [31:0] n5815_o;
  wire [31:0] n5816_o;
  wire [31:0] n5817_o;
  wire [31:0] n5818_o;
  wire [31:0] n5819_o;
  wire [31:0] n5820_o;
  wire [31:0] n5821_o;
  wire [31:0] n5822_o;
  wire [31:0] n5823_o;
  wire [31:0] n5824_o;
  wire [31:0] n5825_o;
  wire [31:0] n5826_o;
  wire [31:0] n5827_o;
  wire [31:0] n5828_o;
  wire [31:0] n5829_o;
  wire [31:0] n5830_o;
  wire [31:0] n5831_o;
  wire [31:0] n5832_o;
  wire [31:0] n5833_o;
  wire [31:0] n5834_o;
  wire [31:0] n5835_o;
  wire [31:0] n5836_o;
  wire [31:0] n5837_o;
  wire [31:0] n5838_o;
  wire [31:0] n5839_o;
  wire [31:0] n5840_o;
  wire [31:0] n5841_o;
  wire [31:0] n5842_o;
  wire [31:0] n5843_o;
  wire [31:0] n5844_o;
  wire [31:0] n5845_o;
  wire [31:0] n5846_o;
  wire [31:0] n5847_o;
  wire [31:0] n5848_o;
  wire [31:0] n5849_o;
  wire [31:0] n5850_o;
  wire [31:0] n5851_o;
  wire [31:0] n5852_o;
  wire [31:0] n5853_o;
  wire [31:0] n5854_o;
  wire [31:0] n5855_o;
  wire [31:0] n5856_o;
  wire [31:0] n5857_o;
  wire [31:0] n5858_o;
  wire [31:0] n5859_o;
  wire [31:0] n5860_o;
  wire [31:0] n5861_o;
  wire [31:0] n5862_o;
  wire [31:0] n5863_o;
  wire [31:0] n5864_o;
  wire [31:0] n5865_o;
  wire [31:0] n5866_o;
  wire [31:0] n5867_o;
  wire [31:0] n5868_o;
  wire [31:0] n5869_o;
  wire [31:0] n5870_o;
  wire [31:0] n5871_o;
  wire [31:0] n5872_o;
  wire [31:0] n5873_o;
  wire [31:0] n5874_o;
  wire [31:0] n5875_o;
  wire [31:0] n5876_o;
  wire [1:0] n5877_o;
  reg [31:0] n5878_o;
  wire [1:0] n5879_o;
  reg [31:0] n5880_o;
  wire [1:0] n5881_o;
  reg [31:0] n5882_o;
  wire [1:0] n5883_o;
  reg [31:0] n5884_o;
  wire [1:0] n5885_o;
  reg [31:0] n5886_o;
  wire [1:0] n5887_o;
  reg [31:0] n5888_o;
  wire [1:0] n5889_o;
  reg [31:0] n5890_o;
  wire [1:0] n5891_o;
  reg [31:0] n5892_o;
  wire [1:0] n5893_o;
  reg [31:0] n5894_o;
  wire [1:0] n5895_o;
  reg [31:0] n5896_o;
  wire [1:0] n5897_o;
  reg [31:0] n5898_o;
  wire [1:0] n5899_o;
  reg [31:0] n5900_o;
  wire [1:0] n5901_o;
  reg [31:0] n5902_o;
  wire [1:0] n5903_o;
  reg [31:0] n5904_o;
  wire [1:0] n5905_o;
  reg [31:0] n5906_o;
  wire [1:0] n5907_o;
  reg [31:0] n5908_o;
  wire [1:0] n5909_o;
  reg [31:0] n5910_o;
  wire [1:0] n5911_o;
  reg [31:0] n5912_o;
  wire [1:0] n5913_o;
  reg [31:0] n5914_o;
  wire [1:0] n5915_o;
  reg [31:0] n5916_o;
  wire [1:0] n5917_o;
  reg [31:0] n5918_o;
  wire [1:0] n5919_o;
  reg [31:0] n5920_o;
  wire [1:0] n5921_o;
  reg [31:0] n5922_o;
  wire [1:0] n5923_o;
  reg [31:0] n5924_o;
  wire [1:0] n5925_o;
  reg [31:0] n5926_o;
  wire [1:0] n5927_o;
  reg [31:0] n5928_o;
  wire [1:0] n5929_o;
  reg [31:0] n5930_o;
  wire [1:0] n5931_o;
  reg [31:0] n5932_o;
  wire [1:0] n5933_o;
  reg [31:0] n5934_o;
  wire [1:0] n5935_o;
  reg [31:0] n5936_o;
  wire [1:0] n5937_o;
  reg [31:0] n5938_o;
  wire [1:0] n5939_o;
  reg [31:0] n5940_o;
  wire [1:0] n5941_o;
  reg [31:0] n5942_o;
  wire [1:0] n5943_o;
  reg [31:0] n5944_o;
  wire [1:0] n5945_o;
  reg [31:0] n5946_o;
  wire [1:0] n5947_o;
  reg [31:0] n5948_o;
  wire [1:0] n5949_o;
  reg [31:0] n5950_o;
  wire [1:0] n5951_o;
  reg [31:0] n5952_o;
  wire [1:0] n5953_o;
  reg [31:0] n5954_o;
  wire [1:0] n5955_o;
  reg [31:0] n5956_o;
  wire [1:0] n5957_o;
  reg [31:0] n5958_o;
  wire [1:0] n5959_o;
  reg [31:0] n5960_o;
  wire n5961_o;
  wire [31:0] n5962_o;
  assign port_a_rsp_o_dat = n4279_o;
  assign port_b_rsp_o_dat = n4282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:49:14  */
  assign n4277_o = {port_a_req_i_dat, port_a_req_i_ena, port_a_req_i_we, port_a_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:24:3  */
  assign n4279_o = n4344_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:26:5  */
  assign n4280_o = {port_b_req_i_dat, port_b_req_i_ena, port_b_req_i_we, port_b_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:100:22  */
  assign n4282_o = n4345_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:43:10  */
  assign r = n4360_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:43:13  */
  assign rin = n4346_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:21  */
  assign n4285_o = n4277_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:23  */
  assign n4286_o = n4277_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:48  */
  assign n4287_o = n4277_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:14  */
  assign n4289_o = n4287_o[6:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:14  */
  assign n4291_o = 7'b1111111 - n4289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:71  */
  assign n4293_o = n4277_o[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4294_o = r[4095:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:66  */
  assign n4296_o = n4277_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4298_o = n4296_o[6:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4300_o = 7'b1111111 - n4298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4305_o = r[4127:4096];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4306_o = n4286_o ? n4305_o : n4574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4307_o = {n4306_o, n5225_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4310_o = r[4159:4128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:21  */
  assign n4311_o = n4280_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:23  */
  assign n4312_o = n4280_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:48  */
  assign n4313_o = n4280_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:14  */
  assign n4315_o = n4313_o[6:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:14  */
  assign n4317_o = 7'b1111111 - n4315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:71  */
  assign n4319_o = n4280_o[42:11];
  assign n4320_o = n4307_o[4095:0];
  assign n4321_o = r[4095:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4322_o = n4285_o ? n4320_o : n4321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:66  */
  assign n4324_o = n4280_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4326_o = n4324_o[6:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4328_o = 7'b1111111 - n4326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4331_o = n4307_o[4095:0];
  assign n4332_o = r[4095:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4333_o = n4285_o ? n4331_o : n4332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:7  */
  assign n4334_o = n4312_o ? n5748_o : n4333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:7  */
  assign n4335_o = n4312_o ? n4310_o : n5962_o;
  assign n4336_o = n4307_o[4095:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4337_o = r[4095:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4338_o = n4285_o ? n4336_o : n4337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:5  */
  assign n4339_o = n4311_o ? n4334_o : n4338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:5  */
  assign n4340_o = n4311_o ? n4335_o : n4310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4341_o = n4307_o[4127:4096];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4342_o = r[4127:4096];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4343_o = n4285_o ? n4341_o : n4342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:77:27  */
  assign n4344_o = r[4127:4096];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:78:27  */
  assign n4345_o = r[4159:4128];
  assign n4346_o = {n4340_o, n4343_o, n4339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:88:18  */
  assign n4350_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:92:9  */
  assign n4353_o = init_i ? 4160'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:90:5  */
  assign n4359_o = en_i ? n4353_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:90:5  */
  always @(posedge clk_i or posedge n4350_o)
    if (n4350_o)
      n4360_q <= 4160'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n4360_q <= n4359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:22:5  */
  assign n4361_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:20:5  */
  assign n4362_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4363_o = r[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:90:5  */
  assign n4364_o = r[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:86:3  */
  assign n4365_o = r[159:128];
  assign n4366_o = r[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4367_o = r[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:33  */
  assign n4368_o = r[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:15  */
  assign n4369_o = r[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4370_o = r[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4371_o = r[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4372_o = r[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:33  */
  assign n4373_o = r[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:15  */
  assign n4374_o = r[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:49:3  */
  assign n4375_o = r[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:50:14  */
  assign n4376_o = r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:46:14  */
  assign n4377_o = r[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:88:5  */
  assign n4378_o = r[575:544];
  assign n4379_o = r[607:576];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4380_o = r[639:608];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4381_o = r[671:640];
  assign n4382_o = r[703:672];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4383_o = r[735:704];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4384_o = r[767:736];
  assign n4385_o = r[799:768];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4386_o = r[831:800];
  assign n4387_o = r[863:832];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4388_o = r[895:864];
  assign n4389_o = r[927:896];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4390_o = r[959:928];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4391_o = r[991:960];
  assign n4392_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4393_o = r[1055:1024];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4394_o = r[1087:1056];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4395_o = r[1119:1088];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4396_o = r[1151:1120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4397_o = r[1183:1152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4398_o = r[1215:1184];
  assign n4399_o = r[1247:1216];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4400_o = r[1279:1248];
  assign n4401_o = r[1311:1280];
  assign n4402_o = r[1343:1312];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4403_o = r[1375:1344];
  assign n4404_o = r[1407:1376];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4405_o = r[1439:1408];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4406_o = r[1471:1440];
  assign n4407_o = r[1503:1472];
  assign n4408_o = r[1535:1504];
  assign n4409_o = r[1567:1536];
  assign n4410_o = r[1599:1568];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4411_o = r[1631:1600];
  assign n4412_o = r[1663:1632];
  assign n4413_o = r[1695:1664];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4414_o = r[1727:1696];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4415_o = r[1759:1728];
  assign n4416_o = r[1791:1760];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4417_o = r[1823:1792];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4418_o = r[1855:1824];
  assign n4419_o = r[1887:1856];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4420_o = r[1919:1888];
  assign n4421_o = r[1951:1920];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4422_o = r[1983:1952];
  assign n4423_o = r[2015:1984];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4424_o = r[2047:2016];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4425_o = r[2079:2048];
  assign n4426_o = r[2111:2080];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4427_o = r[2143:2112];
  assign n4428_o = r[2175:2144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4429_o = r[2207:2176];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4430_o = r[2239:2208];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4431_o = r[2271:2240];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4432_o = r[2303:2272];
  assign n4433_o = r[2335:2304];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4434_o = r[2367:2336];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4435_o = r[2399:2368];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4436_o = r[2431:2400];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4437_o = r[2463:2432];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4438_o = r[2495:2464];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4439_o = r[2527:2496];
  assign n4440_o = r[2559:2528];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4441_o = r[2591:2560];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n4442_o = r[2623:2592];
  assign n4443_o = r[2655:2624];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4444_o = r[2687:2656];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n4445_o = r[2719:2688];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4446_o = r[2751:2720];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4447_o = r[2783:2752];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n4448_o = r[2815:2784];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4449_o = r[2847:2816];
  assign n4450_o = r[2879:2848];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n4451_o = r[2911:2880];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4452_o = r[2943:2912];
  assign n4453_o = r[2975:2944];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n4454_o = r[3007:2976];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4455_o = r[3039:3008];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4456_o = r[3071:3040];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n4457_o = r[3103:3072];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4458_o = r[3135:3104];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4459_o = r[3167:3136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4460_o = r[3199:3168];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4461_o = r[3231:3200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4462_o = r[3263:3232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n4463_o = r[3295:3264];
  assign n4464_o = r[3327:3296];
  assign n4465_o = r[3359:3328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:36:14  */
  assign n4466_o = r[3391:3360];
  assign n4467_o = r[3423:3392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:35:14  */
  assign n4468_o = r[3455:3424];
  assign n4469_o = r[3487:3456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4470_o = r[3519:3488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4471_o = r[3551:3520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n4472_o = r[3583:3552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4473_o = r[3615:3584];
  assign n4474_o = r[3647:3616];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n4475_o = r[3679:3648];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n4476_o = r[3711:3680];
  assign n4477_o = r[3743:3712];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:36:14  */
  assign n4478_o = r[3775:3744];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n4479_o = r[3807:3776];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:35:14  */
  assign n4480_o = r[3839:3808];
  assign n4481_o = r[3871:3840];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4482_o = r[3903:3872];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4483_o = r[3935:3904];
  assign n4484_o = r[3967:3936];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4485_o = r[3999:3968];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n4486_o = r[4031:4000];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n4487_o = r[4063:4032];
  assign n4488_o = r[4095:4064];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4489_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4489_o)
      2'b00: n4490_o <= n4361_o;
      2'b01: n4490_o <= n4362_o;
      2'b10: n4490_o <= n4363_o;
      2'b11: n4490_o <= n4364_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4491_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4491_o)
      2'b00: n4492_o <= n4365_o;
      2'b01: n4492_o <= n4366_o;
      2'b10: n4492_o <= n4367_o;
      2'b11: n4492_o <= n4368_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4493_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4493_o)
      2'b00: n4494_o <= n4369_o;
      2'b01: n4494_o <= n4370_o;
      2'b10: n4494_o <= n4371_o;
      2'b11: n4494_o <= n4372_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4495_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4495_o)
      2'b00: n4496_o <= n4373_o;
      2'b01: n4496_o <= n4374_o;
      2'b10: n4496_o <= n4375_o;
      2'b11: n4496_o <= n4376_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4497_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4497_o)
      2'b00: n4498_o <= n4377_o;
      2'b01: n4498_o <= n4378_o;
      2'b10: n4498_o <= n4379_o;
      2'b11: n4498_o <= n4380_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4499_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4499_o)
      2'b00: n4500_o <= n4381_o;
      2'b01: n4500_o <= n4382_o;
      2'b10: n4500_o <= n4383_o;
      2'b11: n4500_o <= n4384_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4501_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4501_o)
      2'b00: n4502_o <= n4385_o;
      2'b01: n4502_o <= n4386_o;
      2'b10: n4502_o <= n4387_o;
      2'b11: n4502_o <= n4388_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4503_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4503_o)
      2'b00: n4504_o <= n4389_o;
      2'b01: n4504_o <= n4390_o;
      2'b10: n4504_o <= n4391_o;
      2'b11: n4504_o <= n4392_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4505_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4505_o)
      2'b00: n4506_o <= n4393_o;
      2'b01: n4506_o <= n4394_o;
      2'b10: n4506_o <= n4395_o;
      2'b11: n4506_o <= n4396_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4507_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4507_o)
      2'b00: n4508_o <= n4397_o;
      2'b01: n4508_o <= n4398_o;
      2'b10: n4508_o <= n4399_o;
      2'b11: n4508_o <= n4400_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4509_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4509_o)
      2'b00: n4510_o <= n4401_o;
      2'b01: n4510_o <= n4402_o;
      2'b10: n4510_o <= n4403_o;
      2'b11: n4510_o <= n4404_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4511_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4511_o)
      2'b00: n4512_o <= n4405_o;
      2'b01: n4512_o <= n4406_o;
      2'b10: n4512_o <= n4407_o;
      2'b11: n4512_o <= n4408_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4513_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4513_o)
      2'b00: n4514_o <= n4409_o;
      2'b01: n4514_o <= n4410_o;
      2'b10: n4514_o <= n4411_o;
      2'b11: n4514_o <= n4412_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4515_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4515_o)
      2'b00: n4516_o <= n4413_o;
      2'b01: n4516_o <= n4414_o;
      2'b10: n4516_o <= n4415_o;
      2'b11: n4516_o <= n4416_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4517_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4517_o)
      2'b00: n4518_o <= n4417_o;
      2'b01: n4518_o <= n4418_o;
      2'b10: n4518_o <= n4419_o;
      2'b11: n4518_o <= n4420_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4519_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4519_o)
      2'b00: n4520_o <= n4421_o;
      2'b01: n4520_o <= n4422_o;
      2'b10: n4520_o <= n4423_o;
      2'b11: n4520_o <= n4424_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4521_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4521_o)
      2'b00: n4522_o <= n4425_o;
      2'b01: n4522_o <= n4426_o;
      2'b10: n4522_o <= n4427_o;
      2'b11: n4522_o <= n4428_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4523_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4523_o)
      2'b00: n4524_o <= n4429_o;
      2'b01: n4524_o <= n4430_o;
      2'b10: n4524_o <= n4431_o;
      2'b11: n4524_o <= n4432_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4525_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4525_o)
      2'b00: n4526_o <= n4433_o;
      2'b01: n4526_o <= n4434_o;
      2'b10: n4526_o <= n4435_o;
      2'b11: n4526_o <= n4436_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4527_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4527_o)
      2'b00: n4528_o <= n4437_o;
      2'b01: n4528_o <= n4438_o;
      2'b10: n4528_o <= n4439_o;
      2'b11: n4528_o <= n4440_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4529_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4529_o)
      2'b00: n4530_o <= n4441_o;
      2'b01: n4530_o <= n4442_o;
      2'b10: n4530_o <= n4443_o;
      2'b11: n4530_o <= n4444_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4531_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4531_o)
      2'b00: n4532_o <= n4445_o;
      2'b01: n4532_o <= n4446_o;
      2'b10: n4532_o <= n4447_o;
      2'b11: n4532_o <= n4448_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4533_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4533_o)
      2'b00: n4534_o <= n4449_o;
      2'b01: n4534_o <= n4450_o;
      2'b10: n4534_o <= n4451_o;
      2'b11: n4534_o <= n4452_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4535_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4535_o)
      2'b00: n4536_o <= n4453_o;
      2'b01: n4536_o <= n4454_o;
      2'b10: n4536_o <= n4455_o;
      2'b11: n4536_o <= n4456_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4537_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4537_o)
      2'b00: n4538_o <= n4457_o;
      2'b01: n4538_o <= n4458_o;
      2'b10: n4538_o <= n4459_o;
      2'b11: n4538_o <= n4460_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4539_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4539_o)
      2'b00: n4540_o <= n4461_o;
      2'b01: n4540_o <= n4462_o;
      2'b10: n4540_o <= n4463_o;
      2'b11: n4540_o <= n4464_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4541_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4541_o)
      2'b00: n4542_o <= n4465_o;
      2'b01: n4542_o <= n4466_o;
      2'b10: n4542_o <= n4467_o;
      2'b11: n4542_o <= n4468_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4543_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4543_o)
      2'b00: n4544_o <= n4469_o;
      2'b01: n4544_o <= n4470_o;
      2'b10: n4544_o <= n4471_o;
      2'b11: n4544_o <= n4472_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4545_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4545_o)
      2'b00: n4546_o <= n4473_o;
      2'b01: n4546_o <= n4474_o;
      2'b10: n4546_o <= n4475_o;
      2'b11: n4546_o <= n4476_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4547_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4547_o)
      2'b00: n4548_o <= n4477_o;
      2'b01: n4548_o <= n4478_o;
      2'b10: n4548_o <= n4479_o;
      2'b11: n4548_o <= n4480_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4549_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4549_o)
      2'b00: n4550_o <= n4481_o;
      2'b01: n4550_o <= n4482_o;
      2'b10: n4550_o <= n4483_o;
      2'b11: n4550_o <= n4484_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4551_o = n4300_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4551_o)
      2'b00: n4552_o <= n4485_o;
      2'b01: n4552_o <= n4486_o;
      2'b10: n4552_o <= n4487_o;
      2'b11: n4552_o <= n4488_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4553_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4553_o)
      2'b00: n4554_o <= n4490_o;
      2'b01: n4554_o <= n4492_o;
      2'b10: n4554_o <= n4494_o;
      2'b11: n4554_o <= n4496_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4555_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4555_o)
      2'b00: n4556_o <= n4498_o;
      2'b01: n4556_o <= n4500_o;
      2'b10: n4556_o <= n4502_o;
      2'b11: n4556_o <= n4504_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4557_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4557_o)
      2'b00: n4558_o <= n4506_o;
      2'b01: n4558_o <= n4508_o;
      2'b10: n4558_o <= n4510_o;
      2'b11: n4558_o <= n4512_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4559_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4559_o)
      2'b00: n4560_o <= n4514_o;
      2'b01: n4560_o <= n4516_o;
      2'b10: n4560_o <= n4518_o;
      2'b11: n4560_o <= n4520_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4561_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4561_o)
      2'b00: n4562_o <= n4522_o;
      2'b01: n4562_o <= n4524_o;
      2'b10: n4562_o <= n4526_o;
      2'b11: n4562_o <= n4528_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4563_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4563_o)
      2'b00: n4564_o <= n4530_o;
      2'b01: n4564_o <= n4532_o;
      2'b10: n4564_o <= n4534_o;
      2'b11: n4564_o <= n4536_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4565_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4565_o)
      2'b00: n4566_o <= n4538_o;
      2'b01: n4566_o <= n4540_o;
      2'b10: n4566_o <= n4542_o;
      2'b11: n4566_o <= n4544_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4567_o = n4300_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4567_o)
      2'b00: n4568_o <= n4546_o;
      2'b01: n4568_o <= n4548_o;
      2'b10: n4568_o <= n4550_o;
      2'b11: n4568_o <= n4552_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4569_o = n4300_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4569_o)
      2'b00: n4570_o <= n4554_o;
      2'b01: n4570_o <= n4556_o;
      2'b10: n4570_o <= n4558_o;
      2'b11: n4570_o <= n4560_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4571_o = n4300_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4571_o)
      2'b00: n4572_o <= n4562_o;
      2'b01: n4572_o <= n4564_o;
      2'b10: n4572_o <= n4566_o;
      2'b11: n4572_o <= n4568_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4573_o = n4300_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4574_o = n4573_o ? n4572_o : n4570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4575_o = n4291_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4576_o = ~n4575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4577_o = n4291_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4578_o = ~n4577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4579_o = n4576_o & n4578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4580_o = n4576_o & n4577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4581_o = n4575_o & n4578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4582_o = n4575_o & n4577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4583_o = n4291_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4584_o = ~n4583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4585_o = n4579_o & n4584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4586_o = n4579_o & n4583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4587_o = n4580_o & n4584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4588_o = n4580_o & n4583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4589_o = n4581_o & n4584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4590_o = n4581_o & n4583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4591_o = n4582_o & n4584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4592_o = n4582_o & n4583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4593_o = n4291_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4594_o = ~n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4595_o = n4585_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4596_o = n4585_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4597_o = n4586_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4598_o = n4586_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4599_o = n4587_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4600_o = n4587_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4601_o = n4588_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4602_o = n4588_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4603_o = n4589_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4604_o = n4589_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4605_o = n4590_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4606_o = n4590_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4607_o = n4591_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4608_o = n4591_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4609_o = n4592_o & n4594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4610_o = n4592_o & n4593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4611_o = n4291_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4612_o = ~n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4613_o = n4595_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4614_o = n4595_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4615_o = n4596_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4616_o = n4596_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4617_o = n4597_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4618_o = n4597_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4619_o = n4598_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4620_o = n4598_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4621_o = n4599_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4622_o = n4599_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4623_o = n4600_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4624_o = n4600_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4625_o = n4601_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4626_o = n4601_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4627_o = n4602_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4628_o = n4602_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4629_o = n4603_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4630_o = n4603_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4631_o = n4604_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4632_o = n4604_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4633_o = n4605_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4634_o = n4605_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4635_o = n4606_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4636_o = n4606_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4637_o = n4607_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4638_o = n4607_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4639_o = n4608_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4640_o = n4608_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4641_o = n4609_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4642_o = n4609_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4643_o = n4610_o & n4612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4644_o = n4610_o & n4611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4645_o = n4291_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4646_o = ~n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4647_o = n4613_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4648_o = n4613_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4649_o = n4614_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4650_o = n4614_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4651_o = n4615_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4652_o = n4615_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4653_o = n4616_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4654_o = n4616_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4655_o = n4617_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4656_o = n4617_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4657_o = n4618_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4658_o = n4618_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4659_o = n4619_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4660_o = n4619_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4661_o = n4620_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4662_o = n4620_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4663_o = n4621_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4664_o = n4621_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4665_o = n4622_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4666_o = n4622_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4667_o = n4623_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4668_o = n4623_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4669_o = n4624_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4670_o = n4624_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4671_o = n4625_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4672_o = n4625_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4673_o = n4626_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4674_o = n4626_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4675_o = n4627_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4676_o = n4627_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4677_o = n4628_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4678_o = n4628_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4679_o = n4629_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4680_o = n4629_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4681_o = n4630_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4682_o = n4630_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4683_o = n4631_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4684_o = n4631_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4685_o = n4632_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4686_o = n4632_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4687_o = n4633_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4688_o = n4633_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4689_o = n4634_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4690_o = n4634_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4691_o = n4635_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4692_o = n4635_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4693_o = n4636_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4694_o = n4636_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4695_o = n4637_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4696_o = n4637_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4697_o = n4638_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4698_o = n4638_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4699_o = n4639_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4700_o = n4639_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4701_o = n4640_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4702_o = n4640_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4703_o = n4641_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4704_o = n4641_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4705_o = n4642_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4706_o = n4642_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4707_o = n4643_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4708_o = n4643_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4709_o = n4644_o & n4646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4710_o = n4644_o & n4645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4711_o = n4291_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4712_o = ~n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4713_o = n4647_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4714_o = n4647_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4715_o = n4648_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4716_o = n4648_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4717_o = n4649_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4718_o = n4649_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4719_o = n4650_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4720_o = n4650_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4721_o = n4651_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4722_o = n4651_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4723_o = n4652_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4724_o = n4652_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4725_o = n4653_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4726_o = n4653_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4727_o = n4654_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4728_o = n4654_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4729_o = n4655_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4730_o = n4655_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4731_o = n4656_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4732_o = n4656_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4733_o = n4657_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4734_o = n4657_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4735_o = n4658_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4736_o = n4658_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4737_o = n4659_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4738_o = n4659_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4739_o = n4660_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4740_o = n4660_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4741_o = n4661_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4742_o = n4661_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4743_o = n4662_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4744_o = n4662_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4745_o = n4663_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4746_o = n4663_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4747_o = n4664_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4748_o = n4664_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4749_o = n4665_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4750_o = n4665_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4751_o = n4666_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4752_o = n4666_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4753_o = n4667_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4754_o = n4667_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4755_o = n4668_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4756_o = n4668_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4757_o = n4669_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4758_o = n4669_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4759_o = n4670_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4760_o = n4670_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4761_o = n4671_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4762_o = n4671_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4763_o = n4672_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4764_o = n4672_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4765_o = n4673_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4766_o = n4673_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4767_o = n4674_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4768_o = n4674_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4769_o = n4675_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4770_o = n4675_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4771_o = n4676_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4772_o = n4676_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4773_o = n4677_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4774_o = n4677_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4775_o = n4678_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4776_o = n4678_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4777_o = n4679_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4778_o = n4679_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4779_o = n4680_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4780_o = n4680_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4781_o = n4681_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4782_o = n4681_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4783_o = n4682_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4784_o = n4682_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4785_o = n4683_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4786_o = n4683_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4787_o = n4684_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4788_o = n4684_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4789_o = n4685_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4790_o = n4685_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4791_o = n4686_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4792_o = n4686_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4793_o = n4687_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4794_o = n4687_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4795_o = n4688_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4796_o = n4688_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4797_o = n4689_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4798_o = n4689_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4799_o = n4690_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4800_o = n4690_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4801_o = n4691_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4802_o = n4691_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4803_o = n4692_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4804_o = n4692_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4805_o = n4693_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4806_o = n4693_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4807_o = n4694_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4808_o = n4694_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4809_o = n4695_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4810_o = n4695_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4811_o = n4696_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4812_o = n4696_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4813_o = n4697_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4814_o = n4697_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4815_o = n4698_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4816_o = n4698_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4817_o = n4699_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4818_o = n4699_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4819_o = n4700_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4820_o = n4700_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4821_o = n4701_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4822_o = n4701_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4823_o = n4702_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4824_o = n4702_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4825_o = n4703_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4826_o = n4703_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4827_o = n4704_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4828_o = n4704_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4829_o = n4705_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4830_o = n4705_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4831_o = n4706_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4832_o = n4706_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4833_o = n4707_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4834_o = n4707_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4835_o = n4708_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4836_o = n4708_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4837_o = n4709_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4838_o = n4709_o & n4711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4839_o = n4710_o & n4712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4840_o = n4710_o & n4711_o;
  assign n4841_o = n4294_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4842_o = n4713_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4843_o = n4842_o ? n4293_o : n4841_o;
  assign n4844_o = n4294_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4845_o = n4714_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4846_o = n4845_o ? n4293_o : n4844_o;
  assign n4847_o = n4294_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4848_o = n4715_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4849_o = n4848_o ? n4293_o : n4847_o;
  assign n4850_o = n4294_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4851_o = n4716_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4852_o = n4851_o ? n4293_o : n4850_o;
  assign n4853_o = n4294_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4854_o = n4717_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4855_o = n4854_o ? n4293_o : n4853_o;
  assign n4856_o = n4294_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4857_o = n4718_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4858_o = n4857_o ? n4293_o : n4856_o;
  assign n4859_o = n4294_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4860_o = n4719_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4861_o = n4860_o ? n4293_o : n4859_o;
  assign n4862_o = n4294_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4863_o = n4720_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4864_o = n4863_o ? n4293_o : n4862_o;
  assign n4865_o = n4294_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4866_o = n4721_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4867_o = n4866_o ? n4293_o : n4865_o;
  assign n4868_o = n4294_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4869_o = n4722_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4870_o = n4869_o ? n4293_o : n4868_o;
  assign n4871_o = n4294_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4872_o = n4723_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4873_o = n4872_o ? n4293_o : n4871_o;
  assign n4874_o = n4294_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4875_o = n4724_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4876_o = n4875_o ? n4293_o : n4874_o;
  assign n4877_o = n4294_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4878_o = n4725_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4879_o = n4878_o ? n4293_o : n4877_o;
  assign n4880_o = n4294_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4881_o = n4726_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4882_o = n4881_o ? n4293_o : n4880_o;
  assign n4883_o = n4294_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4884_o = n4727_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4885_o = n4884_o ? n4293_o : n4883_o;
  assign n4886_o = n4294_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4887_o = n4728_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4888_o = n4887_o ? n4293_o : n4886_o;
  assign n4889_o = n4294_o[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4890_o = n4729_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4891_o = n4890_o ? n4293_o : n4889_o;
  assign n4892_o = n4294_o[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4893_o = n4730_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4894_o = n4893_o ? n4293_o : n4892_o;
  assign n4895_o = n4294_o[607:576];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4896_o = n4731_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4897_o = n4896_o ? n4293_o : n4895_o;
  assign n4898_o = n4294_o[639:608];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4899_o = n4732_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4900_o = n4899_o ? n4293_o : n4898_o;
  assign n4901_o = n4294_o[671:640];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4902_o = n4733_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4903_o = n4902_o ? n4293_o : n4901_o;
  assign n4904_o = n4294_o[703:672];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4905_o = n4734_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4906_o = n4905_o ? n4293_o : n4904_o;
  assign n4907_o = n4294_o[735:704];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4908_o = n4735_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4909_o = n4908_o ? n4293_o : n4907_o;
  assign n4910_o = n4294_o[767:736];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4911_o = n4736_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4912_o = n4911_o ? n4293_o : n4910_o;
  assign n4913_o = n4294_o[799:768];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4914_o = n4737_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4915_o = n4914_o ? n4293_o : n4913_o;
  assign n4916_o = n4294_o[831:800];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4917_o = n4738_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4918_o = n4917_o ? n4293_o : n4916_o;
  assign n4919_o = n4294_o[863:832];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4920_o = n4739_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4921_o = n4920_o ? n4293_o : n4919_o;
  assign n4922_o = n4294_o[895:864];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4923_o = n4740_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4924_o = n4923_o ? n4293_o : n4922_o;
  assign n4925_o = n4294_o[927:896];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4926_o = n4741_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4927_o = n4926_o ? n4293_o : n4925_o;
  assign n4928_o = n4294_o[959:928];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4929_o = n4742_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4930_o = n4929_o ? n4293_o : n4928_o;
  assign n4931_o = n4294_o[991:960];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4932_o = n4743_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4933_o = n4932_o ? n4293_o : n4931_o;
  assign n4934_o = n4294_o[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4935_o = n4744_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4936_o = n4935_o ? n4293_o : n4934_o;
  assign n4937_o = n4294_o[1055:1024];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4938_o = n4745_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4939_o = n4938_o ? n4293_o : n4937_o;
  assign n4940_o = n4294_o[1087:1056];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4941_o = n4746_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4942_o = n4941_o ? n4293_o : n4940_o;
  assign n4943_o = n4294_o[1119:1088];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4944_o = n4747_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4945_o = n4944_o ? n4293_o : n4943_o;
  assign n4946_o = n4294_o[1151:1120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4947_o = n4748_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4948_o = n4947_o ? n4293_o : n4946_o;
  assign n4949_o = n4294_o[1183:1152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4950_o = n4749_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4951_o = n4950_o ? n4293_o : n4949_o;
  assign n4952_o = n4294_o[1215:1184];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4953_o = n4750_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4954_o = n4953_o ? n4293_o : n4952_o;
  assign n4955_o = n4294_o[1247:1216];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4956_o = n4751_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4957_o = n4956_o ? n4293_o : n4955_o;
  assign n4958_o = n4294_o[1279:1248];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4959_o = n4752_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4960_o = n4959_o ? n4293_o : n4958_o;
  assign n4961_o = n4294_o[1311:1280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4962_o = n4753_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4963_o = n4962_o ? n4293_o : n4961_o;
  assign n4964_o = n4294_o[1343:1312];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4965_o = n4754_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4966_o = n4965_o ? n4293_o : n4964_o;
  assign n4967_o = n4294_o[1375:1344];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4968_o = n4755_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4969_o = n4968_o ? n4293_o : n4967_o;
  assign n4970_o = n4294_o[1407:1376];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4971_o = n4756_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4972_o = n4971_o ? n4293_o : n4970_o;
  assign n4973_o = n4294_o[1439:1408];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4974_o = n4757_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4975_o = n4974_o ? n4293_o : n4973_o;
  assign n4976_o = n4294_o[1471:1440];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4977_o = n4758_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4978_o = n4977_o ? n4293_o : n4976_o;
  assign n4979_o = n4294_o[1503:1472];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4980_o = n4759_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4981_o = n4980_o ? n4293_o : n4979_o;
  assign n4982_o = n4294_o[1535:1504];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4983_o = n4760_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4984_o = n4983_o ? n4293_o : n4982_o;
  assign n4985_o = n4294_o[1567:1536];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4986_o = n4761_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4987_o = n4986_o ? n4293_o : n4985_o;
  assign n4988_o = n4294_o[1599:1568];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4989_o = n4762_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4990_o = n4989_o ? n4293_o : n4988_o;
  assign n4991_o = n4294_o[1631:1600];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4992_o = n4763_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4993_o = n4992_o ? n4293_o : n4991_o;
  assign n4994_o = n4294_o[1663:1632];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4995_o = n4764_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4996_o = n4995_o ? n4293_o : n4994_o;
  assign n4997_o = n4294_o[1695:1664];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4998_o = n4765_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4999_o = n4998_o ? n4293_o : n4997_o;
  assign n5000_o = n4294_o[1727:1696];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5001_o = n4766_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5002_o = n5001_o ? n4293_o : n5000_o;
  assign n5003_o = n4294_o[1759:1728];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5004_o = n4767_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5005_o = n5004_o ? n4293_o : n5003_o;
  assign n5006_o = n4294_o[1791:1760];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5007_o = n4768_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5008_o = n5007_o ? n4293_o : n5006_o;
  assign n5009_o = n4294_o[1823:1792];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5010_o = n4769_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5011_o = n5010_o ? n4293_o : n5009_o;
  assign n5012_o = n4294_o[1855:1824];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5013_o = n4770_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5014_o = n5013_o ? n4293_o : n5012_o;
  assign n5015_o = n4294_o[1887:1856];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5016_o = n4771_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5017_o = n5016_o ? n4293_o : n5015_o;
  assign n5018_o = n4294_o[1919:1888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5019_o = n4772_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5020_o = n5019_o ? n4293_o : n5018_o;
  assign n5021_o = n4294_o[1951:1920];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5022_o = n4773_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5023_o = n5022_o ? n4293_o : n5021_o;
  assign n5024_o = n4294_o[1983:1952];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5025_o = n4774_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5026_o = n5025_o ? n4293_o : n5024_o;
  assign n5027_o = n4294_o[2015:1984];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5028_o = n4775_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5029_o = n5028_o ? n4293_o : n5027_o;
  assign n5030_o = n4294_o[2047:2016];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5031_o = n4776_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5032_o = n5031_o ? n4293_o : n5030_o;
  assign n5033_o = n4294_o[2079:2048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5034_o = n4777_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5035_o = n5034_o ? n4293_o : n5033_o;
  assign n5036_o = n4294_o[2111:2080];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5037_o = n4778_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5038_o = n5037_o ? n4293_o : n5036_o;
  assign n5039_o = n4294_o[2143:2112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5040_o = n4779_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5041_o = n5040_o ? n4293_o : n5039_o;
  assign n5042_o = n4294_o[2175:2144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5043_o = n4780_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5044_o = n5043_o ? n4293_o : n5042_o;
  assign n5045_o = n4294_o[2207:2176];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5046_o = n4781_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5047_o = n5046_o ? n4293_o : n5045_o;
  assign n5048_o = n4294_o[2239:2208];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5049_o = n4782_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5050_o = n5049_o ? n4293_o : n5048_o;
  assign n5051_o = n4294_o[2271:2240];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5052_o = n4783_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5053_o = n5052_o ? n4293_o : n5051_o;
  assign n5054_o = n4294_o[2303:2272];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5055_o = n4784_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5056_o = n5055_o ? n4293_o : n5054_o;
  assign n5057_o = n4294_o[2335:2304];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5058_o = n4785_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5059_o = n5058_o ? n4293_o : n5057_o;
  assign n5060_o = n4294_o[2367:2336];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5061_o = n4786_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5062_o = n5061_o ? n4293_o : n5060_o;
  assign n5063_o = n4294_o[2399:2368];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5064_o = n4787_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5065_o = n5064_o ? n4293_o : n5063_o;
  assign n5066_o = n4294_o[2431:2400];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5067_o = n4788_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5068_o = n5067_o ? n4293_o : n5066_o;
  assign n5069_o = n4294_o[2463:2432];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5070_o = n4789_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5071_o = n5070_o ? n4293_o : n5069_o;
  assign n5072_o = n4294_o[2495:2464];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5073_o = n4790_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5074_o = n5073_o ? n4293_o : n5072_o;
  assign n5075_o = n4294_o[2527:2496];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5076_o = n4791_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5077_o = n5076_o ? n4293_o : n5075_o;
  assign n5078_o = n4294_o[2559:2528];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5079_o = n4792_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5080_o = n5079_o ? n4293_o : n5078_o;
  assign n5081_o = n4294_o[2591:2560];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5082_o = n4793_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5083_o = n5082_o ? n4293_o : n5081_o;
  assign n5084_o = n4294_o[2623:2592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5085_o = n4794_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5086_o = n5085_o ? n4293_o : n5084_o;
  assign n5087_o = n4294_o[2655:2624];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5088_o = n4795_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5089_o = n5088_o ? n4293_o : n5087_o;
  assign n5090_o = n4294_o[2687:2656];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5091_o = n4796_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5092_o = n5091_o ? n4293_o : n5090_o;
  assign n5093_o = n4294_o[2719:2688];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5094_o = n4797_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5095_o = n5094_o ? n4293_o : n5093_o;
  assign n5096_o = n4294_o[2751:2720];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5097_o = n4798_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5098_o = n5097_o ? n4293_o : n5096_o;
  assign n5099_o = n4294_o[2783:2752];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5100_o = n4799_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5101_o = n5100_o ? n4293_o : n5099_o;
  assign n5102_o = n4294_o[2815:2784];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5103_o = n4800_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5104_o = n5103_o ? n4293_o : n5102_o;
  assign n5105_o = n4294_o[2847:2816];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5106_o = n4801_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5107_o = n5106_o ? n4293_o : n5105_o;
  assign n5108_o = n4294_o[2879:2848];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5109_o = n4802_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5110_o = n5109_o ? n4293_o : n5108_o;
  assign n5111_o = n4294_o[2911:2880];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5112_o = n4803_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5113_o = n5112_o ? n4293_o : n5111_o;
  assign n5114_o = n4294_o[2943:2912];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5115_o = n4804_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5116_o = n5115_o ? n4293_o : n5114_o;
  assign n5117_o = n4294_o[2975:2944];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5118_o = n4805_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5119_o = n5118_o ? n4293_o : n5117_o;
  assign n5120_o = n4294_o[3007:2976];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5121_o = n4806_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5122_o = n5121_o ? n4293_o : n5120_o;
  assign n5123_o = n4294_o[3039:3008];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5124_o = n4807_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5125_o = n5124_o ? n4293_o : n5123_o;
  assign n5126_o = n4294_o[3071:3040];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5127_o = n4808_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5128_o = n5127_o ? n4293_o : n5126_o;
  assign n5129_o = n4294_o[3103:3072];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5130_o = n4809_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5131_o = n5130_o ? n4293_o : n5129_o;
  assign n5132_o = n4294_o[3135:3104];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5133_o = n4810_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5134_o = n5133_o ? n4293_o : n5132_o;
  assign n5135_o = n4294_o[3167:3136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5136_o = n4811_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5137_o = n5136_o ? n4293_o : n5135_o;
  assign n5138_o = n4294_o[3199:3168];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5139_o = n4812_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5140_o = n5139_o ? n4293_o : n5138_o;
  assign n5141_o = n4294_o[3231:3200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5142_o = n4813_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5143_o = n5142_o ? n4293_o : n5141_o;
  assign n5144_o = n4294_o[3263:3232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5145_o = n4814_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5146_o = n5145_o ? n4293_o : n5144_o;
  assign n5147_o = n4294_o[3295:3264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5148_o = n4815_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5149_o = n5148_o ? n4293_o : n5147_o;
  assign n5150_o = n4294_o[3327:3296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5151_o = n4816_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5152_o = n5151_o ? n4293_o : n5150_o;
  assign n5153_o = n4294_o[3359:3328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5154_o = n4817_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5155_o = n5154_o ? n4293_o : n5153_o;
  assign n5156_o = n4294_o[3391:3360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5157_o = n4818_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5158_o = n5157_o ? n4293_o : n5156_o;
  assign n5159_o = n4294_o[3423:3392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5160_o = n4819_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5161_o = n5160_o ? n4293_o : n5159_o;
  assign n5162_o = n4294_o[3455:3424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5163_o = n4820_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5164_o = n5163_o ? n4293_o : n5162_o;
  assign n5165_o = n4294_o[3487:3456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5166_o = n4821_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5167_o = n5166_o ? n4293_o : n5165_o;
  assign n5168_o = n4294_o[3519:3488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5169_o = n4822_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5170_o = n5169_o ? n4293_o : n5168_o;
  assign n5171_o = n4294_o[3551:3520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5172_o = n4823_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5173_o = n5172_o ? n4293_o : n5171_o;
  assign n5174_o = n4294_o[3583:3552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5175_o = n4824_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5176_o = n5175_o ? n4293_o : n5174_o;
  assign n5177_o = n4294_o[3615:3584];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5178_o = n4825_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5179_o = n5178_o ? n4293_o : n5177_o;
  assign n5180_o = n4294_o[3647:3616];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5181_o = n4826_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5182_o = n5181_o ? n4293_o : n5180_o;
  assign n5183_o = n4294_o[3679:3648];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5184_o = n4827_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5185_o = n5184_o ? n4293_o : n5183_o;
  assign n5186_o = n4294_o[3711:3680];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5187_o = n4828_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5188_o = n5187_o ? n4293_o : n5186_o;
  assign n5189_o = n4294_o[3743:3712];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5190_o = n4829_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5191_o = n5190_o ? n4293_o : n5189_o;
  assign n5192_o = n4294_o[3775:3744];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5193_o = n4830_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5194_o = n5193_o ? n4293_o : n5192_o;
  assign n5195_o = n4294_o[3807:3776];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5196_o = n4831_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5197_o = n5196_o ? n4293_o : n5195_o;
  assign n5198_o = n4294_o[3839:3808];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5199_o = n4832_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5200_o = n5199_o ? n4293_o : n5198_o;
  assign n5201_o = n4294_o[3871:3840];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5202_o = n4833_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5203_o = n5202_o ? n4293_o : n5201_o;
  assign n5204_o = n4294_o[3903:3872];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5205_o = n4834_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5206_o = n5205_o ? n4293_o : n5204_o;
  assign n5207_o = n4294_o[3935:3904];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5208_o = n4835_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5209_o = n5208_o ? n4293_o : n5207_o;
  assign n5210_o = n4294_o[3967:3936];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5211_o = n4836_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5212_o = n5211_o ? n4293_o : n5210_o;
  assign n5213_o = n4294_o[3999:3968];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5214_o = n4837_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5215_o = n5214_o ? n4293_o : n5213_o;
  assign n5216_o = n4294_o[4031:4000];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5217_o = n4838_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5218_o = n5217_o ? n4293_o : n5216_o;
  assign n5219_o = n4294_o[4063:4032];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5220_o = n4839_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5221_o = n5220_o ? n4293_o : n5219_o;
  assign n5222_o = n4294_o[4095:4064];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5223_o = n4840_o & n4286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n5224_o = n5223_o ? n4293_o : n5222_o;
  assign n5225_o = {n5224_o, n5221_o, n5218_o, n5215_o, n5212_o, n5209_o, n5206_o, n5203_o, n5200_o, n5197_o, n5194_o, n5191_o, n5188_o, n5185_o, n5182_o, n5179_o, n5176_o, n5173_o, n5170_o, n5167_o, n5164_o, n5161_o, n5158_o, n5155_o, n5152_o, n5149_o, n5146_o, n5143_o, n5140_o, n5137_o, n5134_o, n5131_o, n5128_o, n5125_o, n5122_o, n5119_o, n5116_o, n5113_o, n5110_o, n5107_o, n5104_o, n5101_o, n5098_o, n5095_o, n5092_o, n5089_o, n5086_o, n5083_o, n5080_o, n5077_o, n5074_o, n5071_o, n5068_o, n5065_o, n5062_o, n5059_o, n5056_o, n5053_o, n5050_o, n5047_o, n5044_o, n5041_o, n5038_o, n5035_o, n5032_o, n5029_o, n5026_o, n5023_o, n5020_o, n5017_o, n5014_o, n5011_o, n5008_o, n5005_o, n5002_o, n4999_o, n4996_o, n4993_o, n4990_o, n4987_o, n4984_o, n4981_o, n4978_o, n4975_o, n4972_o, n4969_o, n4966_o, n4963_o, n4960_o, n4957_o, n4954_o, n4951_o, n4948_o, n4945_o, n4942_o, n4939_o, n4936_o, n4933_o, n4930_o, n4927_o, n4924_o, n4921_o, n4918_o, n4915_o, n4912_o, n4909_o, n4906_o, n4903_o, n4900_o, n4897_o, n4894_o, n4891_o, n4888_o, n4885_o, n4882_o, n4879_o, n4876_o, n4873_o, n4870_o, n4867_o, n4864_o, n4861_o, n4858_o, n4855_o, n4852_o, n4849_o, n4846_o, n4843_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5226_o = n4317_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5227_o = ~n5226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5228_o = n4317_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5229_o = ~n5228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5230_o = n5227_o & n5229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5231_o = n5227_o & n5228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5232_o = n5226_o & n5229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5233_o = n5226_o & n5228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5234_o = n4317_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5235_o = ~n5234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5236_o = n5230_o & n5235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5237_o = n5230_o & n5234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5238_o = n5231_o & n5235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5239_o = n5231_o & n5234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5240_o = n5232_o & n5235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5241_o = n5232_o & n5234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5242_o = n5233_o & n5235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5243_o = n5233_o & n5234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5244_o = n4317_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5245_o = ~n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5246_o = n5236_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5247_o = n5236_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5248_o = n5237_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5249_o = n5237_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5250_o = n5238_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5251_o = n5238_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5252_o = n5239_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5253_o = n5239_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5254_o = n5240_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5255_o = n5240_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5256_o = n5241_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5257_o = n5241_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5258_o = n5242_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5259_o = n5242_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5260_o = n5243_o & n5245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5261_o = n5243_o & n5244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5262_o = n4317_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5263_o = ~n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5264_o = n5246_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5265_o = n5246_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5266_o = n5247_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5267_o = n5247_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5268_o = n5248_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5269_o = n5248_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5270_o = n5249_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5271_o = n5249_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5272_o = n5250_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5273_o = n5250_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5274_o = n5251_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5275_o = n5251_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5276_o = n5252_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5277_o = n5252_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5278_o = n5253_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5279_o = n5253_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5280_o = n5254_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5281_o = n5254_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5282_o = n5255_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5283_o = n5255_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5284_o = n5256_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5285_o = n5256_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5286_o = n5257_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5287_o = n5257_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5288_o = n5258_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5289_o = n5258_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5290_o = n5259_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5291_o = n5259_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5292_o = n5260_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5293_o = n5260_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5294_o = n5261_o & n5263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5295_o = n5261_o & n5262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5296_o = n4317_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5297_o = ~n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5298_o = n5264_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5299_o = n5264_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5300_o = n5265_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5301_o = n5265_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5302_o = n5266_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5303_o = n5266_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5304_o = n5267_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5305_o = n5267_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5306_o = n5268_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5307_o = n5268_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5308_o = n5269_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5309_o = n5269_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5310_o = n5270_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5311_o = n5270_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5312_o = n5271_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5313_o = n5271_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5314_o = n5272_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5315_o = n5272_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5316_o = n5273_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5317_o = n5273_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5318_o = n5274_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5319_o = n5274_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5320_o = n5275_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5321_o = n5275_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5322_o = n5276_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5323_o = n5276_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5324_o = n5277_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5325_o = n5277_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5326_o = n5278_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5327_o = n5278_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5328_o = n5279_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5329_o = n5279_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5330_o = n5280_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5331_o = n5280_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5332_o = n5281_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5333_o = n5281_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5334_o = n5282_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5335_o = n5282_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5336_o = n5283_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5337_o = n5283_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5338_o = n5284_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5339_o = n5284_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5340_o = n5285_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5341_o = n5285_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5342_o = n5286_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5343_o = n5286_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5344_o = n5287_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5345_o = n5287_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5346_o = n5288_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5347_o = n5288_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5348_o = n5289_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5349_o = n5289_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5350_o = n5290_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5351_o = n5290_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5352_o = n5291_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5353_o = n5291_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5354_o = n5292_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5355_o = n5292_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5356_o = n5293_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5357_o = n5293_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5358_o = n5294_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5359_o = n5294_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5360_o = n5295_o & n5297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5361_o = n5295_o & n5296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5362_o = n4317_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5363_o = ~n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5364_o = n5298_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5365_o = n5298_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5366_o = n5299_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5367_o = n5299_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5368_o = n5300_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5369_o = n5300_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5370_o = n5301_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5371_o = n5301_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5372_o = n5302_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5373_o = n5302_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5374_o = n5303_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5375_o = n5303_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5376_o = n5304_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5377_o = n5304_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5378_o = n5305_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5379_o = n5305_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5380_o = n5306_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5381_o = n5306_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5382_o = n5307_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5383_o = n5307_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5384_o = n5308_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5385_o = n5308_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5386_o = n5309_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5387_o = n5309_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5388_o = n5310_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5389_o = n5310_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5390_o = n5311_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5391_o = n5311_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5392_o = n5312_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5393_o = n5312_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5394_o = n5313_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5395_o = n5313_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5396_o = n5314_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5397_o = n5314_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5398_o = n5315_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5399_o = n5315_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5400_o = n5316_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5401_o = n5316_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5402_o = n5317_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5403_o = n5317_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5404_o = n5318_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5405_o = n5318_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5406_o = n5319_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5407_o = n5319_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5408_o = n5320_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5409_o = n5320_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5410_o = n5321_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5411_o = n5321_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5412_o = n5322_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5413_o = n5322_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5414_o = n5323_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5415_o = n5323_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5416_o = n5324_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5417_o = n5324_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5418_o = n5325_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5419_o = n5325_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5420_o = n5326_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5421_o = n5326_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5422_o = n5327_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5423_o = n5327_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5424_o = n5328_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5425_o = n5328_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5426_o = n5329_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5427_o = n5329_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5428_o = n5330_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5429_o = n5330_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5430_o = n5331_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5431_o = n5331_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5432_o = n5332_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5433_o = n5332_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5434_o = n5333_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5435_o = n5333_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5436_o = n5334_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5437_o = n5334_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5438_o = n5335_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5439_o = n5335_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5440_o = n5336_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5441_o = n5336_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5442_o = n5337_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5443_o = n5337_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5444_o = n5338_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5445_o = n5338_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5446_o = n5339_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5447_o = n5339_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5448_o = n5340_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5449_o = n5340_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5450_o = n5341_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5451_o = n5341_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5452_o = n5342_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5453_o = n5342_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5454_o = n5343_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5455_o = n5343_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5456_o = n5344_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5457_o = n5344_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5458_o = n5345_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5459_o = n5345_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5460_o = n5346_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5461_o = n5346_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5462_o = n5347_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5463_o = n5347_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5464_o = n5348_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5465_o = n5348_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5466_o = n5349_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5467_o = n5349_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5468_o = n5350_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5469_o = n5350_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5470_o = n5351_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5471_o = n5351_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5472_o = n5352_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5473_o = n5352_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5474_o = n5353_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5475_o = n5353_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5476_o = n5354_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5477_o = n5354_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5478_o = n5355_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5479_o = n5355_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5480_o = n5356_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5481_o = n5356_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5482_o = n5357_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5483_o = n5357_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5484_o = n5358_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5485_o = n5358_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5486_o = n5359_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5487_o = n5359_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5488_o = n5360_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5489_o = n5360_o & n5362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5490_o = n5361_o & n5363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5491_o = n5361_o & n5362_o;
  assign n5492_o = n4322_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5493_o = n5364_o ? n4319_o : n5492_o;
  assign n5494_o = n4322_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5495_o = n5365_o ? n4319_o : n5494_o;
  assign n5496_o = n4322_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5497_o = n5366_o ? n4319_o : n5496_o;
  assign n5498_o = n4322_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5499_o = n5367_o ? n4319_o : n5498_o;
  assign n5500_o = n4322_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5501_o = n5368_o ? n4319_o : n5500_o;
  assign n5502_o = n4322_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5503_o = n5369_o ? n4319_o : n5502_o;
  assign n5504_o = n4322_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5505_o = n5370_o ? n4319_o : n5504_o;
  assign n5506_o = n4322_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5507_o = n5371_o ? n4319_o : n5506_o;
  assign n5508_o = n4322_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5509_o = n5372_o ? n4319_o : n5508_o;
  assign n5510_o = n4322_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5511_o = n5373_o ? n4319_o : n5510_o;
  assign n5512_o = n4322_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5513_o = n5374_o ? n4319_o : n5512_o;
  assign n5514_o = n4322_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5515_o = n5375_o ? n4319_o : n5514_o;
  assign n5516_o = n4322_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5517_o = n5376_o ? n4319_o : n5516_o;
  assign n5518_o = n4322_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5519_o = n5377_o ? n4319_o : n5518_o;
  assign n5520_o = n4322_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5521_o = n5378_o ? n4319_o : n5520_o;
  assign n5522_o = n4322_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5523_o = n5379_o ? n4319_o : n5522_o;
  assign n5524_o = n4322_o[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5525_o = n5380_o ? n4319_o : n5524_o;
  assign n5526_o = n4322_o[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5527_o = n5381_o ? n4319_o : n5526_o;
  assign n5528_o = n4322_o[607:576];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5529_o = n5382_o ? n4319_o : n5528_o;
  assign n5530_o = n4322_o[639:608];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5531_o = n5383_o ? n4319_o : n5530_o;
  assign n5532_o = n4322_o[671:640];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5533_o = n5384_o ? n4319_o : n5532_o;
  assign n5534_o = n4322_o[703:672];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5535_o = n5385_o ? n4319_o : n5534_o;
  assign n5536_o = n4322_o[735:704];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5537_o = n5386_o ? n4319_o : n5536_o;
  assign n5538_o = n4322_o[767:736];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5539_o = n5387_o ? n4319_o : n5538_o;
  assign n5540_o = n4322_o[799:768];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5541_o = n5388_o ? n4319_o : n5540_o;
  assign n5542_o = n4322_o[831:800];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5543_o = n5389_o ? n4319_o : n5542_o;
  assign n5544_o = n4322_o[863:832];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5545_o = n5390_o ? n4319_o : n5544_o;
  assign n5546_o = n4322_o[895:864];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5547_o = n5391_o ? n4319_o : n5546_o;
  assign n5548_o = n4322_o[927:896];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5549_o = n5392_o ? n4319_o : n5548_o;
  assign n5550_o = n4322_o[959:928];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5551_o = n5393_o ? n4319_o : n5550_o;
  assign n5552_o = n4322_o[991:960];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5553_o = n5394_o ? n4319_o : n5552_o;
  assign n5554_o = n4322_o[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5555_o = n5395_o ? n4319_o : n5554_o;
  assign n5556_o = n4322_o[1055:1024];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5557_o = n5396_o ? n4319_o : n5556_o;
  assign n5558_o = n4322_o[1087:1056];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5559_o = n5397_o ? n4319_o : n5558_o;
  assign n5560_o = n4322_o[1119:1088];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5561_o = n5398_o ? n4319_o : n5560_o;
  assign n5562_o = n4322_o[1151:1120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5563_o = n5399_o ? n4319_o : n5562_o;
  assign n5564_o = n4322_o[1183:1152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5565_o = n5400_o ? n4319_o : n5564_o;
  assign n5566_o = n4322_o[1215:1184];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5567_o = n5401_o ? n4319_o : n5566_o;
  assign n5568_o = n4322_o[1247:1216];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5569_o = n5402_o ? n4319_o : n5568_o;
  assign n5570_o = n4322_o[1279:1248];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5571_o = n5403_o ? n4319_o : n5570_o;
  assign n5572_o = n4322_o[1311:1280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5573_o = n5404_o ? n4319_o : n5572_o;
  assign n5574_o = n4322_o[1343:1312];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5575_o = n5405_o ? n4319_o : n5574_o;
  assign n5576_o = n4322_o[1375:1344];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5577_o = n5406_o ? n4319_o : n5576_o;
  assign n5578_o = n4322_o[1407:1376];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5579_o = n5407_o ? n4319_o : n5578_o;
  assign n5580_o = n4322_o[1439:1408];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5581_o = n5408_o ? n4319_o : n5580_o;
  assign n5582_o = n4322_o[1471:1440];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5583_o = n5409_o ? n4319_o : n5582_o;
  assign n5584_o = n4322_o[1503:1472];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5585_o = n5410_o ? n4319_o : n5584_o;
  assign n5586_o = n4322_o[1535:1504];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5587_o = n5411_o ? n4319_o : n5586_o;
  assign n5588_o = n4322_o[1567:1536];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5589_o = n5412_o ? n4319_o : n5588_o;
  assign n5590_o = n4322_o[1599:1568];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5591_o = n5413_o ? n4319_o : n5590_o;
  assign n5592_o = n4322_o[1631:1600];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5593_o = n5414_o ? n4319_o : n5592_o;
  assign n5594_o = n4322_o[1663:1632];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5595_o = n5415_o ? n4319_o : n5594_o;
  assign n5596_o = n4322_o[1695:1664];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5597_o = n5416_o ? n4319_o : n5596_o;
  assign n5598_o = n4322_o[1727:1696];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5599_o = n5417_o ? n4319_o : n5598_o;
  assign n5600_o = n4322_o[1759:1728];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5601_o = n5418_o ? n4319_o : n5600_o;
  assign n5602_o = n4322_o[1791:1760];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5603_o = n5419_o ? n4319_o : n5602_o;
  assign n5604_o = n4322_o[1823:1792];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5605_o = n5420_o ? n4319_o : n5604_o;
  assign n5606_o = n4322_o[1855:1824];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5607_o = n5421_o ? n4319_o : n5606_o;
  assign n5608_o = n4322_o[1887:1856];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5609_o = n5422_o ? n4319_o : n5608_o;
  assign n5610_o = n4322_o[1919:1888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5611_o = n5423_o ? n4319_o : n5610_o;
  assign n5612_o = n4322_o[1951:1920];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5613_o = n5424_o ? n4319_o : n5612_o;
  assign n5614_o = n4322_o[1983:1952];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5615_o = n5425_o ? n4319_o : n5614_o;
  assign n5616_o = n4322_o[2015:1984];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5617_o = n5426_o ? n4319_o : n5616_o;
  assign n5618_o = n4322_o[2047:2016];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5619_o = n5427_o ? n4319_o : n5618_o;
  assign n5620_o = n4322_o[2079:2048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5621_o = n5428_o ? n4319_o : n5620_o;
  assign n5622_o = n4322_o[2111:2080];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5623_o = n5429_o ? n4319_o : n5622_o;
  assign n5624_o = n4322_o[2143:2112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5625_o = n5430_o ? n4319_o : n5624_o;
  assign n5626_o = n4322_o[2175:2144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5627_o = n5431_o ? n4319_o : n5626_o;
  assign n5628_o = n4322_o[2207:2176];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5629_o = n5432_o ? n4319_o : n5628_o;
  assign n5630_o = n4322_o[2239:2208];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5631_o = n5433_o ? n4319_o : n5630_o;
  assign n5632_o = n4322_o[2271:2240];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5633_o = n5434_o ? n4319_o : n5632_o;
  assign n5634_o = n4322_o[2303:2272];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5635_o = n5435_o ? n4319_o : n5634_o;
  assign n5636_o = n4322_o[2335:2304];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5637_o = n5436_o ? n4319_o : n5636_o;
  assign n5638_o = n4322_o[2367:2336];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5639_o = n5437_o ? n4319_o : n5638_o;
  assign n5640_o = n4322_o[2399:2368];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5641_o = n5438_o ? n4319_o : n5640_o;
  assign n5642_o = n4322_o[2431:2400];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5643_o = n5439_o ? n4319_o : n5642_o;
  assign n5644_o = n4322_o[2463:2432];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5645_o = n5440_o ? n4319_o : n5644_o;
  assign n5646_o = n4322_o[2495:2464];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5647_o = n5441_o ? n4319_o : n5646_o;
  assign n5648_o = n4322_o[2527:2496];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5649_o = n5442_o ? n4319_o : n5648_o;
  assign n5650_o = n4322_o[2559:2528];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5651_o = n5443_o ? n4319_o : n5650_o;
  assign n5652_o = n4322_o[2591:2560];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5653_o = n5444_o ? n4319_o : n5652_o;
  assign n5654_o = n4322_o[2623:2592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5655_o = n5445_o ? n4319_o : n5654_o;
  assign n5656_o = n4322_o[2655:2624];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5657_o = n5446_o ? n4319_o : n5656_o;
  assign n5658_o = n4322_o[2687:2656];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5659_o = n5447_o ? n4319_o : n5658_o;
  assign n5660_o = n4322_o[2719:2688];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5661_o = n5448_o ? n4319_o : n5660_o;
  assign n5662_o = n4322_o[2751:2720];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5663_o = n5449_o ? n4319_o : n5662_o;
  assign n5664_o = n4322_o[2783:2752];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5665_o = n5450_o ? n4319_o : n5664_o;
  assign n5666_o = n4322_o[2815:2784];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5667_o = n5451_o ? n4319_o : n5666_o;
  assign n5668_o = n4322_o[2847:2816];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5669_o = n5452_o ? n4319_o : n5668_o;
  assign n5670_o = n4322_o[2879:2848];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5671_o = n5453_o ? n4319_o : n5670_o;
  assign n5672_o = n4322_o[2911:2880];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5673_o = n5454_o ? n4319_o : n5672_o;
  assign n5674_o = n4322_o[2943:2912];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5675_o = n5455_o ? n4319_o : n5674_o;
  assign n5676_o = n4322_o[2975:2944];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5677_o = n5456_o ? n4319_o : n5676_o;
  assign n5678_o = n4322_o[3007:2976];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5679_o = n5457_o ? n4319_o : n5678_o;
  assign n5680_o = n4322_o[3039:3008];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5681_o = n5458_o ? n4319_o : n5680_o;
  assign n5682_o = n4322_o[3071:3040];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5683_o = n5459_o ? n4319_o : n5682_o;
  assign n5684_o = n4322_o[3103:3072];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5685_o = n5460_o ? n4319_o : n5684_o;
  assign n5686_o = n4322_o[3135:3104];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5687_o = n5461_o ? n4319_o : n5686_o;
  assign n5688_o = n4322_o[3167:3136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5689_o = n5462_o ? n4319_o : n5688_o;
  assign n5690_o = n4322_o[3199:3168];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5691_o = n5463_o ? n4319_o : n5690_o;
  assign n5692_o = n4322_o[3231:3200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5693_o = n5464_o ? n4319_o : n5692_o;
  assign n5694_o = n4322_o[3263:3232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5695_o = n5465_o ? n4319_o : n5694_o;
  assign n5696_o = n4322_o[3295:3264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5697_o = n5466_o ? n4319_o : n5696_o;
  assign n5698_o = n4322_o[3327:3296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5699_o = n5467_o ? n4319_o : n5698_o;
  assign n5700_o = n4322_o[3359:3328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5701_o = n5468_o ? n4319_o : n5700_o;
  assign n5702_o = n4322_o[3391:3360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5703_o = n5469_o ? n4319_o : n5702_o;
  assign n5704_o = n4322_o[3423:3392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5705_o = n5470_o ? n4319_o : n5704_o;
  assign n5706_o = n4322_o[3455:3424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5707_o = n5471_o ? n4319_o : n5706_o;
  assign n5708_o = n4322_o[3487:3456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5709_o = n5472_o ? n4319_o : n5708_o;
  assign n5710_o = n4322_o[3519:3488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5711_o = n5473_o ? n4319_o : n5710_o;
  assign n5712_o = n4322_o[3551:3520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5713_o = n5474_o ? n4319_o : n5712_o;
  assign n5714_o = n4322_o[3583:3552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5715_o = n5475_o ? n4319_o : n5714_o;
  assign n5716_o = n4322_o[3615:3584];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5717_o = n5476_o ? n4319_o : n5716_o;
  assign n5718_o = n4322_o[3647:3616];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5719_o = n5477_o ? n4319_o : n5718_o;
  assign n5720_o = n4322_o[3679:3648];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5721_o = n5478_o ? n4319_o : n5720_o;
  assign n5722_o = n4322_o[3711:3680];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5723_o = n5479_o ? n4319_o : n5722_o;
  assign n5724_o = n4322_o[3743:3712];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5725_o = n5480_o ? n4319_o : n5724_o;
  assign n5726_o = n4322_o[3775:3744];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5727_o = n5481_o ? n4319_o : n5726_o;
  assign n5728_o = n4322_o[3807:3776];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5729_o = n5482_o ? n4319_o : n5728_o;
  assign n5730_o = n4322_o[3839:3808];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5731_o = n5483_o ? n4319_o : n5730_o;
  assign n5732_o = n4322_o[3871:3840];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5733_o = n5484_o ? n4319_o : n5732_o;
  assign n5734_o = n4322_o[3903:3872];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5735_o = n5485_o ? n4319_o : n5734_o;
  assign n5736_o = n4322_o[3935:3904];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5737_o = n5486_o ? n4319_o : n5736_o;
  assign n5738_o = n4322_o[3967:3936];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5739_o = n5487_o ? n4319_o : n5738_o;
  assign n5740_o = n4322_o[3999:3968];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5741_o = n5488_o ? n4319_o : n5740_o;
  assign n5742_o = n4322_o[4031:4000];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5743_o = n5489_o ? n4319_o : n5742_o;
  assign n5744_o = n4322_o[4063:4032];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5745_o = n5490_o ? n4319_o : n5744_o;
  assign n5746_o = n4322_o[4095:4064];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5747_o = n5491_o ? n4319_o : n5746_o;
  assign n5748_o = {n5747_o, n5745_o, n5743_o, n5741_o, n5739_o, n5737_o, n5735_o, n5733_o, n5731_o, n5729_o, n5727_o, n5725_o, n5723_o, n5721_o, n5719_o, n5717_o, n5715_o, n5713_o, n5711_o, n5709_o, n5707_o, n5705_o, n5703_o, n5701_o, n5699_o, n5697_o, n5695_o, n5693_o, n5691_o, n5689_o, n5687_o, n5685_o, n5683_o, n5681_o, n5679_o, n5677_o, n5675_o, n5673_o, n5671_o, n5669_o, n5667_o, n5665_o, n5663_o, n5661_o, n5659_o, n5657_o, n5655_o, n5653_o, n5651_o, n5649_o, n5647_o, n5645_o, n5643_o, n5641_o, n5639_o, n5637_o, n5635_o, n5633_o, n5631_o, n5629_o, n5627_o, n5625_o, n5623_o, n5621_o, n5619_o, n5617_o, n5615_o, n5613_o, n5611_o, n5609_o, n5607_o, n5605_o, n5603_o, n5601_o, n5599_o, n5597_o, n5595_o, n5593_o, n5591_o, n5589_o, n5587_o, n5585_o, n5583_o, n5581_o, n5579_o, n5577_o, n5575_o, n5573_o, n5571_o, n5569_o, n5567_o, n5565_o, n5563_o, n5561_o, n5559_o, n5557_o, n5555_o, n5553_o, n5551_o, n5549_o, n5547_o, n5545_o, n5543_o, n5541_o, n5539_o, n5537_o, n5535_o, n5533_o, n5531_o, n5529_o, n5527_o, n5525_o, n5523_o, n5521_o, n5519_o, n5517_o, n5515_o, n5513_o, n5511_o, n5509_o, n5507_o, n5505_o, n5503_o, n5501_o, n5499_o, n5497_o, n5495_o, n5493_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:15  */
  assign n5749_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n5750_o = r[63:32];
  assign n5751_o = r[95:64];
  assign n5752_o = r[127:96];
  assign n5753_o = r[159:128];
  assign n5754_o = r[191:160];
  assign n5755_o = r[223:192];
  assign n5756_o = r[255:224];
  assign n5757_o = r[287:256];
  assign n5758_o = r[319:288];
  assign n5759_o = r[351:320];
  assign n5760_o = r[383:352];
  assign n5761_o = r[415:384];
  assign n5762_o = r[447:416];
  assign n5763_o = r[479:448];
  assign n5764_o = r[511:480];
  assign n5765_o = r[543:512];
  assign n5766_o = r[575:544];
  assign n5767_o = r[607:576];
  assign n5768_o = r[639:608];
  assign n5769_o = r[671:640];
  assign n5770_o = r[703:672];
  assign n5771_o = r[735:704];
  assign n5772_o = r[767:736];
  assign n5773_o = r[799:768];
  assign n5774_o = r[831:800];
  assign n5775_o = r[863:832];
  assign n5776_o = r[895:864];
  assign n5777_o = r[927:896];
  assign n5778_o = r[959:928];
  assign n5779_o = r[991:960];
  assign n5780_o = r[1023:992];
  assign n5781_o = r[1055:1024];
  assign n5782_o = r[1087:1056];
  assign n5783_o = r[1119:1088];
  assign n5784_o = r[1151:1120];
  assign n5785_o = r[1183:1152];
  assign n5786_o = r[1215:1184];
  assign n5787_o = r[1247:1216];
  assign n5788_o = r[1279:1248];
  assign n5789_o = r[1311:1280];
  assign n5790_o = r[1343:1312];
  assign n5791_o = r[1375:1344];
  assign n5792_o = r[1407:1376];
  assign n5793_o = r[1439:1408];
  assign n5794_o = r[1471:1440];
  assign n5795_o = r[1503:1472];
  assign n5796_o = r[1535:1504];
  assign n5797_o = r[1567:1536];
  assign n5798_o = r[1599:1568];
  assign n5799_o = r[1631:1600];
  assign n5800_o = r[1663:1632];
  assign n5801_o = r[1695:1664];
  assign n5802_o = r[1727:1696];
  assign n5803_o = r[1759:1728];
  assign n5804_o = r[1791:1760];
  assign n5805_o = r[1823:1792];
  assign n5806_o = r[1855:1824];
  assign n5807_o = r[1887:1856];
  assign n5808_o = r[1919:1888];
  assign n5809_o = r[1951:1920];
  assign n5810_o = r[1983:1952];
  assign n5811_o = r[2015:1984];
  assign n5812_o = r[2047:2016];
  assign n5813_o = r[2079:2048];
  assign n5814_o = r[2111:2080];
  assign n5815_o = r[2143:2112];
  assign n5816_o = r[2175:2144];
  assign n5817_o = r[2207:2176];
  assign n5818_o = r[2239:2208];
  assign n5819_o = r[2271:2240];
  assign n5820_o = r[2303:2272];
  assign n5821_o = r[2335:2304];
  assign n5822_o = r[2367:2336];
  assign n5823_o = r[2399:2368];
  assign n5824_o = r[2431:2400];
  assign n5825_o = r[2463:2432];
  assign n5826_o = r[2495:2464];
  assign n5827_o = r[2527:2496];
  assign n5828_o = r[2559:2528];
  assign n5829_o = r[2591:2560];
  assign n5830_o = r[2623:2592];
  assign n5831_o = r[2655:2624];
  assign n5832_o = r[2687:2656];
  assign n5833_o = r[2719:2688];
  assign n5834_o = r[2751:2720];
  assign n5835_o = r[2783:2752];
  assign n5836_o = r[2815:2784];
  assign n5837_o = r[2847:2816];
  assign n5838_o = r[2879:2848];
  assign n5839_o = r[2911:2880];
  assign n5840_o = r[2943:2912];
  assign n5841_o = r[2975:2944];
  assign n5842_o = r[3007:2976];
  assign n5843_o = r[3039:3008];
  assign n5844_o = r[3071:3040];
  assign n5845_o = r[3103:3072];
  assign n5846_o = r[3135:3104];
  assign n5847_o = r[3167:3136];
  assign n5848_o = r[3199:3168];
  assign n5849_o = r[3231:3200];
  assign n5850_o = r[3263:3232];
  assign n5851_o = r[3295:3264];
  assign n5852_o = r[3327:3296];
  assign n5853_o = r[3359:3328];
  assign n5854_o = r[3391:3360];
  assign n5855_o = r[3423:3392];
  assign n5856_o = r[3455:3424];
  assign n5857_o = r[3487:3456];
  assign n5858_o = r[3519:3488];
  assign n5859_o = r[3551:3520];
  assign n5860_o = r[3583:3552];
  assign n5861_o = r[3615:3584];
  assign n5862_o = r[3647:3616];
  assign n5863_o = r[3679:3648];
  assign n5864_o = r[3711:3680];
  assign n5865_o = r[3743:3712];
  assign n5866_o = r[3775:3744];
  assign n5867_o = r[3807:3776];
  assign n5868_o = r[3839:3808];
  assign n5869_o = r[3871:3840];
  assign n5870_o = r[3903:3872];
  assign n5871_o = r[3935:3904];
  assign n5872_o = r[3967:3936];
  assign n5873_o = r[3999:3968];
  assign n5874_o = r[4031:4000];
  assign n5875_o = r[4063:4032];
  assign n5876_o = r[4095:4064];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5877_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5877_o)
      2'b00: n5878_o <= n5749_o;
      2'b01: n5878_o <= n5750_o;
      2'b10: n5878_o <= n5751_o;
      2'b11: n5878_o <= n5752_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5879_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5879_o)
      2'b00: n5880_o <= n5753_o;
      2'b01: n5880_o <= n5754_o;
      2'b10: n5880_o <= n5755_o;
      2'b11: n5880_o <= n5756_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5881_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5881_o)
      2'b00: n5882_o <= n5757_o;
      2'b01: n5882_o <= n5758_o;
      2'b10: n5882_o <= n5759_o;
      2'b11: n5882_o <= n5760_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5883_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5883_o)
      2'b00: n5884_o <= n5761_o;
      2'b01: n5884_o <= n5762_o;
      2'b10: n5884_o <= n5763_o;
      2'b11: n5884_o <= n5764_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5885_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5885_o)
      2'b00: n5886_o <= n5765_o;
      2'b01: n5886_o <= n5766_o;
      2'b10: n5886_o <= n5767_o;
      2'b11: n5886_o <= n5768_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5887_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5887_o)
      2'b00: n5888_o <= n5769_o;
      2'b01: n5888_o <= n5770_o;
      2'b10: n5888_o <= n5771_o;
      2'b11: n5888_o <= n5772_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5889_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5889_o)
      2'b00: n5890_o <= n5773_o;
      2'b01: n5890_o <= n5774_o;
      2'b10: n5890_o <= n5775_o;
      2'b11: n5890_o <= n5776_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5891_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5891_o)
      2'b00: n5892_o <= n5777_o;
      2'b01: n5892_o <= n5778_o;
      2'b10: n5892_o <= n5779_o;
      2'b11: n5892_o <= n5780_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5893_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5893_o)
      2'b00: n5894_o <= n5781_o;
      2'b01: n5894_o <= n5782_o;
      2'b10: n5894_o <= n5783_o;
      2'b11: n5894_o <= n5784_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5895_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5895_o)
      2'b00: n5896_o <= n5785_o;
      2'b01: n5896_o <= n5786_o;
      2'b10: n5896_o <= n5787_o;
      2'b11: n5896_o <= n5788_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5897_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5897_o)
      2'b00: n5898_o <= n5789_o;
      2'b01: n5898_o <= n5790_o;
      2'b10: n5898_o <= n5791_o;
      2'b11: n5898_o <= n5792_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5899_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5899_o)
      2'b00: n5900_o <= n5793_o;
      2'b01: n5900_o <= n5794_o;
      2'b10: n5900_o <= n5795_o;
      2'b11: n5900_o <= n5796_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5901_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5901_o)
      2'b00: n5902_o <= n5797_o;
      2'b01: n5902_o <= n5798_o;
      2'b10: n5902_o <= n5799_o;
      2'b11: n5902_o <= n5800_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5903_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5903_o)
      2'b00: n5904_o <= n5801_o;
      2'b01: n5904_o <= n5802_o;
      2'b10: n5904_o <= n5803_o;
      2'b11: n5904_o <= n5804_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5905_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5905_o)
      2'b00: n5906_o <= n5805_o;
      2'b01: n5906_o <= n5806_o;
      2'b10: n5906_o <= n5807_o;
      2'b11: n5906_o <= n5808_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5907_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5907_o)
      2'b00: n5908_o <= n5809_o;
      2'b01: n5908_o <= n5810_o;
      2'b10: n5908_o <= n5811_o;
      2'b11: n5908_o <= n5812_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5909_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5909_o)
      2'b00: n5910_o <= n5813_o;
      2'b01: n5910_o <= n5814_o;
      2'b10: n5910_o <= n5815_o;
      2'b11: n5910_o <= n5816_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5911_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5911_o)
      2'b00: n5912_o <= n5817_o;
      2'b01: n5912_o <= n5818_o;
      2'b10: n5912_o <= n5819_o;
      2'b11: n5912_o <= n5820_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5913_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5913_o)
      2'b00: n5914_o <= n5821_o;
      2'b01: n5914_o <= n5822_o;
      2'b10: n5914_o <= n5823_o;
      2'b11: n5914_o <= n5824_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5915_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5915_o)
      2'b00: n5916_o <= n5825_o;
      2'b01: n5916_o <= n5826_o;
      2'b10: n5916_o <= n5827_o;
      2'b11: n5916_o <= n5828_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5917_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5917_o)
      2'b00: n5918_o <= n5829_o;
      2'b01: n5918_o <= n5830_o;
      2'b10: n5918_o <= n5831_o;
      2'b11: n5918_o <= n5832_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5919_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5919_o)
      2'b00: n5920_o <= n5833_o;
      2'b01: n5920_o <= n5834_o;
      2'b10: n5920_o <= n5835_o;
      2'b11: n5920_o <= n5836_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5921_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5921_o)
      2'b00: n5922_o <= n5837_o;
      2'b01: n5922_o <= n5838_o;
      2'b10: n5922_o <= n5839_o;
      2'b11: n5922_o <= n5840_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5923_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5923_o)
      2'b00: n5924_o <= n5841_o;
      2'b01: n5924_o <= n5842_o;
      2'b10: n5924_o <= n5843_o;
      2'b11: n5924_o <= n5844_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5925_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5925_o)
      2'b00: n5926_o <= n5845_o;
      2'b01: n5926_o <= n5846_o;
      2'b10: n5926_o <= n5847_o;
      2'b11: n5926_o <= n5848_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5927_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5927_o)
      2'b00: n5928_o <= n5849_o;
      2'b01: n5928_o <= n5850_o;
      2'b10: n5928_o <= n5851_o;
      2'b11: n5928_o <= n5852_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5929_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5929_o)
      2'b00: n5930_o <= n5853_o;
      2'b01: n5930_o <= n5854_o;
      2'b10: n5930_o <= n5855_o;
      2'b11: n5930_o <= n5856_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5931_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5931_o)
      2'b00: n5932_o <= n5857_o;
      2'b01: n5932_o <= n5858_o;
      2'b10: n5932_o <= n5859_o;
      2'b11: n5932_o <= n5860_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5933_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5933_o)
      2'b00: n5934_o <= n5861_o;
      2'b01: n5934_o <= n5862_o;
      2'b10: n5934_o <= n5863_o;
      2'b11: n5934_o <= n5864_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5935_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5935_o)
      2'b00: n5936_o <= n5865_o;
      2'b01: n5936_o <= n5866_o;
      2'b10: n5936_o <= n5867_o;
      2'b11: n5936_o <= n5868_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5937_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5937_o)
      2'b00: n5938_o <= n5869_o;
      2'b01: n5938_o <= n5870_o;
      2'b10: n5938_o <= n5871_o;
      2'b11: n5938_o <= n5872_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5939_o = n4328_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5939_o)
      2'b00: n5940_o <= n5873_o;
      2'b01: n5940_o <= n5874_o;
      2'b10: n5940_o <= n5875_o;
      2'b11: n5940_o <= n5876_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5941_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5941_o)
      2'b00: n5942_o <= n5878_o;
      2'b01: n5942_o <= n5880_o;
      2'b10: n5942_o <= n5882_o;
      2'b11: n5942_o <= n5884_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5943_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5943_o)
      2'b00: n5944_o <= n5886_o;
      2'b01: n5944_o <= n5888_o;
      2'b10: n5944_o <= n5890_o;
      2'b11: n5944_o <= n5892_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5945_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5945_o)
      2'b00: n5946_o <= n5894_o;
      2'b01: n5946_o <= n5896_o;
      2'b10: n5946_o <= n5898_o;
      2'b11: n5946_o <= n5900_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5947_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5947_o)
      2'b00: n5948_o <= n5902_o;
      2'b01: n5948_o <= n5904_o;
      2'b10: n5948_o <= n5906_o;
      2'b11: n5948_o <= n5908_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5949_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5949_o)
      2'b00: n5950_o <= n5910_o;
      2'b01: n5950_o <= n5912_o;
      2'b10: n5950_o <= n5914_o;
      2'b11: n5950_o <= n5916_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5951_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5951_o)
      2'b00: n5952_o <= n5918_o;
      2'b01: n5952_o <= n5920_o;
      2'b10: n5952_o <= n5922_o;
      2'b11: n5952_o <= n5924_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5953_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5953_o)
      2'b00: n5954_o <= n5926_o;
      2'b01: n5954_o <= n5928_o;
      2'b10: n5954_o <= n5930_o;
      2'b11: n5954_o <= n5932_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5955_o = n4328_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5955_o)
      2'b00: n5956_o <= n5934_o;
      2'b01: n5956_o <= n5936_o;
      2'b10: n5956_o <= n5938_o;
      2'b11: n5956_o <= n5940_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5957_o = n4328_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5957_o)
      2'b00: n5958_o <= n5942_o;
      2'b01: n5958_o <= n5944_o;
      2'b10: n5958_o <= n5946_o;
      2'b11: n5958_o <= n5948_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5959_o = n4328_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n5959_o)
      2'b00: n5960_o <= n5950_o;
      2'b01: n5960_o <= n5952_o;
      2'b10: n5960_o <= n5954_o;
      2'b11: n5960_o <= n5956_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5961_o = n4328_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n5962_o = n5961_o ? n5960_o : n5958_o;
endmodule

module reg_df9e7e9f6dc5365fbccfc282fe99c2f758d7dd4a
  (input  clk_i,
   input  reset_i,
   input  en_i,
   input  init_i,
   input  d_i,
   output d_o);
  wire n4266_o;
  wire n4269_o;
  wire n4275_o;
  reg n4276_q;
  assign d_o = n4276_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:26:16  */
  assign n4266_o = ~reset_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:30:9  */
  assign n4269_o = init_i ? 1'b0 : d_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:28:5  */
  assign n4275_o = en_i ? n4269_o : n4276_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:28:5  */
  always @(posedge clk_i or posedge n4266_o)
    if (n4266_o)
      n4276_q <= 1'b0;
    else
      n4276_q <= n4275_o;
endmodule

module wb2gif_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e
  (input  wb_clk_i,
   input  wb_reset_i,
   input  en_i,
   input  init_i,
   input  [31:0] wb_req_i_adr,
   input  [31:0] wb_req_i_dat,
   input  wb_req_i_we,
   input  [3:0] wb_req_i_sel,
   input  wb_req_i_stb,
   input  wb_req_i_cyc,
   input  [65:0] gif_rsp_i,
   output [31:0] wb_rsp_o_data,
   output wb_rsp_o_ack,
   output [85:0] gif_req_o);
  wire [70:0] n4166_o;
  wire [31:0] n4168_o;
  wire n4169_o;
  wire r;
  wire rin;
  wire n4177_o;
  wire n4180_o;
  wire n4182_o;
  wire n4183_o;
  wire n4184_o;
  wire n4185_o;
  wire n4187_o;
  wire n4190_o;
  wire n4191_o;
  wire n4193_o;
  wire n4195_o;
  wire n4198_o;
  wire n4200_o;
  wire n4203_o;
  wire n4204_o;
  wire n4206_o;
  wire n4207_o;
  wire n4209_o;
  wire n4212_o;
  wire [30:0] n4214_o;
  wire [8:0] n4215_o;
  wire [31:0] n4216_o;
  wire [30:0] n4217_o;
  wire [8:0] n4218_o;
  wire [31:0] n4219_o;
  wire n4220_o;
  wire n4221_o;
  wire n4222_o;
  wire n4223_o;
  wire n4224_o;
  wire n4225_o;
  wire n4226_o;
  wire n4227_o;
  wire n4228_o;
  wire n4229_o;
  wire n4230_o;
  wire n4231_o;
  wire n4232_o;
  wire n4233_o;
  wire n4234_o;
  wire n4235_o;
  wire n4237_o;
  wire [31:0] n4240_o;
  wire n4245_o;
  wire n4248_o;
  wire n4254_o;
  reg n4255_q;
  wire [32:0] n4256_o;
  wire [85:0] n4257_o;
  wire [32:0] n4258_o;
  wire [32:0] n4259_o;
  wire [32:0] n4260_o;
  wire [32:0] n4261_o;
  wire [32:0] n4262_o;
  wire [32:0] n4263_o;
  assign wb_rsp_o_data = n4168_o;
  assign wb_rsp_o_ack = n4169_o;
  assign gif_req_o = n4257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:190:24  */
  assign n4166_o = {wb_req_i_cyc, wb_req_i_stb, wb_req_i_sel, wb_req_i_we, wb_req_i_dat, wb_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:174:29  */
  assign n4168_o = n4256_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:172:29  */
  assign n4169_o = n4256_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:38:10  */
  assign r = n4255_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:38:13  */
  assign rin = n4207_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:57:40  */
  assign n4177_o = n4166_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:10  */
  assign n4180_o = r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:16  */
  assign n4182_o = n4180_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:19  */
  assign n4183_o = n4166_o[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:42  */
  assign n4184_o = n4166_o[70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:29  */
  assign n4185_o = n4183_o & n4184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:7  */
  assign n4187_o = n4185_o ? 1'b1 : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:7  */
  assign n4190_o = n4185_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:13  */
  assign n4191_o = r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:19  */
  assign n4193_o = n4191_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:19  */
  assign n4195_o = 1'b1 - n4177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:29  */
  assign n4198_o = n4260_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4200_o = n4204_o ? 1'b0 : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:7  */
  assign n4203_o = n4198_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4204_o = n4193_o & n4198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4206_o = n4193_o ? n4203_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4207_o = n4182_o ? n4187_o : n4200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4209_o = n4182_o ? n4190_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4212_o = n4182_o ? 1'b0 : n4206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:79:73  */
  assign n4214_o = n4166_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:79:45  */
  assign n4215_o = n4214_o[8:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:80:70  */
  assign n4216_o = n4166_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:82:73  */
  assign n4217_o = n4166_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:82:45  */
  assign n4218_o = n4217_o[8:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:83:70  */
  assign n4219_o = n4166_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:51  */
  assign n4220_o = n4166_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:34  */
  assign n4221_o = n4209_o & n4220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:58  */
  assign n4222_o = ~n4177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:54  */
  assign n4223_o = n4221_o & n4222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:51  */
  assign n4224_o = n4166_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:38  */
  assign n4225_o = ~n4224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:34  */
  assign n4226_o = n4209_o & n4225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:58  */
  assign n4227_o = ~n4177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:54  */
  assign n4228_o = n4226_o & n4227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:51  */
  assign n4229_o = n4166_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:34  */
  assign n4230_o = n4209_o & n4229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:54  */
  assign n4231_o = n4230_o & n4177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:51  */
  assign n4232_o = n4166_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:38  */
  assign n4233_o = ~n4232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:34  */
  assign n4234_o = n4209_o & n4233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:54  */
  assign n4235_o = n4234_o & n4177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:67  */
  assign n4237_o = 1'b1 - n4177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:77  */
  assign n4240_o = n4263_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:101:19  */
  assign n4245_o = ~wb_reset_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:105:9  */
  assign n4248_o = init_i ? 1'b0 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:103:5  */
  assign n4254_o = en_i ? n4248_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:103:5  */
  always @(posedge wb_clk_i or posedge n4245_o)
    if (n4245_o)
      n4255_q <= 1'b0;
    else
      n4255_q <= n4254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:101:5  */
  assign n4256_o = {n4212_o, n4240_o};
  assign n4257_o = {n4228_o, n4223_o, n4216_o, n4215_o, n4235_o, n4231_o, n4219_o, n4218_o};
  assign n4258_o = gif_rsp_i[32:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4259_o = gif_rsp_i[65:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:19  */
  assign n4260_o = n4195_o ? n4259_o : n4258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:20  */
  assign n4261_o = gif_rsp_i[32:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:19  */
  assign n4262_o = gif_rsp_i[65:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:67  */
  assign n4263_o = n4237_o ? n4262_o : n4261_o;
endmodule

module hibi_wishbone_bridge_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [8:0] ext_gif_req_i_addr,
   input  [31:0] ext_gif_req_i_wdata,
   input  ext_gif_req_i_wr,
   input  ext_gif_req_i_rd,
   input  [15:0] gpio_i_xr,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] ext_gif_rsp_o_rdata,
   output ext_gif_rsp_o_ack,
   output [1:0] gpio_o_c,
   output [15:0] gpio_o_xw,
   output [1:0] gpio_dir_o_c,
   output [15:0] gpio_dir_o_rw,
   output [8:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [1:0] status_o);
  wire [42:0] n3970_o;
  wire [31:0] n3972_o;
  wire n3973_o;
  wire [1:0] n3975_o;
  wire [15:0] n3976_o;
  wire [1:0] n3978_o;
  wire [15:0] n3979_o;
  wire [8:0] n3981_o;
  wire n3982_o;
  wire n3983_o;
  wire [31:0] n3984_o;
  wire n3986_o;
  wire [31:0] n3987_o;
  wire [4:0] n3988_o;
  wire n3989_o;
  wire [1:0] n3990_o;
  wire n3992_o;
  wire [39:0] n3993_o;
  wire n3995_o;
  wire [31:0] n3996_o;
  wire [4:0] n3997_o;
  wire n3998_o;
  wire [1:0] n3999_o;
  wire n4001_o;
  wire [39:0] n4002_o;
  wire [32:0] regifi0_gif_rsp;
  wire [148:0] regifi0_reg2logic;
  wire [42:0] ctrli0_gif_req;
  wire [17:0] logic2reg;
  wire [32:0] muxi0_m0_gif_rsp;
  wire [42:0] muxi0_gif_req;
  wire [3:0] chain_mask;
  wire [1:0] chain_trigger;
  wire [1:0] chain_start;
  wire [1:0] chain_busy;
  wire [1:0] chaini0_start;
  wire [1:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [83:0] dma_cfg;
  wire [1:0] dma_ctrl;
  wire [1:0] dmai0_status;
  wire [31:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio_dir;
  wire [8:0] n4004_o;
  wire [31:0] n4005_o;
  wire n4006_o;
  wire n4007_o;
  wire [32:0] n4008_o;
  wire [1:0] n4010_o;
  wire [15:0] n4011_o;
  wire [148:0] n4012_o;
  wire [3:0] n4014_o;
  wire [1:0] n4015_o;
  wire [1:0] n4016_o;
  wire [3:0] n4017_o;
  wire [1:0] n4018_o;
  wire n4019_o;
  wire [3:0] n4020_o;
  wire [1:0] n4021_o;
  wire n4022_o;
  wire n4023_o;
  wire n4024_o;
  wire n4025_o;
  wire [3:0] n4026_o;
  wire [1:0] n4027_o;
  wire [1:0] n4028_o;
  wire [3:0] n4029_o;
  wire [1:0] n4030_o;
  wire n4031_o;
  wire [3:0] n4032_o;
  wire [1:0] n4033_o;
  wire n4034_o;
  wire n4035_o;
  wire n4036_o;
  wire n4037_o;
  wire n4038_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n4039_o;
  wire n4040_o;
  wire [1:0] n4041_o;
  wire n4044_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n4045_o;
  wire n4046_o;
  wire [1:0] n4047_o;
  wire [1:0] dmai0_status_o;
  wire [8:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [42:0] n4051_o;
  wire [31:0] n4053_o;
  wire [38:0] n4054_o;
  wire n4056_o;
  wire n4057_o;
  wire n4059_o;
  wire [31:0] n4060_o;
  wire [4:0] n4061_o;
  wire n4062_o;
  wire n4063_o;
  wire [8:0] ctrli0_gif_req_o_addr;
  wire [31:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [42:0] n4064_o;
  wire [31:0] n4066_o;
  wire n4067_o;
  wire [38:0] n4068_o;
  wire n4070_o;
  wire n4071_o;
  wire n4073_o;
  wire [31:0] n4074_o;
  wire [4:0] n4075_o;
  wire n4076_o;
  wire n4077_o;
  wire [31:0] muxi0_m0_gif_rsp_o_rdata;
  wire muxi0_m0_gif_rsp_o_ack;
  wire [31:0] muxi0_m1_gif_rsp_o_rdata;
  wire muxi0_m1_gif_rsp_o_ack;
  wire [8:0] muxi0_mux_gif_req_o_addr;
  wire [31:0] muxi0_mux_gif_req_o_wdata;
  wire muxi0_mux_gif_req_o_wr;
  wire muxi0_mux_gif_req_o_rd;
  wire [8:0] n4078_o;
  wire [31:0] n4079_o;
  wire n4080_o;
  wire n4081_o;
  wire [32:0] n4082_o;
  wire [8:0] n4084_o;
  wire [31:0] n4085_o;
  wire n4086_o;
  wire n4087_o;
  wire [32:0] n4088_o;
  wire [42:0] n4090_o;
  wire [31:0] n4092_o;
  wire n4093_o;
  wire n4094_o;
  wire n4095_o;
  wire n4096_o;
  wire [17:0] n4097_o;
  wire [15:0] n4098_o;
  wire [15:0] n4099_o;
  wire [10:0] n4100_o;
  wire [8:0] n4101_o;
  wire [8:0] n4102_o;
  wire [18:0] n4103_o;
  wire [16:0] n4104_o;
  wire [9:0] n4105_o;
  wire [18:0] n4106_o;
  wire [16:0] n4107_o;
  wire n4108_o;
  wire [18:0] n4109_o;
  wire [16:0] n4110_o;
  wire n4111_o;
  wire [18:0] n4112_o;
  wire [16:0] n4113_o;
  wire [4:0] n4114_o;
  wire n4115_o;
  wire n4116_o;
  wire n4117_o;
  wire [17:0] n4118_o;
  wire [15:0] n4119_o;
  wire [15:0] n4120_o;
  wire [10:0] n4121_o;
  wire [8:0] n4122_o;
  wire [8:0] n4123_o;
  wire [18:0] n4124_o;
  wire [16:0] n4125_o;
  wire [9:0] n4126_o;
  wire [18:0] n4127_o;
  wire [16:0] n4128_o;
  wire n4129_o;
  wire [18:0] n4130_o;
  wire [16:0] n4131_o;
  wire n4132_o;
  wire [18:0] n4133_o;
  wire [16:0] n4134_o;
  wire [4:0] n4135_o;
  wire [17:0] n4136_o;
  wire [17:0] n4137_o;
  wire n4139_o;
  wire [2:0] n4141_o;
  wire n4142_o;
  wire n4143_o;
  reg n4148_q;
  wire [2:0] n4150_o;
  wire n4151_o;
  wire n4152_o;
  wire n4153_o;
  wire n4154_o;
  wire n4155_o;
  wire [17:0] n4157_o;
  wire [3:0] n4158_o;
  wire [1:0] n4159_o;
  wire [1:0] n4160_o;
  wire [1:0] n4161_o;
  wire [1:0] n4162_o;
  wire [1:0] n4163_o;
  wire [83:0] n4164_o;
  wire [1:0] n4165_o;
  assign ext_gif_rsp_o_rdata = n3972_o;
  assign ext_gif_rsp_o_ack = n3973_o;
  assign gpio_o_c = n3975_o;
  assign gpio_o_xw = n3976_o;
  assign gpio_dir_o_c = n3978_o;
  assign gpio_dir_o_rw = n3979_o;
  assign mem_req_o_adr = n3981_o;
  assign mem_req_o_we = n3982_o;
  assign mem_req_o_ena = n3983_o;
  assign mem_req_o_dat = n3984_o;
  assign agent_txreq_o_av = n3986_o;
  assign agent_txreq_o_data = n3987_o;
  assign agent_txreq_o_comm = n3988_o;
  assign agent_txreq_o_we = n3989_o;
  assign agent_rxreq_o_re = n3992_o;
  assign agent_msg_txreq_o_av = n3995_o;
  assign agent_msg_txreq_o_data = n3996_o;
  assign agent_msg_txreq_o_comm = n3997_o;
  assign agent_msg_txreq_o_we = n3998_o;
  assign agent_msg_rxreq_o_re = n4001_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:20:5  */
  assign n3970_o = {ext_gif_req_i_rd, ext_gif_req_i_wr, ext_gif_req_i_wdata, ext_gif_req_i_addr};
  assign n3972_o = n4088_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3973_o = n4088_o[32];
  assign n3975_o = n4136_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3976_o = n4136_o[17:2];
  assign n3978_o = n4137_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3979_o = n4137_o[17:2];
  assign n3981_o = n4051_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3982_o = n4051_o[9];
  assign n3983_o = n4051_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3984_o = n4051_o[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3986_o = n4054_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n3987_o = n4054_o[32:1];
  assign n3988_o = n4054_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3989_o = n4054_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3990_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3992_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3993_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3995_o = n4068_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n3996_o = n4068_o[32:1];
  assign n3997_o = n4068_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3998_o = n4068_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3999_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4001_o = ctrli0_agent_msg_rxreq_o_re;
  assign n4002_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:65:10  */
  assign regifi0_gif_rsp = n4008_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:66:10  */
  assign regifi0_reg2logic = n4012_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:68:10  */
  assign ctrli0_gif_req = n4064_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:69:10  */
  assign logic2reg = n4157_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:71:10  */
  assign muxi0_m0_gif_rsp = n4082_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:72:10  */
  assign muxi0_gif_req = n4090_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:75:10  */
  assign chain_mask = n4158_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:76:10  */
  assign chain_trigger = n4159_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:77:10  */
  assign chain_start = n4160_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:78:10  */
  assign chain_busy = n4161_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:79:10  */
  assign chaini0_start = n4162_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:80:10  */
  assign chaini0_trigger = n4163_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:82:10  */
  assign dma_en = n4148_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:83:10  */
  assign dma_init = n4155_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:84:10  */
  assign dma_cfg = n4164_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:85:10  */
  assign dma_ctrl = n4165_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:87:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:93:3  */
  hibi_wishbone_bridge_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n4004_o),
    .gif_req_i_wdata(n4005_o),
    .gif_req_i_wr(n4006_o),
    .gif_req_i_rd(n4007_o),
    .logic2reg_i_hibi_dma_status(n4010_o),
    .logic2reg_i_hibi_dma_gpio(n4011_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_gpio(regifi0_reg2logic_o_hibi_dma_gpio),
    .reg2logic_o_hibi_dma_gpio_dir(regifi0_reg2logic_o_hibi_dma_gpio_dir));
  assign n4004_o = muxi0_gif_req[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4005_o = muxi0_gif_req[40:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4006_o = muxi0_gif_req[41];
  assign n4007_o = muxi0_gif_req[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4008_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  assign n4010_o = logic2reg[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4011_o = logic2reg[17:2];
  assign n4012_o = {regifi0_reg2logic_o_hibi_dma_gpio_dir, regifi0_reg2logic_o_hibi_dma_gpio, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:43  */
  assign n4014_o = regifi0_reg2logic[60:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:66  */
  assign n4015_o = n4014_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:69  */
  assign n4016_o = n4015_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:43  */
  assign n4017_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:60  */
  assign n4018_o = n4017_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:62  */
  assign n4019_o = n4018_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:87  */
  assign n4020_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:104  */
  assign n4021_o = n4020_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:107  */
  assign n4022_o = n4021_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:65  */
  assign n4023_o = n4019_o & n4022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:108:37  */
  assign n4024_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:108:41  */
  assign n4025_o = n4024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:43  */
  assign n4026_o = regifi0_reg2logic[112:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:66  */
  assign n4027_o = n4026_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:69  */
  assign n4028_o = n4027_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:43  */
  assign n4029_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:60  */
  assign n4030_o = n4029_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:62  */
  assign n4031_o = n4030_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:87  */
  assign n4032_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:104  */
  assign n4033_o = n4032_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:107  */
  assign n4034_o = n4033_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:65  */
  assign n4035_o = n4031_o & n4034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:112:37  */
  assign n4036_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:112:41  */
  assign n4037_o = n4036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:115:40  */
  assign n4038_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:117:5  */
  hibi_wishbone_bridge_trigger_2 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4039_o),
    .busy_i(n4040_o),
    .trigger_i(chain_trigger),
    .mask_i(n4041_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:126:33  */
  assign n4039_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:127:32  */
  assign n4040_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:129:32  */
  assign n4041_o = chain_mask[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:115:40  */
  assign n4044_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:117:5  */
  hibi_wishbone_bridge_trigger_2 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4045_o),
    .busy_i(n4046_o),
    .trigger_i(chain_trigger),
    .mask_i(n4047_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:126:33  */
  assign n4045_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:127:32  */
  assign n4046_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:129:32  */
  assign n4047_o = chain_mask[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:140:3  */
  hibi_wishbone_bridge_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n4053_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n4056_o),
    .agent_txrsp_i_almost_full(n4057_o),
    .agent_rxrsp_i_av(n4059_o),
    .agent_rxrsp_i_data(n4060_o),
    .agent_rxrsp_i_comm(n4061_o),
    .agent_rxrsp_i_empty(n4062_o),
    .agent_rxrsp_i_almost_empty(n4063_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4051_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4053_o = mem_rsp_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4054_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4056_o = n3990_o[0];
  assign n4057_o = n3990_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4059_o = n3993_o[0];
  assign n4060_o = n3993_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4061_o = n3993_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4062_o = n3993_o[38];
  assign n4063_o = n3993_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:164:3  */
  hibi_wishbone_bridge_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n4066_o),
    .gif_rsp_i_ack(n4067_o),
    .agent_msg_txrsp_i_full(n4070_o),
    .agent_msg_txrsp_i_almost_full(n4071_o),
    .agent_msg_rxrsp_i_av(n4073_o),
    .agent_msg_rxrsp_i_data(n4074_o),
    .agent_msg_rxrsp_i_comm(n4075_o),
    .agent_msg_rxrsp_i_empty(n4076_o),
    .agent_msg_rxrsp_i_almost_empty(n4077_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  assign n4064_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4066_o = muxi0_m0_gif_rsp[31:0];
  assign n4067_o = muxi0_m0_gif_rsp[32];
  assign n4068_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4070_o = n3999_o[0];
  assign n4071_o = n3999_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4073_o = n4002_o[0];
  assign n4074_o = n4002_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4075_o = n4002_o[37:33];
  assign n4076_o = n4002_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4077_o = n4002_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:181:3  */
  hibi_wishbone_bridge_gif_mux muxi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .m0_gif_req_i_addr(n4078_o),
    .m0_gif_req_i_wdata(n4079_o),
    .m0_gif_req_i_wr(n4080_o),
    .m0_gif_req_i_rd(n4081_o),
    .m1_gif_req_i_addr(n4084_o),
    .m1_gif_req_i_wdata(n4085_o),
    .m1_gif_req_i_wr(n4086_o),
    .m1_gif_req_i_rd(n4087_o),
    .mux_gif_rsp_i_rdata(n4092_o),
    .mux_gif_rsp_i_ack(n4093_o),
    .m0_gif_rsp_o_rdata(muxi0_m0_gif_rsp_o_rdata),
    .m0_gif_rsp_o_ack(muxi0_m0_gif_rsp_o_ack),
    .m1_gif_rsp_o_rdata(muxi0_m1_gif_rsp_o_rdata),
    .m1_gif_rsp_o_ack(muxi0_m1_gif_rsp_o_ack),
    .mux_gif_req_o_addr(muxi0_mux_gif_req_o_addr),
    .mux_gif_req_o_wdata(muxi0_mux_gif_req_o_wdata),
    .mux_gif_req_o_wr(muxi0_mux_gif_req_o_wr),
    .mux_gif_req_o_rd(muxi0_mux_gif_req_o_rd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4078_o = ctrli0_gif_req[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4079_o = ctrli0_gif_req[40:9];
  assign n4080_o = ctrli0_gif_req[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4081_o = ctrli0_gif_req[42];
  assign n4082_o = {muxi0_m0_gif_rsp_o_ack, muxi0_m0_gif_rsp_o_rdata};
  assign n4084_o = n3970_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4085_o = n3970_o[40:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4086_o = n3970_o[41];
  assign n4087_o = n3970_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4088_o = {muxi0_m1_gif_rsp_o_ack, muxi0_m1_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4090_o = {muxi0_mux_gif_req_o_rd, muxi0_mux_gif_req_o_wr, muxi0_mux_gif_req_o_wdata, muxi0_mux_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4092_o = regifi0_gif_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4093_o = regifi0_gif_rsp[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:198:53  */
  assign n4094_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:198:57  */
  assign n4095_o = n4094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:199:54  */
  assign n4096_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:59  */
  assign n4097_o = regifi0_reg2logic[56:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:79  */
  assign n4098_o = n4097_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:82  */
  assign n4099_o = n4098_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:59  */
  assign n4100_o = regifi0_reg2logic[38:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:78  */
  assign n4101_o = n4100_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:81  */
  assign n4102_o = n4101_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:59  */
  assign n4103_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:73  */
  assign n4104_o = n4103_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:76  */
  assign n4105_o = n4104_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:59  */
  assign n4106_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:73  */
  assign n4107_o = n4106_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:76  */
  assign n4108_o = n4107_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:59  */
  assign n4109_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:73  */
  assign n4110_o = n4109_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:76  */
  assign n4111_o = n4110_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:59  */
  assign n4112_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:73  */
  assign n4113_o = n4112_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:76  */
  assign n4114_o = n4113_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:207:53  */
  assign n4115_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:207:57  */
  assign n4116_o = n4115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:208:54  */
  assign n4117_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:59  */
  assign n4118_o = regifi0_reg2logic[108:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:79  */
  assign n4119_o = n4118_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:82  */
  assign n4120_o = n4119_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:59  */
  assign n4121_o = regifi0_reg2logic[90:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:78  */
  assign n4122_o = n4121_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:81  */
  assign n4123_o = n4122_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:59  */
  assign n4124_o = regifi0_reg2logic[79:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:73  */
  assign n4125_o = n4124_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:76  */
  assign n4126_o = n4125_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:59  */
  assign n4127_o = regifi0_reg2logic[79:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:73  */
  assign n4128_o = n4127_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:76  */
  assign n4129_o = n4128_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:59  */
  assign n4130_o = regifi0_reg2logic[79:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:73  */
  assign n4131_o = n4130_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:76  */
  assign n4132_o = n4131_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:59  */
  assign n4133_o = regifi0_reg2logic[79:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:73  */
  assign n4134_o = n4133_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:76  */
  assign n4135_o = n4134_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:216:48  */
  assign n4136_o = regifi0_reg2logic[130:113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:217:48  */
  assign n4137_o = regifi0_reg2logic[148:131];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:225:18  */
  assign n4139_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:35  */
  assign n4141_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:49  */
  assign n4142_o = n4141_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:52  */
  assign n4143_o = n4142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:227:5  */
  always @(posedge clk_i or posedge n4139_o)
    if (n4139_o)
      n4148_q <= 1'b0;
    else
      n4148_q <= n4143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:59  */
  assign n4150_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:73  */
  assign n4151_o = n4150_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:76  */
  assign n4152_o = n4151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:79  */
  assign n4153_o = ~n4152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:37  */
  assign n4154_o = dma_en & n4153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:19  */
  assign n4155_o = n4154_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4157_o = {gpio_i_xr, n4116_o, n4095_o};
  assign n4158_o = {n4016_o, n4028_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4159_o = {n4044_o, n4038_o};
  assign n4160_o = {n4035_o, n4023_o};
  assign n4161_o = {n4037_o, n4025_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4162_o = {chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n4163_o = {chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4164_o = {n4114_o, n4111_o, n4108_o, n4105_o, n4102_o, n4099_o, n4135_o, n4132_o, n4129_o, n4126_o, n4123_o, n4120_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4165_o = {n4096_o, n4117_o};
endmodule

module sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb
  (input  clk_i,
   input  [3:0] we_i,
   input  en_i,
   input  [8:0] addr_i,
   input  [31:0] di_i,
   output [31:0] do_o);
  wire [8:0] sky130_wrap_addr0;
  wire [31:0] sky130_wrap_din0;
  wire [31:0] sky130_wrap_dout0;
  wire [3:0] sky130_wrap_wmask0;
  wire sky130_wrap_web0;
  wire sky130_wrap_csb0;
  wire n3958_o;
  wire n3959_o;
  wire n3960_o;
  wire n3961_o;
  wire n3962_o;
  wire n3963_o;
  wire n3964_o;
  wire n3965_o;
  wire n3966_o;
  wire sky130_wrap_memi0_vccd1;
  wire sky130_wrap_memi0_vssd1;
  wire [31:0] sky130_wrap_memi0_dout0;
  wire [31:0] sky130_wrap_memi0_dout1;
  localparam n3968_o = 1'b1;
  localparam [8:0] n3969_o = 9'b000000000;
  assign do_o = sky130_wrap_dout0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:85:12  */
  assign sky130_wrap_addr0 = addr_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:86:12  */
  assign sky130_wrap_din0 = di_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:87:12  */
  assign sky130_wrap_dout0 = sky130_wrap_memi0_dout0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:88:12  */
  assign sky130_wrap_wmask0 = we_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:89:12  */
  assign sky130_wrap_web0 = n3965_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:90:12  */
  assign sky130_wrap_csb0 = n3966_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:24  */
  assign n3958_o = we_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:35  */
  assign n3959_o = we_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:28  */
  assign n3960_o = n3958_o | n3959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:46  */
  assign n3961_o = we_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:39  */
  assign n3962_o = n3960_o | n3961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:57  */
  assign n3963_o = we_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:50  */
  assign n3964_o = n3962_o | n3963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:15  */
  assign n3965_o = ~n3964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:101:15  */
  assign n3966_o = ~en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:104:5  */
  sky130_sram_2kbyte_1rw1r_32x512_8_71f8e7976e4cbc4561c9d62fb283e7f788202acb sky130_wrap_memi0 (
    .clk0(clk_i),
    .csb0(sky130_wrap_csb0),
    .web0(sky130_wrap_web0),
    .wmask0(sky130_wrap_wmask0),
    .addr0(sky130_wrap_addr0),
    .din0(sky130_wrap_din0),
    .clk1(clk_i),
    .csb1(n3968_o),
    .addr1(n3969_o),
    .vccd1(),
    .vssd1(),
    .dout0(sky130_wrap_memi0_dout0),
    .dout1());
endmodule

module xbar_11_3_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [161:0] xbar_mst_req_i,
   input  [95:0] xbar_slv_rsp_i,
   output [95:0] xbar_mst_rsp_o,
   output [161:0] xbar_slv_req_o,
   output wait_req_o);
  wire [282:0] r;
  wire [282:0] rin;
  wire n2294_o;
  wire n2295_o;
  wire [53:0] n2296_o;
  wire n2297_o;
  wire [53:0] n2298_o;
  wire [21:0] n2299_o;
  wire n2300_o;
  wire n2301_o;
  wire [53:0] n2302_o;
  wire [21:0] n2303_o;
  wire n2304_o;
  wire n2305_o;
  wire n2306_o;
  wire [53:0] n2307_o;
  wire [53:0] n2308_o;
  wire [53:0] n2309_o;
  wire [53:0] n2310_o;
  wire [117:0] n2311_o;
  wire n2313_o;
  wire n2314_o;
  wire [53:0] n2315_o;
  wire n2316_o;
  wire [53:0] n2317_o;
  wire [21:0] n2318_o;
  wire n2319_o;
  wire n2320_o;
  wire [53:0] n2321_o;
  wire [21:0] n2322_o;
  wire n2323_o;
  wire n2324_o;
  wire n2325_o;
  wire [53:0] n2326_o;
  wire [53:0] n2327_o;
  wire [53:0] n2328_o;
  wire [53:0] n2329_o;
  wire n2331_o;
  wire n2332_o;
  wire [53:0] n2333_o;
  wire n2334_o;
  wire [53:0] n2335_o;
  wire [21:0] n2336_o;
  wire n2337_o;
  wire n2338_o;
  wire [53:0] n2339_o;
  wire [21:0] n2340_o;
  wire n2341_o;
  wire n2342_o;
  wire n2343_o;
  wire [53:0] n2344_o;
  wire [53:0] n2345_o;
  wire [53:0] n2346_o;
  wire [53:0] n2347_o;
  wire [2:0] n2348_o;
  wire [282:0] n2349_o;
  wire [161:0] n2350_o;
  wire [53:0] n2351_o;
  wire [21:0] n2352_o;
  wire n2353_o;
  wire [53:0] n2355_o;
  wire [21:0] n2356_o;
  wire [15:0] n2357_o;
  wire [1:0] n2366_o;
  wire n2369_o;
  wire n2372_o;
  wire n2376_o;
  wire n2379_o;
  wire n2382_o;
  wire n2385_o;
  wire [2:0] n2386_o;
  wire [2:0] n2388_o;
  localparam [8:0] n2389_o = 9'b000000000;
  wire [5:0] n2390_o;
  wire [8:0] n2391_o;
  wire n2392_o;
  wire [8:0] n2393_o;
  wire n2394_o;
  wire [8:0] n2395_o;
  wire n2396_o;
  wire [53:0] n2397_o;
  wire [21:0] n2398_o;
  wire n2399_o;
  wire [53:0] n2401_o;
  wire [21:0] n2402_o;
  wire [15:0] n2403_o;
  wire [1:0] n2412_o;
  wire n2415_o;
  wire n2418_o;
  wire n2422_o;
  wire n2425_o;
  wire n2428_o;
  wire n2431_o;
  wire [2:0] n2432_o;
  wire [2:0] n2433_o;
  wire [2:0] n2434_o;
  wire [2:0] n2435_o;
  wire [8:0] n2436_o;
  wire n2437_o;
  wire [8:0] n2438_o;
  wire n2439_o;
  wire [8:0] n2440_o;
  wire n2441_o;
  wire [53:0] n2442_o;
  wire [21:0] n2443_o;
  wire n2444_o;
  wire [53:0] n2446_o;
  wire [21:0] n2447_o;
  wire [15:0] n2448_o;
  wire [1:0] n2457_o;
  wire n2460_o;
  wire n2463_o;
  wire n2467_o;
  wire n2470_o;
  wire n2473_o;
  wire n2476_o;
  wire [2:0] n2477_o;
  wire [2:0] n2478_o;
  wire [8:0] n2479_o;
  wire n2480_o;
  wire [8:0] n2481_o;
  wire n2482_o;
  wire [8:0] n2483_o;
  wire n2484_o;
  wire [282:0] n2485_o;
  wire n2486_o;
  wire [8:0] n2488_o;
  wire [2:0] n2489_o;
  wire n2496_o;
  wire n2503_o;
  localparam [2:0] n2504_o = 3'b000;
  wire n2508_o;
  wire n2510_o;
  wire n2512_o;
  wire n2513_o;
  wire n2517_o;
  wire n2520_o;
  wire n2521_o;
  wire n2524_o;
  wire n2525_o;
  wire n2526_o;
  wire n2527_o;
  wire n2529_o;
  wire n2535_o;
  wire n2538_o;
  wire [2:0] n2540_o;
  wire [8:0] n2542_o;
  wire [2:0] n2543_o;
  wire n2550_o;
  wire [2:0] n2553_o;
  wire n2555_o;
  wire [2:0] n2557_o;
  wire [2:0] n2558_o;
  wire n2559_o;
  wire [2:0] n2561_o;
  wire [2:0] n2562_o;
  wire n2564_o;
  wire [8:0] n2566_o;
  wire [2:0] n2567_o;
  wire [1:0] n2568_o;
  wire [114:0] n2569_o;
  wire [282:0] n2570_o;
  wire [2:0] n2571_o;
  wire [2:0] n2572_o;
  wire [2:0] n2573_o;
  wire n2575_o;
  wire n2576_o;
  wire n2577_o;
  wire n2578_o;
  wire [2:0] n2579_o;
  wire [2:0] n2580_o;
  wire n2582_o;
  wire [2:0] n2584_o;
  wire n2591_o;
  wire [2:0] n2594_o;
  wire n2596_o;
  wire [2:0] n2598_o;
  wire [2:0] n2599_o;
  wire n2600_o;
  wire [2:0] n2602_o;
  wire [2:0] n2603_o;
  wire n2605_o;
  wire [2:0] n2607_o;
  wire n2614_o;
  wire n2621_o;
  localparam [2:0] n2622_o = 3'b000;
  wire n2626_o;
  wire n2628_o;
  wire n2630_o;
  wire n2631_o;
  wire n2635_o;
  wire n2638_o;
  wire n2639_o;
  wire n2642_o;
  wire n2643_o;
  wire n2644_o;
  wire n2645_o;
  wire n2647_o;
  wire n2653_o;
  wire n2656_o;
  wire [2:0] n2658_o;
  wire [2:0] n2659_o;
  wire [114:0] n2660_o;
  wire [282:0] n2661_o;
  wire [2:0] n2662_o;
  wire [2:0] n2663_o;
  wire [2:0] n2664_o;
  wire [2:0] n2666_o;
  wire n2673_o;
  wire [2:0] n2676_o;
  wire n2678_o;
  wire [2:0] n2680_o;
  wire [2:0] n2681_o;
  wire n2682_o;
  wire [2:0] n2684_o;
  wire [2:0] n2685_o;
  wire n2687_o;
  wire n2689_o;
  wire n2690_o;
  wire [8:0] n2693_o;
  wire [2:0] n2694_o;
  wire n2701_o;
  wire n2708_o;
  localparam [2:0] n2709_o = 3'b000;
  wire n2713_o;
  wire n2715_o;
  wire n2717_o;
  wire n2718_o;
  wire n2722_o;
  wire n2725_o;
  wire n2726_o;
  wire n2729_o;
  wire n2730_o;
  wire n2731_o;
  wire n2732_o;
  wire n2734_o;
  wire n2740_o;
  wire n2743_o;
  wire [2:0] n2745_o;
  wire [8:0] n2747_o;
  wire [2:0] n2748_o;
  wire n2755_o;
  wire [2:0] n2758_o;
  wire n2760_o;
  wire [2:0] n2762_o;
  wire [2:0] n2763_o;
  wire n2764_o;
  wire [2:0] n2766_o;
  wire [2:0] n2767_o;
  wire n2769_o;
  wire [8:0] n2772_o;
  wire [2:0] n2773_o;
  wire n2780_o;
  wire n2787_o;
  localparam [2:0] n2788_o = 3'b000;
  wire n2792_o;
  wire n2794_o;
  wire n2796_o;
  wire n2797_o;
  wire n2801_o;
  wire n2804_o;
  wire n2805_o;
  wire n2808_o;
  wire n2809_o;
  wire n2810_o;
  wire n2811_o;
  wire n2813_o;
  wire n2819_o;
  wire n2822_o;
  wire [2:0] n2824_o;
  wire [8:0] n2825_o;
  wire [2:0] n2826_o;
  wire [1:0] n2827_o;
  wire [114:0] n2828_o;
  wire [282:0] n2829_o;
  wire [2:0] n2830_o;
  wire [2:0] n2831_o;
  wire [2:0] n2832_o;
  wire n2834_o;
  wire n2835_o;
  wire n2836_o;
  wire [2:0] n2837_o;
  wire [2:0] n2838_o;
  wire [2:0] n2839_o;
  wire n2840_o;
  wire n2841_o;
  wire n2842_o;
  wire [2:0] n2843_o;
  wire [2:0] n2844_o;
  wire n2846_o;
  wire [1:0] n2848_o;
  reg n2849_o;
  wire n2850_o;
  reg n2851_o;
  wire [2:0] n2852_o;
  reg [2:0] n2853_o;
  wire [2:0] n2854_o;
  reg [2:0] n2855_o;
  wire [1:0] n2856_o;
  wire [95:0] n2858_o;
  wire [8:0] n2860_o;
  wire [5:0] n2861_o;
  wire [282:0] n2862_o;
  wire n2863_o;
  wire [8:0] n2865_o;
  wire [2:0] n2866_o;
  wire n2873_o;
  wire n2880_o;
  localparam [2:0] n2881_o = 3'b000;
  wire n2885_o;
  wire n2887_o;
  wire n2889_o;
  wire n2890_o;
  wire n2894_o;
  wire n2897_o;
  wire n2898_o;
  wire n2901_o;
  wire n2902_o;
  wire n2903_o;
  wire n2904_o;
  wire n2906_o;
  wire n2912_o;
  wire n2915_o;
  wire [2:0] n2917_o;
  wire [8:0] n2919_o;
  wire [2:0] n2920_o;
  wire n2927_o;
  wire [2:0] n2930_o;
  wire n2932_o;
  wire [2:0] n2934_o;
  wire [2:0] n2935_o;
  wire n2936_o;
  wire [2:0] n2938_o;
  wire [2:0] n2939_o;
  wire n2941_o;
  wire [8:0] n2943_o;
  wire [2:0] n2944_o;
  wire n2945_o;
  wire [2:0] n2946_o;
  wire [282:0] n2947_o;
  wire [2:0] n2948_o;
  wire [2:0] n2949_o;
  wire [2:0] n2950_o;
  wire n2952_o;
  wire n2953_o;
  wire n2954_o;
  wire n2955_o;
  wire [2:0] n2956_o;
  wire [2:0] n2957_o;
  wire n2959_o;
  wire [2:0] n2961_o;
  wire n2968_o;
  wire [2:0] n2971_o;
  wire n2973_o;
  wire [2:0] n2975_o;
  wire [2:0] n2976_o;
  wire n2977_o;
  wire [2:0] n2979_o;
  wire [2:0] n2980_o;
  wire n2982_o;
  wire [2:0] n2984_o;
  wire n2991_o;
  wire n2998_o;
  localparam [2:0] n2999_o = 3'b000;
  wire n3003_o;
  wire n3005_o;
  wire n3007_o;
  wire n3008_o;
  wire n3012_o;
  wire n3015_o;
  wire n3016_o;
  wire n3019_o;
  wire n3020_o;
  wire n3021_o;
  wire n3022_o;
  wire n3024_o;
  wire n3030_o;
  wire n3033_o;
  wire [2:0] n3035_o;
  wire [2:0] n3036_o;
  wire [2:0] n3037_o;
  wire [282:0] n3038_o;
  wire [2:0] n3039_o;
  wire [2:0] n3040_o;
  wire [2:0] n3041_o;
  wire [2:0] n3043_o;
  wire n3050_o;
  wire [2:0] n3053_o;
  wire n3055_o;
  wire [2:0] n3057_o;
  wire [2:0] n3058_o;
  wire n3059_o;
  wire [2:0] n3061_o;
  wire [2:0] n3062_o;
  wire n3064_o;
  wire n3066_o;
  wire n3067_o;
  wire [8:0] n3070_o;
  wire [2:0] n3071_o;
  wire n3078_o;
  wire n3085_o;
  localparam [2:0] n3086_o = 3'b000;
  wire n3090_o;
  wire n3092_o;
  wire n3094_o;
  wire n3095_o;
  wire n3099_o;
  wire n3102_o;
  wire n3103_o;
  wire n3106_o;
  wire n3107_o;
  wire n3108_o;
  wire n3109_o;
  wire n3111_o;
  wire n3117_o;
  wire n3120_o;
  wire [2:0] n3122_o;
  wire [8:0] n3124_o;
  wire [2:0] n3125_o;
  wire n3132_o;
  wire [2:0] n3135_o;
  wire n3137_o;
  wire [2:0] n3139_o;
  wire [2:0] n3140_o;
  wire n3141_o;
  wire [2:0] n3143_o;
  wire [2:0] n3144_o;
  wire n3146_o;
  wire [8:0] n3149_o;
  wire [2:0] n3150_o;
  wire n3157_o;
  wire n3164_o;
  localparam [2:0] n3165_o = 3'b000;
  wire n3169_o;
  wire n3171_o;
  wire n3173_o;
  wire n3174_o;
  wire n3178_o;
  wire n3181_o;
  wire n3182_o;
  wire n3185_o;
  wire n3186_o;
  wire n3187_o;
  wire n3188_o;
  wire n3190_o;
  wire n3196_o;
  wire n3199_o;
  wire [2:0] n3201_o;
  wire [8:0] n3202_o;
  wire [2:0] n3203_o;
  wire n3204_o;
  wire [2:0] n3205_o;
  wire [282:0] n3206_o;
  wire [2:0] n3207_o;
  wire [2:0] n3208_o;
  wire [2:0] n3209_o;
  wire n3211_o;
  wire n3212_o;
  wire n3213_o;
  wire [2:0] n3214_o;
  wire [2:0] n3215_o;
  wire [2:0] n3216_o;
  wire n3217_o;
  wire n3218_o;
  wire n3219_o;
  wire [2:0] n3220_o;
  wire [2:0] n3221_o;
  wire n3223_o;
  wire [1:0] n3225_o;
  reg n3226_o;
  wire n3227_o;
  reg n3228_o;
  wire [2:0] n3229_o;
  reg [2:0] n3230_o;
  wire [2:0] n3231_o;
  reg [2:0] n3232_o;
  wire n3233_o;
  wire [4:0] n3235_o;
  wire [2:0] n3236_o;
  wire [282:0] n3237_o;
  wire n3238_o;
  wire [8:0] n3240_o;
  wire [2:0] n3241_o;
  wire n3248_o;
  wire n3255_o;
  localparam [2:0] n3256_o = 3'b000;
  wire n3260_o;
  wire n3262_o;
  wire n3264_o;
  wire n3265_o;
  wire n3269_o;
  wire n3272_o;
  wire n3273_o;
  wire n3276_o;
  wire n3277_o;
  wire n3278_o;
  wire n3279_o;
  wire n3281_o;
  wire n3287_o;
  wire n3290_o;
  wire [2:0] n3292_o;
  wire [8:0] n3294_o;
  wire [2:0] n3295_o;
  wire n3302_o;
  wire [2:0] n3305_o;
  wire n3307_o;
  wire [2:0] n3309_o;
  wire [2:0] n3310_o;
  wire n3311_o;
  wire [2:0] n3313_o;
  wire [2:0] n3314_o;
  wire n3316_o;
  wire [8:0] n3318_o;
  wire [2:0] n3319_o;
  wire [282:0] n3320_o;
  wire [2:0] n3321_o;
  wire [2:0] n3322_o;
  wire [2:0] n3323_o;
  wire n3325_o;
  wire n3326_o;
  wire n3327_o;
  wire [2:0] n3328_o;
  wire [2:0] n3329_o;
  wire n3331_o;
  wire [2:0] n3333_o;
  wire n3340_o;
  wire [2:0] n3343_o;
  wire n3345_o;
  wire [2:0] n3347_o;
  wire [2:0] n3348_o;
  wire n3349_o;
  wire [2:0] n3351_o;
  wire [2:0] n3352_o;
  wire n3354_o;
  wire [2:0] n3356_o;
  wire n3363_o;
  wire n3370_o;
  localparam [2:0] n3371_o = 3'b000;
  wire n3375_o;
  wire n3377_o;
  wire n3379_o;
  wire n3380_o;
  wire n3384_o;
  wire n3387_o;
  wire n3388_o;
  wire n3391_o;
  wire n3392_o;
  wire n3393_o;
  wire n3394_o;
  wire n3396_o;
  wire n3402_o;
  wire n3405_o;
  wire [2:0] n3407_o;
  wire [2:0] n3408_o;
  wire [282:0] n3409_o;
  wire [2:0] n3410_o;
  wire [2:0] n3411_o;
  wire [2:0] n3412_o;
  wire [2:0] n3414_o;
  wire n3421_o;
  wire [2:0] n3424_o;
  wire n3426_o;
  wire [2:0] n3428_o;
  wire [2:0] n3429_o;
  wire n3430_o;
  wire [2:0] n3432_o;
  wire [2:0] n3433_o;
  wire n3435_o;
  wire n3437_o;
  wire n3438_o;
  wire [8:0] n3441_o;
  wire [2:0] n3442_o;
  wire n3449_o;
  wire n3456_o;
  localparam [2:0] n3457_o = 3'b000;
  wire n3461_o;
  wire n3463_o;
  wire n3465_o;
  wire n3466_o;
  wire n3470_o;
  wire n3473_o;
  wire n3474_o;
  wire n3477_o;
  wire n3478_o;
  wire n3479_o;
  wire n3480_o;
  wire n3482_o;
  wire n3488_o;
  wire n3491_o;
  wire [2:0] n3493_o;
  wire [8:0] n3495_o;
  wire [2:0] n3496_o;
  wire n3503_o;
  wire [2:0] n3506_o;
  wire n3508_o;
  wire [2:0] n3510_o;
  wire [2:0] n3511_o;
  wire n3512_o;
  wire [2:0] n3514_o;
  wire [2:0] n3515_o;
  wire n3517_o;
  wire [8:0] n3520_o;
  wire [2:0] n3521_o;
  wire n3528_o;
  wire n3535_o;
  localparam [2:0] n3536_o = 3'b000;
  wire n3540_o;
  wire n3542_o;
  wire n3544_o;
  wire n3545_o;
  wire n3549_o;
  wire n3552_o;
  wire n3553_o;
  wire n3556_o;
  wire n3557_o;
  wire n3558_o;
  wire n3559_o;
  wire n3561_o;
  wire n3567_o;
  wire n3570_o;
  wire [2:0] n3572_o;
  wire [8:0] n3573_o;
  wire [2:0] n3574_o;
  wire [282:0] n3575_o;
  wire [2:0] n3576_o;
  wire [2:0] n3577_o;
  wire [2:0] n3578_o;
  wire n3580_o;
  wire n3581_o;
  wire n3582_o;
  wire [2:0] n3583_o;
  wire [2:0] n3584_o;
  wire [2:0] n3585_o;
  wire n3586_o;
  wire n3587_o;
  wire [2:0] n3588_o;
  wire [2:0] n3589_o;
  wire n3591_o;
  wire [1:0] n3593_o;
  reg n3594_o;
  wire n3595_o;
  reg n3596_o;
  wire [2:0] n3597_o;
  reg [2:0] n3598_o;
  reg [2:0] n3599_o;
  wire n3601_o;
  wire [282:0] n3603_o;
  wire [2:0] n3604_o;
  wire n3611_o;
  wire [1:0] n3614_o;
  wire n3616_o;
  wire [1:0] n3618_o;
  wire [1:0] n3621_o;
  wire [282:0] n3625_o;
  wire [2:0] n3626_o;
  wire n3633_o;
  wire [1:0] n3636_o;
  wire n3638_o;
  wire [1:0] n3640_o;
  wire [1:0] n3643_o;
  wire [8:0] n3645_o;
  wire n3648_o;
  wire n3650_o;
  wire n3651_o;
  wire [31:0] n3652_o;
  wire [282:0] n3655_o;
  wire [2:0] n3656_o;
  wire n3663_o;
  wire [1:0] n3666_o;
  wire n3668_o;
  wire [1:0] n3670_o;
  wire [1:0] n3673_o;
  wire [15:0] n3676_o;
  wire [4:0] n3677_o;
  wire [282:0] n3679_o;
  wire [2:0] n3680_o;
  wire n3687_o;
  wire [1:0] n3690_o;
  wire n3692_o;
  wire [1:0] n3694_o;
  wire [1:0] n3697_o;
  wire [282:0] n3701_o;
  wire [2:0] n3702_o;
  wire n3709_o;
  wire [1:0] n3712_o;
  wire n3714_o;
  wire [1:0] n3716_o;
  wire [1:0] n3719_o;
  wire [8:0] n3721_o;
  wire n3724_o;
  wire n3726_o;
  wire n3727_o;
  wire [31:0] n3728_o;
  wire [282:0] n3731_o;
  wire [2:0] n3732_o;
  wire n3739_o;
  wire [1:0] n3742_o;
  wire n3744_o;
  wire [1:0] n3746_o;
  wire [1:0] n3749_o;
  wire [15:0] n3752_o;
  wire [4:0] n3753_o;
  wire [282:0] n3755_o;
  wire [2:0] n3756_o;
  wire n3763_o;
  wire [1:0] n3766_o;
  wire n3768_o;
  wire [1:0] n3770_o;
  wire [1:0] n3773_o;
  wire [282:0] n3777_o;
  wire [2:0] n3778_o;
  wire n3785_o;
  wire [1:0] n3788_o;
  wire n3790_o;
  wire [1:0] n3792_o;
  wire [1:0] n3795_o;
  wire [8:0] n3797_o;
  wire n3800_o;
  wire n3802_o;
  wire n3803_o;
  wire [31:0] n3804_o;
  wire [282:0] n3807_o;
  wire [2:0] n3808_o;
  wire n3815_o;
  wire [1:0] n3818_o;
  wire n3820_o;
  wire [1:0] n3822_o;
  wire [1:0] n3825_o;
  wire [15:0] n3828_o;
  wire [4:0] n3829_o;
  wire n3830_o;
  wire [31:0] n3831_o;
  wire [31:0] n3832_o;
  wire [31:0] n3833_o;
  wire n3835_o;
  wire [31:0] n3836_o;
  wire [31:0] n3837_o;
  wire n3838_o;
  wire [31:0] n3839_o;
  wire [31:0] n3840_o;
  wire n3841_o;
  wire [31:0] n3842_o;
  wire [31:0] n3843_o;
  wire [31:0] n3844_o;
  wire [31:0] n3845_o;
  wire n3846_o;
  wire [31:0] n3847_o;
  wire [31:0] n3848_o;
  wire n3849_o;
  wire [31:0] n3850_o;
  wire [31:0] n3851_o;
  wire n3852_o;
  wire [31:0] n3853_o;
  wire [31:0] n3854_o;
  wire n3855_o;
  wire [31:0] n3856_o;
  wire [31:0] n3857_o;
  wire n3858_o;
  wire [31:0] n3859_o;
  wire [31:0] n3860_o;
  wire [282:0] n3861_o;
  wire [95:0] n3862_o;
  wire n3863_o;
  wire [95:0] n3864_o;
  wire [95:0] n3865_o;
  wire [282:0] n3867_o;
  wire [2:0] n3868_o;
  wire n3870_o;
  wire n3872_o;
  wire n3873_o;
  wire [161:0] n3874_o;
  wire [282:0] n3875_o;
  wire n3883_o;
  wire [282:0] n3886_o;
  wire [282:0] n3892_o;
  reg [282:0] n3893_q;
  wire [53:0] n3894_o;
  wire [53:0] n3895_o;
  wire [53:0] n3896_o;
  wire n3897_o;
  wire [53:0] n3898_o;
  wire n3899_o;
  wire [53:0] n3900_o;
  wire n3901_o;
  wire n3902_o;
  wire n3903_o;
  wire n3904_o;
  wire n3905_o;
  wire n3906_o;
  wire n3907_o;
  wire [10:0] n3908_o;
  wire [10:0] n3909_o;
  wire [10:0] n3910_o;
  wire n3911_o;
  wire [10:0] n3912_o;
  wire n3913_o;
  wire [10:0] n3914_o;
  wire [53:0] n3915_o;
  wire [53:0] n3916_o;
  wire [53:0] n3917_o;
  wire n3918_o;
  wire [53:0] n3919_o;
  wire n3920_o;
  wire [53:0] n3921_o;
  wire n3922_o;
  wire n3923_o;
  wire n3924_o;
  wire n3925_o;
  wire n3926_o;
  wire n3927_o;
  wire n3928_o;
  wire [10:0] n3929_o;
  wire [10:0] n3930_o;
  wire [10:0] n3931_o;
  wire n3932_o;
  wire [10:0] n3933_o;
  wire n3934_o;
  wire [10:0] n3935_o;
  wire [53:0] n3936_o;
  wire [53:0] n3937_o;
  wire [53:0] n3938_o;
  wire n3939_o;
  wire [53:0] n3940_o;
  wire n3941_o;
  wire [53:0] n3942_o;
  wire n3943_o;
  wire n3944_o;
  wire n3945_o;
  wire n3946_o;
  wire n3947_o;
  wire n3948_o;
  wire n3949_o;
  wire [10:0] n3950_o;
  wire [10:0] n3951_o;
  wire [10:0] n3952_o;
  wire n3953_o;
  wire [10:0] n3954_o;
  wire n3955_o;
  wire [10:0] n3956_o;
  assign xbar_mst_rsp_o = n3865_o;
  assign xbar_slv_req_o = n3874_o;
  assign wait_req_o = n3873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:126:10  */
  assign r = n3893_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:126:13  */
  assign rin = n3875_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2294_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2295_o = ~n2294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2296_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2297_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2298_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2299_o = n2298_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2300_o = n2299_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2301_o = n2297_o & n2300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2302_o = r[164:111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2303_o = n2302_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2304_o = n2303_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2305_o = ~n2304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2306_o = n2301_o & n2305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2307_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2308_o = r[164:111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2309_o = n2306_o ? n2307_o : n2308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2310_o = n2295_o ? n2296_o : n2309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2311_o = r[282:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2313_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2314_o = ~n2313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2315_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2316_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2317_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2318_o = n2317_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2319_o = n2318_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2320_o = n2316_o & n2319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2321_o = r[110:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2322_o = n2321_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2323_o = n2322_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2324_o = ~n2323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2325_o = n2320_o & n2324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2326_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2327_o = r[110:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2328_o = n2325_o ? n2326_o : n2327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2329_o = n2314_o ? n2315_o : n2328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2331_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2332_o = ~n2331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2333_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2334_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2335_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2336_o = n2335_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2337_o = n2336_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2338_o = n2334_o & n2337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2339_o = r[56:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2340_o = n2339_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2341_o = n2340_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2342_o = ~n2341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2343_o = n2338_o & n2342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2344_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2345_o = r[56:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2346_o = n2343_o ? n2344_o : n2345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2347_o = n2332_o ? n2333_o : n2346_o;
  assign n2348_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2349_o = {n2311_o, n2310_o, n2329_o, n2347_o, n2348_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:153:27  */
  assign n2350_o = n2349_o[164:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2351_o = n2350_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2352_o = n2351_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2353_o = n2352_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2355_o = n2350_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2356_o = n2355_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2357_o = n2356_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2366_o = n2357_o[12:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2369_o = n2366_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2372_o = n2369_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2376_o = n2366_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2379_o = n2376_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2382_o = n2366_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2385_o = n2382_o ? 1'b1 : 1'b0;
  assign n2386_o = {n2385_o, n2379_o, n2372_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2388_o = n2353_o ? n2386_o : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2390_o = n2389_o[5:0];
  assign n2391_o = {n2388_o, n2390_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2392_o = n2391_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2393_o = {n2388_o, n2390_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2394_o = n2393_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2395_o = {n2388_o, n2390_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2396_o = n2395_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2397_o = n2350_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2398_o = n2397_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2399_o = n2398_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2401_o = n2350_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2402_o = n2401_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2403_o = n2402_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2412_o = n2403_o[12:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2415_o = n2412_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2418_o = n2415_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2422_o = n2412_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2425_o = n2422_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2428_o = n2412_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2431_o = n2428_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2432_o = {n2431_o, n2425_o, n2418_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2433_o = n2389_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2434_o = n2399_o ? n2432_o : n2433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2435_o = n2389_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2436_o = {n2388_o, n2434_o, n2435_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2437_o = n2436_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2438_o = {n2388_o, n2434_o, n2435_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2439_o = n2438_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2440_o = {n2388_o, n2434_o, n2435_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2441_o = n2440_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2442_o = n2350_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2443_o = n2442_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2444_o = n2443_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2446_o = n2350_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2447_o = n2446_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2448_o = n2447_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2457_o = n2448_o[12:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2460_o = n2457_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2463_o = n2460_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2467_o = n2457_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2470_o = n2467_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2473_o = n2457_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2476_o = n2473_o ? 1'b1 : 1'b0;
  assign n2477_o = {n2476_o, n2470_o, n2463_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2478_o = n2444_o ? n2477_o : n2435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n2479_o = {n2388_o, n2434_o, n2478_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2480_o = n2479_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2481_o = {n2388_o, n2434_o, n2478_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2482_o = n2481_o[1];
  assign n2483_o = {n2388_o, n2434_o, n2478_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2484_o = n2483_o[2];
  assign n2485_o = {n2311_o, n2310_o, n2329_o, n2347_o, n2348_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n2486_o = n2485_o[2];
  assign n2488_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n2489_o = n2488_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2496_o = n2489_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2503_o = n2496_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2508_o = n2496_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2510_o = n2489_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2512_o = n2504_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2513_o = n2524_o ? 1'b1 : n2512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2517_o = n2526_o ? 1'b0 : n2508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2520_o = n2510_o & n2508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2521_o = n2510_o & n2508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2524_o = n2508_o & n2520_o;
  assign n2525_o = n2504_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2526_o = n2508_o & n2521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2527_o = n2489_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2529_o = n2538_o ? 1'b1 : n2525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2535_o = n2527_o & n2517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2538_o = n2517_o & n2535_o;
  assign n2540_o = {n2529_o, n2513_o, n2503_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2542_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n2543_o = n2542_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2550_o = n2543_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2553_o = n2550_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2555_o = n2543_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2557_o = n2553_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2558_o = n2555_o ? n2557_o : n2553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2559_o = n2543_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2561_o = n2558_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2562_o = n2559_o ? n2561_o : n2558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n2564_o = $unsigned(n2562_o) > $unsigned(3'b001);
  assign n2566_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n2567_o = n2566_o[8:6];
  assign n2568_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2569_o = r[279:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2570_o = {n2540_o, n2569_o, n2310_o, n2329_o, n2347_o, 1'b1, n2568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n2571_o = n2570_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n2572_o = ~n2571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n2573_o = n2567_o & n2572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n2575_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2576_o = n2564_o ? 1'b1 : n2575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2577_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2578_o = n2564_o ? 1'b1 : n2577_o;
  assign n2579_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2580_o = n2564_o ? n2573_o : n2579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n2582_o = n2486_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n2584_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2591_o = n2584_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2594_o = n2591_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2596_o = n2584_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2598_o = n2594_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2599_o = n2596_o ? n2598_o : n2594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2600_o = n2584_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2602_o = n2599_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2603_o = n2600_o ? n2602_o : n2599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n2605_o = n2603_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n2607_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2614_o = n2607_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2621_o = n2614_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2626_o = n2614_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2628_o = n2607_o[1];
  assign n2630_o = n2622_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2631_o = n2642_o ? 1'b1 : n2630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2635_o = n2644_o ? 1'b0 : n2626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2638_o = n2628_o & n2626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2639_o = n2628_o & n2626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2642_o = n2626_o & n2638_o;
  assign n2643_o = n2622_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2644_o = n2626_o & n2639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2645_o = n2607_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2647_o = n2656_o ? 1'b1 : n2643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2653_o = n2645_o & n2635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2656_o = n2635_o & n2653_o;
  assign n2658_o = {n2647_o, n2631_o, n2621_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n2659_o = r[273:271];
  assign n2660_o = r[279:165];
  assign n2661_o = {n2658_o, n2660_o, n2310_o, n2329_o, n2347_o, n2348_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n2662_o = n2661_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n2663_o = ~n2662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n2664_o = n2659_o & n2663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n2666_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2673_o = n2666_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2676_o = n2673_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2678_o = n2666_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2680_o = n2676_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2681_o = n2678_o ? n2680_o : n2676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2682_o = n2666_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2684_o = n2681_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2685_o = n2682_o ? n2684_o : n2681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n2687_o = n2685_o == 3'b001;
  assign n2689_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n2690_o = n2687_o ? 1'b0 : n2689_o;
  assign n2693_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n2694_o = n2693_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2701_o = n2694_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2708_o = n2701_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2713_o = n2701_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2715_o = n2694_o[1];
  assign n2717_o = n2709_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2718_o = n2729_o ? 1'b1 : n2717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2722_o = n2731_o ? 1'b0 : n2713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2725_o = n2715_o & n2713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2726_o = n2715_o & n2713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2729_o = n2713_o & n2725_o;
  assign n2730_o = n2709_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2731_o = n2713_o & n2726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2732_o = n2694_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2734_o = n2743_o ? 1'b1 : n2730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2740_o = n2732_o & n2722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2743_o = n2722_o & n2740_o;
  assign n2745_o = {n2734_o, n2718_o, n2708_o};
  assign n2747_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n2748_o = n2747_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2755_o = n2748_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2758_o = n2755_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2760_o = n2748_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2762_o = n2758_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2763_o = n2760_o ? n2762_o : n2758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2764_o = n2748_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2766_o = n2763_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2767_o = n2764_o ? n2766_o : n2763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n2769_o = $unsigned(n2767_o) > $unsigned(3'b001);
  assign n2772_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n2773_o = n2772_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2780_o = n2773_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2787_o = n2780_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2792_o = n2780_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2794_o = n2773_o[1];
  assign n2796_o = n2788_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2797_o = n2808_o ? 1'b1 : n2796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2801_o = n2810_o ? 1'b0 : n2792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2804_o = n2794_o & n2792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2805_o = n2794_o & n2792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2808_o = n2792_o & n2804_o;
  assign n2809_o = n2788_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2810_o = n2792_o & n2805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2811_o = n2773_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2813_o = n2822_o ? 1'b1 : n2809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2819_o = n2811_o & n2801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2822_o = n2801_o & n2819_o;
  assign n2824_o = {n2813_o, n2797_o, n2787_o};
  assign n2825_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n2826_o = n2825_o[8:6];
  assign n2827_o = r[1:0];
  assign n2828_o = r[279:165];
  assign n2829_o = {n2824_o, n2828_o, n2310_o, n2329_o, n2347_o, 1'b1, n2827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n2830_o = n2829_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n2831_o = ~n2830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n2832_o = n2826_o & n2831_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2834_o = n2769_o ? 1'b1 : 1'b0;
  assign n2835_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2836_o = n2769_o ? 1'b1 : n2835_o;
  assign n2837_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2838_o = n2769_o ? n2832_o : n2837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2839_o = n2769_o ? n2824_o : n2745_o;
  assign n2840_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2841_o = n2605_o ? n2840_o : n2834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2842_o = n2605_o ? n2690_o : n2836_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2843_o = n2605_o ? n2664_o : n2838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2844_o = n2605_o ? n2658_o : n2839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n2846_o = n2486_o == 1'b1;
  assign n2848_o = {n2846_o, n2582_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2848_o)
      2'b10: n2849_o <= n2841_o;
      2'b01: n2849_o <= n2576_o;
    endcase
  assign n2850_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2848_o)
      2'b10: n2851_o <= n2842_o;
      2'b01: n2851_o <= n2578_o;
    endcase
  assign n2852_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2848_o)
      2'b10: n2853_o <= n2843_o;
      2'b01: n2853_o <= n2580_o;
    endcase
  assign n2854_o = r[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2848_o)
      2'b10: n2855_o <= n2844_o;
      2'b01: n2855_o <= n2540_o;
    endcase
  assign n2856_o = r[1:0];
  assign n2858_o = r[260:165];
  assign n2860_o = r[270:262];
  assign n2861_o = r[279:274];
  assign n2862_o = {n2855_o, n2861_o, n2853_o, n2860_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n2856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n2863_o = n2862_o[1];
  assign n2865_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n2866_o = n2865_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2873_o = n2866_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2880_o = n2873_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2885_o = n2873_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2887_o = n2866_o[1];
  assign n2889_o = n2881_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2890_o = n2901_o ? 1'b1 : n2889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2894_o = n2903_o ? 1'b0 : n2885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2897_o = n2887_o & n2885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2898_o = n2887_o & n2885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2901_o = n2885_o & n2897_o;
  assign n2902_o = n2881_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2903_o = n2885_o & n2898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2904_o = n2866_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2906_o = n2915_o ? 1'b1 : n2902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2912_o = n2904_o & n2894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2915_o = n2894_o & n2912_o;
  assign n2917_o = {n2906_o, n2890_o, n2880_o};
  assign n2919_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n2920_o = n2919_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2927_o = n2920_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2930_o = n2927_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2932_o = n2920_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2934_o = n2930_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2935_o = n2932_o ? n2934_o : n2930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2936_o = n2920_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2938_o = n2935_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2939_o = n2936_o ? n2938_o : n2935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n2941_o = $unsigned(n2939_o) > $unsigned(3'b001);
  assign n2943_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n2944_o = n2943_o[5:3];
  assign n2945_o = r[0];
  assign n2946_o = r[276:274];
  assign n2947_o = {n2855_o, n2917_o, n2946_o, n2853_o, n2860_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, 1'b1, n2945_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n2948_o = n2947_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n2949_o = ~n2948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n2950_o = n2944_o & n2949_o;
  assign n2952_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2953_o = n2941_o ? 1'b1 : n2952_o;
  assign n2954_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2955_o = n2941_o ? 1'b1 : n2954_o;
  assign n2956_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2957_o = n2941_o ? n2950_o : n2956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n2959_o = n2863_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n2961_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2968_o = n2961_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2971_o = n2968_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2973_o = n2961_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2975_o = n2971_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2976_o = n2973_o ? n2975_o : n2971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2977_o = n2961_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2979_o = n2976_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2980_o = n2977_o ? n2979_o : n2976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n2982_o = n2980_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n2984_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2991_o = n2984_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2998_o = n2991_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3003_o = n2991_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3005_o = n2984_o[1];
  assign n3007_o = n2999_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3008_o = n3019_o ? 1'b1 : n3007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3012_o = n3021_o ? 1'b0 : n3003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3015_o = n3005_o & n3003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3016_o = n3005_o & n3003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3019_o = n3003_o & n3015_o;
  assign n3020_o = n2999_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3021_o = n3003_o & n3016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3022_o = n2984_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3024_o = n3033_o ? 1'b1 : n3020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3030_o = n3022_o & n3012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3033_o = n3012_o & n3030_o;
  assign n3035_o = {n3024_o, n3008_o, n2998_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n3036_o = r[270:268];
  assign n3037_o = r[276:274];
  assign n3038_o = {n2855_o, n3035_o, n3037_o, n2853_o, n2860_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n2856_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n3039_o = n3038_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n3040_o = ~n3039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n3041_o = n3036_o & n3040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n3043_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3050_o = n3043_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3053_o = n3050_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3055_o = n3043_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3057_o = n3053_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3058_o = n3055_o ? n3057_o : n3053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3059_o = n3043_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3061_o = n3058_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3062_o = n3059_o ? n3061_o : n3058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n3064_o = n3062_o == 3'b001;
  assign n3066_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n3067_o = n3064_o ? 1'b0 : n3066_o;
  assign n3070_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n3071_o = n3070_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3078_o = n3071_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3085_o = n3078_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3090_o = n3078_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3092_o = n3071_o[1];
  assign n3094_o = n3086_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3095_o = n3106_o ? 1'b1 : n3094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3099_o = n3108_o ? 1'b0 : n3090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3102_o = n3092_o & n3090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3103_o = n3092_o & n3090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3106_o = n3090_o & n3102_o;
  assign n3107_o = n3086_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3108_o = n3090_o & n3103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3109_o = n3071_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3111_o = n3120_o ? 1'b1 : n3107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3117_o = n3109_o & n3099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3120_o = n3099_o & n3117_o;
  assign n3122_o = {n3111_o, n3095_o, n3085_o};
  assign n3124_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n3125_o = n3124_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3132_o = n3125_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3135_o = n3132_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3137_o = n3125_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3139_o = n3135_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3140_o = n3137_o ? n3139_o : n3135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3141_o = n3125_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3143_o = n3140_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3144_o = n3141_o ? n3143_o : n3140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n3146_o = $unsigned(n3144_o) > $unsigned(3'b001);
  assign n3149_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n3150_o = n3149_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3157_o = n3150_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3164_o = n3157_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3169_o = n3157_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3171_o = n3150_o[1];
  assign n3173_o = n3165_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3174_o = n3185_o ? 1'b1 : n3173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3178_o = n3187_o ? 1'b0 : n3169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3181_o = n3171_o & n3169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3182_o = n3171_o & n3169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3185_o = n3169_o & n3181_o;
  assign n3186_o = n3165_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3187_o = n3169_o & n3182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3188_o = n3150_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3190_o = n3199_o ? 1'b1 : n3186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3196_o = n3188_o & n3178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3199_o = n3178_o & n3196_o;
  assign n3201_o = {n3190_o, n3174_o, n3164_o};
  assign n3202_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n3203_o = n3202_o[5:3];
  assign n3204_o = r[0];
  assign n3205_o = r[276:274];
  assign n3206_o = {n2855_o, n3201_o, n3205_o, n2853_o, n2860_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, 1'b1, n3204_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n3207_o = n3206_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n3208_o = ~n3207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n3209_o = n3203_o & n3208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3211_o = n3146_o ? 1'b1 : 1'b0;
  assign n3212_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3213_o = n3146_o ? 1'b1 : n3212_o;
  assign n3214_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3215_o = n3146_o ? n3209_o : n3214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3216_o = n3146_o ? n3201_o : n3122_o;
  assign n3217_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3218_o = n2982_o ? n3217_o : n3211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3219_o = n2982_o ? n3067_o : n3213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3220_o = n2982_o ? n3041_o : n3215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3221_o = n2982_o ? n3035_o : n3216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n3223_o = n2863_o == 1'b1;
  assign n3225_o = {n3223_o, n2959_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3225_o)
      2'b10: n3226_o <= n3218_o;
      2'b01: n3226_o <= n2953_o;
    endcase
  assign n3227_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3225_o)
      2'b10: n3228_o <= n3219_o;
      2'b01: n3228_o <= n2955_o;
    endcase
  assign n3229_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3225_o)
      2'b10: n3230_o <= n3220_o;
      2'b01: n3230_o <= n2957_o;
    endcase
  assign n3231_o = r[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3225_o)
      2'b10: n3232_o <= n3221_o;
      2'b01: n3232_o <= n2917_o;
    endcase
  assign n3233_o = r[0];
  assign n3235_o = r[267:263];
  assign n3236_o = r[276:274];
  assign n3237_o = {n2855_o, n3232_o, n3236_o, n2853_o, n3230_o, n3235_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3233_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n3238_o = n3237_o[0];
  assign n3240_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n3241_o = n3240_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3248_o = n3241_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3255_o = n3248_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3260_o = n3248_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3262_o = n3241_o[1];
  assign n3264_o = n3256_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3265_o = n3276_o ? 1'b1 : n3264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3269_o = n3278_o ? 1'b0 : n3260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3272_o = n3262_o & n3260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3273_o = n3262_o & n3260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3276_o = n3260_o & n3272_o;
  assign n3277_o = n3256_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3278_o = n3260_o & n3273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3279_o = n3241_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3281_o = n3290_o ? 1'b1 : n3277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3287_o = n3279_o & n3269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3290_o = n3269_o & n3287_o;
  assign n3292_o = {n3281_o, n3265_o, n3255_o};
  assign n3294_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n3295_o = n3294_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3302_o = n3295_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3305_o = n3302_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3307_o = n3295_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3309_o = n3305_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3310_o = n3307_o ? n3309_o : n3305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3311_o = n3295_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3313_o = n3310_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3314_o = n3311_o ? n3313_o : n3310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n3316_o = $unsigned(n3314_o) > $unsigned(3'b001);
  assign n3318_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n3319_o = n3318_o[2:0];
  assign n3320_o = {n2855_o, n3232_o, n3292_o, n2853_o, n3230_o, n3235_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n3321_o = n3320_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n3322_o = ~n3321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n3323_o = n3319_o & n3322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3325_o = n3316_o ? 1'b1 : n3233_o;
  assign n3326_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3327_o = n3316_o ? 1'b1 : n3326_o;
  assign n3328_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3329_o = n3316_o ? n3323_o : n3328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n3331_o = n3238_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n3333_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3340_o = n3333_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3343_o = n3340_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3345_o = n3333_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3347_o = n3343_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3348_o = n3345_o ? n3347_o : n3343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3349_o = n3333_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3351_o = n3348_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3352_o = n3349_o ? n3351_o : n3348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n3354_o = n3352_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n3356_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3363_o = n3356_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3370_o = n3363_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3375_o = n3363_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3377_o = n3356_o[1];
  assign n3379_o = n3371_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3380_o = n3391_o ? 1'b1 : n3379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3384_o = n3393_o ? 1'b0 : n3375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3387_o = n3377_o & n3375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3388_o = n3377_o & n3375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3391_o = n3375_o & n3387_o;
  assign n3392_o = n3371_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3393_o = n3375_o & n3388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3394_o = n3356_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3396_o = n3405_o ? 1'b1 : n3392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3402_o = n3394_o & n3384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3405_o = n3384_o & n3402_o;
  assign n3407_o = {n3396_o, n3380_o, n3370_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n3408_o = r[267:265];
  assign n3409_o = {n2855_o, n3232_o, n3407_o, n2853_o, n3230_o, n3235_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3233_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n3410_o = n3409_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n3411_o = ~n3410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n3412_o = n3408_o & n3411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n3414_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3421_o = n3414_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3424_o = n3421_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3426_o = n3414_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3428_o = n3424_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3429_o = n3426_o ? n3428_o : n3424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3430_o = n3414_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3432_o = n3429_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3433_o = n3430_o ? n3432_o : n3429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n3435_o = n3433_o == 3'b001;
  assign n3437_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n3438_o = n3435_o ? 1'b0 : n3437_o;
  assign n3441_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n3442_o = n3441_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3449_o = n3442_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3456_o = n3449_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3461_o = n3449_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3463_o = n3442_o[1];
  assign n3465_o = n3457_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3466_o = n3477_o ? 1'b1 : n3465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3470_o = n3479_o ? 1'b0 : n3461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3473_o = n3463_o & n3461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3474_o = n3463_o & n3461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3477_o = n3461_o & n3473_o;
  assign n3478_o = n3457_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3479_o = n3461_o & n3474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3480_o = n3442_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3482_o = n3491_o ? 1'b1 : n3478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3488_o = n3480_o & n3470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3491_o = n3470_o & n3488_o;
  assign n3493_o = {n3482_o, n3466_o, n3456_o};
  assign n3495_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n3496_o = n3495_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3503_o = n3496_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3506_o = n3503_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3508_o = n3496_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3510_o = n3506_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3511_o = n3508_o ? n3510_o : n3506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3512_o = n3496_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3514_o = n3511_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3515_o = n3512_o ? n3514_o : n3511_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n3517_o = $unsigned(n3515_o) > $unsigned(3'b001);
  assign n3520_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n3521_o = n3520_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3528_o = n3521_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3535_o = n3528_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3540_o = n3528_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3542_o = n3521_o[1];
  assign n3544_o = n3536_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3545_o = n3556_o ? 1'b1 : n3544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3549_o = n3558_o ? 1'b0 : n3540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3552_o = n3542_o & n3540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3553_o = n3542_o & n3540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3556_o = n3540_o & n3552_o;
  assign n3557_o = n3536_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3558_o = n3540_o & n3553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3559_o = n3521_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3561_o = n3570_o ? 1'b1 : n3557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3567_o = n3559_o & n3549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3570_o = n3549_o & n3567_o;
  assign n3572_o = {n3561_o, n3545_o, n3535_o};
  assign n3573_o = {n2480_o, n2437_o, n2392_o, n2482_o, n2439_o, n2394_o, n2484_o, n2441_o, n2396_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n3574_o = n3573_o[2:0];
  assign n3575_o = {n2855_o, n3232_o, n3572_o, n2853_o, n3230_o, n3235_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n3576_o = n3575_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n3577_o = ~n3576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n3578_o = n3574_o & n3577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3580_o = n3517_o ? 1'b1 : 1'b0;
  assign n3581_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3582_o = n3517_o ? 1'b1 : n3581_o;
  assign n3583_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3584_o = n3517_o ? n3578_o : n3583_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3585_o = n3517_o ? n3572_o : n3493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3586_o = n3354_o ? n3233_o : n3580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3587_o = n3354_o ? n3438_o : n3582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3588_o = n3354_o ? n3412_o : n3584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3589_o = n3354_o ? n3407_o : n3585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n3591_o = n3238_o == 1'b1;
  assign n3593_o = {n3591_o, n3331_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3593_o)
      2'b10: n3594_o <= n3586_o;
      2'b01: n3594_o <= n3325_o;
    endcase
  assign n3595_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3593_o)
      2'b10: n3596_o <= n3587_o;
      2'b01: n3596_o <= n3327_o;
    endcase
  assign n3597_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3593_o)
      2'b10: n3598_o <= n3588_o;
      2'b01: n3598_o <= n3329_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3593_o)
      2'b10: n3599_o <= n3589_o;
      2'b01: n3599_o <= n3292_o;
    endcase
  assign n3601_o = r[264];
  assign n3603_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3604_o = n3603_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3611_o = n3604_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3614_o = n3611_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3616_o = n3604_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3618_o = n3616_o ? 2'b10 : n3614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3621_o = 2'b10 - n3618_o;
  assign n3625_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3626_o = n3625_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3633_o = n3626_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3636_o = n3633_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3638_o = n3626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3640_o = n3638_o ? 2'b10 : n3636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:17  */
  assign n3643_o = 2'b10 - n3640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3645_o = {n2388_o, n2434_o, n2478_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3648_o = n3907_o != 1'b1;
  assign n3650_o = n3900_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3651_o = n3648_o ? 1'b0 : n3650_o;
  assign n3652_o = n3900_o[53:22];
  assign n3655_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3656_o = n3655_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3663_o = n3656_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3666_o = n3663_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3668_o = n3656_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3670_o = n3668_o ? 2'b10 : n3666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:90  */
  assign n3673_o = 2'b10 - n3670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3676_o = {5'b0, n3914_o};  //  uext
  assign n3677_o = n3900_o[20:16];
  assign n3679_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3680_o = n3679_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3687_o = n3680_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3690_o = n3687_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3692_o = n3680_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3694_o = n3692_o ? 2'b10 : n3690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3697_o = 2'b10 - n3694_o;
  assign n3701_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3702_o = n3701_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3709_o = n3702_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3712_o = n3709_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3714_o = n3702_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3716_o = n3714_o ? 2'b10 : n3712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:17  */
  assign n3719_o = 2'b10 - n3716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3721_o = {n2388_o, n2434_o, n2478_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3724_o = n3928_o != 1'b1;
  assign n3726_o = n3921_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3727_o = n3724_o ? 1'b0 : n3726_o;
  assign n3728_o = n3921_o[53:22];
  assign n3731_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3732_o = n3731_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3739_o = n3732_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3742_o = n3739_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3744_o = n3732_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3746_o = n3744_o ? 2'b10 : n3742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:90  */
  assign n3749_o = 2'b10 - n3746_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3752_o = {5'b0, n3935_o};  //  uext
  assign n3753_o = n3921_o[20:16];
  assign n3755_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3756_o = n3755_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3763_o = n3756_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3766_o = n3763_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3768_o = n3756_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3770_o = n3768_o ? 2'b10 : n3766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3773_o = 2'b10 - n3770_o;
  assign n3777_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3778_o = n3777_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3785_o = n3778_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3788_o = n3785_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3790_o = n3778_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3792_o = n3790_o ? 2'b10 : n3788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:17  */
  assign n3795_o = 2'b10 - n3792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3797_o = {n2388_o, n2434_o, n2478_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3800_o = n3949_o != 1'b1;
  assign n3802_o = n3942_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3803_o = n3800_o ? 1'b0 : n3802_o;
  assign n3804_o = n3942_o[53:22];
  assign n3807_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n2858_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3808_o = n3807_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3815_o = n3808_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3818_o = n3815_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3820_o = n3808_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3822_o = n3820_o ? 2'b10 : n3818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:90  */
  assign n3825_o = 2'b10 - n3822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3828_o = {5'b0, n3956_o};  //  uext
  assign n3829_o = n3942_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3830_o = r[280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3831_o = xbar_slv_rsp_i[95:64];
  assign n3832_o = r[260:229];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3833_o = n3830_o ? n3831_o : n3832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3835_o = r[277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3836_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3837_o = n3835_o ? n3836_o : n3833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3838_o = r[274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3839_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3840_o = n3838_o ? n3839_o : n3837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3841_o = r[281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3842_o = xbar_slv_rsp_i[95:64];
  assign n3843_o = r[228:197];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3844_o = n3841_o ? n3842_o : n3843_o;
  assign n3845_o = r[196:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3846_o = r[278];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3847_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3848_o = n3846_o ? n3847_o : n3844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3849_o = r[275];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3850_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3851_o = n3849_o ? n3850_o : n3848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3852_o = r[282];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3853_o = xbar_slv_rsp_i[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3854_o = n3852_o ? n3853_o : n3845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3855_o = r[279];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3856_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3857_o = n3855_o ? n3856_o : n3854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3858_o = r[276];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3859_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3860_o = n3858_o ? n3859_o : n3857_o;
  assign n3861_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3601_o, n3596_o, n3228_o, n2851_o, n3840_o, n3851_o, n3860_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:228:31  */
  assign n3862_o = n3861_o[260:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:229:10  */
  assign n3863_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:230:31  */
  assign n3864_o = r[260:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:229:5  */
  assign n3865_o = n3863_o ? n3864_o : n3862_o;
  assign n3867_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, 1'b0, n3596_o, n3228_o, n2851_o, n3840_o, n3851_o, n3860_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:19  */
  assign n3868_o = n3867_o[263:261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:33  */
  assign n3870_o = n3868_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:5  */
  assign n3872_o = n3870_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:244:25  */
  assign n3873_o = r[264];
  assign n3874_o = {n3652_o, n3651_o, n3677_o, n3676_o, n3728_o, n3727_o, n3753_o, n3752_o, n3804_o, n3803_o, n3829_o, n3828_o};
  assign n3875_o = {n2855_o, n3232_o, n3599_o, n2853_o, n3230_o, n3598_o, n3872_o, n3596_o, n3228_o, n2851_o, n3840_o, n3851_o, n3860_o, n2310_o, n2329_o, n2347_o, n2849_o, n3226_o, n3594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:256:18  */
  assign n3883_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:260:9  */
  assign n3886_o = init_i ? 283'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  assign n3892_o = en_i ? n3886_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  always @(posedge clk_i or posedge n3883_o)
    if (n3883_o)
      n3893_q <= 283'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n3893_q <= n3892_o;
  assign n3894_o = n2350_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:26:5  */
  assign n3895_o = n2350_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:25:5  */
  assign n3896_o = n2350_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:23:5  */
  assign n3897_o = n3621_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3898_o = n3897_o ? n3895_o : n3894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  assign n3899_o = n3621_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3900_o = n3899_o ? n3896_o : n3898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3901_o = n3645_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3902_o = n3645_o[3];
  assign n3903_o = n3645_o[6];
  assign n3904_o = n3643_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3905_o = n3904_o ? n3902_o : n3901_o;
  assign n3906_o = n3643_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3907_o = n3906_o ? n3903_o : n3905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3908_o = n2350_o[10:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3909_o = n2350_o[64:54];
  assign n3910_o = n2350_o[118:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3911_o = n3673_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3912_o = n3911_o ? n3909_o : n3908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3913_o = n3673_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3914_o = n3913_o ? n3910_o : n3912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3915_o = n2350_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3916_o = n2350_o[107:54];
  assign n3917_o = n2350_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3918_o = n3697_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3919_o = n3918_o ? n3916_o : n3915_o;
  assign n3920_o = n3697_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3921_o = n3920_o ? n3917_o : n3919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3922_o = n3721_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3923_o = n3721_o[4];
  assign n3924_o = n3721_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3925_o = n3719_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3926_o = n3925_o ? n3923_o : n3922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3927_o = n3719_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3928_o = n3927_o ? n3924_o : n3926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3929_o = n2350_o[10:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3930_o = n2350_o[64:54];
  assign n3931_o = n2350_o[118:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3932_o = n3749_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3933_o = n3932_o ? n3930_o : n3929_o;
  assign n3934_o = n3749_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3935_o = n3934_o ? n3931_o : n3933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3936_o = n2350_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3937_o = n2350_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3938_o = n2350_o[161:108];
  assign n3939_o = n3773_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3940_o = n3939_o ? n3937_o : n3936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n3941_o = n3773_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3942_o = n3941_o ? n3938_o : n3940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3943_o = n3797_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3944_o = n3797_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3945_o = n3797_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3946_o = n3795_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3947_o = n3946_o ? n3944_o : n3943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3948_o = n3795_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3949_o = n3948_o ? n3945_o : n3947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3950_o = n2350_o[10:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3951_o = n2350_o[64:54];
  assign n3952_o = n2350_o[118:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3953_o = n3825_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3954_o = n3953_o ? n3951_o : n3950_o;
  assign n3955_o = n3825_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3956_o = n3955_o ? n3952_o : n3954_o;
endmodule

module hibi_dma_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [15:0] gpio_i,
   input  fsl_sel_i,
   input  fsl_req_i_blocking,
   input  fsl_req_i_ctrl,
   input  fsl_req_i_wr,
   input  fsl_req_i_rd,
   input  [31:0] fsl_req_i_data,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] fsl_rsp_o_rdata,
   output fsl_rsp_o_valid,
   output fsl_rsp_o_wait_req,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [35:0] n2093_o;
  wire [31:0] n2095_o;
  wire n2096_o;
  wire n2097_o;
  wire [15:0] n2099_o;
  wire n2100_o;
  wire n2101_o;
  wire [31:0] n2102_o;
  wire n2104_o;
  wire [31:0] n2105_o;
  wire [4:0] n2106_o;
  wire n2107_o;
  wire [1:0] n2108_o;
  wire n2110_o;
  wire [39:0] n2111_o;
  wire n2113_o;
  wire [31:0] n2114_o;
  wire [4:0] n2115_o;
  wire n2116_o;
  wire [1:0] n2117_o;
  wire n2119_o;
  wire [39:0] n2120_o;
  wire [3:0] dmai0_status;
  wire [22:0] dmai0_gif_rsp;
  wire [28:0] fsli0_gif_req;
  wire [17:0] dmai0_gpio;
  wire [17:0] dmai0_gpio_dir;
  wire [15:0] gpioi0_gpio;
  wire [21:0] dmai0_ext_gif_rsp_o_rdata;
  wire dmai0_ext_gif_rsp_o_ack;
  wire [1:0] dmai0_gpio_o_c;
  wire [15:0] dmai0_gpio_o_xw;
  wire [1:0] dmai0_gpio_dir_o_c;
  wire [15:0] dmai0_gpio_dir_o_rw;
  wire [15:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire dmai0_agent_msg_txreq_o_av;
  wire [31:0] dmai0_agent_msg_txreq_o_data;
  wire [4:0] dmai0_agent_msg_txreq_o_comm;
  wire dmai0_agent_msg_txreq_o_we;
  wire dmai0_agent_msg_rxreq_o_re;
  wire [3:0] dmai0_status_o;
  wire [4:0] n2121_o;
  wire [21:0] n2122_o;
  wire n2123_o;
  wire n2124_o;
  wire [22:0] n2125_o;
  wire [17:0] n2127_o;
  wire [15:0] n2129_o;
  wire [17:0] n2130_o;
  wire [49:0] n2132_o;
  wire [31:0] n2134_o;
  wire [38:0] n2135_o;
  wire n2137_o;
  wire n2138_o;
  wire n2140_o;
  wire [31:0] n2141_o;
  wire [4:0] n2142_o;
  wire n2143_o;
  wire n2144_o;
  wire [38:0] n2145_o;
  wire n2147_o;
  wire n2148_o;
  wire n2150_o;
  wire [31:0] n2151_o;
  wire [4:0] n2152_o;
  wire n2153_o;
  wire n2154_o;
  wire [31:0] fsli0_fsl_rsp_o_rdata;
  wire fsli0_fsl_rsp_o_valid;
  wire fsli0_fsl_rsp_o_wait_req;
  wire [4:0] fsli0_gif_req_o_addr;
  wire [21:0] fsli0_gif_req_o_wdata;
  wire fsli0_gif_req_o_wr;
  wire fsli0_gif_req_o_rd;
  wire n2156_o;
  wire n2157_o;
  wire n2158_o;
  wire n2159_o;
  wire [31:0] n2160_o;
  wire [33:0] n2161_o;
  wire [28:0] n2163_o;
  wire [21:0] n2165_o;
  wire n2166_o;
  wire [15:0] gpioi0_r;
  wire [15:0] gpioi0_rin;
  wire [1:0] n2169_o;
  wire n2170_o;
  wire [15:0] n2171_o;
  wire [15:0] n2172_o;
  wire [15:0] n2173_o;
  wire n2174_o;
  wire [15:0] n2175_o;
  wire n2176_o;
  wire n2177_o;
  wire n2178_o;
  wire [15:0] n2179_o;
  wire n2180_o;
  wire [15:0] n2181_o;
  wire n2182_o;
  wire n2183_o;
  wire n2184_o;
  wire [15:0] n2185_o;
  wire n2186_o;
  wire [15:0] n2187_o;
  wire n2188_o;
  wire n2189_o;
  wire n2190_o;
  wire [15:0] n2191_o;
  wire n2192_o;
  wire [15:0] n2193_o;
  wire n2194_o;
  wire n2195_o;
  wire n2196_o;
  wire [15:0] n2197_o;
  wire n2198_o;
  wire [15:0] n2199_o;
  wire n2200_o;
  wire n2201_o;
  wire n2202_o;
  wire [15:0] n2203_o;
  wire n2204_o;
  wire [15:0] n2205_o;
  wire n2206_o;
  wire n2207_o;
  wire n2208_o;
  wire [15:0] n2209_o;
  wire n2210_o;
  wire [15:0] n2211_o;
  wire n2212_o;
  wire n2213_o;
  wire n2214_o;
  wire [15:0] n2215_o;
  wire n2216_o;
  wire [15:0] n2217_o;
  wire n2218_o;
  wire n2219_o;
  wire n2220_o;
  wire [15:0] n2221_o;
  wire n2222_o;
  wire [15:0] n2223_o;
  wire n2224_o;
  wire n2225_o;
  wire n2226_o;
  wire [15:0] n2227_o;
  wire n2228_o;
  wire [15:0] n2229_o;
  wire n2230_o;
  wire n2231_o;
  wire n2232_o;
  wire [15:0] n2233_o;
  wire n2234_o;
  wire [15:0] n2235_o;
  wire n2236_o;
  wire n2237_o;
  wire n2238_o;
  wire [15:0] n2239_o;
  wire n2240_o;
  wire [15:0] n2241_o;
  wire n2242_o;
  wire n2243_o;
  wire n2244_o;
  wire [15:0] n2245_o;
  wire n2246_o;
  wire [15:0] n2247_o;
  wire n2248_o;
  wire n2249_o;
  wire n2250_o;
  wire [15:0] n2251_o;
  wire n2252_o;
  wire [15:0] n2253_o;
  wire n2254_o;
  wire n2255_o;
  wire n2256_o;
  wire [15:0] n2257_o;
  wire n2258_o;
  wire [15:0] n2259_o;
  wire n2260_o;
  wire n2261_o;
  wire n2262_o;
  wire [15:0] n2263_o;
  wire n2264_o;
  wire [15:0] n2265_o;
  wire n2266_o;
  wire n2267_o;
  wire n2268_o;
  wire n2272_o;
  wire [15:0] n2275_o;
  wire [15:0] n2281_o;
  reg [15:0] n2282_q;
  wire [15:0] n2283_o;
  assign fsl_rsp_o_rdata = n2095_o;
  assign fsl_rsp_o_valid = n2096_o;
  assign fsl_rsp_o_wait_req = n2097_o;
  assign mem_req_o_adr = n2099_o;
  assign mem_req_o_we = n2100_o;
  assign mem_req_o_ena = n2101_o;
  assign mem_req_o_dat = n2102_o;
  assign agent_txreq_o_av = n2104_o;
  assign agent_txreq_o_data = n2105_o;
  assign agent_txreq_o_comm = n2106_o;
  assign agent_txreq_o_we = n2107_o;
  assign agent_rxreq_o_re = n2110_o;
  assign agent_msg_txreq_o_av = n2113_o;
  assign agent_msg_txreq_o_data = n2114_o;
  assign agent_msg_txreq_o_comm = n2115_o;
  assign agent_msg_txreq_o_we = n2116_o;
  assign agent_msg_rxreq_o_re = n2119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:276:26  */
  assign n2093_o = {fsl_req_i_data, fsl_req_i_rd, fsl_req_i_wr, fsl_req_i_ctrl, fsl_req_i_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:256:21  */
  assign n2095_o = n2161_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:254:21  */
  assign n2096_o = n2161_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:227:24  */
  assign n2097_o = n2161_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:223:24  */
  assign n2099_o = n2132_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:184:26  */
  assign n2100_o = n2132_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:182:26  */
  assign n2101_o = n2132_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:181:26  */
  assign n2102_o = n2132_o[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:177:26  */
  assign n2104_o = n2135_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:138:26  */
  assign n2105_o = n2135_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:137:26  */
  assign n2106_o = n2135_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:136:26  */
  assign n2107_o = n2135_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:98:26  */
  assign n2108_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:38:5  */
  assign n2110_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:37:5  */
  assign n2111_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:33:5  */
  assign n2113_o = n2145_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2114_o = n2145_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2115_o = n2145_o[37:33];
  assign n2116_o = n2145_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2117_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2119_o = dmai0_agent_msg_rxreq_o_re;
  assign n2120_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:43:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:44:10  */
  assign dmai0_gif_rsp = n2125_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:45:10  */
  assign fsli0_gif_req = n2163_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:46:10  */
  assign dmai0_gpio = n2127_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:47:10  */
  assign dmai0_gpio_dir = n2130_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:48:10  */
  assign gpioi0_gpio = n2283_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:54:3  */
  hibi_dma_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .ext_gif_req_i_addr(n2121_o),
    .ext_gif_req_i_wdata(n2122_o),
    .ext_gif_req_i_wr(n2123_o),
    .ext_gif_req_i_rd(n2124_o),
    .gpio_i_xr(n2129_o),
    .mem_rsp_i_dat(n2134_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n2137_o),
    .agent_txrsp_i_almost_full(n2138_o),
    .agent_rxrsp_i_av(n2140_o),
    .agent_rxrsp_i_data(n2141_o),
    .agent_rxrsp_i_comm(n2142_o),
    .agent_rxrsp_i_empty(n2143_o),
    .agent_rxrsp_i_almost_empty(n2144_o),
    .agent_msg_txrsp_i_full(n2147_o),
    .agent_msg_txrsp_i_almost_full(n2148_o),
    .agent_msg_rxrsp_i_av(n2150_o),
    .agent_msg_rxrsp_i_data(n2151_o),
    .agent_msg_rxrsp_i_comm(n2152_o),
    .agent_msg_rxrsp_i_empty(n2153_o),
    .agent_msg_rxrsp_i_almost_empty(n2154_o),
    .ext_gif_rsp_o_rdata(dmai0_ext_gif_rsp_o_rdata),
    .ext_gif_rsp_o_ack(dmai0_ext_gif_rsp_o_ack),
    .gpio_o_c(dmai0_gpio_o_c),
    .gpio_o_xw(dmai0_gpio_o_xw),
    .gpio_dir_o_c(dmai0_gpio_dir_o_c),
    .gpio_dir_o_rw(dmai0_gpio_dir_o_rw),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(dmai0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(dmai0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(dmai0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(dmai0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(dmai0_agent_msg_rxreq_o_re),
    .status_o(dmai0_status_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2121_o = fsli0_gif_req[4:0];
  assign n2122_o = fsli0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2123_o = fsli0_gif_req[27];
  assign n2124_o = fsli0_gif_req[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2125_o = {dmai0_ext_gif_rsp_o_ack, dmai0_ext_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2127_o = {dmai0_gpio_o_xw, dmai0_gpio_o_c};
  assign n2129_o = gpioi0_gpio[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2130_o = {dmai0_gpio_dir_o_rw, dmai0_gpio_dir_o_c};
  assign n2132_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2134_o = mem_rsp_i_dat[31:0];
  assign n2135_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n2137_o = n2108_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2138_o = n2108_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2140_o = n2111_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2141_o = n2111_o[32:1];
  assign n2142_o = n2111_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2143_o = n2111_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2144_o = n2111_o[39];
  assign n2145_o = {dmai0_agent_msg_txreq_o_we, dmai0_agent_msg_txreq_o_comm, dmai0_agent_msg_txreq_o_data, dmai0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2147_o = n2117_o[0];
  assign n2148_o = n2117_o[1];
  assign n2150_o = n2120_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2151_o = n2120_o[32:1];
  assign n2152_o = n2120_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2153_o = n2120_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2154_o = n2120_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:85:3  */
  hibi_dma_fsl fsli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .sel_i(fsl_sel_i),
    .fsl_req_i_blocking(n2156_o),
    .fsl_req_i_ctrl(n2157_o),
    .fsl_req_i_wr(n2158_o),
    .fsl_req_i_rd(n2159_o),
    .fsl_req_i_data(n2160_o),
    .gif_rsp_i_rdata(n2165_o),
    .gif_rsp_i_ack(n2166_o),
    .dma_status_i(dmai0_status),
    .fsl_rsp_o_rdata(fsli0_fsl_rsp_o_rdata),
    .fsl_rsp_o_valid(fsli0_fsl_rsp_o_valid),
    .fsl_rsp_o_wait_req(fsli0_fsl_rsp_o_wait_req),
    .gif_req_o_addr(fsli0_gif_req_o_addr),
    .gif_req_o_wdata(fsli0_gif_req_o_wdata),
    .gif_req_o_wr(fsli0_gif_req_o_wr),
    .gif_req_o_rd(fsli0_gif_req_o_rd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2156_o = n2093_o[0];
  assign n2157_o = n2093_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2158_o = n2093_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2159_o = n2093_o[3];
  assign n2160_o = n2093_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2161_o = {fsli0_fsl_rsp_o_wait_req, fsli0_fsl_rsp_o_valid, fsli0_fsl_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2163_o = {fsli0_gif_req_o_rd, fsli0_gif_req_o_wr, fsli0_gif_req_o_wdata, fsli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2165_o = dmai0_gif_rsp[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2166_o = dmai0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:113:14  */
  assign gpioi0_r = n2282_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:113:17  */
  assign gpioi0_rin = n2172_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:23  */
  assign n2169_o = dmai0_gpio[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:25  */
  assign n2170_o = n2169_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:122:32  */
  assign n2171_o = dmai0_gpio[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:9  */
  assign n2172_o = n2170_o ? n2171_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:36  */
  assign n2173_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:41  */
  assign n2174_o = n2173_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:68  */
  assign n2175_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:71  */
  assign n2176_o = n2175_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:48  */
  assign n2177_o = n2176_o ? n2174_o : n2178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:95  */
  assign n2178_o = gpio_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:36  */
  assign n2179_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:41  */
  assign n2180_o = n2179_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:68  */
  assign n2181_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:71  */
  assign n2182_o = n2181_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:48  */
  assign n2183_o = n2182_o ? n2180_o : n2184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:95  */
  assign n2184_o = gpio_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:36  */
  assign n2185_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:41  */
  assign n2186_o = n2185_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:68  */
  assign n2187_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:71  */
  assign n2188_o = n2187_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:48  */
  assign n2189_o = n2188_o ? n2186_o : n2190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:95  */
  assign n2190_o = gpio_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:36  */
  assign n2191_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:41  */
  assign n2192_o = n2191_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:68  */
  assign n2193_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:71  */
  assign n2194_o = n2193_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:48  */
  assign n2195_o = n2194_o ? n2192_o : n2196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:95  */
  assign n2196_o = gpio_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:36  */
  assign n2197_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:41  */
  assign n2198_o = n2197_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:68  */
  assign n2199_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:71  */
  assign n2200_o = n2199_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:48  */
  assign n2201_o = n2200_o ? n2198_o : n2202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:95  */
  assign n2202_o = gpio_i[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:36  */
  assign n2203_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:41  */
  assign n2204_o = n2203_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:68  */
  assign n2205_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:71  */
  assign n2206_o = n2205_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:48  */
  assign n2207_o = n2206_o ? n2204_o : n2208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:95  */
  assign n2208_o = gpio_i[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:36  */
  assign n2209_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:41  */
  assign n2210_o = n2209_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:68  */
  assign n2211_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:71  */
  assign n2212_o = n2211_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:48  */
  assign n2213_o = n2212_o ? n2210_o : n2214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:95  */
  assign n2214_o = gpio_i[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:36  */
  assign n2215_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:41  */
  assign n2216_o = n2215_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:68  */
  assign n2217_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:71  */
  assign n2218_o = n2217_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:48  */
  assign n2219_o = n2218_o ? n2216_o : n2220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:95  */
  assign n2220_o = gpio_i[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:36  */
  assign n2221_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:41  */
  assign n2222_o = n2221_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:68  */
  assign n2223_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:71  */
  assign n2224_o = n2223_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:48  */
  assign n2225_o = n2224_o ? n2222_o : n2226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:95  */
  assign n2226_o = gpio_i[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:36  */
  assign n2227_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:41  */
  assign n2228_o = n2227_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:68  */
  assign n2229_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:71  */
  assign n2230_o = n2229_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:48  */
  assign n2231_o = n2230_o ? n2228_o : n2232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:95  */
  assign n2232_o = gpio_i[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:36  */
  assign n2233_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:41  */
  assign n2234_o = n2233_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:68  */
  assign n2235_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:71  */
  assign n2236_o = n2235_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:48  */
  assign n2237_o = n2236_o ? n2234_o : n2238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:95  */
  assign n2238_o = gpio_i[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:36  */
  assign n2239_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:41  */
  assign n2240_o = n2239_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:68  */
  assign n2241_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:71  */
  assign n2242_o = n2241_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:48  */
  assign n2243_o = n2242_o ? n2240_o : n2244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:95  */
  assign n2244_o = gpio_i[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:36  */
  assign n2245_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:41  */
  assign n2246_o = n2245_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:68  */
  assign n2247_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:71  */
  assign n2248_o = n2247_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:48  */
  assign n2249_o = n2248_o ? n2246_o : n2250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:95  */
  assign n2250_o = gpio_i[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:36  */
  assign n2251_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:41  */
  assign n2252_o = n2251_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:68  */
  assign n2253_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:71  */
  assign n2254_o = n2253_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:48  */
  assign n2255_o = n2254_o ? n2252_o : n2256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:95  */
  assign n2256_o = gpio_i[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:36  */
  assign n2257_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:41  */
  assign n2258_o = n2257_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:68  */
  assign n2259_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:71  */
  assign n2260_o = n2259_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:48  */
  assign n2261_o = n2260_o ? n2258_o : n2262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:95  */
  assign n2262_o = gpio_i[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:36  */
  assign n2263_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:41  */
  assign n2264_o = n2263_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:68  */
  assign n2265_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:71  */
  assign n2266_o = n2265_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:48  */
  assign n2267_o = n2266_o ? n2264_o : n2268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:95  */
  assign n2268_o = gpio_i[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:151:22  */
  assign n2272_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:155:13  */
  assign n2275_o = init_i ? 16'b0000000000000000 : gpioi0_rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:153:9  */
  assign n2281_o = en_i ? n2275_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:153:9  */
  always @(posedge clk_i or posedge n2272_o)
    if (n2272_o)
      n2282_q <= 16'b0000000000000000;
    else
      n2282_q <= n2281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:151:9  */
  assign n2283_o = {n2267_o, n2261_o, n2255_o, n2249_o, n2243_o, n2237_o, n2231_o, n2225_o, n2219_o, n2213_o, n2207_o, n2201_o, n2195_o, n2189_o, n2183_o, n2177_o};
endmodule

module core_0_1_b853642463464a22d7f07599b9b0772d2c008fde
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  irq_i,
   input  wait_n_i,
   input  [31:0] imem_i_dat,
   input  [31:0] dmem_i_scu,
   input  [63:0] dmem_i_simd,
   input  [33:0] fsl_rsp_i,
   output [15:0] imem_o_adr,
   output imem_o_ena,
   output [53:0] dmem_o_scu,
   output [83:0] dmem_o_simd,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data);
  wire [15:0] n1885_o;
  wire n1886_o;
  wire [53:0] n1888_o;
  wire [83:0] n1889_o;
  wire [95:0] n1890_o;
  wire n1893_o;
  wire n1894_o;
  wire n1895_o;
  wire n1896_o;
  wire [31:0] n1897_o;
  wire [18:0] fetch;
  wire [15:0] fetchi0_fetch;
  wire [259:0] decode;
  wire [280:0] decodei0_decode;
  wire [95:0] decodei0_gprf;
  wire [191:0] decodei0_vecrf;
  wire [298:0] exec;
  wire [124:0] execi0_exec;
  wire [31:0] execi0_scalar;
  wire execi0_ready;
  wire [478:0] simd_exec;
  wire [137:0] simd_execi0_exec;
  wire simd_execi0_ready;
  wire [63:0] simd_execi0_vec_data;
  wire [356:0] mem;
  wire [113:0] memi0_mem;
  wire [137:0] memi0_dmem;
  wire [95:0] dmem;
  wire wait_n;
  wire ena;
  wire simd_exec_ena;
  wire scu_exec_ena;
  wire n1898_o;
  wire n1899_o;
  wire n1900_o;
  wire n1901_o;
  wire [131:0] n1902_o;
  wire n1903_o;
  wire [131:0] n1904_o;
  wire n1905_o;
  wire n1906_o;
  wire [15:0] n1907_o;
  wire [15:0] fetchi0_fetch_o_pc;
  wire [15:0] fetchi0_imem_o_adr;
  wire fetchi0_imem_o_ena;
  wire n1908_o;
  wire n1909_o;
  wire n1910_o;
  wire [15:0] n1911_o;
  wire [16:0] n1913_o;
  wire [15:0] n1915_o;
  wire [31:0] n1916_o;
  wire [40:0] n1917_o;
  wire [5:0] n1918_o;
  wire [40:0] n1919_o;
  wire [2:0] n1920_o;
  wire [31:0] n1921_o;
  wire [31:0] n1922_o;
  wire [40:0] n1923_o;
  wire [31:0] n1924_o;
  wire n1925_o;
  wire [72:0] n1926_o;
  wire [5:0] n1927_o;
  wire [72:0] n1928_o;
  wire [2:0] n1929_o;
  wire [63:0] n1930_o;
  wire [63:0] n1931_o;
  wire [72:0] n1932_o;
  wire [63:0] n1933_o;
  wire [131:0] decodei0_decode_o_scu;
  wire [148:0] decodei0_decode_o_simd;
  wire [31:0] decodei0_gprf_o_dat_a;
  wire [31:0] decodei0_gprf_o_dat_b;
  wire [31:0] decodei0_gprf_o_dat_d;
  wire [63:0] decodei0_vecrf_o_dat_a;
  wire [63:0] decodei0_vecrf_o_dat_b;
  wire [63:0] decodei0_vecrf_o_dat_d;
  wire [122:0] n1934_o;
  wire [136:0] n1935_o;
  wire [280:0] n1936_o;
  wire [95:0] n1938_o;
  wire [191:0] n1940_o;
  wire [131:0] n1942_o;
  wire [5:0] n1943_o;
  wire [131:0] n1944_o;
  wire [31:0] n1945_o;
  wire [31:0] n1946_o;
  wire [31:0] n1947_o;
  wire [31:0] n1948_o;
  wire [131:0] n1949_o;
  wire [4:0] n1950_o;
  wire [131:0] n1951_o;
  wire [4:0] n1952_o;
  wire [131:0] n1953_o;
  wire [31:0] n1954_o;
  wire [131:0] n1955_o;
  wire [15:0] n1956_o;
  wire [131:0] n1957_o;
  wire [5:0] n1958_o;
  wire [131:0] n1959_o;
  wire [3:0] n1960_o;
  wire [131:0] n1961_o;
  wire [23:0] n1962_o;
  wire [40:0] n1963_o;
  wire [5:0] n1964_o;
  wire [31:0] n1965_o;
  wire [31:0] n1966_o;
  wire [40:0] n1967_o;
  wire [31:0] n1968_o;
  wire [40:0] n1969_o;
  wire [2:0] n1970_o;
  wire [31:0] execi0_exec_o_alu_result;
  wire [31:0] execi0_exec_o_mem_addr;
  wire [31:0] execi0_exec_o_dat_d;
  wire execi0_exec_o_branch;
  wire [15:0] execi0_exec_o_pc;
  wire execi0_exec_o_flush_id;
  wire execi0_exec_o_flush_ex;
  wire [3:0] execi0_exec_o_ctrl_mem;
  wire [5:0] execi0_exec_o_ctrl_wrb;
  wire [31:0] execi0_scalar_o;
  wire execi0_fsl_sel_o;
  wire execi0_fsl_req_o_blocking;
  wire execi0_fsl_req_o_ctrl;
  wire execi0_fsl_req_o_wr;
  wire execi0_fsl_req_o_rd;
  wire [31:0] execi0_fsl_req_o_data;
  wire execi0_ready_o;
  wire [131:0] n1971_o;
  wire n1972_o;
  wire [124:0] n1973_o;
  wire [4:0] n1975_o;
  wire [31:0] n1976_o;
  wire [4:0] n1977_o;
  wire [31:0] n1978_o;
  wire [31:0] n1979_o;
  wire [31:0] n1980_o;
  wire [15:0] n1981_o;
  wire [5:0] n1982_o;
  wire [31:0] n1983_o;
  wire [5:0] n1984_o;
  wire [23:0] n1985_o;
  wire [3:0] n1986_o;
  wire [5:0] n1987_o;
  wire [2:0] n1988_o;
  wire [31:0] n1989_o;
  wire [31:0] n1990_o;
  wire [35:0] n1993_o;
  wire [148:0] n1996_o;
  wire [5:0] n1997_o;
  wire [148:0] n1998_o;
  wire [63:0] n1999_o;
  wire [63:0] n2000_o;
  wire [63:0] n2001_o;
  wire [63:0] n2002_o;
  wire [148:0] n2003_o;
  wire [3:0] n2004_o;
  wire [148:0] n2005_o;
  wire [3:0] n2006_o;
  wire [148:0] n2007_o;
  wire [31:0] n2008_o;
  wire [148:0] n2009_o;
  wire [5:0] n2010_o;
  wire [148:0] n2011_o;
  wire [3:0] n2012_o;
  wire [148:0] n2013_o;
  wire [28:0] n2014_o;
  wire n2015_o;
  wire [72:0] n2016_o;
  wire [5:0] n2017_o;
  wire [63:0] n2018_o;
  wire [63:0] n2019_o;
  wire [72:0] n2020_o;
  wire [63:0] n2021_o;
  wire [72:0] n2022_o;
  wire [2:0] n2023_o;
  wire [63:0] simd_execi0_exec_o_alu_result;
  wire [63:0] simd_execi0_exec_o_dat_d;
  wire [3:0] simd_execi0_exec_o_ctrl_mem;
  wire [5:0] simd_execi0_exec_o_ctrl_wrb;
  wire [63:0] simd_execi0_vec_data_o;
  wire simd_execi0_ready_o;
  wire [131:0] n2024_o;
  wire n2025_o;
  wire [137:0] n2026_o;
  wire [3:0] n2028_o;
  wire [63:0] n2029_o;
  wire [3:0] n2030_o;
  wire [63:0] n2031_o;
  wire [63:0] n2032_o;
  wire [31:0] n2033_o;
  wire [5:0] n2034_o;
  wire [63:0] n2035_o;
  wire [5:0] n2036_o;
  wire [28:0] n2037_o;
  wire [3:0] n2038_o;
  wire [5:0] n2039_o;
  wire [2:0] n2040_o;
  wire [63:0] n2041_o;
  wire [63:0] n2042_o;
  wire n2043_o;
  wire [31:0] n2046_o;
  wire [31:0] n2047_o;
  wire [15:0] n2048_o;
  wire n2049_o;
  wire [31:0] n2050_o;
  wire [5:0] n2051_o;
  wire [3:0] n2052_o;
  wire [31:0] n2053_o;
  wire [31:0] n2054_o;
  wire [63:0] n2055_o;
  wire [63:0] n2056_o;
  wire [5:0] n2057_o;
  wire [3:0] n2058_o;
  wire [63:0] n2059_o;
  wire [63:0] n2060_o;
  wire [40:0] memi0_mem_o_scu;
  wire [72:0] memi0_mem_o_simd;
  wire [53:0] memi0_dmem_o_scu;
  wire [83:0] memi0_dmem_o_simd;
  wire [113:0] n2061_o;
  wire [154:0] n2063_o;
  wire [201:0] n2064_o;
  wire [137:0] n2065_o;
  wire lsu_block0_lsui0_wait_n;
  wire [53:0] lsu_block0_lsui0_lsu_dmem;
  wire [95:0] lsu_block0_lsui0_core_dmem;
  wire [31:0] lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu;
  wire [63:0] lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd;
  wire [31:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat;
  wire [15:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr;
  wire [3:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel;
  wire lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we;
  wire lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena;
  wire lsu_block0_lsu_gen0_lsui0_wait_n_o;
  wire [53:0] n2067_o;
  wire [83:0] n2068_o;
  wire [95:0] n2069_o;
  wire [53:0] n2071_o;
  wire [31:0] n2073_o;
  wire [31:0] n2074_o;
  wire [53:0] n2077_o;
  wire [53:0] n2078_o;
  wire [83:0] n2081_o;
  wire [83:0] n2082_o;
  wire [95:0] n2084_o;
  wire n2086_o;
  wire [18:0] n2087_o;
  wire [259:0] n2088_o;
  wire [298:0] n2089_o;
  wire [478:0] n2090_o;
  wire [356:0] n2091_o;
  wire [137:0] n2092_o;
  assign imem_o_adr = n1885_o;
  assign imem_o_ena = n1886_o;
  assign dmem_o_scu = n1888_o;
  assign dmem_o_simd = n1889_o;
  assign fsl_sel_o = execi0_fsl_sel_o;
  assign fsl_req_o_blocking = n1893_o;
  assign fsl_req_o_ctrl = n1894_o;
  assign fsl_req_o_wr = n1895_o;
  assign fsl_req_o_rd = n1896_o;
  assign fsl_req_o_data = n1897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:182:31  */
  assign n1885_o = n1913_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:181:31  */
  assign n1886_o = n1913_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:177:31  */
  assign n1888_o = n2092_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:178:31  */
  assign n1889_o = n2092_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:174:31  */
  assign n1890_o = {dmem_i_simd, dmem_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:169:31  */
  assign n1893_o = n1993_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:170:31  */
  assign n1894_o = n1993_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:164:31  */
  assign n1895_o = n1993_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:165:31  */
  assign n1896_o = n1993_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:162:31  */
  assign n1897_o = n1993_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:45:10  */
  assign fetch = n2087_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:46:10  */
  assign fetchi0_fetch = fetchi0_fetch_o_pc; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:48:10  */
  assign decode = n2088_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:49:10  */
  assign decodei0_decode = n1936_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:50:10  */
  assign decodei0_gprf = n1938_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:51:10  */
  assign decodei0_vecrf = n1940_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:53:10  */
  assign exec = n2089_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:54:10  */
  assign execi0_exec = n1973_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:55:10  */
  assign execi0_scalar = execi0_scalar_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:56:10  */
  assign execi0_ready = execi0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:58:10  */
  assign simd_exec = n2090_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:59:10  */
  assign simd_execi0_exec = n2026_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:60:10  */
  assign simd_execi0_ready = simd_execi0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:61:10  */
  assign simd_execi0_vec_data = simd_execi0_vec_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:63:10  */
  assign mem = n2091_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:64:10  */
  assign memi0_mem = n2061_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:65:10  */
  assign memi0_dmem = n2065_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:67:10  */
  assign dmem = n2084_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:68:10  */
  assign wait_n = n2086_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:70:10  */
  assign ena = n1899_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:71:10  */
  assign simd_exec_ena = n1900_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:72:10  */
  assign scu_exec_ena = n1901_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:78:28  */
  assign n1898_o = wait_n & simd_execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:78:50  */
  assign n1899_o = n1898_o & execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:79:28  */
  assign n1900_o = wait_n & execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:80:28  */
  assign n1901_o = wait_n & simd_execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:85:42  */
  assign n1902_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:85:46  */
  assign n1903_o = n1902_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:86:42  */
  assign n1904_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:86:46  */
  assign n1905_o = n1904_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:87:38  */
  assign n1906_o = execi0_exec[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:88:48  */
  assign n1907_o = execi0_exec[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:90:3  */
  fetch fetchi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .fetch_i_hazard(n1908_o),
    .fetch_i_stall(n1909_o),
    .fetch_i_branch(n1910_o),
    .fetch_i_branch_target(n1911_o),
    .fetch_o_pc(fetchi0_fetch_o_pc),
    .imem_o_adr(fetchi0_imem_o_adr),
    .imem_o_ena(fetchi0_imem_o_ena));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:169:31  */
  assign n1908_o = fetch[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:170:31  */
  assign n1909_o = fetch[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:164:31  */
  assign n1910_o = fetch[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:165:31  */
  assign n1911_o = fetch[18:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:163:31  */
  assign n1913_o = {fetchi0_imem_o_ena, fetchi0_imem_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:105:45  */
  assign n1915_o = fetchi0_fetch[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:106:38  */
  assign n1916_o = imem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:107:41  */
  assign n1917_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:107:45  */
  assign n1918_o = n1917_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:108:41  */
  assign n1919_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:108:45  */
  assign n1920_o = n1919_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:109:36  */
  assign n1921_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:109:40  */
  assign n1922_o = n1921_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:110:41  */
  assign n1923_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:110:45  */
  assign n1924_o = n1923_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:111:43  */
  assign n1925_o = execi0_exec[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:113:41  */
  assign n1926_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:113:46  */
  assign n1927_o = n1926_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:114:41  */
  assign n1928_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:114:46  */
  assign n1929_o = n1928_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:115:36  */
  assign n1930_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:115:41  */
  assign n1931_o = n1930_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:116:41  */
  assign n1932_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:116:46  */
  assign n1933_o = n1932_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:118:3  */
  decode_0_cdbd4beb0946c802222fa365ce64de283be56fda decodei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .decode_i_scu(n1934_o),
    .decode_i_simd(n1935_o),
    .decode_o_scu(decodei0_decode_o_scu),
    .decode_o_simd(decodei0_decode_o_simd),
    .gprf_o_dat_a(decodei0_gprf_o_dat_a),
    .gprf_o_dat_b(decodei0_gprf_o_dat_b),
    .gprf_o_dat_d(decodei0_gprf_o_dat_d),
    .vecrf_o_dat_a(decodei0_vecrf_o_dat_a),
    .vecrf_o_dat_b(decodei0_vecrf_o_dat_b),
    .vecrf_o_dat_d(decodei0_vecrf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n1934_o = decode[122:0];
  assign n1935_o = decode[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n1936_o = {decodei0_decode_o_simd, decodei0_decode_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1938_o = {decodei0_gprf_o_dat_d, decodei0_gprf_o_dat_b, decodei0_gprf_o_dat_a};
  assign n1940_o = {decodei0_vecrf_o_dat_d, decodei0_vecrf_o_dat_b, decodei0_vecrf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:144:42  */
  assign n1942_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:144:46  */
  assign n1943_o = n1942_o[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:145:42  */
  assign n1944_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:145:46  */
  assign n1945_o = n1944_o[125:94];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:147:40  */
  assign n1946_o = decodei0_gprf[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:148:40  */
  assign n1947_o = decodei0_gprf[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:149:40  */
  assign n1948_o = decodei0_gprf[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:150:42  */
  assign n1949_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:150:46  */
  assign n1950_o = n1949_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:151:42  */
  assign n1951_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:151:46  */
  assign n1952_o = n1951_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:153:42  */
  assign n1953_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:153:46  */
  assign n1954_o = n1953_o[41:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:154:42  */
  assign n1955_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:154:46  */
  assign n1956_o = n1955_o[57:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:155:42  */
  assign n1957_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:155:46  */
  assign n1958_o = n1957_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:156:42  */
  assign n1959_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:156:46  */
  assign n1960_o = n1959_o[87:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:157:42  */
  assign n1961_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:157:46  */
  assign n1962_o = n1961_o[83:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:159:36  */
  assign n1963_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:159:40  */
  assign n1964_o = n1963_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:160:31  */
  assign n1965_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:160:35  */
  assign n1966_o = n1965_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:161:36  */
  assign n1967_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:161:40  */
  assign n1968_o = n1967_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:162:36  */
  assign n1969_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:162:40  */
  assign n1970_o = n1969_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:164:3  */
  execute_1_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7 execi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(scu_exec_ena),
    .stall_i(n1972_o),
    .exec_i_reg_a(n1975_o),
    .exec_i_dat_a(n1976_o),
    .exec_i_reg_b(n1977_o),
    .exec_i_dat_b(n1978_o),
    .exec_i_dat_d(n1979_o),
    .exec_i_imm(n1980_o),
    .exec_i_pc(n1981_o),
    .exec_i_fwd_dec(n1982_o),
    .exec_i_fwd_dec_result(n1983_o),
    .exec_i_fwd_mem(n1984_o),
    .exec_i_ctrl_ex(n1985_o),
    .exec_i_ctrl_mem(n1986_o),
    .exec_i_ctrl_wrb(n1987_o),
    .exec_i_ctrl_mem_wrb(n1988_o),
    .exec_i_mem_result(n1989_o),
    .exec_i_alu_result(n1990_o),
    .dat_vec_i(simd_execi0_vec_data),
    .fsl_rsp_i(fsl_rsp_i),
    .exec_o_alu_result(execi0_exec_o_alu_result),
    .exec_o_mem_addr(execi0_exec_o_mem_addr),
    .exec_o_dat_d(execi0_exec_o_dat_d),
    .exec_o_branch(execi0_exec_o_branch),
    .exec_o_pc(execi0_exec_o_pc),
    .exec_o_flush_id(execi0_exec_o_flush_id),
    .exec_o_flush_ex(execi0_exec_o_flush_ex),
    .exec_o_ctrl_mem(execi0_exec_o_ctrl_mem),
    .exec_o_ctrl_wrb(execi0_exec_o_ctrl_wrb),
    .scalar_o(execi0_scalar_o),
    .fsl_sel_o(execi0_fsl_sel_o),
    .fsl_req_o_blocking(execi0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(execi0_fsl_req_o_ctrl),
    .fsl_req_o_wr(execi0_fsl_req_o_wr),
    .fsl_req_o_rd(execi0_fsl_req_o_rd),
    .fsl_req_o_data(execi0_fsl_req_o_data),
    .ready_o(execi0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:176:42  */
  assign n1971_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:176:46  */
  assign n1972_o = n1971_o[59];
  assign n1973_o = {execi0_exec_o_ctrl_wrb, execi0_exec_o_ctrl_mem, execi0_exec_o_flush_ex, execi0_exec_o_flush_id, execi0_exec_o_pc, execi0_exec_o_branch, execi0_exec_o_dat_d, execi0_exec_o_mem_addr, execi0_exec_o_alu_result};
  assign n1975_o = exec[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1976_o = exec[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1977_o = exec[41:37];
  assign n1978_o = exec[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1979_o = exec[105:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n1980_o = exec[137:106];
  assign n1981_o = exec[153:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n1982_o = exec[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n1983_o = exec[191:160];
  assign n1984_o = exec[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n1985_o = exec[221:198];
  assign n1986_o = exec[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n1987_o = exec[231:226];
  assign n1988_o = exec[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1989_o = exec[266:235];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1990_o = exec[298:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n1993_o = {execi0_fsl_req_o_data, execi0_fsl_req_o_rd, execi0_fsl_req_o_wr, execi0_fsl_req_o_ctrl, execi0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:190:47  */
  assign n1996_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:190:52  */
  assign n1997_o = n1996_o[148:143];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:191:47  */
  assign n1998_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:191:52  */
  assign n1999_o = n1998_o[142:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:193:46  */
  assign n2000_o = decodei0_vecrf[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:194:46  */
  assign n2001_o = decodei0_vecrf[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:195:46  */
  assign n2002_o = decodei0_vecrf[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:196:47  */
  assign n2003_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:196:52  */
  assign n2004_o = n2003_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:197:47  */
  assign n2005_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:197:52  */
  assign n2006_o = n2005_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:199:47  */
  assign n2007_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:199:52  */
  assign n2008_o = n2007_o[39:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:200:47  */
  assign n2009_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:200:52  */
  assign n2010_o = n2009_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:201:47  */
  assign n2011_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:201:52  */
  assign n2012_o = n2011_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:202:47  */
  assign n2013_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:202:52  */
  assign n2014_o = n2013_o[68:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:203:43  */
  assign n2015_o = execi0_exec[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:205:41  */
  assign n2016_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:205:46  */
  assign n2017_o = n2016_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:206:36  */
  assign n2018_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:206:41  */
  assign n2019_o = n2018_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:207:41  */
  assign n2020_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:207:46  */
  assign n2021_o = n2020_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:208:41  */
  assign n2022_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:208:46  */
  assign n2023_o = n2022_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:210:3  */
  simd_execute_964b0ccc442bf614d153fd473a38aa54fffe5c92 simd_execi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(simd_exec_ena),
    .stall_i(n2025_o),
    .exec_i_reg_a(n2028_o),
    .exec_i_dat_a(n2029_o),
    .exec_i_reg_b(n2030_o),
    .exec_i_dat_b(n2031_o),
    .exec_i_dat_d(n2032_o),
    .exec_i_imm(n2033_o),
    .exec_i_fwd_dec(n2034_o),
    .exec_i_fwd_dec_result(n2035_o),
    .exec_i_fwd_mem(n2036_o),
    .exec_i_ctrl_ex(n2037_o),
    .exec_i_ctrl_mem(n2038_o),
    .exec_i_ctrl_wrb(n2039_o),
    .exec_i_ctrl_mem_wrb(n2040_o),
    .exec_i_mem_result(n2041_o),
    .exec_i_alu_result(n2042_o),
    .exec_i_flush(n2043_o),
    .scalar_i(execi0_scalar),
    .exec_o_alu_result(simd_execi0_exec_o_alu_result),
    .exec_o_dat_d(simd_execi0_exec_o_dat_d),
    .exec_o_ctrl_mem(simd_execi0_exec_o_ctrl_mem),
    .exec_o_ctrl_wrb(simd_execi0_exec_o_ctrl_wrb),
    .vec_data_o(simd_execi0_vec_data_o),
    .ready_o(simd_execi0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:222:40  */
  assign n2024_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:222:44  */
  assign n2025_o = n2024_o[59];
  assign n2026_o = {simd_execi0_exec_o_ctrl_wrb, simd_execi0_exec_o_ctrl_mem, simd_execi0_exec_o_dat_d, simd_execi0_exec_o_alu_result};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2028_o = simd_exec[3:0];
  assign n2029_o = simd_exec[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2030_o = simd_exec[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2031_o = simd_exec[135:72];
  assign n2032_o = simd_exec[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2033_o = simd_exec[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2034_o = simd_exec[237:232];
  assign n2035_o = simd_exec[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2036_o = simd_exec[307:302];
  assign n2037_o = simd_exec[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2038_o = simd_exec[340:337];
  assign n2039_o = simd_exec[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2040_o = simd_exec[349:347];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2041_o = simd_exec[413:350];
  assign n2042_o = simd_exec[477:414];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2043_o = simd_exec[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:233:38  */
  assign n2046_o = execi0_exec[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:234:38  */
  assign n2047_o = execi0_exec[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:235:38  */
  assign n2048_o = execi0_exec[112:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:236:38  */
  assign n2049_o = execi0_exec[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:237:38  */
  assign n2050_o = execi0_exec[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:238:38  */
  assign n2051_o = execi0_exec[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:239:38  */
  assign n2052_o = execi0_exec[118:115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:240:31  */
  assign n2053_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:240:35  */
  assign n2054_o = n2053_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:242:43  */
  assign n2055_o = simd_execi0_exec[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:243:43  */
  assign n2056_o = simd_execi0_exec[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:244:43  */
  assign n2057_o = simd_execi0_exec[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:245:43  */
  assign n2058_o = simd_execi0_exec[131:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:246:31  */
  assign n2059_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:246:36  */
  assign n2060_o = n2059_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:248:3  */
  mem memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .mem_i_scu(n2063_o),
    .mem_i_simd(n2064_o),
    .mem_o_scu(memi0_mem_o_scu),
    .mem_o_simd(memi0_mem_o_simd),
    .dmem_o_scu(memi0_dmem_o_scu),
    .dmem_o_simd(memi0_dmem_o_simd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2061_o = {memi0_mem_o_simd, memi0_mem_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2063_o = mem[154:0];
  assign n2064_o = mem[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2065_o = {memi0_dmem_o_simd, memi0_dmem_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:263:12  */
  assign lsu_block0_lsui0_wait_n = lsu_block0_lsu_gen0_lsui0_wait_n_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:264:12  */
  assign lsu_block0_lsui0_lsu_dmem = n2071_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:265:12  */
  assign lsu_block0_lsui0_core_dmem = n2069_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:268:7  */
  lsu lsu_block0_lsu_gen0_lsui0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .wait_n_i(wait_n_i),
    .core_dmem_i_scu(n2067_o),
    .core_dmem_i_simd(n2068_o),
    .lsu_dmem_i_dat(n2074_o),
    .core_dmem_o_scu(lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu),
    .core_dmem_o_simd(lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd),
    .lsu_dmem_o_dat(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat),
    .lsu_dmem_o_adr(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr),
    .lsu_dmem_o_sel(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel),
    .lsu_dmem_o_we(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we),
    .lsu_dmem_o_ena(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena),
    .wait_n_o(lsu_block0_lsu_gen0_lsui0_wait_n_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2067_o = memi0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2068_o = memi0_dmem[137:54];
  assign n2069_o = {lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd, lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu};
  assign n2071_o = {lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:277:33  */
  assign n2073_o = n1890_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2074_o = n2073_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:281:40  */
  assign n2077_o = 1'b1 ? lsu_block0_lsui0_lsu_dmem : n2078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:281:71  */
  assign n2078_o = memi0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:282:40  */
  assign n2081_o = 1'b1 ? 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : n2082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:282:71  */
  assign n2082_o = memi0_dmem[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:283:40  */
  assign n2084_o = 1'b1 ? lsu_block0_lsui0_core_dmem : n1890_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:284:40  */
  assign n2086_o = 1'b1 ? lsu_block0_lsui0_wait_n : wait_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2087_o = {n1907_o, n1906_o, n1905_o, n1903_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2088_o = {n1933_o, n1931_o, n1929_o, n1927_o, n1925_o, n1924_o, n1922_o, n1920_o, n1918_o, n1916_o, n1915_o, irq_i};
  assign n2089_o = {n1968_o, n1966_o, n1970_o, n1958_o, n1960_o, n1962_o, n1964_o, n1945_o, n1943_o, n1956_o, n1954_o, n1948_o, n1947_o, n1952_o, n1946_o, n1950_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2090_o = {n2015_o, n2021_o, n2019_o, n2023_o, n2010_o, n2012_o, n2014_o, n2017_o, n1999_o, n1997_o, n2008_o, n2002_o, n2001_o, n2006_o, n2000_o, n2004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2091_o = {n2057_o, n2058_o, n2060_o, n2055_o, n2056_o, n2051_o, n2052_o, n2049_o, n2048_o, n2054_o, n2047_o, n2046_o, n2050_o};
  assign n2092_o = {n2081_o, n2077_o};
endmodule

module hibi_seg_r1_6_16_32_5_6_1_1_0_0_8_8_8_8_40_1_0_0_1_0_0_0_3_0
  (input  clk_i,
   input  reset_n_i,
   input  [116:0] agent_txreq_i,
   input  [2:0] agent_rxreq_i,
   input  [116:0] agent_msg_txreq_i,
   input  [2:0] agent_msg_rxreq_i,
   output [5:0] agent_txrsp_o,
   output [119:0] agent_rxrsp_o,
   output [5:0] agent_msg_txrsp_o,
   output [119:0] agent_msg_rxrsp_o);
  wire [14:0] wrapi0_agent_comm;
  wire [95:0] wrapi0_agent_data;
  wire [2:0] wrapi0_agent_full;
  wire [2:0] wrapi0_agent_almost_full;
  wire [2:0] wrapi0_agent_empty;
  wire [2:0] wrapi0_agent_almost_empty;
  wire [2:0] wrapi0_agent_av;
  wire [14:0] wrapi0_agent_msg_comm;
  wire [95:0] wrapi0_agent_msg_data;
  wire [2:0] wrapi0_agent_msg_full;
  wire [2:0] wrapi0_agent_msg_almost_full;
  wire [2:0] wrapi0_agent_msg_empty;
  wire [2:0] wrapi0_agent_msg_almost_empty;
  wire [2:0] wrapi0_agent_msg_av;
  wire [14:0] wrapi0_bus_comm;
  wire [95:0] wrapi0_bus_data;
  wire [2:0] wrapi0_bus_av;
  wire [2:0] wrapi0_bus_full;
  wire [2:0] wrapi0_bus_lock;
  wire [4:0] busi0_comm;
  wire [31:0] busi0_data;
  wire busi0_av;
  wire busi0_full;
  wire busi0_lock;
  wire wrap_gen0_n1_wrapi0_agent_full_out;
  wire wrap_gen0_n1_wrapi0_agent_one_p_out;
  wire wrap_gen0_n1_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_bus_comm_out;
  wire wrap_gen0_n1_wrapi0_bus_lock_out;
  wire wrap_gen0_n1_wrapi0_bus_full_out;
  wire wrap_gen0_n1_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_agent_comm_out;
  wire wrap_gen0_n1_wrapi0_agent_empty_out;
  wire wrap_gen0_n1_wrapi0_agent_one_d_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_one_p_out;
  wire [38:0] n502_o;
  wire n503_o;
  wire [38:0] n504_o;
  wire [31:0] n505_o;
  wire [38:0] n506_o;
  wire [4:0] n507_o;
  wire [38:0] n508_o;
  wire n509_o;
  wire [38:0] n512_o;
  wire n513_o;
  wire [38:0] n514_o;
  wire [31:0] n515_o;
  wire [38:0] n516_o;
  wire [4:0] n517_o;
  wire [38:0] n518_o;
  wire n519_o;
  wire n520_o;
  wire n521_o;
  wire n532_o;
  wire n533_o;
  wire n542_o;
  wire n543_o;
  wire [1:0] n551_o;
  wire n553_o;
  wire [31:0] n554_o;
  wire [4:0] n555_o;
  wire n556_o;
  wire n557_o;
  wire [39:0] n568_o;
  wire n570_o;
  wire n571_o;
  wire [1:0] n579_o;
  wire n581_o;
  wire [31:0] n582_o;
  wire [4:0] n583_o;
  wire n584_o;
  wire n585_o;
  wire [39:0] n596_o;
  wire wrap_gen0_n2_wrapi0_agent_full_out;
  wire wrap_gen0_n2_wrapi0_agent_one_p_out;
  wire wrap_gen0_n2_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_bus_comm_out;
  wire wrap_gen0_n2_wrapi0_bus_lock_out;
  wire wrap_gen0_n2_wrapi0_bus_full_out;
  wire wrap_gen0_n2_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_agent_comm_out;
  wire wrap_gen0_n2_wrapi0_agent_empty_out;
  wire wrap_gen0_n2_wrapi0_agent_one_d_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_one_p_out;
  wire [38:0] n597_o;
  wire n598_o;
  wire [38:0] n599_o;
  wire [31:0] n600_o;
  wire [38:0] n601_o;
  wire [4:0] n602_o;
  wire [38:0] n603_o;
  wire n604_o;
  wire [38:0] n607_o;
  wire n608_o;
  wire [38:0] n609_o;
  wire [31:0] n610_o;
  wire [38:0] n611_o;
  wire [4:0] n612_o;
  wire [38:0] n613_o;
  wire n614_o;
  wire n615_o;
  wire n616_o;
  wire n627_o;
  wire n628_o;
  wire n637_o;
  wire n638_o;
  wire [1:0] n646_o;
  wire n648_o;
  wire [31:0] n649_o;
  wire [4:0] n650_o;
  wire n651_o;
  wire n652_o;
  wire [39:0] n663_o;
  wire n665_o;
  wire n666_o;
  wire [1:0] n674_o;
  wire n676_o;
  wire [31:0] n677_o;
  wire [4:0] n678_o;
  wire n679_o;
  wire n680_o;
  wire [39:0] n691_o;
  wire wrap_gen0_n3_wrapi0_agent_full_out;
  wire wrap_gen0_n3_wrapi0_agent_one_p_out;
  wire wrap_gen0_n3_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_bus_comm_out;
  wire wrap_gen0_n3_wrapi0_bus_lock_out;
  wire wrap_gen0_n3_wrapi0_bus_full_out;
  wire wrap_gen0_n3_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_agent_comm_out;
  wire wrap_gen0_n3_wrapi0_agent_empty_out;
  wire wrap_gen0_n3_wrapi0_agent_one_d_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_one_p_out;
  wire [38:0] n692_o;
  wire n693_o;
  wire [38:0] n694_o;
  wire [31:0] n695_o;
  wire [38:0] n696_o;
  wire [4:0] n697_o;
  wire [38:0] n698_o;
  wire n699_o;
  wire [38:0] n702_o;
  wire n703_o;
  wire [38:0] n704_o;
  wire [31:0] n705_o;
  wire [38:0] n706_o;
  wire [4:0] n707_o;
  wire [38:0] n708_o;
  wire n709_o;
  wire n710_o;
  wire n711_o;
  wire n722_o;
  wire n723_o;
  wire n732_o;
  wire n733_o;
  wire [1:0] n741_o;
  wire n743_o;
  wire [31:0] n744_o;
  wire [4:0] n745_o;
  wire n746_o;
  wire n747_o;
  wire [39:0] n758_o;
  wire n760_o;
  wire n761_o;
  wire [1:0] n769_o;
  wire n771_o;
  wire [31:0] n772_o;
  wire [4:0] n773_o;
  wire n774_o;
  wire n775_o;
  wire [39:0] n786_o;
  wire [95:0] busi0_trnsp_bus_data;
  wire [14:0] busi0_trnsp_bus_comm;
  wire n787_o;
  wire n788_o;
  wire n789_o;
  wire n790_o;
  wire n791_o;
  wire n792_o;
  wire n793_o;
  wire n794_o;
  wire n795_o;
  wire n796_o;
  wire n797_o;
  wire n798_o;
  wire n799_o;
  wire n800_o;
  wire n801_o;
  wire n802_o;
  wire n803_o;
  wire n804_o;
  wire n805_o;
  wire n806_o;
  wire n807_o;
  wire n808_o;
  wire n809_o;
  wire n810_o;
  wire n811_o;
  wire n812_o;
  wire n813_o;
  wire n814_o;
  wire n815_o;
  wire n816_o;
  wire n817_o;
  wire n818_o;
  wire n819_o;
  wire n820_o;
  wire n821_o;
  wire n822_o;
  wire n823_o;
  wire n824_o;
  wire n825_o;
  wire n826_o;
  wire n827_o;
  wire n828_o;
  wire n829_o;
  wire n830_o;
  wire n831_o;
  wire n832_o;
  wire n833_o;
  wire n834_o;
  wire n835_o;
  wire n836_o;
  wire n837_o;
  wire n838_o;
  wire n839_o;
  wire n840_o;
  wire n841_o;
  wire n842_o;
  wire n843_o;
  wire n844_o;
  wire n845_o;
  wire n846_o;
  wire n847_o;
  wire n848_o;
  wire n849_o;
  wire n850_o;
  wire n851_o;
  wire n852_o;
  wire n853_o;
  wire n854_o;
  wire n855_o;
  wire n856_o;
  wire n857_o;
  wire n858_o;
  wire n859_o;
  wire n860_o;
  wire n861_o;
  wire n862_o;
  wire n863_o;
  wire n864_o;
  wire n865_o;
  wire n866_o;
  wire n867_o;
  wire n868_o;
  wire n869_o;
  wire n870_o;
  wire n871_o;
  wire n872_o;
  wire n873_o;
  wire n874_o;
  wire n875_o;
  wire n876_o;
  wire n877_o;
  wire n878_o;
  wire n879_o;
  wire n880_o;
  wire n881_o;
  wire n882_o;
  wire n883_o;
  wire n884_o;
  wire n885_o;
  wire n886_o;
  wire n887_o;
  wire n888_o;
  wire n889_o;
  wire n890_o;
  wire n891_o;
  wire n892_o;
  wire n893_o;
  wire n894_o;
  wire n895_o;
  wire n896_o;
  wire n897_o;
  wire [2:0] n899_o;
  wire n912_o;
  wire n914_o;
  wire n915_o;
  wire n916_o;
  wire n917_o;
  wire n918_o;
  wire n920_o;
  wire [2:0] n923_o;
  wire n936_o;
  wire n938_o;
  wire n939_o;
  wire n940_o;
  wire n941_o;
  wire n942_o;
  wire n944_o;
  wire [2:0] n947_o;
  wire n960_o;
  wire n962_o;
  wire n963_o;
  wire n964_o;
  wire n965_o;
  wire n966_o;
  wire n968_o;
  wire [2:0] n971_o;
  wire n984_o;
  wire n986_o;
  wire n987_o;
  wire n988_o;
  wire n989_o;
  wire n990_o;
  wire n992_o;
  wire [2:0] n995_o;
  wire n1008_o;
  wire n1010_o;
  wire n1011_o;
  wire n1012_o;
  wire n1013_o;
  wire n1014_o;
  wire n1016_o;
  wire [2:0] n1019_o;
  wire n1032_o;
  wire n1034_o;
  wire n1035_o;
  wire n1036_o;
  wire n1037_o;
  wire n1038_o;
  wire n1040_o;
  wire [2:0] n1043_o;
  wire n1056_o;
  wire n1058_o;
  wire n1059_o;
  wire n1060_o;
  wire n1061_o;
  wire n1062_o;
  wire n1064_o;
  wire [2:0] n1067_o;
  wire n1080_o;
  wire n1082_o;
  wire n1083_o;
  wire n1084_o;
  wire n1085_o;
  wire n1086_o;
  wire n1088_o;
  wire [2:0] n1091_o;
  wire n1104_o;
  wire n1106_o;
  wire n1107_o;
  wire n1108_o;
  wire n1109_o;
  wire n1110_o;
  wire n1112_o;
  wire [2:0] n1115_o;
  wire n1128_o;
  wire n1130_o;
  wire n1131_o;
  wire n1132_o;
  wire n1133_o;
  wire n1134_o;
  wire n1136_o;
  wire [2:0] n1139_o;
  wire n1152_o;
  wire n1154_o;
  wire n1155_o;
  wire n1156_o;
  wire n1157_o;
  wire n1158_o;
  wire n1160_o;
  wire [2:0] n1163_o;
  wire n1176_o;
  wire n1178_o;
  wire n1179_o;
  wire n1180_o;
  wire n1181_o;
  wire n1182_o;
  wire n1184_o;
  wire [2:0] n1187_o;
  wire n1200_o;
  wire n1202_o;
  wire n1203_o;
  wire n1204_o;
  wire n1205_o;
  wire n1206_o;
  wire n1208_o;
  wire [2:0] n1211_o;
  wire n1224_o;
  wire n1226_o;
  wire n1227_o;
  wire n1228_o;
  wire n1229_o;
  wire n1230_o;
  wire n1232_o;
  wire [2:0] n1235_o;
  wire n1248_o;
  wire n1250_o;
  wire n1251_o;
  wire n1252_o;
  wire n1253_o;
  wire n1254_o;
  wire n1256_o;
  wire [2:0] n1259_o;
  wire n1272_o;
  wire n1274_o;
  wire n1275_o;
  wire n1276_o;
  wire n1277_o;
  wire n1278_o;
  wire n1280_o;
  wire [2:0] n1283_o;
  wire n1296_o;
  wire n1298_o;
  wire n1299_o;
  wire n1300_o;
  wire n1301_o;
  wire n1302_o;
  wire n1304_o;
  wire [2:0] n1307_o;
  wire n1320_o;
  wire n1322_o;
  wire n1323_o;
  wire n1324_o;
  wire n1325_o;
  wire n1326_o;
  wire n1328_o;
  wire [2:0] n1331_o;
  wire n1344_o;
  wire n1346_o;
  wire n1347_o;
  wire n1348_o;
  wire n1349_o;
  wire n1350_o;
  wire n1352_o;
  wire [2:0] n1355_o;
  wire n1368_o;
  wire n1370_o;
  wire n1371_o;
  wire n1372_o;
  wire n1373_o;
  wire n1374_o;
  wire n1376_o;
  wire [2:0] n1379_o;
  wire n1392_o;
  wire n1394_o;
  wire n1395_o;
  wire n1396_o;
  wire n1397_o;
  wire n1398_o;
  wire n1400_o;
  wire [2:0] n1403_o;
  wire n1416_o;
  wire n1418_o;
  wire n1419_o;
  wire n1420_o;
  wire n1421_o;
  wire n1422_o;
  wire n1424_o;
  wire [2:0] n1427_o;
  wire n1440_o;
  wire n1442_o;
  wire n1443_o;
  wire n1444_o;
  wire n1445_o;
  wire n1446_o;
  wire n1448_o;
  wire [2:0] n1451_o;
  wire n1464_o;
  wire n1466_o;
  wire n1467_o;
  wire n1468_o;
  wire n1469_o;
  wire n1470_o;
  wire n1472_o;
  wire [2:0] n1475_o;
  wire n1488_o;
  wire n1490_o;
  wire n1491_o;
  wire n1492_o;
  wire n1493_o;
  wire n1494_o;
  wire n1496_o;
  wire [2:0] n1499_o;
  wire n1512_o;
  wire n1514_o;
  wire n1515_o;
  wire n1516_o;
  wire n1517_o;
  wire n1518_o;
  wire n1520_o;
  wire [2:0] n1523_o;
  wire n1536_o;
  wire n1538_o;
  wire n1539_o;
  wire n1540_o;
  wire n1541_o;
  wire n1542_o;
  wire n1544_o;
  wire [2:0] n1547_o;
  wire n1560_o;
  wire n1562_o;
  wire n1563_o;
  wire n1564_o;
  wire n1565_o;
  wire n1566_o;
  wire n1568_o;
  wire [2:0] n1571_o;
  wire n1584_o;
  wire n1586_o;
  wire n1587_o;
  wire n1588_o;
  wire n1589_o;
  wire n1590_o;
  wire n1592_o;
  wire [2:0] n1595_o;
  wire n1608_o;
  wire n1610_o;
  wire n1611_o;
  wire n1612_o;
  wire n1613_o;
  wire n1614_o;
  wire n1616_o;
  wire [2:0] n1619_o;
  wire n1632_o;
  wire n1634_o;
  wire n1635_o;
  wire n1636_o;
  wire n1637_o;
  wire n1638_o;
  wire n1640_o;
  wire [2:0] n1643_o;
  wire n1656_o;
  wire n1658_o;
  wire n1659_o;
  wire n1660_o;
  wire n1661_o;
  wire n1662_o;
  wire n1664_o;
  wire [2:0] n1667_o;
  wire n1680_o;
  wire n1682_o;
  wire n1683_o;
  wire n1684_o;
  wire n1685_o;
  wire n1686_o;
  wire n1688_o;
  wire [2:0] n1691_o;
  wire n1704_o;
  wire n1706_o;
  wire n1707_o;
  wire n1708_o;
  wire n1709_o;
  wire n1710_o;
  wire n1712_o;
  wire [2:0] n1715_o;
  wire n1728_o;
  wire n1730_o;
  wire n1731_o;
  wire n1732_o;
  wire n1733_o;
  wire n1734_o;
  wire n1736_o;
  wire [2:0] n1739_o;
  wire n1752_o;
  wire n1754_o;
  wire n1755_o;
  wire n1756_o;
  wire n1757_o;
  wire n1758_o;
  wire n1760_o;
  wire [2:0] n1763_o;
  wire n1776_o;
  wire n1778_o;
  wire n1779_o;
  wire n1780_o;
  wire n1781_o;
  wire n1782_o;
  wire n1784_o;
  wire n1799_o;
  wire n1801_o;
  wire n1802_o;
  wire n1803_o;
  wire n1804_o;
  wire n1805_o;
  wire n1807_o;
  wire n1822_o;
  wire n1824_o;
  wire n1825_o;
  wire n1826_o;
  wire n1827_o;
  wire n1828_o;
  wire n1830_o;
  wire n1845_o;
  wire n1847_o;
  wire n1848_o;
  wire n1849_o;
  wire n1850_o;
  wire n1851_o;
  wire n1853_o;
  wire [95:0] n1855_o;
  wire [14:0] n1856_o;
  wire [14:0] n1857_o;
  wire [95:0] n1858_o;
  wire [2:0] n1860_o;
  wire [2:0] n1861_o;
  wire [2:0] n1862_o;
  wire [2:0] n1863_o;
  wire [2:0] n1864_o;
  wire [14:0] n1865_o;
  wire [95:0] n1866_o;
  wire [2:0] n1868_o;
  wire [2:0] n1869_o;
  wire [2:0] n1870_o;
  wire [2:0] n1871_o;
  wire [2:0] n1872_o;
  wire [14:0] n1873_o;
  wire [95:0] n1874_o;
  wire [2:0] n1875_o;
  wire [2:0] n1876_o;
  wire [2:0] n1877_o;
  wire [4:0] n1878_o;
  wire [31:0] n1879_o;
  wire [5:0] n1880_o;
  wire [119:0] n1881_o;
  wire [5:0] n1882_o;
  wire [119:0] n1883_o;
  assign agent_txrsp_o = n1880_o;
  assign agent_rxrsp_o = n1881_o;
  assign agent_msg_txrsp_o = n1882_o;
  assign agent_msg_rxrsp_o = n1883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:68:10  */
  assign wrapi0_agent_comm = n1857_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:69:10  */
  assign wrapi0_agent_data = n1858_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:71:10  */
  assign wrapi0_agent_full = n1860_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:72:10  */
  assign wrapi0_agent_almost_full = n1861_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:73:10  */
  assign wrapi0_agent_empty = n1862_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:74:10  */
  assign wrapi0_agent_almost_empty = n1863_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:75:10  */
  assign wrapi0_agent_av = n1864_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:76:10  */
  assign wrapi0_agent_msg_comm = n1865_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:77:10  */
  assign wrapi0_agent_msg_data = n1866_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:79:10  */
  assign wrapi0_agent_msg_full = n1868_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:80:10  */
  assign wrapi0_agent_msg_almost_full = n1869_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:81:10  */
  assign wrapi0_agent_msg_empty = n1870_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:82:10  */
  assign wrapi0_agent_msg_almost_empty = n1871_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:83:10  */
  assign wrapi0_agent_msg_av = n1872_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:88:10  */
  assign wrapi0_bus_comm = n1873_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:89:10  */
  assign wrapi0_bus_data = n1874_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:90:10  */
  assign wrapi0_bus_av = n1875_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:91:10  */
  assign wrapi0_bus_full = n1876_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:92:10  */
  assign wrapi0_bus_lock = n1877_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:97:10  */
  assign busi0_comm = n1878_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:98:10  */
  assign busi0_data = n1879_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:99:10  */
  assign busi0_av = n1807_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:100:10  */
  assign busi0_full = n1853_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:101:10  */
  assign busi0_lock = n1830_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:108:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_4096_0_0_3_1_40_0_0_1_6_0_0_1_1_0_0_0_0 wrap_gen0_n1_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n503_o),
    .agent_data_in(n505_o),
    .agent_comm_in(n507_o),
    .agent_we_in(n509_o),
    .agent_msg_av_in(n513_o),
    .agent_msg_data_in(n515_o),
    .agent_msg_comm_in(n517_o),
    .agent_msg_we_in(n519_o),
    .agent_msg_re_in(n521_o),
    .agent_re_in(n533_o),
    .agent_full_out(wrap_gen0_n1_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n1_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n1_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n1_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n1_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n1_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n1_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n1_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n1_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n1_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n1_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n1_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n1_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n1_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n1_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n1_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n1_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n1_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n1_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:54  */
  assign n502_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:58  */
  assign n503_o = n502_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:61  */
  assign n504_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n505_o = n504_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:150:61  */
  assign n506_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:150:65  */
  assign n507_o = n506_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:54  */
  assign n508_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n509_o = n508_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:58  */
  assign n512_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:62  */
  assign n513_o = n512_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:65  */
  assign n514_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:69  */
  assign n515_o = n514_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:156:65  */
  assign n516_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:156:69  */
  assign n517_o = n516_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:58  */
  assign n518_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:62  */
  assign n519_o = n518_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:58  */
  assign n520_o = agent_msg_rxreq_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:62  */
  assign n521_o = n520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:54  */
  assign n532_o = agent_rxreq_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n533_o = n532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:57  */
  assign n542_o = wrapi0_agent_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:86  */
  assign n543_o = wrapi0_agent_almost_full[0];
  assign n551_o = {n543_o, n542_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:55  */
  assign n553_o = wrapi0_agent_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:77  */
  assign n554_o = wrapi0_agent_data[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:57  */
  assign n555_o = wrapi0_agent_comm[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:80  */
  assign n556_o = wrapi0_agent_empty[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:65  */
  assign n557_o = wrapi0_agent_almost_empty[0];
  assign n568_o = {n557_o, n556_o, n555_o, n554_o, n553_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:195:61  */
  assign n570_o = wrapi0_agent_msg_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:195:94  */
  assign n571_o = wrapi0_agent_msg_almost_full[0];
  assign n579_o = {n571_o, n570_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:196:59  */
  assign n581_o = wrapi0_agent_msg_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:196:85  */
  assign n582_o = wrapi0_agent_msg_data[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:197:61  */
  assign n583_o = wrapi0_agent_msg_comm[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:197:88  */
  assign n584_o = wrapi0_agent_msg_empty[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:198:69  */
  assign n585_o = wrapi0_agent_msg_almost_empty[0];
  assign n596_o = {n585_o, n584_o, n583_o, n582_o, n581_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:108:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_12288_0_0_3_2_40_0_0_2_6_0_0_1_1_0_0_0_0 wrap_gen0_n2_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n598_o),
    .agent_data_in(n600_o),
    .agent_comm_in(n602_o),
    .agent_we_in(n604_o),
    .agent_msg_av_in(n608_o),
    .agent_msg_data_in(n610_o),
    .agent_msg_comm_in(n612_o),
    .agent_msg_we_in(n614_o),
    .agent_msg_re_in(n616_o),
    .agent_re_in(n628_o),
    .agent_full_out(wrap_gen0_n2_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n2_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n2_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n2_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n2_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n2_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n2_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n2_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n2_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n2_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n2_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n2_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n2_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n2_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n2_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n2_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n2_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n2_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n2_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:54  */
  assign n597_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:58  */
  assign n598_o = n597_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:61  */
  assign n599_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n600_o = n599_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:150:61  */
  assign n601_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:150:65  */
  assign n602_o = n601_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:54  */
  assign n603_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n604_o = n603_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:58  */
  assign n607_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:62  */
  assign n608_o = n607_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:65  */
  assign n609_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:69  */
  assign n610_o = n609_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:156:65  */
  assign n611_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:156:69  */
  assign n612_o = n611_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:58  */
  assign n613_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:62  */
  assign n614_o = n613_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:58  */
  assign n615_o = agent_msg_rxreq_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:62  */
  assign n616_o = n615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:54  */
  assign n627_o = agent_rxreq_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n628_o = n627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:57  */
  assign n637_o = wrapi0_agent_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:86  */
  assign n638_o = wrapi0_agent_almost_full[1];
  assign n646_o = {n638_o, n637_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:55  */
  assign n648_o = wrapi0_agent_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:77  */
  assign n649_o = wrapi0_agent_data[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:57  */
  assign n650_o = wrapi0_agent_comm[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:80  */
  assign n651_o = wrapi0_agent_empty[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:65  */
  assign n652_o = wrapi0_agent_almost_empty[1];
  assign n663_o = {n652_o, n651_o, n650_o, n649_o, n648_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:195:61  */
  assign n665_o = wrapi0_agent_msg_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:195:94  */
  assign n666_o = wrapi0_agent_msg_almost_full[1];
  assign n674_o = {n666_o, n665_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:196:59  */
  assign n676_o = wrapi0_agent_msg_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:196:85  */
  assign n677_o = wrapi0_agent_msg_data[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:197:61  */
  assign n678_o = wrapi0_agent_msg_comm[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:197:88  */
  assign n679_o = wrapi0_agent_msg_empty[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:198:69  */
  assign n680_o = wrapi0_agent_msg_almost_empty[1];
  assign n691_o = {n680_o, n679_o, n678_o, n677_o, n676_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:108:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_20480_0_0_3_3_40_0_0_3_6_0_0_1_1_0_0_0_0 wrap_gen0_n3_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n693_o),
    .agent_data_in(n695_o),
    .agent_comm_in(n697_o),
    .agent_we_in(n699_o),
    .agent_msg_av_in(n703_o),
    .agent_msg_data_in(n705_o),
    .agent_msg_comm_in(n707_o),
    .agent_msg_we_in(n709_o),
    .agent_msg_re_in(n711_o),
    .agent_re_in(n723_o),
    .agent_full_out(wrap_gen0_n3_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n3_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n3_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n3_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n3_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n3_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n3_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n3_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n3_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n3_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n3_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n3_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n3_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n3_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n3_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n3_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n3_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n3_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n3_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:54  */
  assign n692_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:58  */
  assign n693_o = n692_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:61  */
  assign n694_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n695_o = n694_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:150:61  */
  assign n696_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:150:65  */
  assign n697_o = n696_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:54  */
  assign n698_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n699_o = n698_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:58  */
  assign n702_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:62  */
  assign n703_o = n702_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:65  */
  assign n704_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:69  */
  assign n705_o = n704_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:156:65  */
  assign n706_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:156:69  */
  assign n707_o = n706_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:58  */
  assign n708_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:62  */
  assign n709_o = n708_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:58  */
  assign n710_o = agent_msg_rxreq_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:62  */
  assign n711_o = n710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:54  */
  assign n722_o = agent_rxreq_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n723_o = n722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:57  */
  assign n732_o = wrapi0_agent_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:86  */
  assign n733_o = wrapi0_agent_almost_full[2];
  assign n741_o = {n733_o, n732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:55  */
  assign n743_o = wrapi0_agent_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:77  */
  assign n744_o = wrapi0_agent_data[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:57  */
  assign n745_o = wrapi0_agent_comm[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:80  */
  assign n746_o = wrapi0_agent_empty[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:65  */
  assign n747_o = wrapi0_agent_almost_empty[2];
  assign n758_o = {n747_o, n746_o, n745_o, n744_o, n743_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:195:61  */
  assign n760_o = wrapi0_agent_msg_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:195:94  */
  assign n761_o = wrapi0_agent_msg_almost_full[2];
  assign n769_o = {n761_o, n760_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:196:59  */
  assign n771_o = wrapi0_agent_msg_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:196:85  */
  assign n772_o = wrapi0_agent_msg_data[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:197:61  */
  assign n773_o = wrapi0_agent_msg_comm[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:197:88  */
  assign n774_o = wrapi0_agent_msg_empty[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:198:69  */
  assign n775_o = wrapi0_agent_msg_almost_empty[2];
  assign n786_o = {n775_o, n774_o, n773_o, n772_o, n771_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:209:12  */
  assign busi0_trnsp_bus_data = n1855_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:210:12  */
  assign busi0_trnsp_bus_comm = n1856_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n787_o = wrapi0_bus_data[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n788_o = wrapi0_bus_data[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n789_o = wrapi0_bus_data[66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n790_o = wrapi0_bus_data[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n791_o = wrapi0_bus_data[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n792_o = wrapi0_bus_data[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n793_o = wrapi0_bus_data[70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n794_o = wrapi0_bus_data[71];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n795_o = wrapi0_bus_data[72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n796_o = wrapi0_bus_data[73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n797_o = wrapi0_bus_data[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n798_o = wrapi0_bus_data[75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n799_o = wrapi0_bus_data[76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n800_o = wrapi0_bus_data[77];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n801_o = wrapi0_bus_data[78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n802_o = wrapi0_bus_data[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n803_o = wrapi0_bus_data[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n804_o = wrapi0_bus_data[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n805_o = wrapi0_bus_data[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n806_o = wrapi0_bus_data[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n807_o = wrapi0_bus_data[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n808_o = wrapi0_bus_data[85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n809_o = wrapi0_bus_data[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n810_o = wrapi0_bus_data[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n811_o = wrapi0_bus_data[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n812_o = wrapi0_bus_data[89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n813_o = wrapi0_bus_data[90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n814_o = wrapi0_bus_data[91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n815_o = wrapi0_bus_data[92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n816_o = wrapi0_bus_data[93];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n817_o = wrapi0_bus_data[94];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n818_o = wrapi0_bus_data[95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n819_o = wrapi0_bus_comm[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n820_o = wrapi0_bus_comm[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n821_o = wrapi0_bus_comm[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n822_o = wrapi0_bus_comm[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n823_o = wrapi0_bus_comm[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n824_o = wrapi0_bus_data[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n825_o = wrapi0_bus_data[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n826_o = wrapi0_bus_data[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n827_o = wrapi0_bus_data[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n828_o = wrapi0_bus_data[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n829_o = wrapi0_bus_data[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n830_o = wrapi0_bus_data[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n831_o = wrapi0_bus_data[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n832_o = wrapi0_bus_data[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n833_o = wrapi0_bus_data[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n834_o = wrapi0_bus_data[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n835_o = wrapi0_bus_data[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n836_o = wrapi0_bus_data[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n837_o = wrapi0_bus_data[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n838_o = wrapi0_bus_data[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n839_o = wrapi0_bus_data[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n840_o = wrapi0_bus_data[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n841_o = wrapi0_bus_data[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n842_o = wrapi0_bus_data[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n843_o = wrapi0_bus_data[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n844_o = wrapi0_bus_data[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n845_o = wrapi0_bus_data[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n846_o = wrapi0_bus_data[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n847_o = wrapi0_bus_data[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n848_o = wrapi0_bus_data[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n849_o = wrapi0_bus_data[57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n850_o = wrapi0_bus_data[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n851_o = wrapi0_bus_data[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n852_o = wrapi0_bus_data[60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n853_o = wrapi0_bus_data[61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n854_o = wrapi0_bus_data[62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n855_o = wrapi0_bus_data[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n856_o = wrapi0_bus_comm[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n857_o = wrapi0_bus_comm[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n858_o = wrapi0_bus_comm[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n859_o = wrapi0_bus_comm[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n860_o = wrapi0_bus_comm[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n861_o = wrapi0_bus_data[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n862_o = wrapi0_bus_data[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n863_o = wrapi0_bus_data[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n864_o = wrapi0_bus_data[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n865_o = wrapi0_bus_data[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n866_o = wrapi0_bus_data[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n867_o = wrapi0_bus_data[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n868_o = wrapi0_bus_data[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n869_o = wrapi0_bus_data[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n870_o = wrapi0_bus_data[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n871_o = wrapi0_bus_data[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n872_o = wrapi0_bus_data[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n873_o = wrapi0_bus_data[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n874_o = wrapi0_bus_data[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n875_o = wrapi0_bus_data[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n876_o = wrapi0_bus_data[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n877_o = wrapi0_bus_data[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n878_o = wrapi0_bus_data[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n879_o = wrapi0_bus_data[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n880_o = wrapi0_bus_data[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n881_o = wrapi0_bus_data[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n882_o = wrapi0_bus_data[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n883_o = wrapi0_bus_data[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n884_o = wrapi0_bus_data[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n885_o = wrapi0_bus_data[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n886_o = wrapi0_bus_data[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n887_o = wrapi0_bus_data[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n888_o = wrapi0_bus_data[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n889_o = wrapi0_bus_data[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n890_o = wrapi0_bus_data[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n891_o = wrapi0_bus_data[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:220:51  */
  assign n892_o = wrapi0_bus_data[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n893_o = wrapi0_bus_comm[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n894_o = wrapi0_bus_comm[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n895_o = wrapi0_bus_comm[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n896_o = wrapi0_bus_comm[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:227:51  */
  assign n897_o = wrapi0_bus_comm[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n899_o = busi0_trnsp_bus_data[95:93];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n912_o = n899_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n914_o = 1'b0 | n912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n915_o = n899_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n916_o = n914_o | n915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n917_o = n899_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n918_o = n916_o | n917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n920_o = 1'b1 ? n918_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n923_o = busi0_trnsp_bus_data[92:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n936_o = n923_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n938_o = 1'b0 | n936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n939_o = n923_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n940_o = n938_o | n939_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n941_o = n923_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n942_o = n940_o | n941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n944_o = 1'b1 ? n942_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n947_o = busi0_trnsp_bus_data[89:87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n960_o = n947_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n962_o = 1'b0 | n960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n963_o = n947_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n964_o = n962_o | n963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n965_o = n947_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n966_o = n964_o | n965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n968_o = 1'b1 ? n966_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n971_o = busi0_trnsp_bus_data[86:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n984_o = n971_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n986_o = 1'b0 | n984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n987_o = n971_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n988_o = n986_o | n987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n989_o = n971_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n990_o = n988_o | n989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n992_o = 1'b1 ? n990_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n995_o = busi0_trnsp_bus_data[83:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1008_o = n995_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1010_o = 1'b0 | n1008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1011_o = n995_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1012_o = n1010_o | n1011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1013_o = n995_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1014_o = n1012_o | n1013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1016_o = 1'b1 ? n1014_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1019_o = busi0_trnsp_bus_data[80:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1032_o = n1019_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1034_o = 1'b0 | n1032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1035_o = n1019_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1036_o = n1034_o | n1035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1037_o = n1019_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1038_o = n1036_o | n1037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1040_o = 1'b1 ? n1038_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1043_o = busi0_trnsp_bus_data[77:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1056_o = n1043_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1058_o = 1'b0 | n1056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1059_o = n1043_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1060_o = n1058_o | n1059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1061_o = n1043_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1062_o = n1060_o | n1061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1064_o = 1'b1 ? n1062_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1067_o = busi0_trnsp_bus_data[74:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1080_o = n1067_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1082_o = 1'b0 | n1080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1083_o = n1067_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1084_o = n1082_o | n1083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1085_o = n1067_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1086_o = n1084_o | n1085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1088_o = 1'b1 ? n1086_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1091_o = busi0_trnsp_bus_data[71:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1104_o = n1091_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1106_o = 1'b0 | n1104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1107_o = n1091_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1108_o = n1106_o | n1107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1109_o = n1091_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1110_o = n1108_o | n1109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1112_o = 1'b1 ? n1110_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1115_o = busi0_trnsp_bus_data[68:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1128_o = n1115_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1130_o = 1'b0 | n1128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1131_o = n1115_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1132_o = n1130_o | n1131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1133_o = n1115_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1134_o = n1132_o | n1133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1136_o = 1'b1 ? n1134_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1139_o = busi0_trnsp_bus_data[65:63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1152_o = n1139_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1154_o = 1'b0 | n1152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1155_o = n1139_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1156_o = n1154_o | n1155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1157_o = n1139_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1158_o = n1156_o | n1157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1160_o = 1'b1 ? n1158_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1163_o = busi0_trnsp_bus_data[62:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1176_o = n1163_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1178_o = 1'b0 | n1176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1179_o = n1163_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1180_o = n1178_o | n1179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1181_o = n1163_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1182_o = n1180_o | n1181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1184_o = 1'b1 ? n1182_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1187_o = busi0_trnsp_bus_data[59:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1200_o = n1187_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1202_o = 1'b0 | n1200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1203_o = n1187_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1204_o = n1202_o | n1203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1205_o = n1187_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1206_o = n1204_o | n1205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1208_o = 1'b1 ? n1206_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1211_o = busi0_trnsp_bus_data[56:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1224_o = n1211_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1226_o = 1'b0 | n1224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1227_o = n1211_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1228_o = n1226_o | n1227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1229_o = n1211_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1230_o = n1228_o | n1229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1232_o = 1'b1 ? n1230_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1235_o = busi0_trnsp_bus_data[53:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1248_o = n1235_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1250_o = 1'b0 | n1248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1251_o = n1235_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1252_o = n1250_o | n1251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1253_o = n1235_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1254_o = n1252_o | n1253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1256_o = 1'b1 ? n1254_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1259_o = busi0_trnsp_bus_data[50:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1272_o = n1259_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1274_o = 1'b0 | n1272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1275_o = n1259_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1276_o = n1274_o | n1275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1277_o = n1259_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1278_o = n1276_o | n1277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1280_o = 1'b1 ? n1278_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1283_o = busi0_trnsp_bus_data[47:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1296_o = n1283_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1298_o = 1'b0 | n1296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1299_o = n1283_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1300_o = n1298_o | n1299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1301_o = n1283_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1302_o = n1300_o | n1301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1304_o = 1'b1 ? n1302_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1307_o = busi0_trnsp_bus_data[44:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1320_o = n1307_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1322_o = 1'b0 | n1320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1323_o = n1307_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1324_o = n1322_o | n1323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1325_o = n1307_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1326_o = n1324_o | n1325_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1328_o = 1'b1 ? n1326_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1331_o = busi0_trnsp_bus_data[41:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1344_o = n1331_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1346_o = 1'b0 | n1344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1347_o = n1331_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1348_o = n1346_o | n1347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1349_o = n1331_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1350_o = n1348_o | n1349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1352_o = 1'b1 ? n1350_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1355_o = busi0_trnsp_bus_data[38:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1368_o = n1355_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1370_o = 1'b0 | n1368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1371_o = n1355_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1372_o = n1370_o | n1371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1373_o = n1355_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1374_o = n1372_o | n1373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1376_o = 1'b1 ? n1374_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1379_o = busi0_trnsp_bus_data[35:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1392_o = n1379_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1394_o = 1'b0 | n1392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1395_o = n1379_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1396_o = n1394_o | n1395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1397_o = n1379_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1398_o = n1396_o | n1397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1400_o = 1'b1 ? n1398_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1403_o = busi0_trnsp_bus_data[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1416_o = n1403_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1418_o = 1'b0 | n1416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1419_o = n1403_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1420_o = n1418_o | n1419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1421_o = n1403_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1422_o = n1420_o | n1421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1424_o = 1'b1 ? n1422_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1427_o = busi0_trnsp_bus_data[29:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1440_o = n1427_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1442_o = 1'b0 | n1440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1443_o = n1427_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1444_o = n1442_o | n1443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1445_o = n1427_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1446_o = n1444_o | n1445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1448_o = 1'b1 ? n1446_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1451_o = busi0_trnsp_bus_data[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1464_o = n1451_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1466_o = 1'b0 | n1464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1467_o = n1451_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1468_o = n1466_o | n1467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1469_o = n1451_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1470_o = n1468_o | n1469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1472_o = 1'b1 ? n1470_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1475_o = busi0_trnsp_bus_data[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1488_o = n1475_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1490_o = 1'b0 | n1488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1491_o = n1475_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1492_o = n1490_o | n1491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1493_o = n1475_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1494_o = n1492_o | n1493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1496_o = 1'b1 ? n1494_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1499_o = busi0_trnsp_bus_data[20:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1512_o = n1499_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1514_o = 1'b0 | n1512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1515_o = n1499_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1516_o = n1514_o | n1515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1517_o = n1499_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1518_o = n1516_o | n1517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1520_o = 1'b1 ? n1518_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1523_o = busi0_trnsp_bus_data[17:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1536_o = n1523_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1538_o = 1'b0 | n1536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1539_o = n1523_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1540_o = n1538_o | n1539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1541_o = n1523_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1542_o = n1540_o | n1541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1544_o = 1'b1 ? n1542_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1547_o = busi0_trnsp_bus_data[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1560_o = n1547_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1562_o = 1'b0 | n1560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1563_o = n1547_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1564_o = n1562_o | n1563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1565_o = n1547_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1566_o = n1564_o | n1565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1568_o = 1'b1 ? n1566_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1571_o = busi0_trnsp_bus_data[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1584_o = n1571_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1586_o = 1'b0 | n1584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1587_o = n1571_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1588_o = n1586_o | n1587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1589_o = n1571_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1590_o = n1588_o | n1589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1592_o = 1'b1 ? n1590_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1595_o = busi0_trnsp_bus_data[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1608_o = n1595_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1610_o = 1'b0 | n1608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1611_o = n1595_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1612_o = n1610_o | n1611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1613_o = n1595_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1614_o = n1612_o | n1613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1616_o = 1'b1 ? n1614_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1619_o = busi0_trnsp_bus_data[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1632_o = n1619_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1634_o = 1'b0 | n1632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1635_o = n1619_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1636_o = n1634_o | n1635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1637_o = n1619_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1638_o = n1636_o | n1637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1640_o = 1'b1 ? n1638_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:235:61  */
  assign n1643_o = busi0_trnsp_bus_data[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1656_o = n1643_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1658_o = 1'b0 | n1656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1659_o = n1643_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1660_o = n1658_o | n1659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1661_o = n1643_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1662_o = n1660_o | n1661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1664_o = 1'b1 ? n1662_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:239:61  */
  assign n1667_o = busi0_trnsp_bus_comm[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1680_o = n1667_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1682_o = 1'b0 | n1680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1683_o = n1667_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1684_o = n1682_o | n1683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1685_o = n1667_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1686_o = n1684_o | n1685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1688_o = 1'b1 ? n1686_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:239:61  */
  assign n1691_o = busi0_trnsp_bus_comm[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1704_o = n1691_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1706_o = 1'b0 | n1704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1707_o = n1691_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1708_o = n1706_o | n1707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1709_o = n1691_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1710_o = n1708_o | n1709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1712_o = 1'b1 ? n1710_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:239:61  */
  assign n1715_o = busi0_trnsp_bus_comm[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1728_o = n1715_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1730_o = 1'b0 | n1728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1731_o = n1715_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1732_o = n1730_o | n1731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1733_o = n1715_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1734_o = n1732_o | n1733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1736_o = 1'b1 ? n1734_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:239:61  */
  assign n1739_o = busi0_trnsp_bus_comm[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1752_o = n1739_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1754_o = 1'b0 | n1752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1755_o = n1739_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1756_o = n1754_o | n1755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1757_o = n1739_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1758_o = n1756_o | n1757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1760_o = 1'b1 ? n1758_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:239:61  */
  assign n1763_o = busi0_trnsp_bus_comm[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1776_o = n1763_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1778_o = 1'b0 | n1776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1779_o = n1763_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1780_o = n1778_o | n1779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1781_o = n1763_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1782_o = n1780_o | n1781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1784_o = 1'b1 ? n1782_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1799_o = wrapi0_bus_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1801_o = 1'b0 | n1799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1802_o = wrapi0_bus_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1803_o = n1801_o | n1802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1804_o = wrapi0_bus_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1805_o = n1803_o | n1804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1807_o = 1'b1 ? n1805_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1822_o = wrapi0_bus_lock[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1824_o = 1'b0 | n1822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1825_o = wrapi0_bus_lock[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1826_o = n1824_o | n1825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1827_o = wrapi0_bus_lock[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1828_o = n1826_o | n1827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1830_o = 1'b1 ? n1828_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1845_o = wrapi0_bus_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1847_o = 1'b0 | n1845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1848_o = wrapi0_bus_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1849_o = n1847_o | n1848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1850_o = wrapi0_bus_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1851_o = n1849_o | n1850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1853_o = 1'b1 ? n1851_o : 1'b0;
  assign n1855_o = {n861_o, n824_o, n787_o, n862_o, n825_o, n788_o, n863_o, n826_o, n789_o, n864_o, n827_o, n790_o, n865_o, n828_o, n791_o, n866_o, n829_o, n792_o, n867_o, n830_o, n793_o, n868_o, n831_o, n794_o, n869_o, n832_o, n795_o, n870_o, n833_o, n796_o, n871_o, n834_o, n797_o, n872_o, n835_o, n798_o, n873_o, n836_o, n799_o, n874_o, n837_o, n800_o, n875_o, n838_o, n801_o, n876_o, n839_o, n802_o, n877_o, n840_o, n803_o, n878_o, n841_o, n804_o, n879_o, n842_o, n805_o, n880_o, n843_o, n806_o, n881_o, n844_o, n807_o, n882_o, n845_o, n808_o, n883_o, n846_o, n809_o, n884_o, n847_o, n810_o, n885_o, n848_o, n811_o, n886_o, n849_o, n812_o, n887_o, n850_o, n813_o, n888_o, n851_o, n814_o, n889_o, n852_o, n815_o, n890_o, n853_o, n816_o, n891_o, n854_o, n817_o, n892_o, n855_o, n818_o};
  assign n1856_o = {n893_o, n856_o, n819_o, n894_o, n857_o, n820_o, n895_o, n858_o, n821_o, n896_o, n859_o, n822_o, n897_o, n860_o, n823_o};
  assign n1857_o = {wrap_gen0_n1_wrapi0_agent_comm_out, wrap_gen0_n2_wrapi0_agent_comm_out, wrap_gen0_n3_wrapi0_agent_comm_out};
  assign n1858_o = {wrap_gen0_n1_wrapi0_agent_data_out, wrap_gen0_n2_wrapi0_agent_data_out, wrap_gen0_n3_wrapi0_agent_data_out};
  assign n1860_o = {wrap_gen0_n3_wrapi0_agent_full_out, wrap_gen0_n2_wrapi0_agent_full_out, wrap_gen0_n1_wrapi0_agent_full_out};
  assign n1861_o = {wrap_gen0_n3_wrapi0_agent_one_p_out, wrap_gen0_n2_wrapi0_agent_one_p_out, wrap_gen0_n1_wrapi0_agent_one_p_out};
  assign n1862_o = {wrap_gen0_n3_wrapi0_agent_empty_out, wrap_gen0_n2_wrapi0_agent_empty_out, wrap_gen0_n1_wrapi0_agent_empty_out};
  assign n1863_o = {wrap_gen0_n3_wrapi0_agent_one_d_out, wrap_gen0_n2_wrapi0_agent_one_d_out, wrap_gen0_n1_wrapi0_agent_one_d_out};
  assign n1864_o = {wrap_gen0_n3_wrapi0_agent_av_out, wrap_gen0_n2_wrapi0_agent_av_out, wrap_gen0_n1_wrapi0_agent_av_out};
  assign n1865_o = {wrap_gen0_n1_wrapi0_agent_msg_comm_out, wrap_gen0_n2_wrapi0_agent_msg_comm_out, wrap_gen0_n3_wrapi0_agent_msg_comm_out};
  assign n1866_o = {wrap_gen0_n1_wrapi0_agent_msg_data_out, wrap_gen0_n2_wrapi0_agent_msg_data_out, wrap_gen0_n3_wrapi0_agent_msg_data_out};
  assign n1868_o = {wrap_gen0_n3_wrapi0_agent_msg_full_out, wrap_gen0_n2_wrapi0_agent_msg_full_out, wrap_gen0_n1_wrapi0_agent_msg_full_out};
  assign n1869_o = {wrap_gen0_n3_wrapi0_agent_msg_one_p_out, wrap_gen0_n2_wrapi0_agent_msg_one_p_out, wrap_gen0_n1_wrapi0_agent_msg_one_p_out};
  assign n1870_o = {wrap_gen0_n3_wrapi0_agent_msg_empty_out, wrap_gen0_n2_wrapi0_agent_msg_empty_out, wrap_gen0_n1_wrapi0_agent_msg_empty_out};
  assign n1871_o = {wrap_gen0_n3_wrapi0_agent_msg_one_d_out, wrap_gen0_n2_wrapi0_agent_msg_one_d_out, wrap_gen0_n1_wrapi0_agent_msg_one_d_out};
  assign n1872_o = {wrap_gen0_n3_wrapi0_agent_msg_av_out, wrap_gen0_n2_wrapi0_agent_msg_av_out, wrap_gen0_n1_wrapi0_agent_msg_av_out};
  assign n1873_o = {wrap_gen0_n1_wrapi0_bus_comm_out, wrap_gen0_n2_wrapi0_bus_comm_out, wrap_gen0_n3_wrapi0_bus_comm_out};
  assign n1874_o = {wrap_gen0_n1_wrapi0_bus_data_out, wrap_gen0_n2_wrapi0_bus_data_out, wrap_gen0_n3_wrapi0_bus_data_out};
  assign n1875_o = {wrap_gen0_n3_wrapi0_bus_av_out, wrap_gen0_n2_wrapi0_bus_av_out, wrap_gen0_n1_wrapi0_bus_av_out};
  assign n1876_o = {wrap_gen0_n3_wrapi0_bus_full_out, wrap_gen0_n2_wrapi0_bus_full_out, wrap_gen0_n1_wrapi0_bus_full_out};
  assign n1877_o = {wrap_gen0_n3_wrapi0_bus_lock_out, wrap_gen0_n2_wrapi0_bus_lock_out, wrap_gen0_n1_wrapi0_bus_lock_out};
  assign n1878_o = {n1784_o, n1760_o, n1736_o, n1712_o, n1688_o};
  assign n1879_o = {n1664_o, n1640_o, n1616_o, n1592_o, n1568_o, n1544_o, n1520_o, n1496_o, n1472_o, n1448_o, n1424_o, n1400_o, n1376_o, n1352_o, n1328_o, n1304_o, n1280_o, n1256_o, n1232_o, n1208_o, n1184_o, n1160_o, n1136_o, n1112_o, n1088_o, n1064_o, n1040_o, n1016_o, n992_o, n968_o, n944_o, n920_o};
  assign n1880_o = {n551_o, n646_o, n741_o};
  assign n1881_o = {n568_o, n663_o, n758_o};
  assign n1882_o = {n579_o, n674_o, n769_o};
  assign n1883_o = {n596_o, n691_o, n786_o};
endmodule

module hibi_mem_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire n448_o;
  wire [31:0] n449_o;
  wire [4:0] n450_o;
  wire n451_o;
  wire [1:0] n452_o;
  wire n454_o;
  wire [39:0] n455_o;
  wire n457_o;
  wire [31:0] n458_o;
  wire [4:0] n459_o;
  wire n460_o;
  wire [1:0] n461_o;
  wire n463_o;
  wire [39:0] n464_o;
  wire [43:0] memi0_mem_req;
  wire [31:0] mem_rsp;
  wire [9:0] memi0_mem_req_o_adr;
  wire memi0_mem_req_o_we;
  wire memi0_mem_req_o_ena;
  wire [31:0] memi0_mem_req_o_dat;
  wire memi0_agent_txreq_o_av;
  wire [31:0] memi0_agent_txreq_o_data;
  wire [4:0] memi0_agent_txreq_o_comm;
  wire memi0_agent_txreq_o_we;
  wire memi0_agent_rxreq_o_re;
  wire memi0_agent_msg_txreq_o_av;
  wire [31:0] memi0_agent_msg_txreq_o_data;
  wire [4:0] memi0_agent_msg_txreq_o_comm;
  wire memi0_agent_msg_txreq_o_we;
  wire memi0_agent_msg_rxreq_o_re;
  wire [3:0] memi0_status_o;
  wire [43:0] n465_o;
  wire [31:0] n467_o;
  localparam n468_o = 1'b0;
  wire [38:0] n469_o;
  wire n471_o;
  wire n472_o;
  wire n474_o;
  wire [31:0] n475_o;
  wire [4:0] n476_o;
  wire n477_o;
  wire n478_o;
  wire [38:0] n479_o;
  wire n481_o;
  wire n482_o;
  wire n484_o;
  wire [31:0] n485_o;
  wire [4:0] n486_o;
  wire n487_o;
  wire n488_o;
  wire [31:0] mem_blocki0_mem_dat;
  wire [3:0] mem_blocki0_mem_we;
  wire n490_o;
  wire [3:0] n491_o;
  wire [31:0] mem_blocki0_memi0_dat_o;
  wire n493_o;
  wire [7:0] n494_o;
  wire [31:0] n495_o;
  assign agent_txreq_o_av = n448_o;
  assign agent_txreq_o_data = n449_o;
  assign agent_txreq_o_comm = n450_o;
  assign agent_txreq_o_we = n451_o;
  assign agent_rxreq_o_re = n454_o;
  assign agent_msg_txreq_o_av = n457_o;
  assign agent_msg_txreq_o_data = n458_o;
  assign agent_msg_txreq_o_comm = n459_o;
  assign agent_msg_txreq_o_we = n460_o;
  assign agent_msg_rxreq_o_re = n463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:163:25  */
  assign n448_o = n469_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:87  */
  assign n449_o = n469_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:131:23  */
  assign n450_o = n469_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:130:23  */
  assign n451_o = n469_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:109:28  */
  assign n452_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:105:28  */
  assign n454_o = memi0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:103:28  */
  assign n455_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:97:28  */
  assign n457_o = n479_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:96:28  */
  assign n458_o = n479_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:38:5  */
  assign n459_o = n479_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:36:5  */
  assign n460_o = n479_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:34:5  */
  assign n461_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:31:5  */
  assign n463_o = memi0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:30:5  */
  assign n464_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:31:10  */
  assign memi0_mem_req = n465_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:32:10  */
  assign mem_rsp = mem_blocki0_mem_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:38:3  */
  hibi_mem_3 memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .mem_rsp_i_dat(n467_o),
    .mem_wait_i(n468_o),
    .agent_txrsp_i_full(n471_o),
    .agent_txrsp_i_almost_full(n472_o),
    .agent_rxrsp_i_av(n474_o),
    .agent_rxrsp_i_data(n475_o),
    .agent_rxrsp_i_comm(n476_o),
    .agent_rxrsp_i_empty(n477_o),
    .agent_rxrsp_i_almost_empty(n478_o),
    .agent_msg_txrsp_i_full(n481_o),
    .agent_msg_txrsp_i_almost_full(n482_o),
    .agent_msg_rxrsp_i_av(n484_o),
    .agent_msg_rxrsp_i_data(n485_o),
    .agent_msg_rxrsp_i_comm(n486_o),
    .agent_msg_rxrsp_i_empty(n487_o),
    .agent_msg_rxrsp_i_almost_empty(n488_o),
    .mem_req_o_adr(memi0_mem_req_o_adr),
    .mem_req_o_we(memi0_mem_req_o_we),
    .mem_req_o_ena(memi0_mem_req_o_ena),
    .mem_req_o_dat(memi0_mem_req_o_dat),
    .agent_txreq_o_av(memi0_agent_txreq_o_av),
    .agent_txreq_o_data(memi0_agent_txreq_o_data),
    .agent_txreq_o_comm(memi0_agent_txreq_o_comm),
    .agent_txreq_o_we(memi0_agent_txreq_o_we),
    .agent_rxreq_o_re(memi0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(memi0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(memi0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(memi0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(memi0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(memi0_agent_msg_rxreq_o_re),
    .status_o());
  assign n465_o = {memi0_mem_req_o_dat, memi0_mem_req_o_ena, memi0_mem_req_o_we, memi0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:212:7  */
  assign n467_o = mem_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:187:7  */
  assign n469_o = {memi0_agent_txreq_o_we, memi0_agent_txreq_o_comm, memi0_agent_txreq_o_data, memi0_agent_txreq_o_av};
  assign n471_o = n452_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:111:28  */
  assign n472_o = n452_o[1];
  assign n474_o = n455_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:49:10  */
  assign n475_o = n455_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:45:10  */
  assign n476_o = n455_o[37:33];
  assign n477_o = n455_o[38];
  assign n478_o = n455_o[39];
  assign n479_o = {memi0_agent_msg_txreq_o_we, memi0_agent_msg_txreq_o_comm, memi0_agent_msg_txreq_o_data, memi0_agent_msg_txreq_o_av};
  assign n481_o = n461_o[0];
  assign n482_o = n461_o[1];
  assign n484_o = n464_o[0];
  assign n485_o = n464_o[32:1];
  assign n486_o = n464_o[37:33];
  assign n487_o = n464_o[38];
  assign n488_o = n464_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:65:12  */
  assign mem_blocki0_mem_dat = mem_blocki0_memi0_dat_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:66:12  */
  assign mem_blocki0_mem_we = n491_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:69:41  */
  assign n490_o = memi0_mem_req[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:69:22  */
  assign n491_o = n490_o ? 4'b1111 : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:71:5  */
  sram_4en_32_8_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_blocki0_memi0 (
    .clk_i(clk_i),
    .wre_i(mem_blocki0_mem_we),
    .ena_i(n493_o),
    .addr_i(n494_o),
    .dat_i(n495_o),
    .dat_o(mem_blocki0_memi0_dat_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:79:33  */
  assign n493_o = memi0_mem_req[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:80:36  */
  assign n494_o = memi0_mem_req[9:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:81:33  */
  assign n495_o = memi0_mem_req[43:12];
endmodule

module hibi_wishbone_bridge_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] wb_req_i_adr,
   input  [31:0] wb_req_i_dat,
   input  wb_req_i_we,
   input  [3:0] wb_req_i_sel,
   input  wb_req_i_stb,
   input  wb_req_i_cyc,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] wb_rsp_o_data,
   output wb_rsp_o_ack,
   output [3:0] agent_core_en_o,
   output [3:0] agent_core_init_o,
   output [3:0] agent_logic_en_o,
   output [3:0] agent_logic_init_o,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [70:0] n248_o;
  wire [31:0] n250_o;
  wire n251_o;
  wire n257_o;
  wire [31:0] n258_o;
  wire [4:0] n259_o;
  wire n260_o;
  wire [1:0] n261_o;
  wire n263_o;
  wire [39:0] n264_o;
  wire n266_o;
  wire [31:0] n267_o;
  wire [4:0] n268_o;
  wire n269_o;
  wire [1:0] n270_o;
  wire n272_o;
  wire [39:0] n273_o;
  wire [32:0] bridgei0_gif_rsp;
  wire [17:0] bridgei0_gpio;
  wire [15:0] gpioi0_gpio;
  wire [32:0] memi0_gif_rsp;
  wire [85:0] host_gif_req;
  wire [65:0] host_gif_rsp;
  wire [42:0] bridgei0_mem_req;
  wire [42:0] host_mem_req;
  wire [42:0] bridge_mem_req;
  wire [31:0] memi0_port_a_rsp;
  wire [31:0] memi0_port_b_rsp;
  wire mem_wait;
  wire [31:0] bridgei0_ext_gif_rsp_o_rdata;
  wire bridgei0_ext_gif_rsp_o_ack;
  wire [1:0] bridgei0_gpio_o_c;
  wire [15:0] bridgei0_gpio_o_xw;
  wire [1:0] bridgei0_gpio_dir_o_c;
  wire [15:0] bridgei0_gpio_dir_o_rw;
  wire [8:0] bridgei0_mem_req_o_adr;
  wire bridgei0_mem_req_o_we;
  wire bridgei0_mem_req_o_ena;
  wire [31:0] bridgei0_mem_req_o_dat;
  wire bridgei0_agent_txreq_o_av;
  wire [31:0] bridgei0_agent_txreq_o_data;
  wire [4:0] bridgei0_agent_txreq_o_comm;
  wire bridgei0_agent_txreq_o_we;
  wire bridgei0_agent_rxreq_o_re;
  wire bridgei0_agent_msg_txreq_o_av;
  wire [31:0] bridgei0_agent_msg_txreq_o_data;
  wire [4:0] bridgei0_agent_msg_txreq_o_comm;
  wire bridgei0_agent_msg_txreq_o_we;
  wire bridgei0_agent_msg_rxreq_o_re;
  wire [1:0] bridgei0_status_o;
  wire [42:0] n274_o;
  wire [8:0] n275_o;
  wire [31:0] n276_o;
  wire n277_o;
  wire n278_o;
  wire [32:0] n279_o;
  wire [17:0] n281_o;
  wire [15:0] n283_o;
  wire [42:0] n286_o;
  wire [31:0] n288_o;
  wire [38:0] n289_o;
  wire n291_o;
  wire n292_o;
  wire n294_o;
  wire [31:0] n295_o;
  wire [4:0] n296_o;
  wire n297_o;
  wire n298_o;
  wire [38:0] n299_o;
  wire n301_o;
  wire n302_o;
  wire n304_o;
  wire [31:0] n305_o;
  wire [4:0] n306_o;
  wire n307_o;
  wire n308_o;
  wire [31:0] hostifi0_wb_rsp_o_data;
  wire hostifi0_wb_rsp_o_ack;
  wire [85:0] hostifi0_gif_req_o;
  wire [31:0] n310_o;
  wire [31:0] n311_o;
  wire n312_o;
  wire [3:0] n313_o;
  wire n314_o;
  wire n315_o;
  wire [32:0] n316_o;
  wire [42:0] n319_o;
  wire n320_o;
  wire [42:0] n321_o;
  wire n322_o;
  wire [42:0] n323_o;
  wire n324_o;
  wire n325_o;
  wire [42:0] n326_o;
  wire [8:0] n327_o;
  wire [42:0] n328_o;
  wire [31:0] n329_o;
  wire [31:0] n330_o;
  wire [6:0] n331_o;
  wire [8:0] n333_o;
  wire n334_o;
  wire n335_o;
  wire [31:0] n336_o;
  wire reg0_d_o;
  wire n337_o;
  wire [31:0] memi0_port_a_rsp_o_dat;
  wire [31:0] memi0_port_b_rsp_o_dat;
  wire [8:0] n339_o;
  wire n340_o;
  wire n341_o;
  wire [31:0] n342_o;
  wire [8:0] n344_o;
  wire n345_o;
  wire n346_o;
  wire [31:0] n347_o;
  wire [15:0] gpioi0_r;
  wire [15:0] gpioi0_rin;
  wire [1:0] n352_o;
  wire n353_o;
  wire [15:0] n354_o;
  wire [15:0] n355_o;
  wire [15:0] n356_o;
  wire n357_o;
  wire [15:0] n358_o;
  wire n359_o;
  wire [15:0] n360_o;
  wire n361_o;
  wire [15:0] n362_o;
  wire n363_o;
  wire [15:0] n364_o;
  wire n365_o;
  wire [15:0] n366_o;
  wire n367_o;
  wire [15:0] n368_o;
  wire n369_o;
  wire [15:0] n370_o;
  wire n371_o;
  wire [15:0] n372_o;
  wire n373_o;
  wire [15:0] n374_o;
  wire n375_o;
  wire [15:0] n376_o;
  wire n377_o;
  wire [15:0] n378_o;
  wire n379_o;
  wire [15:0] n380_o;
  wire n381_o;
  wire [15:0] n382_o;
  wire n383_o;
  wire [15:0] n384_o;
  wire n385_o;
  wire [15:0] n386_o;
  wire n387_o;
  wire [3:0] n388_o;
  wire [3:0] n389_o;
  wire [3:0] n390_o;
  wire [3:0] n391_o;
  wire [15:0] n392_o;
  wire [15:0] n393_o;
  wire n394_o;
  wire [15:0] n395_o;
  wire n396_o;
  wire [15:0] n397_o;
  wire n398_o;
  wire [15:0] n399_o;
  wire n400_o;
  wire [3:0] n401_o;
  wire [15:0] n402_o;
  wire n403_o;
  wire [15:0] n404_o;
  wire n405_o;
  wire [15:0] n406_o;
  wire n407_o;
  wire [15:0] n408_o;
  wire n409_o;
  wire [3:0] n410_o;
  wire [15:0] n411_o;
  wire n412_o;
  wire [15:0] n413_o;
  wire n414_o;
  wire [15:0] n415_o;
  wire n416_o;
  wire [15:0] n417_o;
  wire n418_o;
  wire [3:0] n419_o;
  wire [15:0] n420_o;
  wire n421_o;
  wire [15:0] n422_o;
  wire n423_o;
  wire [15:0] n424_o;
  wire n425_o;
  wire [15:0] n426_o;
  wire n427_o;
  wire [3:0] n428_o;
  wire n432_o;
  wire [15:0] n435_o;
  wire [15:0] n441_o;
  reg [15:0] n442_q;
  wire [32:0] n443_o;
  wire [65:0] n444_o;
  wire [42:0] n445_o;
  wire [42:0] n446_o;
  assign wb_rsp_o_data = n250_o;
  assign wb_rsp_o_ack = n251_o;
  assign agent_core_en_o = n401_o;
  assign agent_core_init_o = n419_o;
  assign agent_logic_en_o = n410_o;
  assign agent_logic_init_o = n428_o;
  assign agent_txreq_o_av = n257_o;
  assign agent_txreq_o_data = n258_o;
  assign agent_txreq_o_comm = n259_o;
  assign agent_txreq_o_we = n260_o;
  assign agent_rxreq_o_re = n263_o;
  assign agent_msg_txreq_o_av = n266_o;
  assign agent_msg_txreq_o_data = n267_o;
  assign agent_msg_txreq_o_comm = n268_o;
  assign agent_msg_txreq_o_we = n269_o;
  assign agent_msg_rxreq_o_re = n272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:227:19  */
  assign n248_o = {wb_req_i_cyc, wb_req_i_stb, wb_req_i_sel, wb_req_i_we, wb_req_i_dat, wb_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:174:25  */
  assign n250_o = n316_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:173:25  */
  assign n251_o = n316_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:122:28  */
  assign n257_o = n289_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:121:28  */
  assign n258_o = n289_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:100:27  */
  assign n259_o = n289_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:99:27  */
  assign n260_o = n289_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:97:27  */
  assign n261_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:32:5  */
  assign n263_o = bridgei0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:30:5  */
  assign n264_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:26:5  */
  assign n266_o = n299_o[0];
  assign n267_o = n299_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:61:10  */
  assign n268_o = n299_o[37:33];
  assign n269_o = n299_o[38];
  assign n270_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n272_o = bridgei0_agent_msg_rxreq_o_re;
  assign n273_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:46:10  */
  assign bridgei0_gif_rsp = n279_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:48:10  */
  assign bridgei0_gpio = n281_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:50:10  */
  assign gpioi0_gpio = n392_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:52:10  */
  assign memi0_gif_rsp = n443_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:56:10  */
  assign host_gif_req = hostifi0_gif_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:57:10  */
  assign host_gif_rsp = n444_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:59:10  */
  assign bridgei0_mem_req = n286_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:60:10  */
  assign host_mem_req = n445_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:61:10  */
  assign bridge_mem_req = n446_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:63:10  */
  assign memi0_port_a_rsp = memi0_port_a_rsp_o_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:64:10  */
  assign memi0_port_b_rsp = memi0_port_b_rsp_o_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:66:10  */
  assign mem_wait = 1'b0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:86:3  */
  hibi_wishbone_bridge_3 bridgei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .ext_gif_req_i_addr(n275_o),
    .ext_gif_req_i_wdata(n276_o),
    .ext_gif_req_i_wr(n277_o),
    .ext_gif_req_i_rd(n278_o),
    .gpio_i_xr(n283_o),
    .mem_rsp_i_dat(n288_o),
    .mem_wait_i(mem_wait),
    .agent_txrsp_i_full(n291_o),
    .agent_txrsp_i_almost_full(n292_o),
    .agent_rxrsp_i_av(n294_o),
    .agent_rxrsp_i_data(n295_o),
    .agent_rxrsp_i_comm(n296_o),
    .agent_rxrsp_i_empty(n297_o),
    .agent_rxrsp_i_almost_empty(n298_o),
    .agent_msg_txrsp_i_full(n301_o),
    .agent_msg_txrsp_i_almost_full(n302_o),
    .agent_msg_rxrsp_i_av(n304_o),
    .agent_msg_rxrsp_i_data(n305_o),
    .agent_msg_rxrsp_i_comm(n306_o),
    .agent_msg_rxrsp_i_empty(n307_o),
    .agent_msg_rxrsp_i_almost_empty(n308_o),
    .ext_gif_rsp_o_rdata(bridgei0_ext_gif_rsp_o_rdata),
    .ext_gif_rsp_o_ack(bridgei0_ext_gif_rsp_o_ack),
    .gpio_o_c(bridgei0_gpio_o_c),
    .gpio_o_xw(bridgei0_gpio_o_xw),
    .gpio_dir_o_c(),
    .gpio_dir_o_rw(),
    .mem_req_o_adr(bridgei0_mem_req_o_adr),
    .mem_req_o_we(bridgei0_mem_req_o_we),
    .mem_req_o_ena(bridgei0_mem_req_o_ena),
    .mem_req_o_dat(bridgei0_mem_req_o_dat),
    .agent_txreq_o_av(bridgei0_agent_txreq_o_av),
    .agent_txreq_o_data(bridgei0_agent_txreq_o_data),
    .agent_txreq_o_comm(bridgei0_agent_txreq_o_comm),
    .agent_txreq_o_we(bridgei0_agent_txreq_o_we),
    .agent_rxreq_o_re(bridgei0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(bridgei0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(bridgei0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(bridgei0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(bridgei0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(bridgei0_agent_msg_rxreq_o_re),
    .status_o());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:95:40  */
  assign n274_o = host_gif_req[85:43];
  assign n275_o = n274_o[8:0];
  assign n276_o = n274_o[40:9];
  assign n277_o = n274_o[41];
  assign n278_o = n274_o[42];
  assign n279_o = {bridgei0_ext_gif_rsp_o_ack, bridgei0_ext_gif_rsp_o_rdata};
  assign n281_o = {bridgei0_gpio_o_xw, bridgei0_gpio_o_c};
  assign n283_o = gpioi0_gpio[15:0];
  assign n286_o = {bridgei0_mem_req_o_dat, bridgei0_mem_req_o_ena, bridgei0_mem_req_o_we, bridgei0_mem_req_o_adr};
  assign n288_o = memi0_port_b_rsp[31:0];
  assign n289_o = {bridgei0_agent_txreq_o_we, bridgei0_agent_txreq_o_comm, bridgei0_agent_txreq_o_data, bridgei0_agent_txreq_o_av};
  assign n291_o = n261_o[0];
  assign n292_o = n261_o[1];
  assign n294_o = n264_o[0];
  assign n295_o = n264_o[32:1];
  assign n296_o = n264_o[37:33];
  assign n297_o = n264_o[38];
  assign n298_o = n264_o[39];
  assign n299_o = {bridgei0_agent_msg_txreq_o_we, bridgei0_agent_msg_txreq_o_comm, bridgei0_agent_msg_txreq_o_data, bridgei0_agent_msg_txreq_o_av};
  assign n301_o = n270_o[0];
  assign n302_o = n270_o[1];
  assign n304_o = n273_o[0];
  assign n305_o = n273_o[32:1];
  assign n306_o = n273_o[37:33];
  assign n307_o = n273_o[38];
  assign n308_o = n273_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:120:3  */
  wb2gif_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e hostifi0 (
    .wb_clk_i(clk_i),
    .wb_reset_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .wb_req_i_adr(n310_o),
    .wb_req_i_dat(n311_o),
    .wb_req_i_we(n312_o),
    .wb_req_i_sel(n313_o),
    .wb_req_i_stb(n314_o),
    .wb_req_i_cyc(n315_o),
    .gif_rsp_i(host_gif_rsp),
    .wb_rsp_o_data(hostifi0_wb_rsp_o_data),
    .wb_rsp_o_ack(hostifi0_wb_rsp_o_ack),
    .gif_req_o(hostifi0_gif_req_o));
  assign n310_o = n248_o[31:0];
  assign n311_o = n248_o[63:32];
  assign n312_o = n248_o[64];
  assign n313_o = n248_o[68:65];
  assign n314_o = n248_o[69];
  assign n315_o = n248_o[70];
  assign n316_o = {hostifi0_wb_rsp_o_ack, hostifi0_wb_rsp_o_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:138:40  */
  assign n319_o = host_gif_req[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:138:61  */
  assign n320_o = n319_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:40  */
  assign n321_o = host_gif_req[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:61  */
  assign n322_o = n321_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:79  */
  assign n323_o = host_gif_req[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:100  */
  assign n324_o = n323_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:64  */
  assign n325_o = n322_o | n324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:74  */
  assign n326_o = host_gif_req[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:95  */
  assign n327_o = n326_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:142:74  */
  assign n328_o = host_gif_req[42:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:142:95  */
  assign n329_o = n328_o[40:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:143:79  */
  assign n330_o = memi0_port_a_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:145:55  */
  assign n331_o = bridgei0_mem_req[8:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:145:33  */
  assign n333_o = {2'b00, n331_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:146:45  */
  assign n334_o = bridgei0_mem_req[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:147:45  */
  assign n335_o = bridgei0_mem_req[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:148:45  */
  assign n336_o = bridgei0_mem_req[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:5  */
  reg_df9e7e9f6dc5365fbccfc282fe99c2f758d7dd4a reg0 (
    .clk_i(clk_i),
    .reset_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .d_i(n337_o),
    .d_o(reg0_d_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:82  */
  assign n337_o = host_mem_req[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:152:5  */
  dual_port_buffer_32_7 memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .port_a_req_i_adr(n339_o),
    .port_a_req_i_we(n340_o),
    .port_a_req_i_ena(n341_o),
    .port_a_req_i_dat(n342_o),
    .port_b_req_i_adr(n344_o),
    .port_b_req_i_we(n345_o),
    .port_b_req_i_ena(n346_o),
    .port_b_req_i_dat(n347_o),
    .port_a_rsp_o_dat(memi0_port_a_rsp_o_dat),
    .port_b_rsp_o_dat(memi0_port_b_rsp_o_dat));
  assign n339_o = host_mem_req[8:0];
  assign n340_o = host_mem_req[9];
  assign n341_o = host_mem_req[10];
  assign n342_o = host_mem_req[42:11];
  assign n344_o = bridge_mem_req[8:0];
  assign n345_o = bridge_mem_req[9];
  assign n346_o = bridge_mem_req[10];
  assign n347_o = bridge_mem_req[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:184:14  */
  assign gpioi0_r = n442_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:184:17  */
  assign gpioi0_rin = n355_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:26  */
  assign n352_o = bridgei0_gpio[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:28  */
  assign n353_o = n352_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:193:35  */
  assign n354_o = bridgei0_gpio[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:9  */
  assign n355_o = n353_o ? n354_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:44  */
  assign n356_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:49  */
  assign n357_o = n356_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:69  */
  assign n358_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:74  */
  assign n359_o = n358_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:94  */
  assign n360_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:99  */
  assign n361_o = n360_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:119  */
  assign n362_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:124  */
  assign n363_o = n362_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:44  */
  assign n364_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:49  */
  assign n365_o = n364_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:69  */
  assign n366_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:74  */
  assign n367_o = n366_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:94  */
  assign n368_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:99  */
  assign n369_o = n368_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:119  */
  assign n370_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:124  */
  assign n371_o = n370_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:44  */
  assign n372_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:49  */
  assign n373_o = n372_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:69  */
  assign n374_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:74  */
  assign n375_o = n374_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:94  */
  assign n376_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:99  */
  assign n377_o = n376_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:119  */
  assign n378_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:124  */
  assign n379_o = n378_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:44  */
  assign n380_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:49  */
  assign n381_o = n380_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:69  */
  assign n382_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:74  */
  assign n383_o = n382_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:94  */
  assign n384_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:99  */
  assign n385_o = n384_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:119  */
  assign n386_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:124  */
  assign n387_o = n386_o[15];
  assign n388_o = {n387_o, n385_o, n383_o, n381_o};
  assign n389_o = {n379_o, n377_o, n375_o, n373_o};
  assign n390_o = {n371_o, n369_o, n367_o, n365_o};
  assign n391_o = {n363_o, n361_o, n359_o, n357_o};
  assign n392_o = {n388_o, n389_o, n390_o, n391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:39  */
  assign n393_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:44  */
  assign n394_o = n393_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:59  */
  assign n395_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:64  */
  assign n396_o = n395_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:79  */
  assign n397_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:84  */
  assign n398_o = n397_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:99  */
  assign n399_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:104  */
  assign n400_o = n399_o[3];
  assign n401_o = {n400_o, n398_o, n396_o, n394_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:39  */
  assign n402_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:44  */
  assign n403_o = n402_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:59  */
  assign n404_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:64  */
  assign n405_o = n404_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:79  */
  assign n406_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:84  */
  assign n407_o = n406_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:99  */
  assign n408_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:104  */
  assign n409_o = n408_o[7];
  assign n410_o = {n409_o, n407_o, n405_o, n403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:39  */
  assign n411_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:44  */
  assign n412_o = n411_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:59  */
  assign n413_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:64  */
  assign n414_o = n413_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:79  */
  assign n415_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:84  */
  assign n416_o = n415_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:99  */
  assign n417_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:104  */
  assign n418_o = n417_o[11];
  assign n419_o = {n418_o, n416_o, n414_o, n412_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:39  */
  assign n420_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:44  */
  assign n421_o = n420_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:59  */
  assign n422_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:64  */
  assign n423_o = n422_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:79  */
  assign n424_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:84  */
  assign n425_o = n424_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:99  */
  assign n426_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:104  */
  assign n427_o = n426_o[15];
  assign n428_o = {n427_o, n425_o, n423_o, n421_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:214:22  */
  assign n432_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:218:13  */
  assign n435_o = init_i ? 16'b0000000000000000 : gpioi0_rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:216:9  */
  assign n441_o = en_i ? n435_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:216:9  */
  always @(posedge clk_i or posedge n432_o)
    if (n432_o)
      n442_q <= 16'b0000000000000000;
    else
      n442_q <= n441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:214:9  */
  assign n443_o = {reg0_d_o, n330_o};
  assign n444_o = {bridgei0_gif_rsp, memi0_gif_rsp};
  assign n445_o = {n329_o, n325_o, n320_o, n327_o};
  assign n446_o = {n336_o, n335_o, n334_o, n333_o};
endmodule

module cpu
  (input  clk_i,
   input  reset_n_i,
   input  [15:0] hart_id_i,
   input  core_en_i,
   input  core_init_i,
   input  irq_i,
   input  agent_en_i,
   input  agent_init_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire n110_o;
  wire [31:0] n111_o;
  wire [4:0] n112_o;
  wire n113_o;
  wire [1:0] n114_o;
  wire n116_o;
  wire [39:0] n117_o;
  wire n119_o;
  wire [31:0] n120_o;
  wire [4:0] n121_o;
  wire n122_o;
  wire [1:0] n123_o;
  wire n125_o;
  wire [39:0] n126_o;
  wire [31:0] imem;
  wire [95:0] dmem;
  wire wait_n;
  wire [16:0] corei0_imem;
  wire [137:0] corei0_dmem;
  wire corei0_fsl_sel;
  wire [35:0] corei0_fsl_req;
  wire [31:0] dma_mem_rsp;
  wire [49:0] hibi_dmai0_mem_req;
  wire [33:0] fsl_rsp;
  wire [33:0] hibi_dmai0_fsl_rsp;
  wire [161:0] xbar_mst_req;
  wire [95:0] xbar_slv_rsp;
  wire [95:0] xbari0_mst_rsp;
  wire [161:0] xbari0_slv_req;
  wire xbari0_wait_req;
  wire [31:0] n127_o;
  wire [31:0] n128_o;
  wire [31:0] n129_o;
  wire [31:0] n130_o;
  wire n132_o;
  wire n133_o;
  wire [15:0] corei0_imem_o_adr;
  wire corei0_imem_o_ena;
  wire [53:0] corei0_dmem_o_scu;
  wire [83:0] corei0_dmem_o_simd;
  wire corei0_fsl_sel_o;
  wire corei0_fsl_req_o_blocking;
  wire corei0_fsl_req_o_ctrl;
  wire corei0_fsl_req_o_wr;
  wire corei0_fsl_req_o_rd;
  wire [31:0] corei0_fsl_req_o_data;
  wire [16:0] n134_o;
  wire [31:0] n136_o;
  wire [137:0] n137_o;
  wire [31:0] n139_o;
  wire [63:0] n140_o;
  wire [35:0] n142_o;
  wire [31:0] n144_o;
  wire [31:0] n145_o;
  wire [31:0] hibi_dmai0_fsl_rsp_o_rdata;
  wire hibi_dmai0_fsl_rsp_o_valid;
  wire hibi_dmai0_fsl_rsp_o_wait_req;
  wire [15:0] hibi_dmai0_mem_req_o_adr;
  wire hibi_dmai0_mem_req_o_we;
  wire hibi_dmai0_mem_req_o_ena;
  wire [31:0] hibi_dmai0_mem_req_o_dat;
  wire hibi_dmai0_agent_txreq_o_av;
  wire [31:0] hibi_dmai0_agent_txreq_o_data;
  wire [4:0] hibi_dmai0_agent_txreq_o_comm;
  wire hibi_dmai0_agent_txreq_o_we;
  wire hibi_dmai0_agent_rxreq_o_re;
  wire hibi_dmai0_agent_msg_txreq_o_av;
  wire [31:0] hibi_dmai0_agent_msg_txreq_o_data;
  wire [4:0] hibi_dmai0_agent_msg_txreq_o_comm;
  wire hibi_dmai0_agent_msg_txreq_o_we;
  wire hibi_dmai0_agent_msg_rxreq_o_re;
  wire n146_o;
  wire n147_o;
  wire n148_o;
  wire n149_o;
  wire [31:0] n150_o;
  wire [33:0] n151_o;
  wire [49:0] n153_o;
  wire [31:0] n155_o;
  wire [38:0] n156_o;
  wire n158_o;
  wire n159_o;
  wire n161_o;
  wire [31:0] n162_o;
  wire [4:0] n163_o;
  wire n164_o;
  wire n165_o;
  wire [38:0] n166_o;
  wire n168_o;
  wire n169_o;
  wire n171_o;
  wire [31:0] n172_o;
  wire [4:0] n173_o;
  wire n174_o;
  wire n175_o;
  wire [15:0] n176_o;
  wire n179_o;
  wire [53:0] n181_o;
  wire [15:0] n182_o;
  wire [53:0] n183_o;
  wire [3:0] n184_o;
  wire [53:0] n185_o;
  wire n186_o;
  wire [53:0] n187_o;
  wire n188_o;
  wire [53:0] n189_o;
  wire [31:0] n190_o;
  wire [15:0] n191_o;
  wire n193_o;
  wire n194_o;
  wire [31:0] n195_o;
  wire [95:0] xbari0_xbar_mst_rsp_o;
  wire [161:0] xbari0_xbar_slv_req_o;
  wire xbari0_wait_req_o;
  wire [31:0] mem_block0_mem_dat;
  wire [3:0] mem_block0_mem_we;
  wire mem_block0_mem_en;
  wire [53:0] n199_o;
  wire [21:0] n200_o;
  wire [3:0] n201_o;
  wire [53:0] n202_o;
  wire [21:0] n203_o;
  wire n204_o;
  wire [3:0] n205_o;
  wire [53:0] n207_o;
  wire [21:0] n208_o;
  wire n209_o;
  wire [31:0] mem_block0_memi0_do_o;
  wire [8:0] n210_o;
  wire [53:0] n211_o;
  wire [31:0] n212_o;
  wire [31:0] mem_block1_mem_dat;
  wire [3:0] mem_block1_mem_we;
  wire mem_block1_mem_en;
  wire [53:0] n214_o;
  wire [21:0] n215_o;
  wire [3:0] n216_o;
  wire [53:0] n217_o;
  wire [21:0] n218_o;
  wire n219_o;
  wire [3:0] n220_o;
  wire [53:0] n222_o;
  wire [21:0] n223_o;
  wire n224_o;
  wire [31:0] mem_block1_memi0_do_o;
  wire [8:0] n225_o;
  wire [53:0] n226_o;
  wire [31:0] n227_o;
  wire [31:0] mem_block2_mem_dat;
  wire [3:0] mem_block2_mem_we;
  wire mem_block2_mem_en;
  wire [53:0] n229_o;
  wire [21:0] n230_o;
  wire [3:0] n231_o;
  wire [53:0] n232_o;
  wire [21:0] n233_o;
  wire n234_o;
  wire [3:0] n235_o;
  wire [53:0] n237_o;
  wire [21:0] n238_o;
  wire n239_o;
  wire [31:0] mem_block2_memi0_do_o;
  wire [8:0] n240_o;
  wire [53:0] n241_o;
  wire [31:0] n242_o;
  wire [95:0] n244_o;
  wire [161:0] n246_o;
  wire [95:0] n247_o;
  assign agent_txreq_o_av = n110_o;
  assign agent_txreq_o_data = n111_o;
  assign agent_txreq_o_comm = n112_o;
  assign agent_txreq_o_we = n113_o;
  assign agent_rxreq_o_re = n116_o;
  assign agent_msg_txreq_o_av = n119_o;
  assign agent_msg_txreq_o_data = n120_o;
  assign agent_msg_txreq_o_comm = n121_o;
  assign agent_msg_txreq_o_we = n122_o;
  assign agent_msg_rxreq_o_re = n125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:213:30  */
  assign n110_o = n156_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:211:30  */
  assign n111_o = n156_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:173:32  */
  assign n112_o = n156_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:171:32  */
  assign n113_o = n156_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:169:32  */
  assign n114_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:118:31  */
  assign n116_o = hibi_dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:116:31  */
  assign n117_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:112:31  */
  assign n119_o = n166_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:111:31  */
  assign n120_o = n166_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:110:31  */
  assign n121_o = n166_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:109:31  */
  assign n122_o = n166_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:108:31  */
  assign n123_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:87:30  */
  assign n125_o = hibi_dmai0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:85:30  */
  assign n126_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:49:10  */
  assign imem = n128_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:50:10  */
  assign dmem = n244_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:51:10  */
  assign wait_n = n133_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:53:10  */
  assign corei0_imem = n134_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:54:10  */
  assign corei0_dmem = n137_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:119:42  */
  assign corei0_fsl_sel = corei0_fsl_sel_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:56:10  */
  assign corei0_fsl_req = n142_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:58:10  */
  assign dma_mem_rsp = n145_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:59:10  */
  assign hibi_dmai0_mem_req = n153_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:62:10  */
  assign fsl_rsp = hibi_dmai0_fsl_rsp; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:63:10  */
  assign hibi_dmai0_fsl_rsp = n151_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:65:10  */
  assign xbar_mst_req = n246_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:66:10  */
  assign xbar_slv_rsp = n247_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:67:10  */
  assign xbari0_mst_rsp = xbari0_xbar_mst_rsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:68:10  */
  assign xbari0_slv_req = xbari0_xbar_slv_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:69:10  */
  assign xbari0_wait_req = xbari0_wait_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:77:33  */
  assign n127_o = xbari0_mst_rsp[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:77:56  */
  assign n128_o = n127_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:78:33  */
  assign n129_o = xbari0_mst_rsp[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:78:56  */
  assign n130_o = n129_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:80:19  */
  assign n132_o = ~xbari0_wait_req;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:80:39  */
  assign n133_o = n132_o & core_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:82:3  */
  core_0_1_b853642463464a22d7f07599b9b0772d2c008fde corei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(core_init_i),
    .irq_i(irq_i),
    .wait_n_i(wait_n),
    .imem_i_dat(n136_o),
    .dmem_i_scu(n139_o),
    .dmem_i_simd(n140_o),
    .fsl_rsp_i(fsl_rsp),
    .imem_o_adr(corei0_imem_o_adr),
    .imem_o_ena(corei0_imem_o_ena),
    .dmem_o_scu(corei0_dmem_o_scu),
    .dmem_o_simd(corei0_dmem_o_simd),
    .fsl_sel_o(corei0_fsl_sel_o),
    .fsl_req_o_blocking(corei0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(corei0_fsl_req_o_ctrl),
    .fsl_req_o_wr(corei0_fsl_req_o_wr),
    .fsl_req_o_rd(corei0_fsl_req_o_rd),
    .fsl_req_o_data(corei0_fsl_req_o_data));
  assign n134_o = {corei0_imem_o_ena, corei0_imem_o_adr};
  assign n136_o = imem[31:0];
  assign n137_o = {corei0_dmem_o_simd, corei0_dmem_o_scu};
  assign n139_o = dmem[31:0];
  assign n140_o = dmem[95:32];
  assign n142_o = {corei0_fsl_req_o_data, corei0_fsl_req_o_rd, corei0_fsl_req_o_wr, corei0_fsl_req_o_ctrl, corei0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:107:36  */
  assign n144_o = xbari0_mst_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:107:58  */
  assign n145_o = n144_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:109:3  */
  hibi_dma_wrapper_3 hibi_dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(agent_en_i),
    .init_i(agent_init_i),
    .gpio_i(hart_id_i),
    .fsl_sel_i(corei0_fsl_sel),
    .fsl_req_i_blocking(n146_o),
    .fsl_req_i_ctrl(n147_o),
    .fsl_req_i_wr(n148_o),
    .fsl_req_i_rd(n149_o),
    .fsl_req_i_data(n150_o),
    .mem_rsp_i_dat(n155_o),
    .mem_wait_i(xbari0_wait_req),
    .agent_txrsp_i_full(n158_o),
    .agent_txrsp_i_almost_full(n159_o),
    .agent_rxrsp_i_av(n161_o),
    .agent_rxrsp_i_data(n162_o),
    .agent_rxrsp_i_comm(n163_o),
    .agent_rxrsp_i_empty(n164_o),
    .agent_rxrsp_i_almost_empty(n165_o),
    .agent_msg_txrsp_i_full(n168_o),
    .agent_msg_txrsp_i_almost_full(n169_o),
    .agent_msg_rxrsp_i_av(n171_o),
    .agent_msg_rxrsp_i_data(n172_o),
    .agent_msg_rxrsp_i_comm(n173_o),
    .agent_msg_rxrsp_i_empty(n174_o),
    .agent_msg_rxrsp_i_almost_empty(n175_o),
    .fsl_rsp_o_rdata(hibi_dmai0_fsl_rsp_o_rdata),
    .fsl_rsp_o_valid(hibi_dmai0_fsl_rsp_o_valid),
    .fsl_rsp_o_wait_req(hibi_dmai0_fsl_rsp_o_wait_req),
    .mem_req_o_adr(hibi_dmai0_mem_req_o_adr),
    .mem_req_o_we(hibi_dmai0_mem_req_o_we),
    .mem_req_o_ena(hibi_dmai0_mem_req_o_ena),
    .mem_req_o_dat(hibi_dmai0_mem_req_o_dat),
    .agent_txreq_o_av(hibi_dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(hibi_dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(hibi_dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(hibi_dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(hibi_dmai0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(hibi_dmai0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(hibi_dmai0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(hibi_dmai0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(hibi_dmai0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(hibi_dmai0_agent_msg_rxreq_o_re));
  assign n146_o = corei0_fsl_req[0];
  assign n147_o = corei0_fsl_req[1];
  assign n148_o = corei0_fsl_req[2];
  assign n149_o = corei0_fsl_req[3];
  assign n150_o = corei0_fsl_req[35:4];
  assign n151_o = {hibi_dmai0_fsl_rsp_o_wait_req, hibi_dmai0_fsl_rsp_o_valid, hibi_dmai0_fsl_rsp_o_rdata};
  assign n153_o = {hibi_dmai0_mem_req_o_dat, hibi_dmai0_mem_req_o_ena, hibi_dmai0_mem_req_o_we, hibi_dmai0_mem_req_o_adr};
  assign n155_o = dma_mem_rsp[31:0];
  assign n156_o = {hibi_dmai0_agent_txreq_o_we, hibi_dmai0_agent_txreq_o_comm, hibi_dmai0_agent_txreq_o_data, hibi_dmai0_agent_txreq_o_av};
  assign n158_o = n114_o[0];
  assign n159_o = n114_o[1];
  assign n161_o = n117_o[0];
  assign n162_o = n117_o[32:1];
  assign n163_o = n117_o[37:33];
  assign n164_o = n117_o[38];
  assign n165_o = n117_o[39];
  assign n166_o = {hibi_dmai0_agent_msg_txreq_o_we, hibi_dmai0_agent_msg_txreq_o_comm, hibi_dmai0_agent_msg_txreq_o_data, hibi_dmai0_agent_msg_txreq_o_av};
  assign n168_o = n123_o[0];
  assign n169_o = n123_o[1];
  assign n171_o = n126_o[0];
  assign n172_o = n126_o[32:1];
  assign n173_o = n126_o[37:33];
  assign n174_o = n126_o[38];
  assign n175_o = n126_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:138:63  */
  assign n176_o = corei0_imem[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:141:63  */
  assign n179_o = corei0_imem[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:144:63  */
  assign n181_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:144:67  */
  assign n182_o = n181_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:145:63  */
  assign n183_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:145:67  */
  assign n184_o = n183_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:146:63  */
  assign n185_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:146:67  */
  assign n186_o = n185_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:147:63  */
  assign n187_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:147:67  */
  assign n188_o = n187_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:148:63  */
  assign n189_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:148:67  */
  assign n190_o = n189_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:150:69  */
  assign n191_o = hibi_dmai0_mem_req[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:152:69  */
  assign n193_o = hibi_dmai0_mem_req[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:153:69  */
  assign n194_o = hibi_dmai0_mem_req[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:154:69  */
  assign n195_o = hibi_dmai0_mem_req[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:159:3  */
  xbar_11_3_3 xbari0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(agent_en_i),
    .init_i(agent_init_i),
    .xbar_mst_req_i(xbar_mst_req),
    .xbar_slv_rsp_i(xbar_slv_rsp),
    .xbar_mst_rsp_o(xbari0_xbar_mst_rsp_o),
    .xbar_slv_req_o(xbari0_xbar_slv_req_o),
    .wait_req_o(xbari0_wait_req_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:181:12  */
  assign mem_block0_mem_dat = mem_block0_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:182:12  */
  assign mem_block0_mem_we = n205_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:183:12  */
  assign mem_block0_mem_en = n209_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:29  */
  assign n199_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:52  */
  assign n200_o = n199_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:57  */
  assign n201_o = n200_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:80  */
  assign n202_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:103  */
  assign n203_o = n202_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:108  */
  assign n204_o = n203_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:61  */
  assign n205_o = n204_o ? n201_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:29  */
  assign n207_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:33  */
  assign n208_o = n207_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:38  */
  assign n209_o = n208_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:188:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block0_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block0_mem_we),
    .en_i(mem_block0_mem_en),
    .addr_i(n210_o),
    .di_i(n212_o),
    .do_o(mem_block0_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:197:65  */
  assign n210_o = xbari0_slv_req[118:110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:198:33  */
  assign n211_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:198:56  */
  assign n212_o = n211_o[53:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:209:12  */
  assign mem_block1_mem_dat = mem_block1_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:210:12  */
  assign mem_block1_mem_we = n220_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:211:12  */
  assign mem_block1_mem_en = n224_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:29  */
  assign n214_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:52  */
  assign n215_o = n214_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:57  */
  assign n216_o = n215_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:80  */
  assign n217_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:103  */
  assign n218_o = n217_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:108  */
  assign n219_o = n218_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:61  */
  assign n220_o = n219_o ? n216_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:29  */
  assign n222_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:52  */
  assign n223_o = n222_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:57  */
  assign n224_o = n223_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:216:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block1_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block1_mem_we),
    .en_i(mem_block1_mem_en),
    .addr_i(n225_o),
    .di_i(n227_o),
    .do_o(mem_block1_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:225:65  */
  assign n225_o = xbari0_slv_req[64:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:226:33  */
  assign n226_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:226:56  */
  assign n227_o = n226_o[53:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:237:12  */
  assign mem_block2_mem_dat = mem_block2_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:238:12  */
  assign mem_block2_mem_we = n235_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:239:12  */
  assign mem_block2_mem_en = n239_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:29  */
  assign n229_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:52  */
  assign n230_o = n229_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:57  */
  assign n231_o = n230_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:80  */
  assign n232_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:103  */
  assign n233_o = n232_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:108  */
  assign n234_o = n233_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:61  */
  assign n235_o = n234_o ? n231_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:29  */
  assign n237_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:52  */
  assign n238_o = n237_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:57  */
  assign n239_o = n238_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:244:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block2_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block2_mem_we),
    .en_i(mem_block2_mem_en),
    .addr_i(n240_o),
    .di_i(n242_o),
    .do_o(mem_block2_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:253:65  */
  assign n240_o = xbari0_slv_req[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:254:33  */
  assign n241_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:254:56  */
  assign n242_o = n241_o[53:22];
  assign n244_o = {64'b0000000000000000000000000000000000000000000000000000000000000000, n130_o};
  assign n246_o = {32'b00000000000000000000000000000000, n179_o, 1'b0, 4'b1111, n176_o, n190_o, n188_o, n186_o, n184_o, n182_o, n195_o, n194_o, n193_o, 4'b1111, n191_o};
  assign n247_o = {mem_block0_mem_dat, mem_block1_mem_dat, mem_block2_mem_dat};
endmodule

module msmp
  (input  clk_i,
   input  reset_n_i,
   input  [31:0] host_req_i_adr,
   input  [31:0] host_req_i_dat,
   input  host_req_i_we,
   input  [3:0] host_req_i_sel,
   input  host_req_i_stb,
   input  host_req_i_cyc,
   input  [37:0] pif_i,
   output [31:0] host_rsp_o_data,
   output host_rsp_o_ack,
   output [37:0] pif_o);
  wire [70:0] n0_o;
  wire [31:0] n2_o;
  wire n3_o;
  wire [3:0] agent_core_en;
  wire [3:0] agent_core_init;
  wire [3:0] agent_logic_en;
  wire [3:0] agent_logic_init;
  wire [116:0] agent_txreq;
  wire [5:0] agent_txrsp;
  wire [2:0] agent_rxreq;
  wire [119:0] agent_rxrsp;
  wire [116:0] agent_msg_txreq;
  wire [5:0] agent_msg_txrsp;
  wire [2:0] agent_msg_rxreq;
  wire [119:0] agent_msg_rxrsp;
  wire cpu_gen0_n1_cpui_agent_txreq_o_av;
  wire [31:0] cpu_gen0_n1_cpui_agent_txreq_o_data;
  wire [4:0] cpu_gen0_n1_cpui_agent_txreq_o_comm;
  wire cpu_gen0_n1_cpui_agent_txreq_o_we;
  wire cpu_gen0_n1_cpui_agent_rxreq_o_re;
  wire cpu_gen0_n1_cpui_agent_msg_txreq_o_av;
  wire [31:0] cpu_gen0_n1_cpui_agent_msg_txreq_o_data;
  wire [4:0] cpu_gen0_n1_cpui_agent_msg_txreq_o_comm;
  wire cpu_gen0_n1_cpui_agent_msg_txreq_o_we;
  wire cpu_gen0_n1_cpui_agent_msg_rxreq_o_re;
  localparam [15:0] n5_o = 16'b0000000000000000;
  wire n6_o;
  wire n7_o;
  localparam n8_o = 1'b0;
  wire n9_o;
  wire n10_o;
  wire [38:0] n11_o;
  wire [1:0] n13_o;
  wire n14_o;
  wire n15_o;
  wire [39:0] n17_o;
  wire n18_o;
  wire [31:0] n19_o;
  wire [4:0] n20_o;
  wire n21_o;
  wire n22_o;
  wire [38:0] n23_o;
  wire [1:0] n25_o;
  wire n26_o;
  wire n27_o;
  wire [39:0] n29_o;
  wire n30_o;
  wire [31:0] n31_o;
  wire [4:0] n32_o;
  wire n33_o;
  wire n34_o;
  wire [31:0] host_gen0_hosti0_wb_rsp_o_data;
  wire host_gen0_hosti0_wb_rsp_o_ack;
  wire [3:0] host_gen0_hosti0_agent_core_en_o;
  wire [3:0] host_gen0_hosti0_agent_core_init_o;
  wire [3:0] host_gen0_hosti0_agent_logic_en_o;
  wire [3:0] host_gen0_hosti0_agent_logic_init_o;
  wire host_gen0_hosti0_agent_txreq_o_av;
  wire [31:0] host_gen0_hosti0_agent_txreq_o_data;
  wire [4:0] host_gen0_hosti0_agent_txreq_o_comm;
  wire host_gen0_hosti0_agent_txreq_o_we;
  wire host_gen0_hosti0_agent_rxreq_o_re;
  wire host_gen0_hosti0_agent_msg_txreq_o_av;
  wire [31:0] host_gen0_hosti0_agent_msg_txreq_o_data;
  wire [4:0] host_gen0_hosti0_agent_msg_txreq_o_comm;
  wire host_gen0_hosti0_agent_msg_txreq_o_we;
  wire host_gen0_hosti0_agent_msg_rxreq_o_re;
  localparam n35_o = 1'b1;
  localparam n36_o = 1'b0;
  wire [31:0] n37_o;
  wire [31:0] n38_o;
  wire n39_o;
  wire [3:0] n40_o;
  wire n41_o;
  wire n42_o;
  wire [32:0] n43_o;
  wire [38:0] n49_o;
  wire [1:0] n51_o;
  wire n52_o;
  wire n53_o;
  wire [39:0] n55_o;
  wire n56_o;
  wire [31:0] n57_o;
  wire [4:0] n58_o;
  wire n59_o;
  wire n60_o;
  wire [38:0] n61_o;
  wire [1:0] n63_o;
  wire n64_o;
  wire n65_o;
  wire [39:0] n67_o;
  wire n68_o;
  wire [31:0] n69_o;
  wire [4:0] n70_o;
  wire n71_o;
  wire n72_o;
  wire mem_gen0_memi0_agent_txreq_o_av;
  wire [31:0] mem_gen0_memi0_agent_txreq_o_data;
  wire [4:0] mem_gen0_memi0_agent_txreq_o_comm;
  wire mem_gen0_memi0_agent_txreq_o_we;
  wire mem_gen0_memi0_agent_rxreq_o_re;
  wire mem_gen0_memi0_agent_msg_txreq_o_av;
  wire [31:0] mem_gen0_memi0_agent_msg_txreq_o_data;
  wire [4:0] mem_gen0_memi0_agent_msg_txreq_o_comm;
  wire mem_gen0_memi0_agent_msg_txreq_o_we;
  wire mem_gen0_memi0_agent_msg_rxreq_o_re;
  wire n73_o;
  wire n74_o;
  wire [38:0] n75_o;
  wire [1:0] n77_o;
  wire n78_o;
  wire n79_o;
  wire [39:0] n81_o;
  wire n82_o;
  wire [31:0] n83_o;
  wire [4:0] n84_o;
  wire n85_o;
  wire n86_o;
  wire [38:0] n87_o;
  wire [1:0] n89_o;
  wire n90_o;
  wire n91_o;
  wire [39:0] n93_o;
  wire n94_o;
  wire [31:0] n95_o;
  wire [4:0] n96_o;
  wire n97_o;
  wire n98_o;
  wire [5:0] hibi_segi0_agent_txrsp_o;
  wire [119:0] hibi_segi0_agent_rxrsp_o;
  wire [5:0] hibi_segi0_agent_msg_txrsp_o;
  wire [119:0] hibi_segi0_agent_msg_rxrsp_o;
  wire [116:0] n103_o;
  wire [2:0] n104_o;
  wire [116:0] n105_o;
  wire [2:0] n106_o;
  localparam [37:0] n108_o = 38'bZ;
  assign host_rsp_o_data = n2_o;
  assign host_rsp_o_ack = n3_o;
  assign pif_o = n108_o;
  assign n0_o = {host_req_i_cyc, host_req_i_stb, host_req_i_sel, host_req_i_we, host_req_i_dat, host_req_i_adr};
  assign n2_o = n43_o[31:0];
  assign n3_o = n43_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:49:10  */
  assign agent_core_en = host_gen0_hosti0_agent_core_en_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:50:10  */
  assign agent_core_init = host_gen0_hosti0_agent_core_init_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:51:10  */
  assign agent_logic_en = host_gen0_hosti0_agent_logic_en_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:52:10  */
  assign agent_logic_init = host_gen0_hosti0_agent_logic_init_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:54:10  */
  assign agent_txreq = n103_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:55:10  */
  assign agent_txrsp = hibi_segi0_agent_txrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:56:10  */
  assign agent_rxreq = n104_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:57:10  */
  assign agent_rxrsp = hibi_segi0_agent_rxrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:59:10  */
  assign agent_msg_txreq = n105_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:60:10  */
  assign agent_msg_txrsp = hibi_segi0_agent_msg_txrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:61:10  */
  assign agent_msg_rxreq = n106_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:62:10  */
  assign agent_msg_rxrsp = hibi_segi0_agent_msg_rxrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:71:5  */
  cpu cpu_gen0_n1_cpui (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .hart_id_i(n5_o),
    .core_en_i(n6_o),
    .core_init_i(n7_o),
    .irq_i(n8_o),
    .agent_en_i(n9_o),
    .agent_init_i(n10_o),
    .agent_txrsp_i_full(n14_o),
    .agent_txrsp_i_almost_full(n15_o),
    .agent_rxrsp_i_av(n18_o),
    .agent_rxrsp_i_data(n19_o),
    .agent_rxrsp_i_comm(n20_o),
    .agent_rxrsp_i_empty(n21_o),
    .agent_rxrsp_i_almost_empty(n22_o),
    .agent_msg_txrsp_i_full(n26_o),
    .agent_msg_txrsp_i_almost_full(n27_o),
    .agent_msg_rxrsp_i_av(n30_o),
    .agent_msg_rxrsp_i_data(n31_o),
    .agent_msg_rxrsp_i_comm(n32_o),
    .agent_msg_rxrsp_i_empty(n33_o),
    .agent_msg_rxrsp_i_almost_empty(n34_o),
    .agent_txreq_o_av(cpu_gen0_n1_cpui_agent_txreq_o_av),
    .agent_txreq_o_data(cpu_gen0_n1_cpui_agent_txreq_o_data),
    .agent_txreq_o_comm(cpu_gen0_n1_cpui_agent_txreq_o_comm),
    .agent_txreq_o_we(cpu_gen0_n1_cpui_agent_txreq_o_we),
    .agent_rxreq_o_re(cpu_gen0_n1_cpui_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(cpu_gen0_n1_cpui_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(cpu_gen0_n1_cpui_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(cpu_gen0_n1_cpui_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(cpu_gen0_n1_cpui_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(cpu_gen0_n1_cpui_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:76:43  */
  assign n6_o = agent_core_en[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:77:45  */
  assign n7_o = agent_core_init[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:79:44  */
  assign n9_o = agent_logic_en[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:80:46  */
  assign n10_o = agent_logic_init[0];
  assign n11_o = {cpu_gen0_n1_cpui_agent_txreq_o_we, cpu_gen0_n1_cpui_agent_txreq_o_comm, cpu_gen0_n1_cpui_agent_txreq_o_data, cpu_gen0_n1_cpui_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:82:41  */
  assign n13_o = agent_txrsp[5:4];
  assign n14_o = n13_o[0];
  assign n15_o = n13_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:84:41  */
  assign n17_o = agent_rxrsp[119:80];
  assign n18_o = n17_o[0];
  assign n19_o = n17_o[32:1];
  assign n20_o = n17_o[37:33];
  assign n21_o = n17_o[38];
  assign n22_o = n17_o[39];
  assign n23_o = {cpu_gen0_n1_cpui_agent_msg_txreq_o_we, cpu_gen0_n1_cpui_agent_msg_txreq_o_comm, cpu_gen0_n1_cpui_agent_msg_txreq_o_data, cpu_gen0_n1_cpui_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:86:45  */
  assign n25_o = agent_msg_txrsp[5:4];
  assign n26_o = n25_o[0];
  assign n27_o = n25_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:88:45  */
  assign n29_o = agent_msg_rxrsp[119:80];
  assign n30_o = n29_o[0];
  assign n31_o = n29_o[32:1];
  assign n32_o = n29_o[37:33];
  assign n33_o = n29_o[38];
  assign n34_o = n29_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:97:5  */
  hibi_wishbone_bridge_wrapper_3 host_gen0_hosti0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(n35_o),
    .init_i(n36_o),
    .wb_req_i_adr(n37_o),
    .wb_req_i_dat(n38_o),
    .wb_req_i_we(n39_o),
    .wb_req_i_sel(n40_o),
    .wb_req_i_stb(n41_o),
    .wb_req_i_cyc(n42_o),
    .agent_txrsp_i_full(n52_o),
    .agent_txrsp_i_almost_full(n53_o),
    .agent_rxrsp_i_av(n56_o),
    .agent_rxrsp_i_data(n57_o),
    .agent_rxrsp_i_comm(n58_o),
    .agent_rxrsp_i_empty(n59_o),
    .agent_rxrsp_i_almost_empty(n60_o),
    .agent_msg_txrsp_i_full(n64_o),
    .agent_msg_txrsp_i_almost_full(n65_o),
    .agent_msg_rxrsp_i_av(n68_o),
    .agent_msg_rxrsp_i_data(n69_o),
    .agent_msg_rxrsp_i_comm(n70_o),
    .agent_msg_rxrsp_i_empty(n71_o),
    .agent_msg_rxrsp_i_almost_empty(n72_o),
    .wb_rsp_o_data(host_gen0_hosti0_wb_rsp_o_data),
    .wb_rsp_o_ack(host_gen0_hosti0_wb_rsp_o_ack),
    .agent_core_en_o(host_gen0_hosti0_agent_core_en_o),
    .agent_core_init_o(host_gen0_hosti0_agent_core_init_o),
    .agent_logic_en_o(host_gen0_hosti0_agent_logic_en_o),
    .agent_logic_init_o(host_gen0_hosti0_agent_logic_init_o),
    .agent_txreq_o_av(host_gen0_hosti0_agent_txreq_o_av),
    .agent_txreq_o_data(host_gen0_hosti0_agent_txreq_o_data),
    .agent_txreq_o_comm(host_gen0_hosti0_agent_txreq_o_comm),
    .agent_txreq_o_we(host_gen0_hosti0_agent_txreq_o_we),
    .agent_rxreq_o_re(host_gen0_hosti0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(host_gen0_hosti0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(host_gen0_hosti0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(host_gen0_hosti0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(host_gen0_hosti0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(host_gen0_hosti0_agent_msg_rxreq_o_re));
  assign n37_o = n0_o[31:0];
  assign n38_o = n0_o[63:32];
  assign n39_o = n0_o[64];
  assign n40_o = n0_o[68:65];
  assign n41_o = n0_o[69];
  assign n42_o = n0_o[70];
  assign n43_o = {host_gen0_hosti0_wb_rsp_o_ack, host_gen0_hosti0_wb_rsp_o_data};
  assign n49_o = {host_gen0_hosti0_agent_txreq_o_we, host_gen0_hosti0_agent_txreq_o_comm, host_gen0_hosti0_agent_txreq_o_data, host_gen0_hosti0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:113:42  */
  assign n51_o = agent_txrsp[1:0];
  assign n52_o = n51_o[0];
  assign n53_o = n51_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:115:42  */
  assign n55_o = agent_rxrsp[39:0];
  assign n56_o = n55_o[0];
  assign n57_o = n55_o[32:1];
  assign n58_o = n55_o[37:33];
  assign n59_o = n55_o[38];
  assign n60_o = n55_o[39];
  assign n61_o = {host_gen0_hosti0_agent_msg_txreq_o_we, host_gen0_hosti0_agent_msg_txreq_o_comm, host_gen0_hosti0_agent_msg_txreq_o_data, host_gen0_hosti0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:117:46  */
  assign n63_o = agent_msg_txrsp[1:0];
  assign n64_o = n63_o[0];
  assign n65_o = n63_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:119:46  */
  assign n67_o = agent_msg_rxrsp[39:0];
  assign n68_o = n67_o[0];
  assign n69_o = n67_o[32:1];
  assign n70_o = n67_o[37:33];
  assign n71_o = n67_o[38];
  assign n72_o = n67_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:158:5  */
  hibi_mem_wrapper_3 mem_gen0_memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(n73_o),
    .en_i(n74_o),
    .agent_txrsp_i_full(n78_o),
    .agent_txrsp_i_almost_full(n79_o),
    .agent_rxrsp_i_av(n82_o),
    .agent_rxrsp_i_data(n83_o),
    .agent_rxrsp_i_comm(n84_o),
    .agent_rxrsp_i_empty(n85_o),
    .agent_rxrsp_i_almost_empty(n86_o),
    .agent_msg_txrsp_i_full(n90_o),
    .agent_msg_txrsp_i_almost_full(n91_o),
    .agent_msg_rxrsp_i_av(n94_o),
    .agent_msg_rxrsp_i_data(n95_o),
    .agent_msg_rxrsp_i_comm(n96_o),
    .agent_msg_rxrsp_i_empty(n97_o),
    .agent_msg_rxrsp_i_almost_empty(n98_o),
    .agent_txreq_o_av(mem_gen0_memi0_agent_txreq_o_av),
    .agent_txreq_o_data(mem_gen0_memi0_agent_txreq_o_data),
    .agent_txreq_o_comm(mem_gen0_memi0_agent_txreq_o_comm),
    .agent_txreq_o_we(mem_gen0_memi0_agent_txreq_o_we),
    .agent_rxreq_o_re(mem_gen0_memi0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(mem_gen0_memi0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(mem_gen0_memi0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(mem_gen0_memi0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(mem_gen0_memi0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(mem_gen0_memi0_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:165:46  */
  assign n73_o = agent_logic_en[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:166:48  */
  assign n74_o = agent_logic_init[1];
  assign n75_o = {mem_gen0_memi0_agent_txreq_o_we, mem_gen0_memi0_agent_txreq_o_comm, mem_gen0_memi0_agent_txreq_o_data, mem_gen0_memi0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:168:43  */
  assign n77_o = agent_txrsp[3:2];
  assign n78_o = n77_o[0];
  assign n79_o = n77_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:170:43  */
  assign n81_o = agent_rxrsp[79:40];
  assign n82_o = n81_o[0];
  assign n83_o = n81_o[32:1];
  assign n84_o = n81_o[37:33];
  assign n85_o = n81_o[38];
  assign n86_o = n81_o[39];
  assign n87_o = {mem_gen0_memi0_agent_msg_txreq_o_we, mem_gen0_memi0_agent_msg_txreq_o_comm, mem_gen0_memi0_agent_msg_txreq_o_data, mem_gen0_memi0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:172:47  */
  assign n89_o = agent_msg_txrsp[3:2];
  assign n90_o = n89_o[0];
  assign n91_o = n89_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:174:47  */
  assign n93_o = agent_msg_rxrsp[79:40];
  assign n94_o = n93_o[0];
  assign n95_o = n93_o[32:1];
  assign n96_o = n93_o[37:33];
  assign n97_o = n93_o[38];
  assign n98_o = n93_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:181:3  */
  hibi_seg_r1_6_16_32_5_6_1_1_0_0_8_8_8_8_40_1_0_0_1_0_0_0_3_0 hibi_segi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .agent_txreq_i(agent_txreq),
    .agent_rxreq_i(agent_rxreq),
    .agent_msg_txreq_i(agent_msg_txreq),
    .agent_msg_rxreq_i(agent_msg_rxreq),
    .agent_txrsp_o(hibi_segi0_agent_txrsp_o),
    .agent_rxrsp_o(hibi_segi0_agent_rxrsp_o),
    .agent_msg_txrsp_o(hibi_segi0_agent_msg_txrsp_o),
    .agent_msg_rxrsp_o(hibi_segi0_agent_msg_rxrsp_o));
  assign n103_o = {n11_o, n75_o, n49_o};
  assign n104_o = {cpu_gen0_n1_cpui_agent_rxreq_o_re, mem_gen0_memi0_agent_rxreq_o_re, host_gen0_hosti0_agent_rxreq_o_re};
  assign n105_o = {n23_o, n87_o, n61_o};
  assign n106_o = {cpu_gen0_n1_cpui_agent_msg_rxreq_o_re, mem_gen0_memi0_agent_msg_rxreq_o_re, host_gen0_hosti0_agent_msg_rxreq_o_re};
endmodule

