module srlatch(s,r,q,qbar);
input s,r;
output q,qbar;
wire w1,w2;

and a1(w1,s,qbar);
and a2(w2,r,q);
not n1(q,w1);
not n2(qbar,w2);
endmodule
