/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [21:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [35:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[6] & celloutsig_0_2z[1]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z[34] & celloutsig_1_9z);
  assign celloutsig_0_16z = ~(celloutsig_0_51z & celloutsig_0_7z[6]);
  assign celloutsig_0_33z = ~celloutsig_0_51z;
  assign celloutsig_1_16z = ~celloutsig_1_2z[1];
  assign celloutsig_0_0z = ~((in_data[92] | in_data[75]) & (in_data[58] | in_data[93]));
  assign celloutsig_0_52z = ~((celloutsig_0_50z | _00_) & (celloutsig_0_28z | celloutsig_0_2z[2]));
  assign celloutsig_1_15z = ~((celloutsig_1_7z | celloutsig_1_5z) & (in_data[172] | celloutsig_1_9z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_0z) & (celloutsig_0_1z[3] | celloutsig_0_1z[10]));
  assign celloutsig_0_28z = ~((celloutsig_0_16z | celloutsig_0_17z[4]) & (celloutsig_0_15z[2] | celloutsig_0_12z));
  assign celloutsig_1_0z = in_data[173] | ~(in_data[143]);
  assign celloutsig_0_12z = celloutsig_0_11z | ~(celloutsig_0_9z);
  assign celloutsig_0_30z = celloutsig_0_17z[7] | ~(celloutsig_0_20z[4]);
  assign celloutsig_1_1z = ~(in_data[115] ^ celloutsig_1_0z);
  assign celloutsig_1_5z = ~(in_data[102] ^ celloutsig_1_3z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z ^ celloutsig_0_33z);
  assign celloutsig_0_10z = ~(celloutsig_0_51z ^ celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_17z[6] ^ celloutsig_0_14z);
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } + in_data[183:180];
  assign celloutsig_1_3z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[173:171], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z } + celloutsig_0_7z;
  reg [3:0] _23_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 4'h0;
    else _23_ <= celloutsig_0_1z[9:6];
  assign { _01_[3:1], _00_ } = _23_;
  assign celloutsig_0_25z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_33z } & { in_data[94], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_14z = celloutsig_1_11z[8:1] == { celloutsig_1_3z[6:0], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z } == celloutsig_1_10z[30:25];
  assign celloutsig_0_53z = { celloutsig_0_1z[10:2], celloutsig_0_36z, celloutsig_0_0z } > celloutsig_0_32z[11:1];
  assign celloutsig_0_23z = { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z } > { celloutsig_0_7z[3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_11z = { celloutsig_1_3z[1:0], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[6:1], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_3z[4:2], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_17z } % { 1'h1, celloutsig_1_2z[2:0], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_1z[9:4], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[63:54], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_1z[9:1] !== { celloutsig_0_1z[3:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_50z = { celloutsig_0_17z[7:5], celloutsig_0_3z } !== { celloutsig_0_1z[5:3], celloutsig_0_51z };
  assign celloutsig_1_7z = in_data[190:183] !== { in_data[189:183], celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_11z[5], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_14z } !== { in_data[173:166], celloutsig_1_7z };
  assign celloutsig_0_21z = { celloutsig_0_2z[2], celloutsig_0_4z, celloutsig_0_51z } !== { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_2z = celloutsig_0_1z[6:4] | celloutsig_0_1z[2:0];
  assign celloutsig_0_36z = & { celloutsig_0_15z, celloutsig_0_8z[1:0] };
  assign celloutsig_0_14z = & { celloutsig_0_51z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z[6:5] };
  assign celloutsig_1_4z = | { in_data[187:171], celloutsig_1_1z };
  assign celloutsig_1_8z = | in_data[108:106];
  assign celloutsig_1_9z = | { celloutsig_1_3z[6:5], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_12z = | { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_13z = | { celloutsig_0_7z[5:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_51z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_18z = | { celloutsig_0_2z[2], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_51z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_51z = ~^ { in_data[80:76], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_3z[7:1], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_7z = celloutsig_0_1z[7:1] >>> { celloutsig_0_1z[6:1], celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_7z[3:0] >>> in_data[63:60];
  assign celloutsig_1_10z = { in_data[141:123], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z } - in_data[163:128];
  assign celloutsig_0_8z = { celloutsig_0_7z[2:1], celloutsig_0_51z } - celloutsig_0_7z[5:3];
  assign celloutsig_0_1z = { in_data[85:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[44:35], celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_32z[8], celloutsig_0_32z[6:1], celloutsig_0_32z[7], celloutsig_0_32z[9], celloutsig_0_32z[21:10] } = { celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_10z, in_data[36:25] } ~^ { celloutsig_0_7z[5], celloutsig_0_7z[3:0], celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_7z[4], celloutsig_0_7z[6], celloutsig_0_1z[8:3], celloutsig_0_25z };
  assign _01_[0] = _00_;
  assign celloutsig_0_32z[0] = 1'h1;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
