
*** Running vivado
    with args -log design_1_StreamCopIPCore_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamCopIPCore_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_StreamCopIPCore_0_0.tcl -notrace
Command: synth_design -top design_1_StreamCopIPCore_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 352.020 ; gain = 99.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_0_0' [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0.vhd:5' bound to instance 'U0' of component 'StreamCopIPCore_v1_0' [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0' [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0.vhd:43]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH_OUT bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_S00_AXIS' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:7' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_OUT_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3819] Generic 'c_s_axis_tdata_width_out' not present in instantiated entity will be ignored [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element f_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element H0_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element H1_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element H2_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element H3_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element i_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' (1#1) [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_M00_AXIS' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' (2#1) [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0' (3#1) [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/68f1/hdl/StreamCopIPCore_v1_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_StreamCopIPCore_0_0' (4#1) [c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port readEnable
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[63]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[62]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[61]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[60]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[59]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[58]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[57]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[56]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[55]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[54]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[53]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[52]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[51]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[50]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[49]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[48]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[47]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[46]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[45]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[44]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[43]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[42]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[41]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[40]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[39]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[38]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[37]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[36]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[35]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[34]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[33]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[32]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[31]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[30]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[29]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[28]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[27]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[26]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[25]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[24]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[23]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[22]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[21]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[20]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[19]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[18]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[17]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[16]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[15]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[14]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[13]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[12]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[11]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[10]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[9]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[8]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[7]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[6]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[5]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[4]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 404.848 ; gain = 152.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 404.848 ; gain = 152.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 743.996 ; gain = 0.066
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 744.047 ; gain = 491.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 744.047 ; gain = 491.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 744.047 ; gain = 491.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "M" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 744.047 ; gain = 491.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StreamCopIPCore_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[63]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[62]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[61]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[60]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[59]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[58]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[57]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[56]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[55]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[54]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[53]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[52]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[51]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[50]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[49]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[48]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[47]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[46]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[45]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[44]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[43]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[42]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[41]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[40]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[39]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[38]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[37]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[36]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[35]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[34]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[33]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[32]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[0]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[64]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[1]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[2]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[66]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[3]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[67]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[4]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[68]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[5]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[69]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[6]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[70]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[7]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[71]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[8]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[72]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[9]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[73]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[10]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[74]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[11]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[75]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[12]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[76]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[13]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[77]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[14]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[78]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[15]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[79]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[16]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[80]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[17]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[81]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[18]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[82]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[19]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[83]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[20]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[84]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[21]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[85]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[22]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[86]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[23]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[87]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[24]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[88]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[25]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[89]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[26]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[90]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[27]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[91]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[28]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[92]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[29]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[93]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[30]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[94]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[31]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[95]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[32]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[96]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[33]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[97]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[34]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[98]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[35]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[99]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[36]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[100]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[37]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[101]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[38]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[102]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[39]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[103]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[40]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[104]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[41]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[105]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[42]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[106]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[43]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[107]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[44]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[108]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[45]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[109]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[46]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[110]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[47]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[111]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[48]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[112]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[49]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[113]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[50]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[114]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[51]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[115]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[52]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[116]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[53]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[117]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[54]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[118]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[55]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[119]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[56]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[120]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[57]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[121]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[58]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[122]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[59]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[123]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[60]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[124]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[61]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[125]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[62]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[126]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[63]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[127]'
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1023]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1022]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1021]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1020]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1019]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1018]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1017]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1016]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1015]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1014]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1013]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1012]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1011]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1010]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1009]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1008]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1007]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1006]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1005]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1004]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1003]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1002]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1001]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[1000]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[999]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[998]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[997]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[996]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[995]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[994]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[993]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[992]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[991]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[990]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[989]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[988]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[987]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[986]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[985]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[984]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[983]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[982]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[981]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[980]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[979]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[978]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[977]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[976]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[975]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[974]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[973]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[972]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[971]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[970]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[969]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[968]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[967]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[966]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[965]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[964]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[963]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[962]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[961]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[960]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[959]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[958]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[957]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[956]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[955]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[954]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[953]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[952]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[951]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[950]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[949]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[948]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[947]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[946]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[945]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[944]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[943]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[942]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[941]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[940]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[939]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[938]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[937]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[936]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[935]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[934]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[933]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[932]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[931]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[930]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[929]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[928]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[927]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[926]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[925]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M_reg[924]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 744.047 ; gain = 491.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 744.047 ; gain = 491.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 744.047 ; gain = 491.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |FDRE |   132|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |   139|
|2     |  U0                                   |StreamCopIPCore_v1_0          |   139|
|3     |    StreamCopIPCore_v1_0_S00_AXIS_inst |StreamCopIPCore_v1_0_S00_AXIS |   139|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 756.547 ; gain = 165.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.547 ; gain = 504.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 761.117 ; gain = 520.289
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.runs/design_1_StreamCopIPCore_0_0_synth_1/design_1_StreamCopIPCore_0_0.dcp' has been generated.
