17:26:25 INFO  : Platform repository initialization has completed.
17:26:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\study_vivado_ps\zc706_eth_DMA\vitis\temp_xsdb_launch_script.tcl
17:26:25 INFO  : Registering command handlers for Vitis TCF services
17:26:27 INFO  : XSCT server has started successfully.
17:26:28 INFO  : Successfully done setting XSCT server connection channel  
17:26:28 INFO  : plnx-install-location is set to ''
17:26:28 INFO  : Successfully done query RDI_DATADIR 
17:26:28 INFO  : Successfully done setting workspace for the tool. 
17:27:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:27:40 INFO  : Result from executing command 'getPlatforms': 
17:27:40 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:27:41 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:27:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:28:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:28:56 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:28:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:30:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:30:44 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:30:47 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:30:47 INFO  : Updating application flags with new BSP settings...
17:30:47 INFO  : Successfully updated application flags for project dma.
17:31:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:31:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:31:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:32:05 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:32:05 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:32:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:33:05 INFO  : 'jtag frequency' command is executed.
17:33:05 INFO  : Context for 'APU' is selected.
17:33:05 INFO  : System reset is completed.
17:33:08 INFO  : 'after 3000' command is executed.
17:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:33:16 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:33:16 INFO  : Context for 'APU' is selected.
17:33:16 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:16 INFO  : Context for 'APU' is selected.
17:33:16 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:33:16 INFO  : 'ps7_init' command is executed.
17:33:16 INFO  : 'ps7_post_config' command is executed.
17:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:17 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:17 INFO  : 'con' command is executed.
17:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:17 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
17:35:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:35:08 INFO  : Disconnected from the channel tcfchan#5.
17:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:35:08 INFO  : 'jtag frequency' command is executed.
17:35:08 INFO  : Context for 'APU' is selected.
17:35:08 INFO  : System reset is completed.
17:35:11 INFO  : 'after 3000' command is executed.
17:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:35:19 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:35:19 INFO  : Context for 'APU' is selected.
17:35:19 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:19 INFO  : Context for 'APU' is selected.
17:35:19 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:35:20 INFO  : 'ps7_init' command is executed.
17:35:20 INFO  : 'ps7_post_config' command is executed.
17:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:20 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:20 INFO  : 'con' command is executed.
17:35:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:20 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
17:41:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:41:55 INFO  : Disconnected from the channel tcfchan#6.
17:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:41:56 INFO  : 'jtag frequency' command is executed.
17:41:56 INFO  : Context for 'APU' is selected.
17:41:56 INFO  : System reset is completed.
17:41:59 INFO  : 'after 3000' command is executed.
17:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:42:06 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:42:07 INFO  : Context for 'APU' is selected.
17:42:07 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:07 INFO  : Context for 'APU' is selected.
17:42:07 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:42:07 INFO  : 'ps7_init' command is executed.
17:42:07 INFO  : 'ps7_post_config' command is executed.
17:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:08 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:08 INFO  : 'con' command is executed.
17:42:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:08 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
17:57:03 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:57:29 INFO  : Result from executing command 'removePlatformRepo': 
17:58:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:58:37 INFO  : Result from executing command 'getPlatforms': 
17:58:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:58:47 INFO  : The hardware specification used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:58:47 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:58:47 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\bitstream' in project 'test'.
17:58:47 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:58:53 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\psinit' in project 'test'.
17:58:58 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:59:01 INFO  : The hardware specification used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:59:01 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:59:01 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\bitstream' in project 'dma'.
17:59:01 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:59:06 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\psinit' in project 'dma'.
17:59:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:59:23 INFO  : Disconnected from the channel tcfchan#7.
17:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:59:24 INFO  : 'jtag frequency' command is executed.
17:59:24 INFO  : Context for 'APU' is selected.
17:59:24 INFO  : System reset is completed.
17:59:27 INFO  : 'after 3000' command is executed.
17:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:59:34 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:59:34 INFO  : Context for 'APU' is selected.
17:59:35 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:35 INFO  : Context for 'APU' is selected.
17:59:35 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:59:35 INFO  : 'ps7_init' command is executed.
17:59:35 INFO  : 'ps7_post_config' command is executed.
17:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:36 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:36 INFO  : 'con' command is executed.
17:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:36 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:00:51 INFO  : Disconnected from the channel tcfchan#13.
18:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:00:52 INFO  : 'jtag frequency' command is executed.
18:00:52 INFO  : Context for 'APU' is selected.
18:00:52 INFO  : System reset is completed.
18:00:55 INFO  : 'after 3000' command is executed.
18:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:01:03 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:01:03 INFO  : Context for 'APU' is selected.
18:01:03 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:03 INFO  : Context for 'APU' is selected.
18:01:03 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:01:04 INFO  : 'ps7_init' command is executed.
18:01:04 INFO  : 'ps7_post_config' command is executed.
18:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:04 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:04 INFO  : 'con' command is executed.
18:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:04 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:35 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:01:35 INFO  : 'jtag frequency' command is executed.
18:01:35 INFO  : Context for 'APU' is selected.
18:01:35 INFO  : System reset is completed.
18:01:38 INFO  : 'after 3000' command is executed.
18:01:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:01:41 ERROR : 'fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:01:41 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:01:41 ERROR : 'fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:01:51 INFO  : Disconnected from the channel tcfchan#14.
18:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:01:52 INFO  : 'jtag frequency' command is executed.
18:01:52 INFO  : Context for 'APU' is selected.
18:01:52 INFO  : System reset is completed.
18:01:55 INFO  : 'after 3000' command is executed.
18:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:02:03 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:02:03 INFO  : Context for 'APU' is selected.
18:02:03 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:02:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:03 INFO  : Context for 'APU' is selected.
18:02:03 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:02:04 INFO  : 'ps7_init' command is executed.
18:02:04 INFO  : 'ps7_post_config' command is executed.
18:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:04 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:04 INFO  : 'con' command is executed.
18:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:04 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:02:25 INFO  : Disconnected from the channel tcfchan#15.
18:02:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:58 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:02:58 INFO  : 'jtag frequency' command is executed.
18:02:58 INFO  : Context for 'APU' is selected.
18:02:58 INFO  : System reset is completed.
18:03:01 INFO  : 'after 3000' command is executed.
18:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:03:09 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:03:09 INFO  : Context for 'APU' is selected.
18:03:09 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:09 INFO  : Context for 'APU' is selected.
18:03:09 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:03:10 INFO  : 'ps7_init' command is executed.
18:03:10 INFO  : 'ps7_post_config' command is executed.
18:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:10 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:10 INFO  : 'con' command is executed.
18:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:10 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:05:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:05:24 INFO  : Disconnected from the channel tcfchan#16.
18:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:30 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:05:30 INFO  : 'jtag frequency' command is executed.
18:05:30 INFO  : Context for 'APU' is selected.
18:05:30 INFO  : System reset is completed.
18:05:33 INFO  : 'after 3000' command is executed.
18:05:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:05:41 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:05:41 INFO  : Context for 'APU' is selected.
18:05:41 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:41 INFO  : Context for 'APU' is selected.
18:05:41 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:05:42 INFO  : 'ps7_init' command is executed.
18:05:42 INFO  : 'ps7_post_config' command is executed.
18:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:42 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:43 INFO  : 'con' command is executed.
18:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:43 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:16:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:19:09 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:22:11 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:23:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:25:01 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:25:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:25:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:27:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:28:30 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:28:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:30:26 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:31:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:31:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:33:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:34:03 INFO  : Disconnected from the channel tcfchan#17.
18:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:34:05 INFO  : 'jtag frequency' command is executed.
18:34:05 INFO  : Context for 'APU' is selected.
18:34:05 INFO  : System reset is completed.
18:34:08 INFO  : 'after 3000' command is executed.
18:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:34:15 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:34:16 INFO  : 'ps7_init' command is executed.
18:34:16 INFO  : 'ps7_post_config' command is executed.
18:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:17 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:17 INFO  : 'con' command is executed.
18:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:17 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:41:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:44:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:45:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:46:13 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:46:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:49:39 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:50:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:51:09 INFO  : Disconnected from the channel tcfchan#18.
18:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:51:11 INFO  : 'jtag frequency' command is executed.
18:51:11 INFO  : Context for 'APU' is selected.
18:51:11 INFO  : System reset is completed.
18:51:14 INFO  : 'after 3000' command is executed.
18:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:51:22 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:51:22 INFO  : Context for 'APU' is selected.
18:51:22 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:22 INFO  : Context for 'APU' is selected.
18:51:22 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:51:23 INFO  : 'ps7_init' command is executed.
18:51:23 INFO  : 'ps7_post_config' command is executed.
18:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:24 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:24 INFO  : 'con' command is executed.
18:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:24 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:54:09 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:54:15 INFO  : Disconnected from the channel tcfchan#19.
18:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:54:15 INFO  : 'jtag frequency' command is executed.
18:54:15 INFO  : Context for 'APU' is selected.
18:54:15 INFO  : System reset is completed.
18:54:18 INFO  : 'after 3000' command is executed.
18:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:54:26 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:54:26 INFO  : Context for 'APU' is selected.
18:54:26 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:26 INFO  : Context for 'APU' is selected.
18:54:26 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:54:26 INFO  : 'ps7_init' command is executed.
18:54:26 INFO  : 'ps7_post_config' command is executed.
18:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:27 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:27 INFO  : 'con' command is executed.
18:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:27 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:58:22 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:58:27 INFO  : Disconnected from the channel tcfchan#20.
18:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:28 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:58:28 INFO  : 'jtag frequency' command is executed.
18:58:28 INFO  : Context for 'APU' is selected.
18:58:28 INFO  : System reset is completed.
18:58:31 INFO  : 'after 3000' command is executed.
18:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:58:39 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:58:39 INFO  : Context for 'APU' is selected.
18:58:39 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:39 INFO  : Context for 'APU' is selected.
18:58:39 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:58:40 INFO  : 'ps7_init' command is executed.
18:58:40 INFO  : 'ps7_post_config' command is executed.
18:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:40 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:40 INFO  : 'con' command is executed.
18:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:40 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:01:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:01:55 INFO  : Disconnected from the channel tcfchan#21.
19:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:01:56 INFO  : 'jtag frequency' command is executed.
19:01:56 INFO  : Context for 'APU' is selected.
19:01:56 INFO  : System reset is completed.
19:01:59 INFO  : 'after 3000' command is executed.
19:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:02:07 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:02:08 INFO  : 'ps7_init' command is executed.
19:02:08 INFO  : 'ps7_post_config' command is executed.
19:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:09 INFO  : 'con' command is executed.
19:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:09 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:04:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:04:16 INFO  : Disconnected from the channel tcfchan#22.
19:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:04:16 INFO  : 'jtag frequency' command is executed.
19:04:16 INFO  : Context for 'APU' is selected.
19:04:16 INFO  : System reset is completed.
19:04:19 INFO  : 'after 3000' command is executed.
19:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:04:27 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:04:27 INFO  : Context for 'APU' is selected.
19:04:27 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:27 INFO  : Context for 'APU' is selected.
19:04:27 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:04:28 INFO  : 'ps7_init' command is executed.
19:04:28 INFO  : 'ps7_post_config' command is executed.
19:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:28 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:28 INFO  : 'con' command is executed.
19:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:28 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:04:49 INFO  : Disconnected from the channel tcfchan#23.
19:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:49 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:04:49 INFO  : 'jtag frequency' command is executed.
19:04:49 INFO  : Context for 'APU' is selected.
19:04:49 INFO  : System reset is completed.
19:04:52 INFO  : 'after 3000' command is executed.
19:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:05:00 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:05:00 INFO  : Context for 'APU' is selected.
19:05:00 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:00 INFO  : Context for 'APU' is selected.
19:05:00 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:05:01 INFO  : 'ps7_init' command is executed.
19:05:01 INFO  : 'ps7_post_config' command is executed.
19:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:02 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:02 INFO  : 'con' command is executed.
19:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:02 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:06:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:06:39 INFO  : Disconnected from the channel tcfchan#24.
19:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:06:41 INFO  : 'jtag frequency' command is executed.
19:06:41 INFO  : Context for 'APU' is selected.
19:06:41 INFO  : System reset is completed.
19:06:44 INFO  : 'after 3000' command is executed.
19:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:06:52 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:06:52 INFO  : Context for 'APU' is selected.
19:06:52 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:52 INFO  : Context for 'APU' is selected.
19:06:52 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:06:52 INFO  : 'ps7_init' command is executed.
19:06:52 INFO  : 'ps7_post_config' command is executed.
19:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:53 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:53 INFO  : 'con' command is executed.
19:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:53 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:08:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:08:41 INFO  : Disconnected from the channel tcfchan#25.
19:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:08:41 INFO  : 'jtag frequency' command is executed.
19:08:41 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : System reset is completed.
19:08:45 INFO  : 'after 3000' command is executed.
19:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:08:52 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:08:52 INFO  : Context for 'APU' is selected.
19:08:52 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:52 INFO  : Context for 'APU' is selected.
19:08:52 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:08:53 INFO  : 'ps7_init' command is executed.
19:08:53 INFO  : 'ps7_post_config' command is executed.
19:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : 'con' command is executed.
19:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:54 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:09:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\study_vivado_ps\zc706_eth_DMA\vitis\temp_xsdb_launch_script.tcl
