--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.758 ns
From           : Mode[0]
To             : FSM_Multi:control|cState.P
From Clock     : --
To Clock       : Clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.423 ns
From           : FSM_Multi:control|cState.M
To             : debugout[0]
From Clock     : Clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.158 ns
From           : Mode[2]
To             : FSM_Multi:control|cState.A1
From Clock     : --
To Clock       : Clk
Failed Paths   : 0

Type           : Clock Setup: 'Clk'
Slack          : N/A
Required Time  : None
Actual Time    : 47.34 MHz ( period = 21.122 ns )
From           : AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0]
To             : AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40]
From Clock     : Clk
To Clock       : Clk
Failed Paths   : 0

Type           : Clock Hold: 'Clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : MSB:MSBP|otherbit[18]
To             : ParalelRegister2:reg_p|REG[18]
From Clock     : Clk
To Clock       : Clk
Failed Paths   : 166

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 166

--------------------------------------------------------------------------------------

