\hypertarget{dir_4eacd17cc4770908eaa9960e471679f1}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code Directory Reference}
\label{dir_4eacd17cc4770908eaa9960e471679f1}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code Directory Reference@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code Directory Reference}}
Directory dependency graph for Generated\+\_\+\+Code\+:
% FIG 0
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{_a_d1_8c}{A\+D1.\+c}
\begin{DoxyCompactList}\small\item\em This device \char`\"{}\+A\+D\+C\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure. \end{DoxyCompactList}\item 
file \hyperlink{_a_d1_8h}{A\+D1.\+h}
\begin{DoxyCompactList}\small\item\em This device \char`\"{}\+A\+D\+C\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure. \end{DoxyCompactList}\item 
file \hyperlink{_adc_ldd1_8c}{Adc\+Ldd1.\+c}
\begin{DoxyCompactList}\small\item\em This device \char`\"{}\+A\+D\+C\+\_\+\+L\+D\+D\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure. \end{DoxyCompactList}\item 
file \hyperlink{_adc_ldd1_8h}{Adc\+Ldd1.\+h}
\begin{DoxyCompactList}\small\item\em This device \char`\"{}\+A\+D\+C\+\_\+\+L\+D\+D\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure. \end{DoxyCompactList}\item 
file \hyperlink{_a_s1_8c}{A\+S1.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_s1_8h}{A\+S1.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_s2_8c}{A\+S2.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_s2_8h}{A\+S2.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_serial_ldd1_8c}{A\+Serial\+Ldd1.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_serial_ldd1_8h}{A\+Serial\+Ldd1.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_serial_ldd2_8c}{A\+Serial\+Ldd2.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_serial_ldd2_8h}{A\+Serial\+Ldd2.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd1_8c}{Bit\+Io\+Ldd1.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd1_8h}{Bit\+Io\+Ldd1.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd12_8c}{Bit\+Io\+Ldd12.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd12_8h}{Bit\+Io\+Ldd12.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd13_8c}{Bit\+Io\+Ldd13.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd13_8h}{Bit\+Io\+Ldd13.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd14_8c}{Bit\+Io\+Ldd14.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd14_8h}{Bit\+Io\+Ldd14.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd15_8c}{Bit\+Io\+Ldd15.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd15_8h}{Bit\+Io\+Ldd15.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd2_8c}{Bit\+Io\+Ldd2.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd2_8h}{Bit\+Io\+Ldd2.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd3_8c}{Bit\+Io\+Ldd3.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd3_8h}{Bit\+Io\+Ldd3.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd6_8c}{Bit\+Io\+Ldd6.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd6_8h}{Bit\+Io\+Ldd6.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd7_8c}{Bit\+Io\+Ldd7.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd7_8h}{Bit\+Io\+Ldd7.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_cpu_8c}{Cpu.\+c}
\item 
file \hyperlink{_cpu_8h}{Cpu.\+h}
\item 
file \hyperlink{croutine_8c}{croutine.\+c}
\item 
file \hyperlink{croutine_8h}{croutine.\+h}
\item 
file \hyperlink{_d_b41_8c}{D\+B41.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_d_b41_8h}{D\+B41.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_d_b51_8c}{D\+B51.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_d_b51_8h}{D\+B51.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_d_b61_8c}{D\+B61.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_d_b61_8h}{D\+B61.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_d_b71_8c}{D\+B71.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_d_b71_8h}{D\+B71.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{deprecated__definitions_8h}{deprecated\+\_\+definitions.\+h}
\item 
file \hyperlink{_e_n1_8c}{E\+N1.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_e_n1_8h}{E\+N1.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{event__groups_8c}{event\+\_\+groups.\+c}
\item 
file \hyperlink{event__groups_8h}{event\+\_\+groups.\+h}
\item 
file \hyperlink{_free_r_t_o_s_8h}{Free\+R\+T\+O\+S.\+h}
\item 
file \hyperlink{freertos__tasks__c__additions_8h}{freertos\+\_\+tasks\+\_\+c\+\_\+additions.\+h}
\begin{DoxyCompactList}\small\item\em Debugger helper file, included by Free\+R\+T\+OS task.\+c This file provides information about the R\+T\+OS which can be used by the debugger. \end{DoxyCompactList}\item 
file \hyperlink{_free_r_t_o_s_config_8h}{Free\+R\+T\+O\+S\+Config.\+h}
\item 
file \hyperlink{_f_r_t_o_s1_8c}{F\+R\+T\+O\+S1.\+c}
\begin{DoxyCompactList}\small\item\em This component implements the Free\+R\+T\+OS Realtime Operating System. \end{DoxyCompactList}\item 
file \hyperlink{_f_r_t_o_s1_8h}{F\+R\+T\+O\+S1.\+h}
\begin{DoxyCompactList}\small\item\em This component implements the Free\+R\+T\+OS Realtime Operating System. \end{DoxyCompactList}\item 
file \hyperlink{_f_r_t_o_s1config_8h}{F\+R\+T\+O\+S1config.\+h}
\item 
file \hyperlink{heap__1_8c}{heap\+\_\+1.\+c}
\item 
file \hyperlink{heap__2_8c}{heap\+\_\+2.\+c}
\item 
file \hyperlink{heap__3_8c}{heap\+\_\+3.\+c}
\item 
file \hyperlink{heap__4_8c}{heap\+\_\+4.\+c}
\item 
file \hyperlink{heap__5_8c}{heap\+\_\+5.\+c}
\item 
file \hyperlink{heap__use_newlib_8c}{heap\+\_\+use\+Newlib.\+c}
\item 
file \hyperlink{_i2_c2_8c}{I2\+C2.\+c}
\begin{DoxyCompactList}\small\item\em This component encapsulates the internal I2C communication interface. The implementation of the interface is based on the Philips I2\+C-\/bus specification version 2.\+0. Interface features\+: M\+A\+S\+T\+ER mode. \end{DoxyCompactList}\item 
file \hyperlink{_i2_c2_8h}{I2\+C2.\+h}
\begin{DoxyCompactList}\small\item\em This component encapsulates the internal I2C communication interface. The implementation of the interface is based on the Philips I2\+C-\/bus specification version 2.\+0. Interface features\+: M\+A\+S\+T\+ER mode. \end{DoxyCompactList}\item 
file \hyperlink{_i_o___map_8h}{I\+O\+\_\+\+Map.\+h}
\begin{DoxyCompactList}\small\item\em \hyperlink{_i_o___map_8h}{I\+O\+\_\+\+Map.\+h} -\/ implements an IO device\textquotesingle{}s mapping. This module contains symbol definitions of all peripheral registers and bits. \end{DoxyCompactList}\item 
file \hyperlink{_l_c_dout_8c}{L\+C\+Dout.\+c}
\begin{DoxyCompactList}\small\item\em This component implements a driver for multiple 2x16 character displays. \end{DoxyCompactList}\item 
file \hyperlink{_l_c_dout_8h}{L\+C\+Dout.\+h}
\begin{DoxyCompactList}\small\item\em This component implements a driver for multiple 2x16 character displays. \end{DoxyCompactList}\item 
file \hyperlink{_l_e_d___b_8c}{L\+E\+D\+\_\+\+B.\+c}
\begin{DoxyCompactList}\small\item\em This component implements a universal driver for a single L\+ED. \end{DoxyCompactList}\item 
file \hyperlink{_l_e_d___b_8h}{L\+E\+D\+\_\+\+B.\+h}
\begin{DoxyCompactList}\small\item\em This component implements a universal driver for a single L\+ED. \end{DoxyCompactList}\item 
file \hyperlink{_l_e_d___bconfig_8h}{L\+E\+D\+\_\+\+Bconfig.\+h}
\item 
file \hyperlink{_l_e_d___g_8c}{L\+E\+D\+\_\+\+G.\+c}
\begin{DoxyCompactList}\small\item\em This component implements a universal driver for a single L\+ED. \end{DoxyCompactList}\item 
file \hyperlink{_l_e_d___g_8h}{L\+E\+D\+\_\+\+G.\+h}
\begin{DoxyCompactList}\small\item\em This component implements a universal driver for a single L\+ED. \end{DoxyCompactList}\item 
file \hyperlink{_l_e_d___gconfig_8h}{L\+E\+D\+\_\+\+Gconfig.\+h}
\item 
file \hyperlink{_l_e_d___r_8c}{L\+E\+D\+\_\+\+R.\+c}
\begin{DoxyCompactList}\small\item\em This component implements a universal driver for a single L\+ED. \end{DoxyCompactList}\item 
file \hyperlink{_l_e_d___r_8h}{L\+E\+D\+\_\+\+R.\+h}
\begin{DoxyCompactList}\small\item\em This component implements a universal driver for a single L\+ED. \end{DoxyCompactList}\item 
file \hyperlink{_l_e_d___rconfig_8h}{L\+E\+D\+\_\+\+Rconfig.\+h}
\item 
file \hyperlink{_l_e_dpin1_8c}{L\+E\+Dpin1.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l_e_dpin1_8h}{L\+E\+Dpin1.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l_e_dpin2_8c}{L\+E\+Dpin2.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l_e_dpin2_8h}{L\+E\+Dpin2.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l_e_dpin3_8c}{L\+E\+Dpin3.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l_e_dpin3_8h}{L\+E\+Dpin3.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{list_8c}{list.\+c}
\item 
file \hyperlink{list_8h}{list.\+h}
\item 
file \hyperlink{_m_c_u_c1_8c}{M\+C\+U\+C1.\+c}
\item 
file \hyperlink{_m_c_u_c1_8h}{M\+C\+U\+C1.\+h}
\item 
file \hyperlink{_m_c_u_c1config_8h}{M\+C\+U\+C1config.\+h}
\begin{DoxyCompactList}\small\item\em Configuration header file for Mcu\+Lib\+Config. \end{DoxyCompactList}\item 
file \hyperlink{mpu__prototypes_8h}{mpu\+\_\+prototypes.\+h}
\item 
file \hyperlink{mpu__wrappers_8c}{mpu\+\_\+wrappers.\+c}
\item 
file \hyperlink{mpu__wrappers_8h}{mpu\+\_\+wrappers.\+h}
\item 
file \hyperlink{_p_e___const_8h}{P\+E\+\_\+\+Const.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+P\+E\+\_\+\+Const\char`\"{} contains internal definitions of the constants. \end{DoxyCompactList}\item 
file \hyperlink{_p_e___error_8h}{P\+E\+\_\+\+Error.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+P\+E\+\_\+\+Error\char`\"{} contains internal definitions of the error constants. \end{DoxyCompactList}\item 
file \hyperlink{_p_e___l_d_d_8c}{P\+E\+\_\+\+L\+D\+D.\+c}
\item 
file \hyperlink{_p_e___l_d_d_8h}{P\+E\+\_\+\+L\+D\+D.\+h}
\item 
file \hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}
\begin{DoxyCompactList}\small\item\em \hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h} -\/ contains definitions of basic types, register access macros and hardware specific macros which can be used in user application. \end{DoxyCompactList}\item 
file \hyperlink{port_8c}{port.\+c}
\item 
file \hyperlink{portable_8h}{portable.\+h}
\item 
file \hyperlink{portmacro_8h}{portmacro.\+h}
\item 
file \hyperlink{port_ticks_8h}{port\+Ticks.\+h}
\item 
file \hyperlink{projdefs_8h}{projdefs.\+h}
\item 
file \hyperlink{queue_8c}{queue.\+c}
\item 
file \hyperlink{queue_8h}{queue.\+h}
\item 
file \hyperlink{_r_s1_8c}{R\+S1.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_r_s1_8h}{R\+S1.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_r_t_c1_8c}{R\+T\+C1.\+c}
\begin{DoxyCompactList}\small\item\em This component implements a real time clock (R\+TC). Actual date may also be obtained and an alarm function is included. \end{DoxyCompactList}\item 
file \hyperlink{_r_t_c1_8h}{R\+T\+C1.\+h}
\begin{DoxyCompactList}\small\item\em This component implements a real time clock (R\+TC). Actual date may also be obtained and an alarm function is included. \end{DoxyCompactList}\item 
file \hyperlink{semphr_8h}{semphr.\+h}
\item 
file \hyperlink{_stack_macros_8h}{Stack\+Macros.\+h}
\item 
file \hyperlink{task_8h}{task.\+h}
\item 
file \hyperlink{tasks_8c}{tasks.\+c}
\item 
file \hyperlink{_t_i1_8c}{T\+I1.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Timer\+Int\char`\"{} implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. The source of periodic interrupt can be timer compare or reload register or timer-\/overflow interrupt (of free running counter). \end{DoxyCompactList}\item 
file \hyperlink{_t_i1_8h}{T\+I1.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Timer\+Int\char`\"{} implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. The source of periodic interrupt can be timer compare or reload register or timer-\/overflow interrupt (of free running counter). \end{DoxyCompactList}\item 
file \hyperlink{_timer_int_ldd1_8c}{Timer\+Int\+Ldd1.\+c}
\begin{DoxyCompactList}\small\item\em This Timer\+Int component implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. This Timer\+Int component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component. \end{DoxyCompactList}\item 
file \hyperlink{_timer_int_ldd1_8h}{Timer\+Int\+Ldd1.\+h}
\begin{DoxyCompactList}\small\item\em This Timer\+Int component implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. This Timer\+Int component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component. \end{DoxyCompactList}\item 
file \hyperlink{timers_8c}{timers.\+c}
\item 
file \hyperlink{timers_8h}{timers.\+h}
\item 
file \hyperlink{_t_s_k1_8c}{T\+S\+K1.\+c}
\item 
file \hyperlink{_t_s_k1_8h}{T\+S\+K1.\+h}
\item 
file \hyperlink{_t_s_sin_8c}{T\+S\+Sin.\+c}
\item 
file \hyperlink{_t_s_sin_8h}{T\+S\+Sin.\+h}
\item 
file \hyperlink{_t_u1_8c}{T\+U1.\+c}
\begin{DoxyCompactList}\small\item\em This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure. \end{DoxyCompactList}\item 
file \hyperlink{_t_u1_8h}{T\+U1.\+h}
\begin{DoxyCompactList}\small\item\em This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure. \end{DoxyCompactList}\item 
file \hyperlink{_u_t_i_l1_8c}{U\+T\+I\+L1.\+c}
\begin{DoxyCompactList}\small\item\em Contains various utility functions. \end{DoxyCompactList}\item 
file \hyperlink{_u_t_i_l1_8h}{U\+T\+I\+L1.\+h}
\begin{DoxyCompactList}\small\item\em Contains various utility functions. \end{DoxyCompactList}\item 
file \hyperlink{_u_t_i_l1config_8h}{U\+T\+I\+L1config.\+h}
\item 
file \hyperlink{_vectors_8c}{Vectors.\+c}
\item 
file \hyperlink{_w_a_i_t1_8c}{W\+A\+I\+T1.\+c}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t1_8h}{W\+A\+I\+T1.\+h}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t1config_8h}{W\+A\+I\+T1config.\+h}
\begin{DoxyCompactList}\small\item\em Configuration header file for Wait. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t2_8c}{W\+A\+I\+T2.\+c}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t2_8h}{W\+A\+I\+T2.\+h}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t2config_8h}{W\+A\+I\+T2config.\+h}
\begin{DoxyCompactList}\small\item\em Configuration header file for Wait. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t3_8c}{W\+A\+I\+T3.\+c}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t3_8h}{W\+A\+I\+T3.\+h}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t3config_8h}{W\+A\+I\+T3config.\+h}
\begin{DoxyCompactList}\small\item\em Configuration header file for Wait. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t4_8c}{W\+A\+I\+T4.\+c}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t4_8h}{W\+A\+I\+T4.\+h}
\begin{DoxyCompactList}\small\item\em Implements busy waiting routines. \end{DoxyCompactList}\item 
file \hyperlink{_w_a_i_t4config_8h}{W\+A\+I\+T4config.\+h}
\begin{DoxyCompactList}\small\item\em Configuration header file for Wait. \end{DoxyCompactList}\item 
file \hyperlink{_x_f1_8c}{X\+F1.\+c}
\item 
file \hyperlink{_x_f1_8h}{X\+F1.\+h}
\item 
file \hyperlink{_x_f1config_8h}{X\+F1config.\+h}
\end{DoxyCompactItemize}
