
FreeRTOS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b878  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  0800ba28  0800ba28  0000ca28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be6c  0800be6c  0000d6e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be6c  0800be6c  0000ce6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be74  0800be74  0000d6e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800be74  0800be74  0000ce74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be7c  0800be7c  0000ce7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006e0  20000000  0800be80  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d6e0  2**0
                  CONTENTS
 10 .bss          00006704  200006e0  200006e0  0000d6e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20006de4  20006de4  0000d6e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d6e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000180f4  00000000  00000000  0000d710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003818  00000000  00000000  00025804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  00029020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001171  00000000  00000000  0002a6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000455f  00000000  00000000  0002b811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017c00  00000000  00000000  0002fd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9754  00000000  00000000  00047970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001310c4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007150  00000000  00000000  00131108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  00138258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200006e0 	.word	0x200006e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ba10 	.word	0x0800ba10

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200006e4 	.word	0x200006e4
 80001ec:	0800ba10 	.word	0x0800ba10

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
    // Wysyłamy surowe dane przez UART w trybie blokującym (polling)
    // Timeout 10ms wystarczy na małe paczki tekstu
    HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, 10);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	230a      	movs	r3, #10
 8000f06:	68b9      	ldr	r1, [r7, #8]
 8000f08:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <_write+0x24>)
 8000f0a:	f002 fd07 	bl	800391c <HAL_UART_Transmit>
    return len;
 8000f0e:	687b      	ldr	r3, [r7, #4]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3710      	adds	r7, #16
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	2000081c 	.word	0x2000081c

08000f1c <get_cycles>:

static inline uint64_t get_cycles(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
    return DWT->CYCCNT;
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <get_cycles+0x20>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	460b      	mov	r3, r1
}
 8000f2e:	4610      	mov	r0, r2
 8000f30:	4619      	mov	r1, r3
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	e0001000 	.word	0xe0001000

08000f40 <dwt_init>:

void dwt_init(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000f44:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <dwt_init+0x2c>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	4a08      	ldr	r2, [pc, #32]	@ (8000f6c <dwt_init+0x2c>)
 8000f4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f4e:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8000f50:	4b07      	ldr	r3, [pc, #28]	@ (8000f70 <dwt_init+0x30>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000f56:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <dwt_init+0x30>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a05      	ldr	r2, [pc, #20]	@ (8000f70 <dwt_init+0x30>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6013      	str	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000edf0 	.word	0xe000edf0
 8000f70:	e0001000 	.word	0xe0001000

08000f74 <cb_100>:
static bool done_1000 = false, done_5000 = false, done_10000 = false;

static int repeat = 0;

void cb_100(TimerHandle_t xTimer)
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
    if (count_100 < SAMPLES) {
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <cb_100+0x48>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000f84:	da0d      	bge.n	8000fa2 <cb_100+0x2e>
        time_100[count_100++] = get_cycles();
 8000f86:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <cb_100+0x48>)
 8000f88:	681c      	ldr	r4, [r3, #0]
 8000f8a:	1c63      	adds	r3, r4, #1
 8000f8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000fbc <cb_100+0x48>)
 8000f8e:	6013      	str	r3, [r2, #0]
 8000f90:	f7ff ffc4 	bl	8000f1c <get_cycles>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	4809      	ldr	r0, [pc, #36]	@ (8000fc0 <cb_100+0x4c>)
 8000f9a:	00e1      	lsls	r1, r4, #3
 8000f9c:	4401      	add	r1, r0
 8000f9e:	e9c1 2300 	strd	r2, r3, [r1]
    }
    if (count_100 == SAMPLES) done_100 = true;
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <cb_100+0x48>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000faa:	d102      	bne.n	8000fb2 <cb_100+0x3e>
 8000fac:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <cb_100+0x50>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	701a      	strb	r2, [r3, #0]
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd90      	pop	{r4, r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20002c90 	.word	0x20002c90
 8000fc0:	20000d50 	.word	0x20000d50
 8000fc4:	20002ca8 	.word	0x20002ca8

08000fc8 <timers_init>:

TimerHandle_t t100, t200, t500, t1000, t5000, t10000;


void timers_init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af02      	add	r7, sp, #8
    t100    = xTimerCreate("t100",    10,      pdTRUE, NULL, cb_100);
 8000fce:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <timers_init+0x24>)
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	210a      	movs	r1, #10
 8000fd8:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <timers_init+0x28>)
 8000fda:	f005 f8cb 	bl	8006174 <xTimerCreate>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	4a04      	ldr	r2, [pc, #16]	@ (8000ff4 <timers_init+0x2c>)
 8000fe2:	6013      	str	r3, [r2, #0]
//    t200    = xTimerCreate("t200",    2,      pdTRUE, NULL, cb_200);
//    t500    = xTimerCreate("t500",    5,      pdTRUE, NULL, cb_500);
//    t1000   = xTimerCreate("t1000",   pdMS_TO_TICKS(1),      pdTRUE, NULL, cb_1000);
//    t5000   = xTimerCreate("t5000",   pdMS_TO_TICKS(5),      pdTRUE, NULL, cb_5000);
//    t10000  = xTimerCreate("t10000",  pdMS_TO_TICKS(10),     pdTRUE, NULL, cb_10000);
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	08000f75 	.word	0x08000f75
 8000ff0:	0800ba28 	.word	0x0800ba28
 8000ff4:	20002cb4 	.word	0x20002cb4

08000ff8 <timers_start>:

void timers_start(void)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af02      	add	r7, sp, #8
    xTimerStart(t100, 0);
 8000ffe:	4b08      	ldr	r3, [pc, #32]	@ (8001020 <timers_start+0x28>)
 8001000:	681c      	ldr	r4, [r3, #0]
 8001002:	f004 fc51 	bl	80058a8 <xTaskGetTickCount>
 8001006:	4602      	mov	r2, r0
 8001008:	2300      	movs	r3, #0
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2300      	movs	r3, #0
 800100e:	2101      	movs	r1, #1
 8001010:	4620      	mov	r0, r4
 8001012:	f005 f90d 	bl	8006230 <xTimerGenericCommand>
//    xTimerStart(t200, 0);
//    xTimerStart(t500, 0);
//    xTimerStart(t1000, 0);
//    xTimerStart(t5000, 0);
//    xTimerStart(t10000, 0);
}
 8001016:	bf00      	nop
 8001018:	3704      	adds	r7, #4
 800101a:	46bd      	mov	sp, r7
 800101c:	bd90      	pop	{r4, r7, pc}
 800101e:	bf00      	nop
 8001020:	20002cb4 	.word	0x20002cb4

08001024 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001024:	b5b0      	push	{r4, r5, r7, lr}
 8001026:	b08a      	sub	sp, #40	@ 0x28
 8001028:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102a:	f000 fed1 	bl	8001dd0 <HAL_Init>
//  HAL_TIM_Base_Start_IT(&htim3);
//  HAL_TIM_Base_Start_IT(&htim4);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102e:	f000 f841 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001032:	f000 fa11 	bl	8001458 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001036:	f000 f9b7 	bl	80013a8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800103a:	f000 f9df 	bl	80013fc <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 800103e:	f000 f989 	bl	8001354 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001042:	f000 f8a1 	bl	8001188 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001046:	f000 f8eb 	bl	8001220 <MX_TIM3_Init>
  MX_TIM4_Init();
 800104a:	f000 f935 	bl	80012b8 <MX_TIM4_Init>
  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  dwt_init();
 800104e:	f7ff ff77 	bl	8000f40 <dwt_init>
  timers_init();
 8001052:	f7ff ffb9 	bl	8000fc8 <timers_init>
  timers_start();
 8001056:	f7ff ffcf 	bl	8000ff8 <timers_start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800105a:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <main+0x80>)
 800105c:	f107 0414 	add.w	r4, r7, #20
 8001060:	461d      	mov	r5, r3
 8001062:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001064:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001066:	682b      	ldr	r3, [r5, #0]
 8001068:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f003 fb34 	bl	80046de <osThreadCreate>
 8001076:	4603      	mov	r3, r0
 8001078:	4a0b      	ldr	r2, [pc, #44]	@ (80010a8 <main+0x84>)
 800107a:	6013      	str	r3, [r2, #0]

  /* definition and creation of timerTest */
  osThreadDef(timerTest, StartTimerTest, osPriorityNormal, 0, 512);
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <main+0x88>)
 800107e:	463c      	mov	r4, r7
 8001080:	461d      	mov	r5, r3
 8001082:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001084:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001086:	682b      	ldr	r3, [r5, #0]
 8001088:	6023      	str	r3, [r4, #0]
  timerTestHandle = osThreadCreate(osThread(timerTest), NULL);
 800108a:	463b      	mov	r3, r7
 800108c:	2100      	movs	r1, #0
 800108e:	4618      	mov	r0, r3
 8001090:	f003 fb25 	bl	80046de <osThreadCreate>
 8001094:	4603      	mov	r3, r0
 8001096:	4a06      	ldr	r2, [pc, #24]	@ (80010b0 <main+0x8c>)
 8001098:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800109a:	f003 fb19 	bl	80046d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800109e:	bf00      	nop
 80010a0:	e7fd      	b.n	800109e <main+0x7a>
 80010a2:	bf00      	nop
 80010a4:	0800ba3c 	.word	0x0800ba3c
 80010a8:	20000d48 	.word	0x20000d48
 80010ac:	0800ba5c 	.word	0x0800ba5c
 80010b0:	20000d4c 	.word	0x20000d4c

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	@ 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0320 	add.w	r3, r7, #32
 80010be:	2230      	movs	r2, #48	@ 0x30
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f006 f949 	bl	800735a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	4b28      	ldr	r3, [pc, #160]	@ (8001180 <SystemClock_Config+0xcc>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e0:	4a27      	ldr	r2, [pc, #156]	@ (8001180 <SystemClock_Config+0xcc>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e8:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <SystemClock_Config+0xcc>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	4b22      	ldr	r3, [pc, #136]	@ (8001184 <SystemClock_Config+0xd0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a21      	ldr	r2, [pc, #132]	@ (8001184 <SystemClock_Config+0xd0>)
 80010fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <SystemClock_Config+0xd0>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001110:	2301      	movs	r3, #1
 8001112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001114:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001122:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001124:	2304      	movs	r3, #4
 8001126:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001128:	23a8      	movs	r3, #168	@ 0xa8
 800112a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001130:	2307      	movs	r3, #7
 8001132:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 0320 	add.w	r3, r7, #32
 8001138:	4618      	mov	r0, r3
 800113a:	f001 fa65 	bl	8002608 <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001144:	f000 fb32 	bl	80017ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001148:	230f      	movs	r3, #15
 800114a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800114c:	2302      	movs	r3, #2
 800114e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001154:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001158:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800115a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	2105      	movs	r1, #5
 8001166:	4618      	mov	r0, r3
 8001168:	f001 fcc6 	bl	8002af8 <HAL_RCC_ClockConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001172:	f000 fb1b 	bl	80017ac <Error_Handler>
  }
}
 8001176:	bf00      	nop
 8001178:	3750      	adds	r7, #80	@ 0x50
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800
 8001184:	40007000 	.word	0x40007000

08001188 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800118e:	f107 0308 	add.w	r3, r7, #8
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800119c:	463b      	mov	r3, r7
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011a4:	4b1d      	ldr	r3, [pc, #116]	@ (800121c <MX_TIM2_Init+0x94>)
 80011a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <MX_TIM2_Init+0x94>)
 80011ae:	22a7      	movs	r2, #167	@ 0xa7
 80011b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b2:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <MX_TIM2_Init+0x94>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_TIM2_Init+0x94>)
 80011ba:	2263      	movs	r2, #99	@ 0x63
 80011bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011be:	4b17      	ldr	r3, [pc, #92]	@ (800121c <MX_TIM2_Init+0x94>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c4:	4b15      	ldr	r3, [pc, #84]	@ (800121c <MX_TIM2_Init+0x94>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011ca:	4814      	ldr	r0, [pc, #80]	@ (800121c <MX_TIM2_Init+0x94>)
 80011cc:	f001 fee6 	bl	8002f9c <HAL_TIM_Base_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80011d6:	f000 fae9 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011e0:	f107 0308 	add.w	r3, r7, #8
 80011e4:	4619      	mov	r1, r3
 80011e6:	480d      	ldr	r0, [pc, #52]	@ (800121c <MX_TIM2_Init+0x94>)
 80011e8:	f002 f888 	bl	80032fc <HAL_TIM_ConfigClockSource>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80011f2:	f000 fadb 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f6:	2300      	movs	r3, #0
 80011f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011fe:	463b      	mov	r3, r7
 8001200:	4619      	mov	r1, r3
 8001202:	4806      	ldr	r0, [pc, #24]	@ (800121c <MX_TIM2_Init+0x94>)
 8001204:	f002 faaa 	bl	800375c <HAL_TIMEx_MasterConfigSynchronization>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800120e:	f000 facd 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001212:	bf00      	nop
 8001214:	3718      	adds	r7, #24
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	200006fc 	.word	0x200006fc

08001220 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001226:	f107 0308 	add.w	r3, r7, #8
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001234:	463b      	mov	r3, r7
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800123c:	4b1c      	ldr	r3, [pc, #112]	@ (80012b0 <MX_TIM3_Init+0x90>)
 800123e:	4a1d      	ldr	r2, [pc, #116]	@ (80012b4 <MX_TIM3_Init+0x94>)
 8001240:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 8001242:	4b1b      	ldr	r3, [pc, #108]	@ (80012b0 <MX_TIM3_Init+0x90>)
 8001244:	22a7      	movs	r2, #167	@ 0xa7
 8001246:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001248:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <MX_TIM3_Init+0x90>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 800124e:	4b18      	ldr	r3, [pc, #96]	@ (80012b0 <MX_TIM3_Init+0x90>)
 8001250:	22c7      	movs	r2, #199	@ 0xc7
 8001252:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001254:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <MX_TIM3_Init+0x90>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125a:	4b15      	ldr	r3, [pc, #84]	@ (80012b0 <MX_TIM3_Init+0x90>)
 800125c:	2200      	movs	r2, #0
 800125e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001260:	4813      	ldr	r0, [pc, #76]	@ (80012b0 <MX_TIM3_Init+0x90>)
 8001262:	f001 fe9b 	bl	8002f9c <HAL_TIM_Base_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 800126c:	f000 fa9e 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001270:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001274:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	4619      	mov	r1, r3
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <MX_TIM3_Init+0x90>)
 800127e:	f002 f83d 	bl	80032fc <HAL_TIM_ConfigClockSource>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001288:	f000 fa90 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800128c:	2300      	movs	r3, #0
 800128e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001290:	2300      	movs	r3, #0
 8001292:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001294:	463b      	mov	r3, r7
 8001296:	4619      	mov	r1, r3
 8001298:	4805      	ldr	r0, [pc, #20]	@ (80012b0 <MX_TIM3_Init+0x90>)
 800129a:	f002 fa5f 	bl	800375c <HAL_TIMEx_MasterConfigSynchronization>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80012a4:	f000 fa82 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000744 	.word	0x20000744
 80012b4:	40000400 	.word	0x40000400

080012b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012be:	f107 0308 	add.w	r3, r7, #8
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012cc:	463b      	mov	r3, r7
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012d4:	4b1d      	ldr	r3, [pc, #116]	@ (800134c <MX_TIM4_Init+0x94>)
 80012d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001350 <MX_TIM4_Init+0x98>)
 80012d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 167;
 80012da:	4b1c      	ldr	r3, [pc, #112]	@ (800134c <MX_TIM4_Init+0x94>)
 80012dc:	22a7      	movs	r2, #167	@ 0xa7
 80012de:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e0:	4b1a      	ldr	r3, [pc, #104]	@ (800134c <MX_TIM4_Init+0x94>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 80012e6:	4b19      	ldr	r3, [pc, #100]	@ (800134c <MX_TIM4_Init+0x94>)
 80012e8:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80012ec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ee:	4b17      	ldr	r3, [pc, #92]	@ (800134c <MX_TIM4_Init+0x94>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f4:	4b15      	ldr	r3, [pc, #84]	@ (800134c <MX_TIM4_Init+0x94>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80012fa:	4814      	ldr	r0, [pc, #80]	@ (800134c <MX_TIM4_Init+0x94>)
 80012fc:	f001 fe4e 	bl	8002f9c <HAL_TIM_Base_Init>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001306:	f000 fa51 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800130a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800130e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001310:	f107 0308 	add.w	r3, r7, #8
 8001314:	4619      	mov	r1, r3
 8001316:	480d      	ldr	r0, [pc, #52]	@ (800134c <MX_TIM4_Init+0x94>)
 8001318:	f001 fff0 	bl	80032fc <HAL_TIM_ConfigClockSource>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001322:	f000 fa43 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001326:	2300      	movs	r3, #0
 8001328:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800132e:	463b      	mov	r3, r7
 8001330:	4619      	mov	r1, r3
 8001332:	4806      	ldr	r0, [pc, #24]	@ (800134c <MX_TIM4_Init+0x94>)
 8001334:	f002 fa12 	bl	800375c <HAL_TIMEx_MasterConfigSynchronization>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800133e:	f000 fa35 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	2000078c 	.word	0x2000078c
 8001350:	40000800 	.word	0x40000800

08001354 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	@ (80013a4 <MX_USART2_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	@ (80013a0 <MX_USART2_UART_Init+0x4c>)
 800138c:	f002 fa76 	bl	800387c <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f000 fa09 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200007d4 	.word	0x200007d4
 80013a4:	40004400 	.word	0x40004400

080013a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013ac:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	@ (80013f8 <MX_USART3_UART_Init+0x50>)
 80013b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013c6:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013cc:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013ce:	220c      	movs	r2, #12
 80013d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d2:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <MX_USART3_UART_Init+0x4c>)
 80013e0:	f002 fa4c 	bl	800387c <HAL_UART_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80013ea:	f000 f9df 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000081c 	.word	0x2000081c
 80013f8:	40004800 	.word	0x40004800

080013fc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001400:	4b14      	ldr	r3, [pc, #80]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001402:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001406:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001408:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800140a:	2204      	movs	r2, #4
 800140c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800140e:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001410:	2202      	movs	r2, #2
 8001412:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001414:	4b0f      	ldr	r3, [pc, #60]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001416:	2200      	movs	r2, #0
 8001418:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800141c:	2202      	movs	r2, #2
 800141e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001420:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001422:	2201      	movs	r2, #1
 8001424:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001426:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001428:	2200      	movs	r2, #0
 800142a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800142e:	2200      	movs	r2, #0
 8001430:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001432:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001434:	2201      	movs	r2, #1
 8001436:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800143a:	2200      	movs	r2, #0
 800143c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	@ (8001454 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001440:	f000 ffd3 	bl	80023ea <HAL_PCD_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800144a:	f000 f9af 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000864 	.word	0x20000864

08001458 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08c      	sub	sp, #48	@ 0x30
 800145c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145e:	f107 031c 	add.w	r3, r7, #28
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
 8001472:	4b6d      	ldr	r3, [pc, #436]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a6c      	ldr	r2, [pc, #432]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 8001478:	f043 0304 	orr.w	r3, r3, #4
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b6a      	ldr	r3, [pc, #424]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0304 	and.w	r3, r3, #4
 8001486:	61bb      	str	r3, [r7, #24]
 8001488:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	4b66      	ldr	r3, [pc, #408]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	4a65      	ldr	r2, [pc, #404]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 8001494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001498:	6313      	str	r3, [r2, #48]	@ 0x30
 800149a:	4b63      	ldr	r3, [pc, #396]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	4a5e      	ldr	r2, [pc, #376]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	4b58      	ldr	r3, [pc, #352]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a57      	ldr	r2, [pc, #348]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014cc:	f043 0302 	orr.w	r3, r3, #2
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b55      	ldr	r3, [pc, #340]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	4b51      	ldr	r3, [pc, #324]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a50      	ldr	r2, [pc, #320]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014e8:	f043 0308 	orr.w	r3, r3, #8
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b4e      	ldr	r3, [pc, #312]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0308 	and.w	r3, r3, #8
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	4a49      	ldr	r2, [pc, #292]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 8001504:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001508:	6313      	str	r3, [r2, #48]	@ 0x30
 800150a:	4b47      	ldr	r3, [pc, #284]	@ (8001628 <MX_GPIO_Init+0x1d0>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	f244 0181 	movw	r1, #16513	@ 0x4081
 800151c:	4843      	ldr	r0, [pc, #268]	@ (800162c <MX_GPIO_Init+0x1d4>)
 800151e:	f000 ff4b 	bl	80023b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	2140      	movs	r1, #64	@ 0x40
 8001526:	4842      	ldr	r0, [pc, #264]	@ (8001630 <MX_GPIO_Init+0x1d8>)
 8001528:	f000 ff46 	bl	80023b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800152c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001532:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001536:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800153c:	f107 031c 	add.w	r3, r7, #28
 8001540:	4619      	mov	r1, r3
 8001542:	483c      	ldr	r0, [pc, #240]	@ (8001634 <MX_GPIO_Init+0x1dc>)
 8001544:	f000 fd8c 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001548:	2332      	movs	r3, #50	@ 0x32
 800154a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154c:	2302      	movs	r3, #2
 800154e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001554:	2303      	movs	r3, #3
 8001556:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001558:	230b      	movs	r3, #11
 800155a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800155c:	f107 031c 	add.w	r3, r7, #28
 8001560:	4619      	mov	r1, r3
 8001562:	4834      	ldr	r0, [pc, #208]	@ (8001634 <MX_GPIO_Init+0x1dc>)
 8001564:	f000 fd7c 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_CRS_DV_Pin;
 8001568:	2380      	movs	r3, #128	@ 0x80
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156c:	2302      	movs	r3, #2
 800156e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001574:	2303      	movs	r3, #3
 8001576:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001578:	230b      	movs	r3, #11
 800157a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_CRS_DV_GPIO_Port, &GPIO_InitStruct);
 800157c:	f107 031c 	add.w	r3, r7, #28
 8001580:	4619      	mov	r1, r3
 8001582:	482d      	ldr	r0, [pc, #180]	@ (8001638 <MX_GPIO_Init+0x1e0>)
 8001584:	f000 fd6c 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001588:	f244 0381 	movw	r3, #16513	@ 0x4081
 800158c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	4619      	mov	r1, r3
 80015a0:	4822      	ldr	r0, [pc, #136]	@ (800162c <MX_GPIO_Init+0x1d4>)
 80015a2:	f000 fd5d 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	2302      	movs	r3, #2
 80015ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b4:	2303      	movs	r3, #3
 80015b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015b8:	230b      	movs	r3, #11
 80015ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80015bc:	f107 031c 	add.w	r3, r7, #28
 80015c0:	4619      	mov	r1, r3
 80015c2:	481a      	ldr	r0, [pc, #104]	@ (800162c <MX_GPIO_Init+0x1d4>)
 80015c4:	f000 fd4c 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80015c8:	2340      	movs	r3, #64	@ 0x40
 80015ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015cc:	2301      	movs	r3, #1
 80015ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d4:	2300      	movs	r3, #0
 80015d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015d8:	f107 031c 	add.w	r3, r7, #28
 80015dc:	4619      	mov	r1, r3
 80015de:	4814      	ldr	r0, [pc, #80]	@ (8001630 <MX_GPIO_Init+0x1d8>)
 80015e0:	f000 fd3e 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80015e4:	2380      	movs	r3, #128	@ 0x80
 80015e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	4619      	mov	r1, r3
 80015f6:	480e      	ldr	r0, [pc, #56]	@ (8001630 <MX_GPIO_Init+0x1d8>)
 80015f8:	f000 fd32 	bl	8002060 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80015fc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001600:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160a:	2303      	movs	r3, #3
 800160c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800160e:	230b      	movs	r3, #11
 8001610:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001612:	f107 031c 	add.w	r3, r7, #28
 8001616:	4619      	mov	r1, r3
 8001618:	4805      	ldr	r0, [pc, #20]	@ (8001630 <MX_GPIO_Init+0x1d8>)
 800161a:	f000 fd21 	bl	8002060 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800161e:	bf00      	nop
 8001620:	3730      	adds	r7, #48	@ 0x30
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800
 800162c:	40020400 	.word	0x40020400
 8001630:	40021800 	.word	0x40021800
 8001634:	40020800 	.word	0x40020800
 8001638:	40020000 	.word	0x40020000

0800163c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
  HAL_UART_Transmit(&huart2, (uint8_t*)"Tick\r\n", 6, 100);
 8001644:	2364      	movs	r3, #100	@ 0x64
 8001646:	2206      	movs	r2, #6
 8001648:	4904      	ldr	r1, [pc, #16]	@ (800165c <StartDefaultTask+0x20>)
 800164a:	4805      	ldr	r0, [pc, #20]	@ (8001660 <StartDefaultTask+0x24>)
 800164c:	f002 f966 	bl	800391c <HAL_UART_Transmit>
    osDelay(1);
 8001650:	2001      	movs	r0, #1
 8001652:	f003 f86b 	bl	800472c <osDelay>
  HAL_UART_Transmit(&huart2, (uint8_t*)"Tick\r\n", 6, 100);
 8001656:	bf00      	nop
 8001658:	e7f4      	b.n	8001644 <StartDefaultTask+0x8>
 800165a:	bf00      	nop
 800165c:	0800ba70 	.word	0x0800ba70
 8001660:	200007d4 	.word	0x200007d4

08001664 <StartTimerTest>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTimerTest */
void StartTimerTest(void const * argument)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTimerTest */
  /* Infinite loop */
	 printf("=== SERIES %d ===\n", repeat + 1);
 800166c:	4b35      	ldr	r3, [pc, #212]	@ (8001744 <StartTimerTest+0xe0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	3301      	adds	r3, #1
 8001672:	4619      	mov	r1, r3
 8001674:	4834      	ldr	r0, [pc, #208]	@ (8001748 <StartTimerTest+0xe4>)
 8001676:	f005 fdc9 	bl	800720c <printf>
	 while (repeat < REPEATS) {
 800167a:	e054      	b.n	8001726 <StartTimerTest+0xc2>

//        if (done_100 && done_200 && done_500 &&
//            done_1000 && done_5000 && done_10000) {
//	        if (done_1000 && done_5000 && done_10000) {
		 	        if (done_100) {
 800167c:	4b33      	ldr	r3, [pc, #204]	@ (800174c <StartTimerTest+0xe8>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d04c      	beq.n	800171e <StartTimerTest+0xba>
            printf("=== SERIES %d ===\n", repeat + 1);
 8001684:	4b2f      	ldr	r3, [pc, #188]	@ (8001744 <StartTimerTest+0xe0>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	3301      	adds	r3, #1
 800168a:	4619      	mov	r1, r3
 800168c:	482e      	ldr	r0, [pc, #184]	@ (8001748 <StartTimerTest+0xe4>)
 800168e:	f005 fdbd 	bl	800720c <printf>

            for (int i = 0; i < SAMPLES; i++) {
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	e00b      	b.n	80016b0 <StartTimerTest+0x4c>
                printf("100us;%llu\n", time_100[i]);
 8001698:	4a2d      	ldr	r2, [pc, #180]	@ (8001750 <StartTimerTest+0xec>)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	4413      	add	r3, r2
 80016a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a4:	482b      	ldr	r0, [pc, #172]	@ (8001754 <StartTimerTest+0xf0>)
 80016a6:	f005 fdb1 	bl	800720c <printf>
            for (int i = 0; i < SAMPLES; i++) {
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	3301      	adds	r3, #1
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016b6:	dbef      	blt.n	8001698 <StartTimerTest+0x34>
//                printf("1000us;%llu\n", time_1000[i]);
//                printf("5000us;%llu\n", time_5000[i]);
//                printf("10000us;%llu\n", time_10000[i]);
            }

            repeat++;
 80016b8:	4b22      	ldr	r3, [pc, #136]	@ (8001744 <StartTimerTest+0xe0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	3301      	adds	r3, #1
 80016be:	4a21      	ldr	r2, [pc, #132]	@ (8001744 <StartTimerTest+0xe0>)
 80016c0:	6013      	str	r3, [r2, #0]

            // Reset jak w Zephyrze
            count_100 = count_200 = count_500 = 0;
 80016c2:	4b25      	ldr	r3, [pc, #148]	@ (8001758 <StartTimerTest+0xf4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	4b23      	ldr	r3, [pc, #140]	@ (8001758 <StartTimerTest+0xf4>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a23      	ldr	r2, [pc, #140]	@ (800175c <StartTimerTest+0xf8>)
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	4b22      	ldr	r3, [pc, #136]	@ (800175c <StartTimerTest+0xf8>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a22      	ldr	r2, [pc, #136]	@ (8001760 <StartTimerTest+0xfc>)
 80016d6:	6013      	str	r3, [r2, #0]
            count_1000 = count_5000 = count_10000 = 0;
 80016d8:	4b22      	ldr	r3, [pc, #136]	@ (8001764 <StartTimerTest+0x100>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	4b21      	ldr	r3, [pc, #132]	@ (8001764 <StartTimerTest+0x100>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a21      	ldr	r2, [pc, #132]	@ (8001768 <StartTimerTest+0x104>)
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	4b20      	ldr	r3, [pc, #128]	@ (8001768 <StartTimerTest+0x104>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a20      	ldr	r2, [pc, #128]	@ (800176c <StartTimerTest+0x108>)
 80016ec:	6013      	str	r3, [r2, #0]
            done_100 = done_200 = done_500 = false;
 80016ee:	4b20      	ldr	r3, [pc, #128]	@ (8001770 <StartTimerTest+0x10c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
 80016f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001770 <StartTimerTest+0x10c>)
 80016f6:	781a      	ldrb	r2, [r3, #0]
 80016f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001774 <StartTimerTest+0x110>)
 80016fa:	701a      	strb	r2, [r3, #0]
 80016fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <StartTimerTest+0x110>)
 80016fe:	781a      	ldrb	r2, [r3, #0]
 8001700:	4b12      	ldr	r3, [pc, #72]	@ (800174c <StartTimerTest+0xe8>)
 8001702:	701a      	strb	r2, [r3, #0]
            done_1000 = done_5000 = done_10000 = false;
 8001704:	4b1c      	ldr	r3, [pc, #112]	@ (8001778 <StartTimerTest+0x114>)
 8001706:	2200      	movs	r2, #0
 8001708:	701a      	strb	r2, [r3, #0]
 800170a:	4b1b      	ldr	r3, [pc, #108]	@ (8001778 <StartTimerTest+0x114>)
 800170c:	781a      	ldrb	r2, [r3, #0]
 800170e:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <StartTimerTest+0x118>)
 8001710:	701a      	strb	r2, [r3, #0]
 8001712:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <StartTimerTest+0x118>)
 8001714:	781a      	ldrb	r2, [r3, #0]
 8001716:	4b1a      	ldr	r3, [pc, #104]	@ (8001780 <StartTimerTest+0x11c>)
 8001718:	701a      	strb	r2, [r3, #0]

            timers_start();
 800171a:	f7ff fc6d 	bl	8000ff8 <timers_start>
        }

        vTaskDelay(pdMS_TO_TICKS(10));
 800171e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001722:	f003 fef3 	bl	800550c <vTaskDelay>
	 while (repeat < REPEATS) {
 8001726:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <StartTimerTest+0xe0>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b04      	cmp	r3, #4
 800172c:	dda6      	ble.n	800167c <StartTimerTest+0x18>
    }

    printf("All series completed.\n");
 800172e:	4815      	ldr	r0, [pc, #84]	@ (8001784 <StartTimerTest+0x120>)
 8001730:	f005 fdc8 	bl	80072c4 <puts>
    vTaskSuspend(NULL);
 8001734:	2000      	movs	r0, #0
 8001736:	f003 ff1f 	bl	8005578 <vTaskSuspend>
  /* USER CODE END StartTimerTest */
}
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20002cb0 	.word	0x20002cb0
 8001748:	0800ba78 	.word	0x0800ba78
 800174c:	20002ca8 	.word	0x20002ca8
 8001750:	20000d50 	.word	0x20000d50
 8001754:	0800ba8c 	.word	0x0800ba8c
 8001758:	20002c98 	.word	0x20002c98
 800175c:	20002c94 	.word	0x20002c94
 8001760:	20002c90 	.word	0x20002c90
 8001764:	20002ca4 	.word	0x20002ca4
 8001768:	20002ca0 	.word	0x20002ca0
 800176c:	20002c9c 	.word	0x20002c9c
 8001770:	20002caa 	.word	0x20002caa
 8001774:	20002ca9 	.word	0x20002ca9
 8001778:	20002cad 	.word	0x20002cad
 800177c:	20002cac 	.word	0x20002cac
 8001780:	20002cab 	.word	0x20002cab
 8001784:	0800ba98 	.word	0x0800ba98

08001788 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d101      	bne.n	800179e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800179a:	f000 fb3b 	bl	8001e14 <HAL_IncTick>
//          time_500[count_500++] = get_cycles();
//      else
//          done_500 = true;
//  }
  /* USER CODE END Callback 1 */
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40001000 	.word	0x40001000

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <Error_Handler+0x8>

080017b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
 80017c2:	4b12      	ldr	r3, [pc, #72]	@ (800180c <HAL_MspInit+0x54>)
 80017c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c6:	4a11      	ldr	r2, [pc, #68]	@ (800180c <HAL_MspInit+0x54>)
 80017c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ce:	4b0f      	ldr	r3, [pc, #60]	@ (800180c <HAL_MspInit+0x54>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	603b      	str	r3, [r7, #0]
 80017de:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <HAL_MspInit+0x54>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e2:	4a0a      	ldr	r2, [pc, #40]	@ (800180c <HAL_MspInit+0x54>)
 80017e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ea:	4b08      	ldr	r3, [pc, #32]	@ (800180c <HAL_MspInit+0x54>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f2:	603b      	str	r3, [r7, #0]
 80017f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017f6:	2200      	movs	r2, #0
 80017f8:	210f      	movs	r1, #15
 80017fa:	f06f 0001 	mvn.w	r0, #1
 80017fe:	f000 fc05 	bl	800200c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40023800 	.word	0x40023800

08001810 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001820:	d116      	bne.n	8001850 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	4b28      	ldr	r3, [pc, #160]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182a:	4a27      	ldr	r2, [pc, #156]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6413      	str	r3, [r2, #64]	@ 0x40
 8001832:	4b25      	ldr	r3, [pc, #148]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2105      	movs	r1, #5
 8001842:	201c      	movs	r0, #28
 8001844:	f000 fbe2 	bl	800200c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001848:	201c      	movs	r0, #28
 800184a:	f000 fbfb 	bl	8002044 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800184e:	e036      	b.n	80018be <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a1d      	ldr	r2, [pc, #116]	@ (80018cc <HAL_TIM_Base_MspInit+0xbc>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d116      	bne.n	8001888 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	4b1a      	ldr	r3, [pc, #104]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a19      	ldr	r2, [pc, #100]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 8001864:	f043 0302 	orr.w	r3, r3, #2
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2105      	movs	r1, #5
 800187a:	201d      	movs	r0, #29
 800187c:	f000 fbc6 	bl	800200c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001880:	201d      	movs	r0, #29
 8001882:	f000 fbdf 	bl	8002044 <HAL_NVIC_EnableIRQ>
}
 8001886:	e01a      	b.n	80018be <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a10      	ldr	r2, [pc, #64]	@ (80018d0 <HAL_TIM_Base_MspInit+0xc0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d115      	bne.n	80018be <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	4a0b      	ldr	r2, [pc, #44]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a2:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <HAL_TIM_Base_MspInit+0xb8>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	201e      	movs	r0, #30
 80018b4:	f000 fbaa 	bl	800200c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80018b8:	201e      	movs	r0, #30
 80018ba:	f000 fbc3 	bl	8002044 <HAL_NVIC_EnableIRQ>
}
 80018be:	bf00      	nop
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40000400 	.word	0x40000400
 80018d0:	40000800 	.word	0x40000800

080018d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08c      	sub	sp, #48	@ 0x30
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 031c 	add.w	r3, r7, #28
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a32      	ldr	r2, [pc, #200]	@ (80019bc <HAL_UART_MspInit+0xe8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d12c      	bne.n	8001950 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	4b31      	ldr	r3, [pc, #196]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fe:	4a30      	ldr	r2, [pc, #192]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001900:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001904:	6413      	str	r3, [r2, #64]	@ 0x40
 8001906:	4b2e      	ldr	r3, [pc, #184]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800190e:	61bb      	str	r3, [r7, #24]
 8001910:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	4b2a      	ldr	r3, [pc, #168]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	4a29      	ldr	r2, [pc, #164]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6313      	str	r3, [r2, #48]	@ 0x30
 8001922:	4b27      	ldr	r3, [pc, #156]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800192e:	230c      	movs	r3, #12
 8001930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800193e:	2307      	movs	r3, #7
 8001940:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001942:	f107 031c 	add.w	r3, r7, #28
 8001946:	4619      	mov	r1, r3
 8001948:	481e      	ldr	r0, [pc, #120]	@ (80019c4 <HAL_UART_MspInit+0xf0>)
 800194a:	f000 fb89 	bl	8002060 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800194e:	e031      	b.n	80019b4 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a1c      	ldr	r2, [pc, #112]	@ (80019c8 <HAL_UART_MspInit+0xf4>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d12c      	bne.n	80019b4 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	4b18      	ldr	r3, [pc, #96]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001962:	4a17      	ldr	r2, [pc, #92]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001968:	6413      	str	r3, [r2, #64]	@ 0x40
 800196a:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4a10      	ldr	r2, [pc, #64]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001980:	f043 0308 	orr.w	r3, r3, #8
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <HAL_UART_MspInit+0xec>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f003 0308 	and.w	r3, r3, #8
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001992:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001998:	2302      	movs	r3, #2
 800199a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a0:	2303      	movs	r3, #3
 80019a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019a4:	2307      	movs	r3, #7
 80019a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019a8:	f107 031c 	add.w	r3, r7, #28
 80019ac:	4619      	mov	r1, r3
 80019ae:	4807      	ldr	r0, [pc, #28]	@ (80019cc <HAL_UART_MspInit+0xf8>)
 80019b0:	f000 fb56 	bl	8002060 <HAL_GPIO_Init>
}
 80019b4:	bf00      	nop
 80019b6:	3730      	adds	r7, #48	@ 0x30
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40004400 	.word	0x40004400
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40020000 	.word	0x40020000
 80019c8:	40004800 	.word	0x40004800
 80019cc:	40020c00 	.word	0x40020c00

080019d0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08a      	sub	sp, #40	@ 0x28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d8:	f107 0314 	add.w	r3, r7, #20
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019f0:	d13f      	bne.n	8001a72 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	4b21      	ldr	r3, [pc, #132]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	4a20      	ldr	r2, [pc, #128]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 80019fc:	f043 0301 	orr.w	r3, r3, #1
 8001a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a02:	4b1e      	ldr	r3, [pc, #120]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a0e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a20:	230a      	movs	r3, #10
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4815      	ldr	r0, [pc, #84]	@ (8001a80 <HAL_PCD_MspInit+0xb0>)
 8001a2c:	f000 fb18 	bl	8002060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	4619      	mov	r1, r3
 8001a44:	480e      	ldr	r0, [pc, #56]	@ (8001a80 <HAL_PCD_MspInit+0xb0>)
 8001a46:	f000 fb0b 	bl	8002060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 8001a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 8001a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a54:	6353      	str	r3, [r2, #52]	@ 0x34
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	4a07      	ldr	r2, [pc, #28]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a66:	4b05      	ldr	r3, [pc, #20]	@ (8001a7c <HAL_PCD_MspInit+0xac>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001a72:	bf00      	nop
 8001a74:	3728      	adds	r7, #40	@ 0x28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40020000 	.word	0x40020000

08001a84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08e      	sub	sp, #56	@ 0x38
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001a90:	2300      	movs	r3, #0
 8001a92:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a94:	2300      	movs	r3, #0
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	4b33      	ldr	r3, [pc, #204]	@ (8001b68 <HAL_InitTick+0xe4>)
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9c:	4a32      	ldr	r2, [pc, #200]	@ (8001b68 <HAL_InitTick+0xe4>)
 8001a9e:	f043 0310 	orr.w	r3, r3, #16
 8001aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa4:	4b30      	ldr	r3, [pc, #192]	@ (8001b68 <HAL_InitTick+0xe4>)
 8001aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa8:	f003 0310 	and.w	r3, r3, #16
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ab0:	f107 0210 	add.w	r2, r7, #16
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	4611      	mov	r1, r2
 8001aba:	4618      	mov	r0, r3
 8001abc:	f001 fa3c 	bl	8002f38 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ac0:	6a3b      	ldr	r3, [r7, #32]
 8001ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d103      	bne.n	8001ad2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001aca:	f001 fa0d 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 8001ace:	6378      	str	r0, [r7, #52]	@ 0x34
 8001ad0:	e004      	b.n	8001adc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001ad2:	f001 fa09 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ade:	4a23      	ldr	r2, [pc, #140]	@ (8001b6c <HAL_InitTick+0xe8>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	0c9b      	lsrs	r3, r3, #18
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001aea:	4b21      	ldr	r3, [pc, #132]	@ (8001b70 <HAL_InitTick+0xec>)
 8001aec:	4a21      	ldr	r2, [pc, #132]	@ (8001b74 <HAL_InitTick+0xf0>)
 8001aee:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001af0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b70 <HAL_InitTick+0xec>)
 8001af2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001af6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001af8:	4a1d      	ldr	r2, [pc, #116]	@ (8001b70 <HAL_InitTick+0xec>)
 8001afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001afc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001afe:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <HAL_InitTick+0xec>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b04:	4b1a      	ldr	r3, [pc, #104]	@ (8001b70 <HAL_InitTick+0xec>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b0a:	4b19      	ldr	r3, [pc, #100]	@ (8001b70 <HAL_InitTick+0xec>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001b10:	4817      	ldr	r0, [pc, #92]	@ (8001b70 <HAL_InitTick+0xec>)
 8001b12:	f001 fa43 	bl	8002f9c <HAL_TIM_Base_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001b1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d11b      	bne.n	8001b5c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001b24:	4812      	ldr	r0, [pc, #72]	@ (8001b70 <HAL_InitTick+0xec>)
 8001b26:	f001 fa89 	bl	800303c <HAL_TIM_Base_Start_IT>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001b30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d111      	bne.n	8001b5c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b38:	2036      	movs	r0, #54	@ 0x36
 8001b3a:	f000 fa83 	bl	8002044 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2b0f      	cmp	r3, #15
 8001b42:	d808      	bhi.n	8001b56 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001b44:	2200      	movs	r2, #0
 8001b46:	6879      	ldr	r1, [r7, #4]
 8001b48:	2036      	movs	r0, #54	@ 0x36
 8001b4a:	f000 fa5f 	bl	800200c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b78 <HAL_InitTick+0xf4>)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6013      	str	r3, [r2, #0]
 8001b54:	e002      	b.n	8001b5c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001b5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3738      	adds	r7, #56	@ 0x38
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	431bde83 	.word	0x431bde83
 8001b70:	20002cb8 	.word	0x20002cb8
 8001b74:	40001000 	.word	0x40001000
 8001b78:	20000004 	.word	0x20000004

08001b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <NMI_Handler+0x4>

08001b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <HardFault_Handler+0x4>

08001b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <MemManage_Handler+0x4>

08001b94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <BusFault_Handler+0x4>

08001b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <UsageFault_Handler+0x4>

08001ba4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bb8:	4802      	ldr	r0, [pc, #8]	@ (8001bc4 <TIM2_IRQHandler+0x10>)
 8001bba:	f001 faaf 	bl	800311c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200006fc 	.word	0x200006fc

08001bc8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bcc:	4802      	ldr	r0, [pc, #8]	@ (8001bd8 <TIM3_IRQHandler+0x10>)
 8001bce:	f001 faa5 	bl	800311c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000744 	.word	0x20000744

08001bdc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001be0:	4802      	ldr	r0, [pc, #8]	@ (8001bec <TIM4_IRQHandler+0x10>)
 8001be2:	f001 fa9b 	bl	800311c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	2000078c 	.word	0x2000078c

08001bf0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <TIM6_DAC_IRQHandler+0x10>)
 8001bf6:	f001 fa91 	bl	800311c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20002cb8 	.word	0x20002cb8

08001c04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  return 1;
 8001c08:	2301      	movs	r3, #1
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_kill>:

int _kill(int pid, int sig)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c1e:	f005 fc1f 	bl	8007460 <__errno>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2216      	movs	r2, #22
 8001c26:	601a      	str	r2, [r3, #0]
  return -1;
 8001c28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <_exit>:

void _exit (int status)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f7ff ffe7 	bl	8001c14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c46:	bf00      	nop
 8001c48:	e7fd      	b.n	8001c46 <_exit+0x12>

08001c4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b086      	sub	sp, #24
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	60f8      	str	r0, [r7, #12]
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
 8001c5a:	e00a      	b.n	8001c72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c5c:	f3af 8000 	nop.w
 8001c60:	4601      	mov	r1, r0
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	1c5a      	adds	r2, r3, #1
 8001c66:	60ba      	str	r2, [r7, #8]
 8001c68:	b2ca      	uxtb	r2, r1
 8001c6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	697a      	ldr	r2, [r7, #20]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	dbf0      	blt.n	8001c5c <_read+0x12>
  }

  return len;
 8001c7a:	687b      	ldr	r3, [r7, #4]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cac:	605a      	str	r2, [r3, #4]
  return 0;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_isatty>:

int _isatty(int file)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cc4:	2301      	movs	r3, #1
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	b085      	sub	sp, #20
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	60f8      	str	r0, [r7, #12]
 8001cda:	60b9      	str	r1, [r7, #8]
 8001cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf4:	4a14      	ldr	r2, [pc, #80]	@ (8001d48 <_sbrk+0x5c>)
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <_sbrk+0x60>)
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d00:	4b13      	ldr	r3, [pc, #76]	@ (8001d50 <_sbrk+0x64>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d102      	bne.n	8001d0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d08:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <_sbrk+0x64>)
 8001d0a:	4a12      	ldr	r2, [pc, #72]	@ (8001d54 <_sbrk+0x68>)
 8001d0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <_sbrk+0x64>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4413      	add	r3, r2
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d207      	bcs.n	8001d2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d1c:	f005 fba0 	bl	8007460 <__errno>
 8001d20:	4603      	mov	r3, r0
 8001d22:	220c      	movs	r2, #12
 8001d24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d26:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2a:	e009      	b.n	8001d40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <_sbrk+0x64>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d32:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <_sbrk+0x64>)
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4413      	add	r3, r2
 8001d3a:	4a05      	ldr	r2, [pc, #20]	@ (8001d50 <_sbrk+0x64>)
 8001d3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20030000 	.word	0x20030000
 8001d4c:	00000400 	.word	0x00000400
 8001d50:	20002d00 	.word	0x20002d00
 8001d54:	20006de8 	.word	0x20006de8

08001d58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d5c:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <SystemInit+0x20>)
 8001d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d62:	4a05      	ldr	r2, [pc, #20]	@ (8001d78 <SystemInit+0x20>)
 8001d64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	e000ed00 	.word	0xe000ed00

08001d7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001db4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d80:	f7ff ffea 	bl	8001d58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d84:	480c      	ldr	r0, [pc, #48]	@ (8001db8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d86:	490d      	ldr	r1, [pc, #52]	@ (8001dbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d88:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d8c:	e002      	b.n	8001d94 <LoopCopyDataInit>

08001d8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d92:	3304      	adds	r3, #4

08001d94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d98:	d3f9      	bcc.n	8001d8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001dc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da0:	e001      	b.n	8001da6 <LoopFillZerobss>

08001da2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da4:	3204      	adds	r2, #4

08001da6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001da6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001da8:	d3fb      	bcc.n	8001da2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001daa:	f005 fb5f 	bl	800746c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dae:	f7ff f939 	bl	8001024 <main>
  bx  lr    
 8001db2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001db4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dbc:	200006e0 	.word	0x200006e0
  ldr r2, =_sidata
 8001dc0:	0800be80 	.word	0x0800be80
  ldr r2, =_sbss
 8001dc4:	200006e0 	.word	0x200006e0
  ldr r4, =_ebss
 8001dc8:	20006de4 	.word	0x20006de4

08001dcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dcc:	e7fe      	b.n	8001dcc <ADC_IRQHandler>
	...

08001dd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e10 <HAL_Init+0x40>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e10 <HAL_Init+0x40>)
 8001dda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001de0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <HAL_Init+0x40>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e10 <HAL_Init+0x40>)
 8001de6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dec:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <HAL_Init+0x40>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a07      	ldr	r2, [pc, #28]	@ (8001e10 <HAL_Init+0x40>)
 8001df2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df8:	2003      	movs	r0, #3
 8001dfa:	f000 f8fc 	bl	8001ff6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dfe:	200f      	movs	r0, #15
 8001e00:	f7ff fe40 	bl	8001a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e04:	f7ff fcd8 	bl	80017b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023c00 	.word	0x40023c00

08001e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_IncTick+0x20>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	4b06      	ldr	r3, [pc, #24]	@ (8001e38 <HAL_IncTick+0x24>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4413      	add	r3, r2
 8001e24:	4a04      	ldr	r2, [pc, #16]	@ (8001e38 <HAL_IncTick+0x24>)
 8001e26:	6013      	str	r3, [r2, #0]
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000008 	.word	0x20000008
 8001e38:	20002d04 	.word	0x20002d04

08001e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e40:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <HAL_GetTick+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	20002d04 	.word	0x20002d04

08001e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e5c:	f7ff ffee 	bl	8001e3c <HAL_GetTick>
 8001e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e6c:	d005      	beq.n	8001e7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e98 <HAL_Delay+0x44>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	461a      	mov	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4413      	add	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e7a:	bf00      	nop
 8001e7c:	f7ff ffde 	bl	8001e3c <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d8f7      	bhi.n	8001e7c <HAL_Delay+0x28>
  {
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000008 	.word	0x20000008

08001e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001eb8:	4013      	ands	r3, r2
 8001eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ece:	4a04      	ldr	r2, [pc, #16]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	60d3      	str	r3, [r2, #12]
}
 8001ed4:	bf00      	nop
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee8:	4b04      	ldr	r3, [pc, #16]	@ (8001efc <__NVIC_GetPriorityGrouping+0x18>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	0a1b      	lsrs	r3, r3, #8
 8001eee:	f003 0307 	and.w	r3, r3, #7
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	db0b      	blt.n	8001f2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	f003 021f 	and.w	r2, r3, #31
 8001f18:	4907      	ldr	r1, [pc, #28]	@ (8001f38 <__NVIC_EnableIRQ+0x38>)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	095b      	lsrs	r3, r3, #5
 8001f20:	2001      	movs	r0, #1
 8001f22:	fa00 f202 	lsl.w	r2, r0, r2
 8001f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000e100 	.word	0xe000e100

08001f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	6039      	str	r1, [r7, #0]
 8001f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	db0a      	blt.n	8001f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	490c      	ldr	r1, [pc, #48]	@ (8001f88 <__NVIC_SetPriority+0x4c>)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	0112      	lsls	r2, r2, #4
 8001f5c:	b2d2      	uxtb	r2, r2
 8001f5e:	440b      	add	r3, r1
 8001f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f64:	e00a      	b.n	8001f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	4908      	ldr	r1, [pc, #32]	@ (8001f8c <__NVIC_SetPriority+0x50>)
 8001f6c:	79fb      	ldrb	r3, [r7, #7]
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	3b04      	subs	r3, #4
 8001f74:	0112      	lsls	r2, r2, #4
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	440b      	add	r3, r1
 8001f7a:	761a      	strb	r2, [r3, #24]
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	e000e100 	.word	0xe000e100
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b089      	sub	sp, #36	@ 0x24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f1c3 0307 	rsb	r3, r3, #7
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	bf28      	it	cs
 8001fae:	2304      	movcs	r3, #4
 8001fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	3304      	adds	r3, #4
 8001fb6:	2b06      	cmp	r3, #6
 8001fb8:	d902      	bls.n	8001fc0 <NVIC_EncodePriority+0x30>
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	3b03      	subs	r3, #3
 8001fbe:	e000      	b.n	8001fc2 <NVIC_EncodePriority+0x32>
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe2:	43d9      	mvns	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe8:	4313      	orrs	r3, r2
         );
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3724      	adds	r7, #36	@ 0x24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff ff4c 	bl	8001e9c <__NVIC_SetPriorityGrouping>
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
 8002018:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800201e:	f7ff ff61 	bl	8001ee4 <__NVIC_GetPriorityGrouping>
 8002022:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	68b9      	ldr	r1, [r7, #8]
 8002028:	6978      	ldr	r0, [r7, #20]
 800202a:	f7ff ffb1 	bl	8001f90 <NVIC_EncodePriority>
 800202e:	4602      	mov	r2, r0
 8002030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002034:	4611      	mov	r1, r2
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff ff80 	bl	8001f3c <__NVIC_SetPriority>
}
 800203c:	bf00      	nop
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800204e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff ff54 	bl	8001f00 <__NVIC_EnableIRQ>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002060:	b480      	push	{r7}
 8002062:	b089      	sub	sp, #36	@ 0x24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800206a:	2300      	movs	r3, #0
 800206c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800206e:	2300      	movs	r3, #0
 8002070:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002076:	2300      	movs	r3, #0
 8002078:	61fb      	str	r3, [r7, #28]
 800207a:	e177      	b.n	800236c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800207c:	2201      	movs	r2, #1
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	4013      	ands	r3, r2
 800208e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	429a      	cmp	r2, r3
 8002096:	f040 8166 	bne.w	8002366 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f003 0303 	and.w	r3, r3, #3
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d005      	beq.n	80020b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d130      	bne.n	8002114 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	2203      	movs	r2, #3
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4313      	orrs	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020e8:	2201      	movs	r2, #1
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4013      	ands	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 0201 	and.w	r2, r3, #1
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	4313      	orrs	r3, r2
 800210c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	2b03      	cmp	r3, #3
 800211e:	d017      	beq.n	8002150 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	2203      	movs	r2, #3
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	69ba      	ldr	r2, [r7, #24]
 8002134:	4013      	ands	r3, r2
 8002136:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4313      	orrs	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f003 0303 	and.w	r3, r3, #3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d123      	bne.n	80021a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	08da      	lsrs	r2, r3, #3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3208      	adds	r2, #8
 8002164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002168:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	220f      	movs	r2, #15
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	691a      	ldr	r2, [r3, #16]
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	08da      	lsrs	r2, r3, #3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	3208      	adds	r2, #8
 800219e:	69b9      	ldr	r1, [r7, #24]
 80021a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	2203      	movs	r2, #3
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4013      	ands	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 0203 	and.w	r2, r3, #3
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f000 80c0 	beq.w	8002366 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e6:	2300      	movs	r3, #0
 80021e8:	60fb      	str	r3, [r7, #12]
 80021ea:	4b66      	ldr	r3, [pc, #408]	@ (8002384 <HAL_GPIO_Init+0x324>)
 80021ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ee:	4a65      	ldr	r2, [pc, #404]	@ (8002384 <HAL_GPIO_Init+0x324>)
 80021f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021f6:	4b63      	ldr	r3, [pc, #396]	@ (8002384 <HAL_GPIO_Init+0x324>)
 80021f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002202:	4a61      	ldr	r2, [pc, #388]	@ (8002388 <HAL_GPIO_Init+0x328>)
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	089b      	lsrs	r3, r3, #2
 8002208:	3302      	adds	r3, #2
 800220a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800220e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	220f      	movs	r2, #15
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43db      	mvns	r3, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4013      	ands	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a58      	ldr	r2, [pc, #352]	@ (800238c <HAL_GPIO_Init+0x32c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d037      	beq.n	800229e <HAL_GPIO_Init+0x23e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a57      	ldr	r2, [pc, #348]	@ (8002390 <HAL_GPIO_Init+0x330>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d031      	beq.n	800229a <HAL_GPIO_Init+0x23a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a56      	ldr	r2, [pc, #344]	@ (8002394 <HAL_GPIO_Init+0x334>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d02b      	beq.n	8002296 <HAL_GPIO_Init+0x236>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a55      	ldr	r2, [pc, #340]	@ (8002398 <HAL_GPIO_Init+0x338>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d025      	beq.n	8002292 <HAL_GPIO_Init+0x232>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a54      	ldr	r2, [pc, #336]	@ (800239c <HAL_GPIO_Init+0x33c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d01f      	beq.n	800228e <HAL_GPIO_Init+0x22e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a53      	ldr	r2, [pc, #332]	@ (80023a0 <HAL_GPIO_Init+0x340>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d019      	beq.n	800228a <HAL_GPIO_Init+0x22a>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a52      	ldr	r2, [pc, #328]	@ (80023a4 <HAL_GPIO_Init+0x344>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d013      	beq.n	8002286 <HAL_GPIO_Init+0x226>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a51      	ldr	r2, [pc, #324]	@ (80023a8 <HAL_GPIO_Init+0x348>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d00d      	beq.n	8002282 <HAL_GPIO_Init+0x222>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a50      	ldr	r2, [pc, #320]	@ (80023ac <HAL_GPIO_Init+0x34c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d007      	beq.n	800227e <HAL_GPIO_Init+0x21e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a4f      	ldr	r2, [pc, #316]	@ (80023b0 <HAL_GPIO_Init+0x350>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d101      	bne.n	800227a <HAL_GPIO_Init+0x21a>
 8002276:	2309      	movs	r3, #9
 8002278:	e012      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 800227a:	230a      	movs	r3, #10
 800227c:	e010      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 800227e:	2308      	movs	r3, #8
 8002280:	e00e      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 8002282:	2307      	movs	r3, #7
 8002284:	e00c      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 8002286:	2306      	movs	r3, #6
 8002288:	e00a      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 800228a:	2305      	movs	r3, #5
 800228c:	e008      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 800228e:	2304      	movs	r3, #4
 8002290:	e006      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 8002292:	2303      	movs	r3, #3
 8002294:	e004      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 8002296:	2302      	movs	r3, #2
 8002298:	e002      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <HAL_GPIO_Init+0x240>
 800229e:	2300      	movs	r3, #0
 80022a0:	69fa      	ldr	r2, [r7, #28]
 80022a2:	f002 0203 	and.w	r2, r2, #3
 80022a6:	0092      	lsls	r2, r2, #2
 80022a8:	4093      	lsls	r3, r2
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022b0:	4935      	ldr	r1, [pc, #212]	@ (8002388 <HAL_GPIO_Init+0x328>)
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	089b      	lsrs	r3, r3, #2
 80022b6:	3302      	adds	r3, #2
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022be:	4b3d      	ldr	r3, [pc, #244]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022e2:	4a34      	ldr	r2, [pc, #208]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022e8:	4b32      	ldr	r3, [pc, #200]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	4313      	orrs	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800230c:	4a29      	ldr	r2, [pc, #164]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002312:	4b28      	ldr	r3, [pc, #160]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	43db      	mvns	r3, r3
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	4013      	ands	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	4313      	orrs	r3, r2
 8002334:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002336:	4a1f      	ldr	r2, [pc, #124]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800233c:	4b1d      	ldr	r3, [pc, #116]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002360:	4a14      	ldr	r2, [pc, #80]	@ (80023b4 <HAL_GPIO_Init+0x354>)
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	3301      	adds	r3, #1
 800236a:	61fb      	str	r3, [r7, #28]
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	2b0f      	cmp	r3, #15
 8002370:	f67f ae84 	bls.w	800207c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	3724      	adds	r7, #36	@ 0x24
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40023800 	.word	0x40023800
 8002388:	40013800 	.word	0x40013800
 800238c:	40020000 	.word	0x40020000
 8002390:	40020400 	.word	0x40020400
 8002394:	40020800 	.word	0x40020800
 8002398:	40020c00 	.word	0x40020c00
 800239c:	40021000 	.word	0x40021000
 80023a0:	40021400 	.word	0x40021400
 80023a4:	40021800 	.word	0x40021800
 80023a8:	40021c00 	.word	0x40021c00
 80023ac:	40022000 	.word	0x40022000
 80023b0:	40022400 	.word	0x40022400
 80023b4:	40013c00 	.word	0x40013c00

080023b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	807b      	strh	r3, [r7, #2]
 80023c4:	4613      	mov	r3, r2
 80023c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023c8:	787b      	ldrb	r3, [r7, #1]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ce:	887a      	ldrh	r2, [r7, #2]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023d4:	e003      	b.n	80023de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023d6:	887b      	ldrh	r3, [r7, #2]
 80023d8:	041a      	lsls	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	619a      	str	r2, [r3, #24]
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b086      	sub	sp, #24
 80023ee:	af02      	add	r7, sp, #8
 80023f0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e101      	b.n	8002600 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d106      	bne.n	800241c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff fada 	bl	80019d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2203      	movs	r2, #3
 8002420:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800242a:	d102      	bne.n	8002432 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f001 fe90 	bl	800415c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6818      	ldr	r0, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	7c1a      	ldrb	r2, [r3, #16]
 8002444:	f88d 2000 	strb.w	r2, [sp]
 8002448:	3304      	adds	r3, #4
 800244a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800244c:	f001 fe22 	bl	8004094 <USB_CoreInit>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d005      	beq.n	8002462 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2202      	movs	r2, #2
 800245a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e0ce      	b.n	8002600 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2100      	movs	r1, #0
 8002468:	4618      	mov	r0, r3
 800246a:	f001 fe88 	bl	800417e <USB_SetCurrentMode>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2202      	movs	r2, #2
 8002478:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e0bf      	b.n	8002600 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002480:	2300      	movs	r3, #0
 8002482:	73fb      	strb	r3, [r7, #15]
 8002484:	e04a      	b.n	800251c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002486:	7bfa      	ldrb	r2, [r7, #15]
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	4613      	mov	r3, r2
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	4413      	add	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	440b      	add	r3, r1
 8002494:	3315      	adds	r3, #21
 8002496:	2201      	movs	r2, #1
 8002498:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800249a:	7bfa      	ldrb	r2, [r7, #15]
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	00db      	lsls	r3, r3, #3
 80024a2:	4413      	add	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	440b      	add	r3, r1
 80024a8:	3314      	adds	r3, #20
 80024aa:	7bfa      	ldrb	r2, [r7, #15]
 80024ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024ae:	7bfa      	ldrb	r2, [r7, #15]
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
 80024b2:	b298      	uxth	r0, r3
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	4613      	mov	r3, r2
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	4413      	add	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	440b      	add	r3, r1
 80024c0:	332e      	adds	r3, #46	@ 0x2e
 80024c2:	4602      	mov	r2, r0
 80024c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4413      	add	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	3318      	adds	r3, #24
 80024d6:	2200      	movs	r2, #0
 80024d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024da:	7bfa      	ldrb	r2, [r7, #15]
 80024dc:	6879      	ldr	r1, [r7, #4]
 80024de:	4613      	mov	r3, r2
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	4413      	add	r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	440b      	add	r3, r1
 80024e8:	331c      	adds	r3, #28
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80024ee:	7bfa      	ldrb	r2, [r7, #15]
 80024f0:	6879      	ldr	r1, [r7, #4]
 80024f2:	4613      	mov	r3, r2
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	4413      	add	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	440b      	add	r3, r1
 80024fc:	3320      	adds	r3, #32
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002502:	7bfa      	ldrb	r2, [r7, #15]
 8002504:	6879      	ldr	r1, [r7, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	4413      	add	r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	440b      	add	r3, r1
 8002510:	3324      	adds	r3, #36	@ 0x24
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	3301      	adds	r3, #1
 800251a:	73fb      	strb	r3, [r7, #15]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	791b      	ldrb	r3, [r3, #4]
 8002520:	7bfa      	ldrb	r2, [r7, #15]
 8002522:	429a      	cmp	r2, r3
 8002524:	d3af      	bcc.n	8002486 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002526:	2300      	movs	r3, #0
 8002528:	73fb      	strb	r3, [r7, #15]
 800252a:	e044      	b.n	80025b6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800252c:	7bfa      	ldrb	r2, [r7, #15]
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	4413      	add	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800253e:	2200      	movs	r2, #0
 8002540:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002542:	7bfa      	ldrb	r2, [r7, #15]
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	4413      	add	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002554:	7bfa      	ldrb	r2, [r7, #15]
 8002556:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002558:	7bfa      	ldrb	r2, [r7, #15]
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	4613      	mov	r3, r2
 800255e:	00db      	lsls	r3, r3, #3
 8002560:	4413      	add	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	440b      	add	r3, r1
 8002566:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800256a:	2200      	movs	r2, #0
 800256c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800256e:	7bfa      	ldrb	r2, [r7, #15]
 8002570:	6879      	ldr	r1, [r7, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	00db      	lsls	r3, r3, #3
 8002576:	4413      	add	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	440b      	add	r3, r1
 800257c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002584:	7bfa      	ldrb	r2, [r7, #15]
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	4613      	mov	r3, r2
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	4413      	add	r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	440b      	add	r3, r1
 8002592:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800259a:	7bfa      	ldrb	r2, [r7, #15]
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	4613      	mov	r3, r2
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	4413      	add	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	440b      	add	r3, r1
 80025a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
 80025b2:	3301      	adds	r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	791b      	ldrb	r3, [r3, #4]
 80025ba:	7bfa      	ldrb	r2, [r7, #15]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d3b5      	bcc.n	800252c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	7c1a      	ldrb	r2, [r3, #16]
 80025c8:	f88d 2000 	strb.w	r2, [sp]
 80025cc:	3304      	adds	r3, #4
 80025ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025d0:	f001 fe22 	bl	8004218 <USB_DevInit>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d005      	beq.n	80025e6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2202      	movs	r2, #2
 80025de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e00c      	b.n	8002600 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f001 ffea 	bl	80045d2 <USB_DevDisconnect>

  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e267      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d075      	beq.n	8002712 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002626:	4b88      	ldr	r3, [pc, #544]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	2b04      	cmp	r3, #4
 8002630:	d00c      	beq.n	800264c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002632:	4b85      	ldr	r3, [pc, #532]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800263a:	2b08      	cmp	r3, #8
 800263c:	d112      	bne.n	8002664 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800263e:	4b82      	ldr	r3, [pc, #520]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002646:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800264a:	d10b      	bne.n	8002664 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800264c:	4b7e      	ldr	r3, [pc, #504]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d05b      	beq.n	8002710 <HAL_RCC_OscConfig+0x108>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d157      	bne.n	8002710 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e242      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800266c:	d106      	bne.n	800267c <HAL_RCC_OscConfig+0x74>
 800266e:	4b76      	ldr	r3, [pc, #472]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a75      	ldr	r2, [pc, #468]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	e01d      	b.n	80026b8 <HAL_RCC_OscConfig+0xb0>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002684:	d10c      	bne.n	80026a0 <HAL_RCC_OscConfig+0x98>
 8002686:	4b70      	ldr	r3, [pc, #448]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a6f      	ldr	r2, [pc, #444]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 800268c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	4b6d      	ldr	r3, [pc, #436]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a6c      	ldr	r2, [pc, #432]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e00b      	b.n	80026b8 <HAL_RCC_OscConfig+0xb0>
 80026a0:	4b69      	ldr	r3, [pc, #420]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a68      	ldr	r2, [pc, #416]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80026a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	4b66      	ldr	r3, [pc, #408]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a65      	ldr	r2, [pc, #404]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80026b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d013      	beq.n	80026e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c0:	f7ff fbbc 	bl	8001e3c <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c8:	f7ff fbb8 	bl	8001e3c <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b64      	cmp	r3, #100	@ 0x64
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e207      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026da:	4b5b      	ldr	r3, [pc, #364]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f0      	beq.n	80026c8 <HAL_RCC_OscConfig+0xc0>
 80026e6:	e014      	b.n	8002712 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e8:	f7ff fba8 	bl	8001e3c <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f0:	f7ff fba4 	bl	8001e3c <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b64      	cmp	r3, #100	@ 0x64
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e1f3      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002702:	4b51      	ldr	r3, [pc, #324]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f0      	bne.n	80026f0 <HAL_RCC_OscConfig+0xe8>
 800270e:	e000      	b.n	8002712 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d063      	beq.n	80027e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800271e:	4b4a      	ldr	r3, [pc, #296]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 030c 	and.w	r3, r3, #12
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00b      	beq.n	8002742 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800272a:	4b47      	ldr	r3, [pc, #284]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002732:	2b08      	cmp	r3, #8
 8002734:	d11c      	bne.n	8002770 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002736:	4b44      	ldr	r3, [pc, #272]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d116      	bne.n	8002770 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002742:	4b41      	ldr	r3, [pc, #260]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d005      	beq.n	800275a <HAL_RCC_OscConfig+0x152>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d001      	beq.n	800275a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e1c7      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800275a:	4b3b      	ldr	r3, [pc, #236]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	4937      	ldr	r1, [pc, #220]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 800276a:	4313      	orrs	r3, r2
 800276c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800276e:	e03a      	b.n	80027e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d020      	beq.n	80027ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002778:	4b34      	ldr	r3, [pc, #208]	@ (800284c <HAL_RCC_OscConfig+0x244>)
 800277a:	2201      	movs	r2, #1
 800277c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277e:	f7ff fb5d 	bl	8001e3c <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002786:	f7ff fb59 	bl	8001e3c <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e1a8      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002798:	4b2b      	ldr	r3, [pc, #172]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f0      	beq.n	8002786 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a4:	4b28      	ldr	r3, [pc, #160]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	4925      	ldr	r1, [pc, #148]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	600b      	str	r3, [r1, #0]
 80027b8:	e015      	b.n	80027e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027ba:	4b24      	ldr	r3, [pc, #144]	@ (800284c <HAL_RCC_OscConfig+0x244>)
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c0:	f7ff fb3c 	bl	8001e3c <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027c8:	f7ff fb38 	bl	8001e3c <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e187      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027da:	4b1b      	ldr	r3, [pc, #108]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1f0      	bne.n	80027c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d036      	beq.n	8002860 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d016      	beq.n	8002828 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027fa:	4b15      	ldr	r3, [pc, #84]	@ (8002850 <HAL_RCC_OscConfig+0x248>)
 80027fc:	2201      	movs	r2, #1
 80027fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002800:	f7ff fb1c 	bl	8001e3c <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002806:	e008      	b.n	800281a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002808:	f7ff fb18 	bl	8001e3c <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e167      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800281a:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <HAL_RCC_OscConfig+0x240>)
 800281c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0f0      	beq.n	8002808 <HAL_RCC_OscConfig+0x200>
 8002826:	e01b      	b.n	8002860 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002828:	4b09      	ldr	r3, [pc, #36]	@ (8002850 <HAL_RCC_OscConfig+0x248>)
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800282e:	f7ff fb05 	bl	8001e3c <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002834:	e00e      	b.n	8002854 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002836:	f7ff fb01 	bl	8001e3c <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d907      	bls.n	8002854 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e150      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
 8002848:	40023800 	.word	0x40023800
 800284c:	42470000 	.word	0x42470000
 8002850:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002854:	4b88      	ldr	r3, [pc, #544]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002856:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1ea      	bne.n	8002836 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 8097 	beq.w	800299c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800286e:	2300      	movs	r3, #0
 8002870:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002872:	4b81      	ldr	r3, [pc, #516]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10f      	bne.n	800289e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	4b7d      	ldr	r3, [pc, #500]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	4a7c      	ldr	r2, [pc, #496]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002888:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800288c:	6413      	str	r3, [r2, #64]	@ 0x40
 800288e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800289a:	2301      	movs	r3, #1
 800289c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289e:	4b77      	ldr	r3, [pc, #476]	@ (8002a7c <HAL_RCC_OscConfig+0x474>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d118      	bne.n	80028dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028aa:	4b74      	ldr	r3, [pc, #464]	@ (8002a7c <HAL_RCC_OscConfig+0x474>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a73      	ldr	r2, [pc, #460]	@ (8002a7c <HAL_RCC_OscConfig+0x474>)
 80028b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028b6:	f7ff fac1 	bl	8001e3c <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028be:	f7ff fabd 	bl	8001e3c <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e10c      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a7c <HAL_RCC_OscConfig+0x474>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d0f0      	beq.n	80028be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d106      	bne.n	80028f2 <HAL_RCC_OscConfig+0x2ea>
 80028e4:	4b64      	ldr	r3, [pc, #400]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 80028e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e8:	4a63      	ldr	r2, [pc, #396]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 80028ea:	f043 0301 	orr.w	r3, r3, #1
 80028ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f0:	e01c      	b.n	800292c <HAL_RCC_OscConfig+0x324>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	2b05      	cmp	r3, #5
 80028f8:	d10c      	bne.n	8002914 <HAL_RCC_OscConfig+0x30c>
 80028fa:	4b5f      	ldr	r3, [pc, #380]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 80028fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fe:	4a5e      	ldr	r2, [pc, #376]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002900:	f043 0304 	orr.w	r3, r3, #4
 8002904:	6713      	str	r3, [r2, #112]	@ 0x70
 8002906:	4b5c      	ldr	r3, [pc, #368]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 800290c:	f043 0301 	orr.w	r3, r3, #1
 8002910:	6713      	str	r3, [r2, #112]	@ 0x70
 8002912:	e00b      	b.n	800292c <HAL_RCC_OscConfig+0x324>
 8002914:	4b58      	ldr	r3, [pc, #352]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002918:	4a57      	ldr	r2, [pc, #348]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 800291a:	f023 0301 	bic.w	r3, r3, #1
 800291e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002920:	4b55      	ldr	r3, [pc, #340]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002924:	4a54      	ldr	r2, [pc, #336]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002926:	f023 0304 	bic.w	r3, r3, #4
 800292a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d015      	beq.n	8002960 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002934:	f7ff fa82 	bl	8001e3c <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800293a:	e00a      	b.n	8002952 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293c:	f7ff fa7e 	bl	8001e3c <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294a:	4293      	cmp	r3, r2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e0cb      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002952:	4b49      	ldr	r3, [pc, #292]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0ee      	beq.n	800293c <HAL_RCC_OscConfig+0x334>
 800295e:	e014      	b.n	800298a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002960:	f7ff fa6c 	bl	8001e3c <HAL_GetTick>
 8002964:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002966:	e00a      	b.n	800297e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002968:	f7ff fa68 	bl	8001e3c <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002976:	4293      	cmp	r3, r2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e0b5      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800297e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1ee      	bne.n	8002968 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800298a:	7dfb      	ldrb	r3, [r7, #23]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d105      	bne.n	800299c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002990:	4b39      	ldr	r3, [pc, #228]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	4a38      	ldr	r2, [pc, #224]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002996:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800299a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 80a1 	beq.w	8002ae8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029a6:	4b34      	ldr	r3, [pc, #208]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 030c 	and.w	r3, r3, #12
 80029ae:	2b08      	cmp	r3, #8
 80029b0:	d05c      	beq.n	8002a6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d141      	bne.n	8002a3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ba:	4b31      	ldr	r3, [pc, #196]	@ (8002a80 <HAL_RCC_OscConfig+0x478>)
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c0:	f7ff fa3c 	bl	8001e3c <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c8:	f7ff fa38 	bl	8001e3c <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e087      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029da:	4b27      	ldr	r3, [pc, #156]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	69da      	ldr	r2, [r3, #28]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	019b      	lsls	r3, r3, #6
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fc:	085b      	lsrs	r3, r3, #1
 80029fe:	3b01      	subs	r3, #1
 8002a00:	041b      	lsls	r3, r3, #16
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a08:	061b      	lsls	r3, r3, #24
 8002a0a:	491b      	ldr	r1, [pc, #108]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a10:	4b1b      	ldr	r3, [pc, #108]	@ (8002a80 <HAL_RCC_OscConfig+0x478>)
 8002a12:	2201      	movs	r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a16:	f7ff fa11 	bl	8001e3c <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1e:	f7ff fa0d 	bl	8001e3c <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e05c      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a30:	4b11      	ldr	r3, [pc, #68]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f0      	beq.n	8002a1e <HAL_RCC_OscConfig+0x416>
 8002a3c:	e054      	b.n	8002ae8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3e:	4b10      	ldr	r3, [pc, #64]	@ (8002a80 <HAL_RCC_OscConfig+0x478>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7ff f9fa 	bl	8001e3c <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4c:	f7ff f9f6 	bl	8001e3c <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e045      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a5e:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <HAL_RCC_OscConfig+0x470>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x444>
 8002a6a:	e03d      	b.n	8002ae8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d107      	bne.n	8002a84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e038      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40007000 	.word	0x40007000
 8002a80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a84:	4b1b      	ldr	r3, [pc, #108]	@ (8002af4 <HAL_RCC_OscConfig+0x4ec>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d028      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d121      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d11a      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002aba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d111      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aca:	085b      	lsrs	r3, r3, #1
 8002acc:	3b01      	subs	r3, #1
 8002ace:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d107      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ade:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d001      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800

08002af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d101      	bne.n	8002b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e0cc      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b0c:	4b68      	ldr	r3, [pc, #416]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 030f 	and.w	r3, r3, #15
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d90c      	bls.n	8002b34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1a:	4b65      	ldr	r3, [pc, #404]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b22:	4b63      	ldr	r3, [pc, #396]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d001      	beq.n	8002b34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e0b8      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d020      	beq.n	8002b82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d005      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b4c:	4b59      	ldr	r3, [pc, #356]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	4a58      	ldr	r2, [pc, #352]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b64:	4b53      	ldr	r3, [pc, #332]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	4a52      	ldr	r2, [pc, #328]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b70:	4b50      	ldr	r3, [pc, #320]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	494d      	ldr	r1, [pc, #308]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d044      	beq.n	8002c18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d107      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b96:	4b47      	ldr	r3, [pc, #284]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d119      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e07f      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d003      	beq.n	8002bb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bb2:	2b03      	cmp	r3, #3
 8002bb4:	d107      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bb6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d109      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e06f      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc6:	4b3b      	ldr	r3, [pc, #236]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e067      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bd6:	4b37      	ldr	r3, [pc, #220]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f023 0203 	bic.w	r2, r3, #3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	4934      	ldr	r1, [pc, #208]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002be8:	f7ff f928 	bl	8001e3c <HAL_GetTick>
 8002bec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bee:	e00a      	b.n	8002c06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf0:	f7ff f924 	bl	8001e3c <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e04f      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c06:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 020c 	and.w	r2, r3, #12
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d1eb      	bne.n	8002bf0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c18:	4b25      	ldr	r3, [pc, #148]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 030f 	and.w	r3, r3, #15
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d20c      	bcs.n	8002c40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c26:	4b22      	ldr	r3, [pc, #136]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c2e:	4b20      	ldr	r3, [pc, #128]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d001      	beq.n	8002c40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e032      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c4c:	4b19      	ldr	r3, [pc, #100]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4916      	ldr	r1, [pc, #88]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d009      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c6a:	4b12      	ldr	r3, [pc, #72]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	490e      	ldr	r1, [pc, #56]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c7e:	f000 f821 	bl	8002cc4 <HAL_RCC_GetSysClockFreq>
 8002c82:	4602      	mov	r2, r0
 8002c84:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	091b      	lsrs	r3, r3, #4
 8002c8a:	f003 030f 	and.w	r3, r3, #15
 8002c8e:	490a      	ldr	r1, [pc, #40]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c90:	5ccb      	ldrb	r3, [r1, r3]
 8002c92:	fa22 f303 	lsr.w	r3, r2, r3
 8002c96:	4a09      	ldr	r2, [pc, #36]	@ (8002cbc <HAL_RCC_ClockConfig+0x1c4>)
 8002c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c9a:	4b09      	ldr	r3, [pc, #36]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fe fef0 	bl	8001a84 <HAL_InitTick>

  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023c00 	.word	0x40023c00
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	0800bac8 	.word	0x0800bac8
 8002cbc:	20000000 	.word	0x20000000
 8002cc0:	20000004 	.word	0x20000004

08002cc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cc8:	b094      	sub	sp, #80	@ 0x50
 8002cca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cdc:	4b79      	ldr	r3, [pc, #484]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 030c 	and.w	r3, r3, #12
 8002ce4:	2b08      	cmp	r3, #8
 8002ce6:	d00d      	beq.n	8002d04 <HAL_RCC_GetSysClockFreq+0x40>
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	f200 80e1 	bhi.w	8002eb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x34>
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d003      	beq.n	8002cfe <HAL_RCC_GetSysClockFreq+0x3a>
 8002cf6:	e0db      	b.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cf8:	4b73      	ldr	r3, [pc, #460]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002cfa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cfc:	e0db      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cfe:	4b73      	ldr	r3, [pc, #460]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x208>)
 8002d00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d02:	e0d8      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d04:	4b6f      	ldr	r3, [pc, #444]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d0e:	4b6d      	ldr	r3, [pc, #436]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d063      	beq.n	8002de2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d1a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	099b      	lsrs	r3, r3, #6
 8002d20:	2200      	movs	r2, #0
 8002d22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d2e:	2300      	movs	r3, #0
 8002d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d36:	4622      	mov	r2, r4
 8002d38:	462b      	mov	r3, r5
 8002d3a:	f04f 0000 	mov.w	r0, #0
 8002d3e:	f04f 0100 	mov.w	r1, #0
 8002d42:	0159      	lsls	r1, r3, #5
 8002d44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d48:	0150      	lsls	r0, r2, #5
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4621      	mov	r1, r4
 8002d50:	1a51      	subs	r1, r2, r1
 8002d52:	6139      	str	r1, [r7, #16]
 8002d54:	4629      	mov	r1, r5
 8002d56:	eb63 0301 	sbc.w	r3, r3, r1
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	f04f 0300 	mov.w	r3, #0
 8002d64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d68:	4659      	mov	r1, fp
 8002d6a:	018b      	lsls	r3, r1, #6
 8002d6c:	4651      	mov	r1, sl
 8002d6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d72:	4651      	mov	r1, sl
 8002d74:	018a      	lsls	r2, r1, #6
 8002d76:	4651      	mov	r1, sl
 8002d78:	ebb2 0801 	subs.w	r8, r2, r1
 8002d7c:	4659      	mov	r1, fp
 8002d7e:	eb63 0901 	sbc.w	r9, r3, r1
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	f04f 0300 	mov.w	r3, #0
 8002d8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d96:	4690      	mov	r8, r2
 8002d98:	4699      	mov	r9, r3
 8002d9a:	4623      	mov	r3, r4
 8002d9c:	eb18 0303 	adds.w	r3, r8, r3
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	462b      	mov	r3, r5
 8002da4:	eb49 0303 	adc.w	r3, r9, r3
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002db6:	4629      	mov	r1, r5
 8002db8:	024b      	lsls	r3, r1, #9
 8002dba:	4621      	mov	r1, r4
 8002dbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	024a      	lsls	r2, r1, #9
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dca:	2200      	movs	r2, #0
 8002dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dd4:	f7fd fef8 	bl	8000bc8 <__aeabi_uldivmod>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	460b      	mov	r3, r1
 8002ddc:	4613      	mov	r3, r2
 8002dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002de0:	e058      	b.n	8002e94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de2:	4b38      	ldr	r3, [pc, #224]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	099b      	lsrs	r3, r3, #6
 8002de8:	2200      	movs	r2, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	4611      	mov	r1, r2
 8002dee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002df2:	623b      	str	r3, [r7, #32]
 8002df4:	2300      	movs	r3, #0
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002df8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002dfc:	4642      	mov	r2, r8
 8002dfe:	464b      	mov	r3, r9
 8002e00:	f04f 0000 	mov.w	r0, #0
 8002e04:	f04f 0100 	mov.w	r1, #0
 8002e08:	0159      	lsls	r1, r3, #5
 8002e0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e0e:	0150      	lsls	r0, r2, #5
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4641      	mov	r1, r8
 8002e16:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e1a:	4649      	mov	r1, r9
 8002e1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	f04f 0300 	mov.w	r3, #0
 8002e28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e34:	ebb2 040a 	subs.w	r4, r2, sl
 8002e38:	eb63 050b 	sbc.w	r5, r3, fp
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f04f 0300 	mov.w	r3, #0
 8002e44:	00eb      	lsls	r3, r5, #3
 8002e46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e4a:	00e2      	lsls	r2, r4, #3
 8002e4c:	4614      	mov	r4, r2
 8002e4e:	461d      	mov	r5, r3
 8002e50:	4643      	mov	r3, r8
 8002e52:	18e3      	adds	r3, r4, r3
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	464b      	mov	r3, r9
 8002e58:	eb45 0303 	adc.w	r3, r5, r3
 8002e5c:	607b      	str	r3, [r7, #4]
 8002e5e:	f04f 0200 	mov.w	r2, #0
 8002e62:	f04f 0300 	mov.w	r3, #0
 8002e66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e6a:	4629      	mov	r1, r5
 8002e6c:	028b      	lsls	r3, r1, #10
 8002e6e:	4621      	mov	r1, r4
 8002e70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e74:	4621      	mov	r1, r4
 8002e76:	028a      	lsls	r2, r1, #10
 8002e78:	4610      	mov	r0, r2
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e7e:	2200      	movs	r2, #0
 8002e80:	61bb      	str	r3, [r7, #24]
 8002e82:	61fa      	str	r2, [r7, #28]
 8002e84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e88:	f7fd fe9e 	bl	8000bc8 <__aeabi_uldivmod>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4613      	mov	r3, r2
 8002e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	0c1b      	lsrs	r3, r3, #16
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002ea4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eae:	e002      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002eb0:	4b05      	ldr	r3, [pc, #20]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002eb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3750      	adds	r7, #80	@ 0x50
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	00f42400 	.word	0x00f42400
 8002ecc:	007a1200 	.word	0x007a1200

08002ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ed4:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	20000000 	.word	0x20000000

08002ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002eec:	f7ff fff0 	bl	8002ed0 <HAL_RCC_GetHCLKFreq>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	0a9b      	lsrs	r3, r3, #10
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	4903      	ldr	r1, [pc, #12]	@ (8002f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002efe:	5ccb      	ldrb	r3, [r1, r3]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	0800bad8 	.word	0x0800bad8

08002f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f14:	f7ff ffdc 	bl	8002ed0 <HAL_RCC_GetHCLKFreq>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4b05      	ldr	r3, [pc, #20]	@ (8002f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	0b5b      	lsrs	r3, r3, #13
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	4903      	ldr	r1, [pc, #12]	@ (8002f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f26:	5ccb      	ldrb	r3, [r1, r3]
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40023800 	.word	0x40023800
 8002f34:	0800bad8 	.word	0x0800bad8

08002f38 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	220f      	movs	r2, #15
 8002f46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f48:	4b12      	ldr	r3, [pc, #72]	@ (8002f94 <HAL_RCC_GetClockConfig+0x5c>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f003 0203 	and.w	r2, r3, #3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f54:	4b0f      	ldr	r3, [pc, #60]	@ (8002f94 <HAL_RCC_GetClockConfig+0x5c>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f60:	4b0c      	ldr	r3, [pc, #48]	@ (8002f94 <HAL_RCC_GetClockConfig+0x5c>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002f6c:	4b09      	ldr	r3, [pc, #36]	@ (8002f94 <HAL_RCC_GetClockConfig+0x5c>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	08db      	lsrs	r3, r3, #3
 8002f72:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f7a:	4b07      	ldr	r3, [pc, #28]	@ (8002f98 <HAL_RCC_GetClockConfig+0x60>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 020f 	and.w	r2, r3, #15
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	601a      	str	r2, [r3, #0]
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	40023800 	.word	0x40023800
 8002f98:	40023c00 	.word	0x40023c00

08002f9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e041      	b.n	8003032 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d106      	bne.n	8002fc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7fe fc24 	bl	8001810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2202      	movs	r2, #2
 8002fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4610      	mov	r0, r2
 8002fdc:	f000 fa7e 	bl	80034dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b01      	cmp	r3, #1
 800304e:	d001      	beq.n	8003054 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e04e      	b.n	80030f2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0201 	orr.w	r2, r2, #1
 800306a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a23      	ldr	r2, [pc, #140]	@ (8003100 <HAL_TIM_Base_Start_IT+0xc4>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d022      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x80>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800307e:	d01d      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x80>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a1f      	ldr	r2, [pc, #124]	@ (8003104 <HAL_TIM_Base_Start_IT+0xc8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d018      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x80>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a1e      	ldr	r2, [pc, #120]	@ (8003108 <HAL_TIM_Base_Start_IT+0xcc>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d013      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x80>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a1c      	ldr	r2, [pc, #112]	@ (800310c <HAL_TIM_Base_Start_IT+0xd0>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d00e      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x80>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003110 <HAL_TIM_Base_Start_IT+0xd4>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d009      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x80>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a19      	ldr	r2, [pc, #100]	@ (8003114 <HAL_TIM_Base_Start_IT+0xd8>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d004      	beq.n	80030bc <HAL_TIM_Base_Start_IT+0x80>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a18      	ldr	r2, [pc, #96]	@ (8003118 <HAL_TIM_Base_Start_IT+0xdc>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d111      	bne.n	80030e0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2b06      	cmp	r3, #6
 80030cc:	d010      	beq.n	80030f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f042 0201 	orr.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030de:	e007      	b.n	80030f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40010000 	.word	0x40010000
 8003104:	40000400 	.word	0x40000400
 8003108:	40000800 	.word	0x40000800
 800310c:	40000c00 	.word	0x40000c00
 8003110:	40010400 	.word	0x40010400
 8003114:	40014000 	.word	0x40014000
 8003118:	40001800 	.word	0x40001800

0800311c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d020      	beq.n	8003180 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d01b      	beq.n	8003180 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f06f 0202 	mvn.w	r2, #2
 8003150:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	f003 0303 	and.w	r3, r3, #3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 f999 	bl	800349e <HAL_TIM_IC_CaptureCallback>
 800316c:	e005      	b.n	800317a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 f98b 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 f99c 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d020      	beq.n	80031cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01b      	beq.n	80031cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f06f 0204 	mvn.w	r2, #4
 800319c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2202      	movs	r2, #2
 80031a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f973 	bl	800349e <HAL_TIM_IC_CaptureCallback>
 80031b8:	e005      	b.n	80031c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f965 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f976 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d020      	beq.n	8003218 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f003 0308 	and.w	r3, r3, #8
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01b      	beq.n	8003218 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f06f 0208 	mvn.w	r2, #8
 80031e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2204      	movs	r2, #4
 80031ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f94d 	bl	800349e <HAL_TIM_IC_CaptureCallback>
 8003204:	e005      	b.n	8003212 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f93f 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 f950 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f003 0310 	and.w	r3, r3, #16
 800321e:	2b00      	cmp	r3, #0
 8003220:	d020      	beq.n	8003264 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f003 0310 	and.w	r3, r3, #16
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f06f 0210 	mvn.w	r2, #16
 8003234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2208      	movs	r2, #8
 800323a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 f927 	bl	800349e <HAL_TIM_IC_CaptureCallback>
 8003250:	e005      	b.n	800325e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f919 	bl	800348a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 f92a 	bl	80034b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00c      	beq.n	8003288 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d007      	beq.n	8003288 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0201 	mvn.w	r2, #1
 8003280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fe fa80 	bl	8001788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00c      	beq.n	80032ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003298:	2b00      	cmp	r3, #0
 800329a:	d007      	beq.n	80032ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80032a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 fade 	bl	8003868 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00c      	beq.n	80032d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d007      	beq.n	80032d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80032c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 f8fb 	bl	80034c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	f003 0320 	and.w	r3, r3, #32
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00c      	beq.n	80032f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f003 0320 	and.w	r3, r3, #32
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d007      	beq.n	80032f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0220 	mvn.w	r2, #32
 80032ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fab0 	bl	8003854 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032f4:	bf00      	nop
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_TIM_ConfigClockSource+0x1c>
 8003314:	2302      	movs	r3, #2
 8003316:	e0b4      	b.n	8003482 <HAL_TIM_ConfigClockSource+0x186>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2202      	movs	r2, #2
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003336:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800333e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003350:	d03e      	beq.n	80033d0 <HAL_TIM_ConfigClockSource+0xd4>
 8003352:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003356:	f200 8087 	bhi.w	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 800335a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800335e:	f000 8086 	beq.w	800346e <HAL_TIM_ConfigClockSource+0x172>
 8003362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003366:	d87f      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 8003368:	2b70      	cmp	r3, #112	@ 0x70
 800336a:	d01a      	beq.n	80033a2 <HAL_TIM_ConfigClockSource+0xa6>
 800336c:	2b70      	cmp	r3, #112	@ 0x70
 800336e:	d87b      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 8003370:	2b60      	cmp	r3, #96	@ 0x60
 8003372:	d050      	beq.n	8003416 <HAL_TIM_ConfigClockSource+0x11a>
 8003374:	2b60      	cmp	r3, #96	@ 0x60
 8003376:	d877      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 8003378:	2b50      	cmp	r3, #80	@ 0x50
 800337a:	d03c      	beq.n	80033f6 <HAL_TIM_ConfigClockSource+0xfa>
 800337c:	2b50      	cmp	r3, #80	@ 0x50
 800337e:	d873      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 8003380:	2b40      	cmp	r3, #64	@ 0x40
 8003382:	d058      	beq.n	8003436 <HAL_TIM_ConfigClockSource+0x13a>
 8003384:	2b40      	cmp	r3, #64	@ 0x40
 8003386:	d86f      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 8003388:	2b30      	cmp	r3, #48	@ 0x30
 800338a:	d064      	beq.n	8003456 <HAL_TIM_ConfigClockSource+0x15a>
 800338c:	2b30      	cmp	r3, #48	@ 0x30
 800338e:	d86b      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 8003390:	2b20      	cmp	r3, #32
 8003392:	d060      	beq.n	8003456 <HAL_TIM_ConfigClockSource+0x15a>
 8003394:	2b20      	cmp	r3, #32
 8003396:	d867      	bhi.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
 8003398:	2b00      	cmp	r3, #0
 800339a:	d05c      	beq.n	8003456 <HAL_TIM_ConfigClockSource+0x15a>
 800339c:	2b10      	cmp	r3, #16
 800339e:	d05a      	beq.n	8003456 <HAL_TIM_ConfigClockSource+0x15a>
 80033a0:	e062      	b.n	8003468 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033b2:	f000 f9b3 	bl	800371c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80033c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	609a      	str	r2, [r3, #8]
      break;
 80033ce:	e04f      	b.n	8003470 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033e0:	f000 f99c 	bl	800371c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033f2:	609a      	str	r2, [r3, #8]
      break;
 80033f4:	e03c      	b.n	8003470 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003402:	461a      	mov	r2, r3
 8003404:	f000 f910 	bl	8003628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2150      	movs	r1, #80	@ 0x50
 800340e:	4618      	mov	r0, r3
 8003410:	f000 f969 	bl	80036e6 <TIM_ITRx_SetConfig>
      break;
 8003414:	e02c      	b.n	8003470 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003422:	461a      	mov	r2, r3
 8003424:	f000 f92f 	bl	8003686 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2160      	movs	r1, #96	@ 0x60
 800342e:	4618      	mov	r0, r3
 8003430:	f000 f959 	bl	80036e6 <TIM_ITRx_SetConfig>
      break;
 8003434:	e01c      	b.n	8003470 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003442:	461a      	mov	r2, r3
 8003444:	f000 f8f0 	bl	8003628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2140      	movs	r1, #64	@ 0x40
 800344e:	4618      	mov	r0, r3
 8003450:	f000 f949 	bl	80036e6 <TIM_ITRx_SetConfig>
      break;
 8003454:	e00c      	b.n	8003470 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4619      	mov	r1, r3
 8003460:	4610      	mov	r0, r2
 8003462:	f000 f940 	bl	80036e6 <TIM_ITRx_SetConfig>
      break;
 8003466:	e003      	b.n	8003470 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	73fb      	strb	r3, [r7, #15]
      break;
 800346c:	e000      	b.n	8003470 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800346e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003480:	7bfb      	ldrb	r3, [r7, #15]
}
 8003482:	4618      	mov	r0, r3
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr

0800349e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800349e:	b480      	push	{r7}
 80034a0:	b083      	sub	sp, #12
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034a6:	bf00      	nop
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b083      	sub	sp, #12
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b083      	sub	sp, #12
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
	...

080034dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a43      	ldr	r2, [pc, #268]	@ (80035fc <TIM_Base_SetConfig+0x120>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d013      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034fa:	d00f      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a40      	ldr	r2, [pc, #256]	@ (8003600 <TIM_Base_SetConfig+0x124>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d00b      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a3f      	ldr	r2, [pc, #252]	@ (8003604 <TIM_Base_SetConfig+0x128>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d007      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a3e      	ldr	r2, [pc, #248]	@ (8003608 <TIM_Base_SetConfig+0x12c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d003      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a3d      	ldr	r2, [pc, #244]	@ (800360c <TIM_Base_SetConfig+0x130>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d108      	bne.n	800352e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a32      	ldr	r2, [pc, #200]	@ (80035fc <TIM_Base_SetConfig+0x120>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d02b      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800353c:	d027      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a2f      	ldr	r2, [pc, #188]	@ (8003600 <TIM_Base_SetConfig+0x124>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d023      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a2e      	ldr	r2, [pc, #184]	@ (8003604 <TIM_Base_SetConfig+0x128>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d01f      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a2d      	ldr	r2, [pc, #180]	@ (8003608 <TIM_Base_SetConfig+0x12c>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d01b      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a2c      	ldr	r2, [pc, #176]	@ (800360c <TIM_Base_SetConfig+0x130>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d017      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a2b      	ldr	r2, [pc, #172]	@ (8003610 <TIM_Base_SetConfig+0x134>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d013      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a2a      	ldr	r2, [pc, #168]	@ (8003614 <TIM_Base_SetConfig+0x138>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00f      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a29      	ldr	r2, [pc, #164]	@ (8003618 <TIM_Base_SetConfig+0x13c>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00b      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a28      	ldr	r2, [pc, #160]	@ (800361c <TIM_Base_SetConfig+0x140>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d007      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a27      	ldr	r2, [pc, #156]	@ (8003620 <TIM_Base_SetConfig+0x144>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d003      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a26      	ldr	r2, [pc, #152]	@ (8003624 <TIM_Base_SetConfig+0x148>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d108      	bne.n	80035a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4313      	orrs	r3, r2
 800359e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a0e      	ldr	r2, [pc, #56]	@ (80035fc <TIM_Base_SetConfig+0x120>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d003      	beq.n	80035ce <TIM_Base_SetConfig+0xf2>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a10      	ldr	r2, [pc, #64]	@ (800360c <TIM_Base_SetConfig+0x130>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d103      	bne.n	80035d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f043 0204 	orr.w	r2, r3, #4
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	601a      	str	r2, [r3, #0]
}
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40010000 	.word	0x40010000
 8003600:	40000400 	.word	0x40000400
 8003604:	40000800 	.word	0x40000800
 8003608:	40000c00 	.word	0x40000c00
 800360c:	40010400 	.word	0x40010400
 8003610:	40014000 	.word	0x40014000
 8003614:	40014400 	.word	0x40014400
 8003618:	40014800 	.word	0x40014800
 800361c:	40001800 	.word	0x40001800
 8003620:	40001c00 	.word	0x40001c00
 8003624:	40002000 	.word	0x40002000

08003628 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	f023 0201 	bic.w	r2, r3, #1
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003652:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	4313      	orrs	r3, r2
 800365c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f023 030a 	bic.w	r3, r3, #10
 8003664:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	4313      	orrs	r3, r2
 800366c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	621a      	str	r2, [r3, #32]
}
 800367a:	bf00      	nop
 800367c:	371c      	adds	r7, #28
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003686:	b480      	push	{r7}
 8003688:	b087      	sub	sp, #28
 800368a:	af00      	add	r7, sp, #0
 800368c:	60f8      	str	r0, [r7, #12]
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	f023 0210 	bic.w	r2, r3, #16
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	031b      	lsls	r3, r3, #12
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	011b      	lsls	r3, r3, #4
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	621a      	str	r2, [r3, #32]
}
 80036da:	bf00      	nop
 80036dc:	371c      	adds	r7, #28
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b085      	sub	sp, #20
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
 80036ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	4313      	orrs	r3, r2
 8003704:	f043 0307 	orr.w	r3, r3, #7
 8003708:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	609a      	str	r2, [r3, #8]
}
 8003710:	bf00      	nop
 8003712:	3714      	adds	r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800371c:	b480      	push	{r7}
 800371e:	b087      	sub	sp, #28
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
 8003728:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003736:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	021a      	lsls	r2, r3, #8
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	431a      	orrs	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	4313      	orrs	r3, r2
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	4313      	orrs	r3, r2
 8003748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	697a      	ldr	r2, [r7, #20]
 800374e:	609a      	str	r2, [r3, #8]
}
 8003750:	bf00      	nop
 8003752:	371c      	adds	r7, #28
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800376c:	2b01      	cmp	r3, #1
 800376e:	d101      	bne.n	8003774 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003770:	2302      	movs	r3, #2
 8003772:	e05a      	b.n	800382a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2202      	movs	r2, #2
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800379a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a21      	ldr	r2, [pc, #132]	@ (8003838 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d022      	beq.n	80037fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037c0:	d01d      	beq.n	80037fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d018      	beq.n	80037fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003840 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d013      	beq.n	80037fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a1a      	ldr	r2, [pc, #104]	@ (8003844 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d00e      	beq.n	80037fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a18      	ldr	r2, [pc, #96]	@ (8003848 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d009      	beq.n	80037fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a17      	ldr	r2, [pc, #92]	@ (800384c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d004      	beq.n	80037fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a15      	ldr	r2, [pc, #84]	@ (8003850 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d10c      	bne.n	8003818 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003804:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	4313      	orrs	r3, r2
 800380e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40010000 	.word	0x40010000
 800383c:	40000400 	.word	0x40000400
 8003840:	40000800 	.word	0x40000800
 8003844:	40000c00 	.word	0x40000c00
 8003848:	40010400 	.word	0x40010400
 800384c:	40014000 	.word	0x40014000
 8003850:	40001800 	.word	0x40001800

08003854 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e042      	b.n	8003914 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7fe f816 	bl	80018d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2224      	movs	r2, #36	@ 0x24
 80038ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 f973 	bl	8003bac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	691a      	ldr	r2, [r3, #16]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2220      	movs	r2, #32
 8003900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08a      	sub	sp, #40	@ 0x28
 8003920:	af02      	add	r7, sp, #8
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	603b      	str	r3, [r7, #0]
 8003928:	4613      	mov	r3, r2
 800392a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b20      	cmp	r3, #32
 800393a:	d175      	bne.n	8003a28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <HAL_UART_Transmit+0x2c>
 8003942:	88fb      	ldrh	r3, [r7, #6]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d101      	bne.n	800394c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e06e      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2221      	movs	r2, #33	@ 0x21
 8003956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800395a:	f7fe fa6f 	bl	8001e3c <HAL_GetTick>
 800395e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	88fa      	ldrh	r2, [r7, #6]
 8003964:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	88fa      	ldrh	r2, [r7, #6]
 800396a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003974:	d108      	bne.n	8003988 <HAL_UART_Transmit+0x6c>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d104      	bne.n	8003988 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800397e:	2300      	movs	r3, #0
 8003980:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	61bb      	str	r3, [r7, #24]
 8003986:	e003      	b.n	8003990 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800398c:	2300      	movs	r3, #0
 800398e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003990:	e02e      	b.n	80039f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2200      	movs	r2, #0
 800399a:	2180      	movs	r1, #128	@ 0x80
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	f000 f848 	bl	8003a32 <UART_WaitOnFlagUntilTimeout>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2220      	movs	r2, #32
 80039ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e03a      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10b      	bne.n	80039d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	461a      	mov	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	3302      	adds	r3, #2
 80039ce:	61bb      	str	r3, [r7, #24]
 80039d0:	e007      	b.n	80039e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	781a      	ldrb	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	3301      	adds	r3, #1
 80039e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	3b01      	subs	r3, #1
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1cb      	bne.n	8003992 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2200      	movs	r2, #0
 8003a02:	2140      	movs	r1, #64	@ 0x40
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f814 	bl	8003a32 <UART_WaitOnFlagUntilTimeout>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d005      	beq.n	8003a1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2220      	movs	r2, #32
 8003a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e006      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	e000      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a28:	2302      	movs	r3, #2
  }
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3720      	adds	r7, #32
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b086      	sub	sp, #24
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	60b9      	str	r1, [r7, #8]
 8003a3c:	603b      	str	r3, [r7, #0]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a42:	e03b      	b.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4a:	d037      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4c:	f7fe f9f6 	bl	8001e3c <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	6a3a      	ldr	r2, [r7, #32]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d302      	bcc.n	8003a62 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a5c:	6a3b      	ldr	r3, [r7, #32]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e03a      	b.n	8003adc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d023      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b80      	cmp	r3, #128	@ 0x80
 8003a78:	d020      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2b40      	cmp	r3, #64	@ 0x40
 8003a7e:	d01d      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b08      	cmp	r3, #8
 8003a8c:	d116      	bne.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f81d 	bl	8003ae4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2208      	movs	r2, #8
 8003aae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e00f      	b.n	8003adc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	bf0c      	ite	eq
 8003acc:	2301      	moveq	r3, #1
 8003ace:	2300      	movne	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	79fb      	ldrb	r3, [r7, #7]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d0b4      	beq.n	8003a44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b095      	sub	sp, #84	@ 0x54
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	330c      	adds	r3, #12
 8003af2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af6:	e853 3f00 	ldrex	r3, [r3]
 8003afa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	330c      	adds	r3, #12
 8003b0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b0c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e5      	bne.n	8003aec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3314      	adds	r3, #20
 8003b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	e853 3f00 	ldrex	r3, [r3]
 8003b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f023 0301 	bic.w	r3, r3, #1
 8003b36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	3314      	adds	r3, #20
 8003b3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b48:	e841 2300 	strex	r3, r2, [r1]
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1e5      	bne.n	8003b20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d119      	bne.n	8003b90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	330c      	adds	r3, #12
 8003b62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	e853 3f00 	ldrex	r3, [r3]
 8003b6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	f023 0310 	bic.w	r3, r3, #16
 8003b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	330c      	adds	r3, #12
 8003b7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b7c:	61ba      	str	r2, [r7, #24]
 8003b7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b80:	6979      	ldr	r1, [r7, #20]
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	e841 2300 	strex	r3, r2, [r1]
 8003b88:	613b      	str	r3, [r7, #16]
   return(result);
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1e5      	bne.n	8003b5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b9e:	bf00      	nop
 8003ba0:	3754      	adds	r7, #84	@ 0x54
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
	...

08003bac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bb0:	b0c0      	sub	sp, #256	@ 0x100
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc8:	68d9      	ldr	r1, [r3, #12]
 8003bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	ea40 0301 	orr.w	r3, r0, r1
 8003bd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	431a      	orrs	r2, r3
 8003be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	431a      	orrs	r2, r3
 8003bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c04:	f021 010c 	bic.w	r1, r1, #12
 8003c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c12:	430b      	orrs	r3, r1
 8003c14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c26:	6999      	ldr	r1, [r3, #24]
 8003c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	ea40 0301 	orr.w	r3, r0, r1
 8003c32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b8f      	ldr	r3, [pc, #572]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d005      	beq.n	8003c4c <UART_SetConfig+0xa0>
 8003c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	4b8d      	ldr	r3, [pc, #564]	@ (8003e7c <UART_SetConfig+0x2d0>)
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d104      	bne.n	8003c56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c4c:	f7ff f960 	bl	8002f10 <HAL_RCC_GetPCLK2Freq>
 8003c50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c54:	e003      	b.n	8003c5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c56:	f7ff f947 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 8003c5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c68:	f040 810c 	bne.w	8003e84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c70:	2200      	movs	r2, #0
 8003c72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c7e:	4622      	mov	r2, r4
 8003c80:	462b      	mov	r3, r5
 8003c82:	1891      	adds	r1, r2, r2
 8003c84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c86:	415b      	adcs	r3, r3
 8003c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c8e:	4621      	mov	r1, r4
 8003c90:	eb12 0801 	adds.w	r8, r2, r1
 8003c94:	4629      	mov	r1, r5
 8003c96:	eb43 0901 	adc.w	r9, r3, r1
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	f04f 0300 	mov.w	r3, #0
 8003ca2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ca6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003caa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cae:	4690      	mov	r8, r2
 8003cb0:	4699      	mov	r9, r3
 8003cb2:	4623      	mov	r3, r4
 8003cb4:	eb18 0303 	adds.w	r3, r8, r3
 8003cb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cbc:	462b      	mov	r3, r5
 8003cbe:	eb49 0303 	adc.w	r3, r9, r3
 8003cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003cd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003cd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003cda:	460b      	mov	r3, r1
 8003cdc:	18db      	adds	r3, r3, r3
 8003cde:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	eb42 0303 	adc.w	r3, r2, r3
 8003ce6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ce8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003cec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003cf0:	f7fc ff6a 	bl	8000bc8 <__aeabi_uldivmod>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4b61      	ldr	r3, [pc, #388]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003cfa:	fba3 2302 	umull	r2, r3, r3, r2
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	011c      	lsls	r4, r3, #4
 8003d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d06:	2200      	movs	r2, #0
 8003d08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d14:	4642      	mov	r2, r8
 8003d16:	464b      	mov	r3, r9
 8003d18:	1891      	adds	r1, r2, r2
 8003d1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d1c:	415b      	adcs	r3, r3
 8003d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d24:	4641      	mov	r1, r8
 8003d26:	eb12 0a01 	adds.w	sl, r2, r1
 8003d2a:	4649      	mov	r1, r9
 8003d2c:	eb43 0b01 	adc.w	fp, r3, r1
 8003d30:	f04f 0200 	mov.w	r2, #0
 8003d34:	f04f 0300 	mov.w	r3, #0
 8003d38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d44:	4692      	mov	sl, r2
 8003d46:	469b      	mov	fp, r3
 8003d48:	4643      	mov	r3, r8
 8003d4a:	eb1a 0303 	adds.w	r3, sl, r3
 8003d4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d52:	464b      	mov	r3, r9
 8003d54:	eb4b 0303 	adc.w	r3, fp, r3
 8003d58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d70:	460b      	mov	r3, r1
 8003d72:	18db      	adds	r3, r3, r3
 8003d74:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d76:	4613      	mov	r3, r2
 8003d78:	eb42 0303 	adc.w	r3, r2, r3
 8003d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d86:	f7fc ff1f 	bl	8000bc8 <__aeabi_uldivmod>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	4611      	mov	r1, r2
 8003d90:	4b3b      	ldr	r3, [pc, #236]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003d92:	fba3 2301 	umull	r2, r3, r3, r1
 8003d96:	095b      	lsrs	r3, r3, #5
 8003d98:	2264      	movs	r2, #100	@ 0x64
 8003d9a:	fb02 f303 	mul.w	r3, r2, r3
 8003d9e:	1acb      	subs	r3, r1, r3
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003da6:	4b36      	ldr	r3, [pc, #216]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003da8:	fba3 2302 	umull	r2, r3, r3, r2
 8003dac:	095b      	lsrs	r3, r3, #5
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003db4:	441c      	add	r4, r3
 8003db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003dc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003dc8:	4642      	mov	r2, r8
 8003dca:	464b      	mov	r3, r9
 8003dcc:	1891      	adds	r1, r2, r2
 8003dce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003dd0:	415b      	adcs	r3, r3
 8003dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003dd8:	4641      	mov	r1, r8
 8003dda:	1851      	adds	r1, r2, r1
 8003ddc:	6339      	str	r1, [r7, #48]	@ 0x30
 8003dde:	4649      	mov	r1, r9
 8003de0:	414b      	adcs	r3, r1
 8003de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003df0:	4659      	mov	r1, fp
 8003df2:	00cb      	lsls	r3, r1, #3
 8003df4:	4651      	mov	r1, sl
 8003df6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dfa:	4651      	mov	r1, sl
 8003dfc:	00ca      	lsls	r2, r1, #3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	4619      	mov	r1, r3
 8003e02:	4603      	mov	r3, r0
 8003e04:	4642      	mov	r2, r8
 8003e06:	189b      	adds	r3, r3, r2
 8003e08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e0c:	464b      	mov	r3, r9
 8003e0e:	460a      	mov	r2, r1
 8003e10:	eb42 0303 	adc.w	r3, r2, r3
 8003e14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	18db      	adds	r3, r3, r3
 8003e30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e32:	4613      	mov	r3, r2
 8003e34:	eb42 0303 	adc.w	r3, r2, r3
 8003e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e42:	f7fc fec1 	bl	8000bc8 <__aeabi_uldivmod>
 8003e46:	4602      	mov	r2, r0
 8003e48:	460b      	mov	r3, r1
 8003e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003e50:	095b      	lsrs	r3, r3, #5
 8003e52:	2164      	movs	r1, #100	@ 0x64
 8003e54:	fb01 f303 	mul.w	r3, r1, r3
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	3332      	adds	r3, #50	@ 0x32
 8003e5e:	4a08      	ldr	r2, [pc, #32]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003e60:	fba2 2303 	umull	r2, r3, r2, r3
 8003e64:	095b      	lsrs	r3, r3, #5
 8003e66:	f003 0207 	and.w	r2, r3, #7
 8003e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4422      	add	r2, r4
 8003e72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e74:	e106      	b.n	8004084 <UART_SetConfig+0x4d8>
 8003e76:	bf00      	nop
 8003e78:	40011000 	.word	0x40011000
 8003e7c:	40011400 	.word	0x40011400
 8003e80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e96:	4642      	mov	r2, r8
 8003e98:	464b      	mov	r3, r9
 8003e9a:	1891      	adds	r1, r2, r2
 8003e9c:	6239      	str	r1, [r7, #32]
 8003e9e:	415b      	adcs	r3, r3
 8003ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ea2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ea6:	4641      	mov	r1, r8
 8003ea8:	1854      	adds	r4, r2, r1
 8003eaa:	4649      	mov	r1, r9
 8003eac:	eb43 0501 	adc.w	r5, r3, r1
 8003eb0:	f04f 0200 	mov.w	r2, #0
 8003eb4:	f04f 0300 	mov.w	r3, #0
 8003eb8:	00eb      	lsls	r3, r5, #3
 8003eba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ebe:	00e2      	lsls	r2, r4, #3
 8003ec0:	4614      	mov	r4, r2
 8003ec2:	461d      	mov	r5, r3
 8003ec4:	4643      	mov	r3, r8
 8003ec6:	18e3      	adds	r3, r4, r3
 8003ec8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ecc:	464b      	mov	r3, r9
 8003ece:	eb45 0303 	adc.w	r3, r5, r3
 8003ed2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ee2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ef2:	4629      	mov	r1, r5
 8003ef4:	008b      	lsls	r3, r1, #2
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003efc:	4621      	mov	r1, r4
 8003efe:	008a      	lsls	r2, r1, #2
 8003f00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f04:	f7fc fe60 	bl	8000bc8 <__aeabi_uldivmod>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4b60      	ldr	r3, [pc, #384]	@ (8004090 <UART_SetConfig+0x4e4>)
 8003f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f12:	095b      	lsrs	r3, r3, #5
 8003f14:	011c      	lsls	r4, r3, #4
 8003f16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f28:	4642      	mov	r2, r8
 8003f2a:	464b      	mov	r3, r9
 8003f2c:	1891      	adds	r1, r2, r2
 8003f2e:	61b9      	str	r1, [r7, #24]
 8003f30:	415b      	adcs	r3, r3
 8003f32:	61fb      	str	r3, [r7, #28]
 8003f34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f38:	4641      	mov	r1, r8
 8003f3a:	1851      	adds	r1, r2, r1
 8003f3c:	6139      	str	r1, [r7, #16]
 8003f3e:	4649      	mov	r1, r9
 8003f40:	414b      	adcs	r3, r1
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	f04f 0200 	mov.w	r2, #0
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f50:	4659      	mov	r1, fp
 8003f52:	00cb      	lsls	r3, r1, #3
 8003f54:	4651      	mov	r1, sl
 8003f56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f5a:	4651      	mov	r1, sl
 8003f5c:	00ca      	lsls	r2, r1, #3
 8003f5e:	4610      	mov	r0, r2
 8003f60:	4619      	mov	r1, r3
 8003f62:	4603      	mov	r3, r0
 8003f64:	4642      	mov	r2, r8
 8003f66:	189b      	adds	r3, r3, r2
 8003f68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f6c:	464b      	mov	r3, r9
 8003f6e:	460a      	mov	r2, r1
 8003f70:	eb42 0303 	adc.w	r3, r2, r3
 8003f74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f84:	f04f 0200 	mov.w	r2, #0
 8003f88:	f04f 0300 	mov.w	r3, #0
 8003f8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f90:	4649      	mov	r1, r9
 8003f92:	008b      	lsls	r3, r1, #2
 8003f94:	4641      	mov	r1, r8
 8003f96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f9a:	4641      	mov	r1, r8
 8003f9c:	008a      	lsls	r2, r1, #2
 8003f9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003fa2:	f7fc fe11 	bl	8000bc8 <__aeabi_uldivmod>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4611      	mov	r1, r2
 8003fac:	4b38      	ldr	r3, [pc, #224]	@ (8004090 <UART_SetConfig+0x4e4>)
 8003fae:	fba3 2301 	umull	r2, r3, r3, r1
 8003fb2:	095b      	lsrs	r3, r3, #5
 8003fb4:	2264      	movs	r2, #100	@ 0x64
 8003fb6:	fb02 f303 	mul.w	r3, r2, r3
 8003fba:	1acb      	subs	r3, r1, r3
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	3332      	adds	r3, #50	@ 0x32
 8003fc0:	4a33      	ldr	r2, [pc, #204]	@ (8004090 <UART_SetConfig+0x4e4>)
 8003fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fcc:	441c      	add	r4, r3
 8003fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003fd6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003fd8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003fdc:	4642      	mov	r2, r8
 8003fde:	464b      	mov	r3, r9
 8003fe0:	1891      	adds	r1, r2, r2
 8003fe2:	60b9      	str	r1, [r7, #8]
 8003fe4:	415b      	adcs	r3, r3
 8003fe6:	60fb      	str	r3, [r7, #12]
 8003fe8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fec:	4641      	mov	r1, r8
 8003fee:	1851      	adds	r1, r2, r1
 8003ff0:	6039      	str	r1, [r7, #0]
 8003ff2:	4649      	mov	r1, r9
 8003ff4:	414b      	adcs	r3, r1
 8003ff6:	607b      	str	r3, [r7, #4]
 8003ff8:	f04f 0200 	mov.w	r2, #0
 8003ffc:	f04f 0300 	mov.w	r3, #0
 8004000:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004004:	4659      	mov	r1, fp
 8004006:	00cb      	lsls	r3, r1, #3
 8004008:	4651      	mov	r1, sl
 800400a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800400e:	4651      	mov	r1, sl
 8004010:	00ca      	lsls	r2, r1, #3
 8004012:	4610      	mov	r0, r2
 8004014:	4619      	mov	r1, r3
 8004016:	4603      	mov	r3, r0
 8004018:	4642      	mov	r2, r8
 800401a:	189b      	adds	r3, r3, r2
 800401c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800401e:	464b      	mov	r3, r9
 8004020:	460a      	mov	r2, r1
 8004022:	eb42 0303 	adc.w	r3, r2, r3
 8004026:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	663b      	str	r3, [r7, #96]	@ 0x60
 8004032:	667a      	str	r2, [r7, #100]	@ 0x64
 8004034:	f04f 0200 	mov.w	r2, #0
 8004038:	f04f 0300 	mov.w	r3, #0
 800403c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004040:	4649      	mov	r1, r9
 8004042:	008b      	lsls	r3, r1, #2
 8004044:	4641      	mov	r1, r8
 8004046:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800404a:	4641      	mov	r1, r8
 800404c:	008a      	lsls	r2, r1, #2
 800404e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004052:	f7fc fdb9 	bl	8000bc8 <__aeabi_uldivmod>
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
 800405a:	4b0d      	ldr	r3, [pc, #52]	@ (8004090 <UART_SetConfig+0x4e4>)
 800405c:	fba3 1302 	umull	r1, r3, r3, r2
 8004060:	095b      	lsrs	r3, r3, #5
 8004062:	2164      	movs	r1, #100	@ 0x64
 8004064:	fb01 f303 	mul.w	r3, r1, r3
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	3332      	adds	r3, #50	@ 0x32
 800406e:	4a08      	ldr	r2, [pc, #32]	@ (8004090 <UART_SetConfig+0x4e4>)
 8004070:	fba2 2303 	umull	r2, r3, r2, r3
 8004074:	095b      	lsrs	r3, r3, #5
 8004076:	f003 020f 	and.w	r2, r3, #15
 800407a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4422      	add	r2, r4
 8004082:	609a      	str	r2, [r3, #8]
}
 8004084:	bf00      	nop
 8004086:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800408a:	46bd      	mov	sp, r7
 800408c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004090:	51eb851f 	.word	0x51eb851f

08004094 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004094:	b084      	sub	sp, #16
 8004096:	b580      	push	{r7, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	f107 001c 	add.w	r0, r7, #28
 80040a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80040a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d123      	bne.n	80040f6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80040c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80040d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d105      	bne.n	80040ea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 faa0 	bl	8004630 <USB_CoreReset>
 80040f0:	4603      	mov	r3, r0
 80040f2:	73fb      	strb	r3, [r7, #15]
 80040f4:	e01b      	b.n	800412e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 fa94 	bl	8004630 <USB_CoreReset>
 8004108:	4603      	mov	r3, r0
 800410a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800410c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004110:	2b00      	cmp	r3, #0
 8004112:	d106      	bne.n	8004122 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004118:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004120:	e005      	b.n	800412e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004126:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800412e:	7fbb      	ldrb	r3, [r7, #30]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d10b      	bne.n	800414c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f043 0206 	orr.w	r2, r3, #6
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f043 0220 	orr.w	r2, r3, #32
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800414c:	7bfb      	ldrb	r3, [r7, #15]
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004158:	b004      	add	sp, #16
 800415a:	4770      	bx	lr

0800415c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f023 0201 	bic.w	r2, r3, #1
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b084      	sub	sp, #16
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
 8004186:	460b      	mov	r3, r1
 8004188:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800419a:	78fb      	ldrb	r3, [r7, #3]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d115      	bne.n	80041cc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80041ac:	200a      	movs	r0, #10
 80041ae:	f7fd fe51 	bl	8001e54 <HAL_Delay>
      ms += 10U;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	330a      	adds	r3, #10
 80041b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 fa2b 	bl	8004614 <USB_GetMode>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d01e      	beq.n	8004202 <USB_SetCurrentMode+0x84>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2bc7      	cmp	r3, #199	@ 0xc7
 80041c8:	d9f0      	bls.n	80041ac <USB_SetCurrentMode+0x2e>
 80041ca:	e01a      	b.n	8004202 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d115      	bne.n	80041fe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80041de:	200a      	movs	r0, #10
 80041e0:	f7fd fe38 	bl	8001e54 <HAL_Delay>
      ms += 10U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	330a      	adds	r3, #10
 80041e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fa12 	bl	8004614 <USB_GetMode>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <USB_SetCurrentMode+0x84>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80041fa:	d9f0      	bls.n	80041de <USB_SetCurrentMode+0x60>
 80041fc:	e001      	b.n	8004202 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e005      	b.n	800420e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2bc8      	cmp	r3, #200	@ 0xc8
 8004206:	d101      	bne.n	800420c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
	...

08004218 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004218:	b084      	sub	sp, #16
 800421a:	b580      	push	{r7, lr}
 800421c:	b086      	sub	sp, #24
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
 8004222:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004226:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004232:	2300      	movs	r3, #0
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	e009      	b.n	800424c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	3340      	adds	r3, #64	@ 0x40
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	2200      	movs	r2, #0
 8004244:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	3301      	adds	r3, #1
 800424a:	613b      	str	r3, [r7, #16]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	2b0e      	cmp	r3, #14
 8004250:	d9f2      	bls.n	8004238 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004252:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004256:	2b00      	cmp	r3, #0
 8004258:	d11c      	bne.n	8004294 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004268:	f043 0302 	orr.w	r3, r3, #2
 800426c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004272:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800427e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	639a      	str	r2, [r3, #56]	@ 0x38
 8004292:	e00b      	b.n	80042ac <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004298:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80042b2:	461a      	mov	r2, r3
 80042b4:	2300      	movs	r3, #0
 80042b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80042b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d10d      	bne.n	80042dc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80042c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d104      	bne.n	80042d2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80042c8:	2100      	movs	r1, #0
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f968 	bl	80045a0 <USB_SetDevSpeed>
 80042d0:	e008      	b.n	80042e4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80042d2:	2101      	movs	r1, #1
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 f963 	bl	80045a0 <USB_SetDevSpeed>
 80042da:	e003      	b.n	80042e4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80042dc:	2103      	movs	r1, #3
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f95e 	bl	80045a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80042e4:	2110      	movs	r1, #16
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f8fa 	bl	80044e0 <USB_FlushTxFifo>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f924 	bl	8004544 <USB_FlushRxFifo>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800430c:	461a      	mov	r2, r3
 800430e:	2300      	movs	r3, #0
 8004310:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004318:	461a      	mov	r2, r3
 800431a:	2300      	movs	r3, #0
 800431c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004324:	461a      	mov	r2, r3
 8004326:	2300      	movs	r3, #0
 8004328:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800432a:	2300      	movs	r3, #0
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	e043      	b.n	80043b8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	015a      	lsls	r2, r3, #5
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	4413      	add	r3, r2
 8004338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004342:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004346:	d118      	bne.n	800437a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10a      	bne.n	8004364 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	015a      	lsls	r2, r3, #5
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	4413      	add	r3, r2
 8004356:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800435a:	461a      	mov	r2, r3
 800435c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	e013      	b.n	800438c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	015a      	lsls	r2, r3, #5
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4413      	add	r3, r2
 800436c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004370:	461a      	mov	r2, r3
 8004372:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004376:	6013      	str	r3, [r2, #0]
 8004378:	e008      	b.n	800438c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	015a      	lsls	r2, r3, #5
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	4413      	add	r3, r2
 8004382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004386:	461a      	mov	r2, r3
 8004388:	2300      	movs	r3, #0
 800438a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	015a      	lsls	r2, r3, #5
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	4413      	add	r3, r2
 8004394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004398:	461a      	mov	r2, r3
 800439a:	2300      	movs	r3, #0
 800439c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	015a      	lsls	r2, r3, #5
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4413      	add	r3, r2
 80043a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043aa:	461a      	mov	r2, r3
 80043ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	3301      	adds	r3, #1
 80043b6:	613b      	str	r3, [r7, #16]
 80043b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80043bc:	461a      	mov	r2, r3
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d3b5      	bcc.n	8004330 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043c4:	2300      	movs	r3, #0
 80043c6:	613b      	str	r3, [r7, #16]
 80043c8:	e043      	b.n	8004452 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	015a      	lsls	r2, r3, #5
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	4413      	add	r3, r2
 80043d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80043dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043e0:	d118      	bne.n	8004414 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10a      	bne.n	80043fe <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	015a      	lsls	r2, r3, #5
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	4413      	add	r3, r2
 80043f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043f4:	461a      	mov	r2, r3
 80043f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80043fa:	6013      	str	r3, [r2, #0]
 80043fc:	e013      	b.n	8004426 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	015a      	lsls	r2, r3, #5
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	4413      	add	r3, r2
 8004406:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800440a:	461a      	mov	r2, r3
 800440c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004410:	6013      	str	r3, [r2, #0]
 8004412:	e008      	b.n	8004426 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	015a      	lsls	r2, r3, #5
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	4413      	add	r3, r2
 800441c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004420:	461a      	mov	r2, r3
 8004422:	2300      	movs	r3, #0
 8004424:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004432:	461a      	mov	r2, r3
 8004434:	2300      	movs	r3, #0
 8004436:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4413      	add	r3, r2
 8004440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004444:	461a      	mov	r2, r3
 8004446:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800444a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	3301      	adds	r3, #1
 8004450:	613b      	str	r3, [r7, #16]
 8004452:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004456:	461a      	mov	r2, r3
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	4293      	cmp	r3, r2
 800445c:	d3b5      	bcc.n	80043ca <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800446c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004470:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800447e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004480:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004484:	2b00      	cmp	r3, #0
 8004486:	d105      	bne.n	8004494 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	f043 0210 	orr.w	r2, r3, #16
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	699a      	ldr	r2, [r3, #24]
 8004498:	4b10      	ldr	r3, [pc, #64]	@ (80044dc <USB_DevInit+0x2c4>)
 800449a:	4313      	orrs	r3, r2
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80044a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d005      	beq.n	80044b4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	f043 0208 	orr.w	r2, r3, #8
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80044b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d107      	bne.n	80044cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80044c4:	f043 0304 	orr.w	r3, r3, #4
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80044cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80044d8:	b004      	add	sp, #16
 80044da:	4770      	bx	lr
 80044dc:	803c3800 	.word	0x803c3800

080044e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	3301      	adds	r3, #1
 80044f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80044fa:	d901      	bls.n	8004500 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e01b      	b.n	8004538 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	daf2      	bge.n	80044ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	019b      	lsls	r3, r3, #6
 8004510:	f043 0220 	orr.w	r2, r3, #32
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	3301      	adds	r3, #1
 800451c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004524:	d901      	bls.n	800452a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e006      	b.n	8004538 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	f003 0320 	and.w	r3, r3, #32
 8004532:	2b20      	cmp	r3, #32
 8004534:	d0f0      	beq.n	8004518 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3714      	adds	r7, #20
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	3301      	adds	r3, #1
 8004554:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800455c:	d901      	bls.n	8004562 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e018      	b.n	8004594 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	2b00      	cmp	r3, #0
 8004568:	daf2      	bge.n	8004550 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2210      	movs	r2, #16
 8004572:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3301      	adds	r3, #1
 8004578:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004580:	d901      	bls.n	8004586 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e006      	b.n	8004594 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0310 	and.w	r3, r3, #16
 800458e:	2b10      	cmp	r3, #16
 8004590:	d0f0      	beq.n	8004574 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	460b      	mov	r3, r1
 80045aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	78fb      	ldrb	r3, [r7, #3]
 80045ba:	68f9      	ldr	r1, [r7, #12]
 80045bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045c0:	4313      	orrs	r3, r2
 80045c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3714      	adds	r7, #20
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b085      	sub	sp, #20
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80045ec:	f023 0303 	bic.w	r3, r3, #3
 80045f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004600:	f043 0302 	orr.w	r3, r3, #2
 8004604:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3714      	adds	r7, #20
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	f003 0301 	and.w	r3, r3, #1
}
 8004624:	4618      	mov	r0, r3
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004638:	2300      	movs	r3, #0
 800463a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	3301      	adds	r3, #1
 8004640:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004648:	d901      	bls.n	800464e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e022      	b.n	8004694 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	2b00      	cmp	r3, #0
 8004654:	daf2      	bge.n	800463c <USB_CoreReset+0xc>

  count = 10U;
 8004656:	230a      	movs	r3, #10
 8004658:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800465a:	e002      	b.n	8004662 <USB_CoreReset+0x32>
  {
    count--;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	3b01      	subs	r3, #1
 8004660:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1f9      	bne.n	800465c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	f043 0201 	orr.w	r2, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3301      	adds	r3, #1
 8004678:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004680:	d901      	bls.n	8004686 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e006      	b.n	8004694 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b01      	cmp	r3, #1
 8004690:	d0f0      	beq.n	8004674 <USB_CoreReset+0x44>

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	4603      	mov	r3, r0
 80046a8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80046aa:	2300      	movs	r3, #0
 80046ac:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80046ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046b2:	2b84      	cmp	r3, #132	@ 0x84
 80046b4:	d005      	beq.n	80046c2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80046b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4413      	add	r3, r2
 80046be:	3303      	adds	r3, #3
 80046c0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80046c2:	68fb      	ldr	r3, [r7, #12]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80046d4:	f000 ffe4 	bl	80056a0 <vTaskStartScheduler>
  
  return osOK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	bd80      	pop	{r7, pc}

080046de <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80046de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046e0:	b087      	sub	sp, #28
 80046e2:	af02      	add	r7, sp, #8
 80046e4:	6078      	str	r0, [r7, #4]
 80046e6:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685c      	ldr	r4, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046f4:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7ff ffcf 	bl	80046a0 <makeFreeRtosPriority>
 8004702:	4602      	mov	r2, r0
 8004704:	f107 030c 	add.w	r3, r7, #12
 8004708:	9301      	str	r3, [sp, #4]
 800470a:	9200      	str	r2, [sp, #0]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	4632      	mov	r2, r6
 8004710:	4629      	mov	r1, r5
 8004712:	4620      	mov	r0, r4
 8004714:	f000 fd86 	bl	8005224 <xTaskCreate>
 8004718:	4603      	mov	r3, r0
 800471a:	2b01      	cmp	r3, #1
 800471c:	d001      	beq.n	8004722 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800471e:	2300      	movs	r3, #0
 8004720:	e000      	b.n	8004724 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8004722:	68fb      	ldr	r3, [r7, #12]
}
 8004724:	4618      	mov	r0, r3
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800472c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	fbb3 f3f2 	udiv	r3, r3, r2
 800473c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <osDelay+0x1c>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	e000      	b.n	800474a <osDelay+0x1e>
 8004748:	2301      	movs	r3, #1
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fede 	bl	800550c <vTaskDelay>
  
  return osOK;
 8004750:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800475a:	b480      	push	{r7}
 800475c:	b083      	sub	sp, #12
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f103 0208 	add.w	r2, r3, #8
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f04f 32ff 	mov.w	r2, #4294967295
 8004772:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f103 0208 	add.w	r2, r3, #8
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f103 0208 	add.w	r2, r3, #8
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr

0800479a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800479a:	b480      	push	{r7}
 800479c:	b083      	sub	sp, #12
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	1c5a      	adds	r2, r3, #1
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	601a      	str	r2, [r3, #0]
}
 80047f0:	bf00      	nop
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004812:	d103      	bne.n	800481c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	60fb      	str	r3, [r7, #12]
 800481a:	e00c      	b.n	8004836 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3308      	adds	r3, #8
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	e002      	b.n	800482a <vListInsert+0x2e>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	429a      	cmp	r2, r3
 8004834:	d2f6      	bcs.n	8004824 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	683a      	ldr	r2, [r7, #0]
 8004850:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	1c5a      	adds	r2, r3, #1
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	601a      	str	r2, [r3, #0]
}
 8004862:	bf00      	nop
 8004864:	3714      	adds	r7, #20
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr

0800486e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800486e:	b480      	push	{r7}
 8004870:	b085      	sub	sp, #20
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6892      	ldr	r2, [r2, #8]
 8004884:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6852      	ldr	r2, [r2, #4]
 800488e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	429a      	cmp	r2, r3
 8004898:	d103      	bne.n	80048a2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	1e5a      	subs	r2, r3, #1
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
	...

080048c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d10b      	bne.n	80048f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80048d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048dc:	f383 8811 	msr	BASEPRI, r3
 80048e0:	f3bf 8f6f 	isb	sy
 80048e4:	f3bf 8f4f 	dsb	sy
 80048e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80048ea:	bf00      	nop
 80048ec:	bf00      	nop
 80048ee:	e7fd      	b.n	80048ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80048f0:	f002 f8ba 	bl	8006a68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048fc:	68f9      	ldr	r1, [r7, #12]
 80048fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004900:	fb01 f303 	mul.w	r3, r1, r3
 8004904:	441a      	add	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004920:	3b01      	subs	r3, #1
 8004922:	68f9      	ldr	r1, [r7, #12]
 8004924:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004926:	fb01 f303 	mul.w	r3, r1, r3
 800492a:	441a      	add	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	22ff      	movs	r2, #255	@ 0xff
 8004934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	22ff      	movs	r2, #255	@ 0xff
 800493c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d114      	bne.n	8004970 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d01a      	beq.n	8004984 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	3310      	adds	r3, #16
 8004952:	4618      	mov	r0, r3
 8004954:	f001 f928 	bl	8005ba8 <xTaskRemoveFromEventList>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d012      	beq.n	8004984 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800495e:	4b0d      	ldr	r3, [pc, #52]	@ (8004994 <xQueueGenericReset+0xd0>)
 8004960:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	f3bf 8f4f 	dsb	sy
 800496a:	f3bf 8f6f 	isb	sy
 800496e:	e009      	b.n	8004984 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	3310      	adds	r3, #16
 8004974:	4618      	mov	r0, r3
 8004976:	f7ff fef0 	bl	800475a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	3324      	adds	r3, #36	@ 0x24
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff feeb 	bl	800475a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004984:	f002 f8a2 	bl	8006acc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004988:	2301      	movs	r3, #1
}
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	e000ed04 	.word	0xe000ed04

08004998 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004998:	b580      	push	{r7, lr}
 800499a:	b08a      	sub	sp, #40	@ 0x28
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	4613      	mov	r3, r2
 80049a4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10b      	bne.n	80049c4 <xQueueGenericCreate+0x2c>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	613b      	str	r3, [r7, #16]
}
 80049be:	bf00      	nop
 80049c0:	bf00      	nop
 80049c2:	e7fd      	b.n	80049c0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	fb02 f303 	mul.w	r3, r2, r3
 80049cc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	3348      	adds	r3, #72	@ 0x48
 80049d2:	4618      	mov	r0, r3
 80049d4:	f002 f96a 	bl	8006cac <pvPortMalloc>
 80049d8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00d      	beq.n	80049fc <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	3348      	adds	r3, #72	@ 0x48
 80049e8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80049ea:	79fa      	ldrb	r2, [r7, #7]
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	4613      	mov	r3, r2
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	68b9      	ldr	r1, [r7, #8]
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f805 	bl	8004a06 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049fc:	69bb      	ldr	r3, [r7, #24]
	}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3720      	adds	r7, #32
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b084      	sub	sp, #16
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	60f8      	str	r0, [r7, #12]
 8004a0e:	60b9      	str	r1, [r7, #8]
 8004a10:	607a      	str	r2, [r7, #4]
 8004a12:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d103      	bne.n	8004a22 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	e002      	b.n	8004a28 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a34:	2101      	movs	r1, #1
 8004a36:	69b8      	ldr	r0, [r7, #24]
 8004a38:	f7ff ff44 	bl	80048c4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004a3c:	bf00      	nop
 8004a3e:	3710      	adds	r7, #16
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b08e      	sub	sp, #56	@ 0x38
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
 8004a50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a52:	2300      	movs	r3, #0
 8004a54:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d10b      	bne.n	8004a78 <xQueueGenericSend+0x34>
	__asm volatile
 8004a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a64:	f383 8811 	msr	BASEPRI, r3
 8004a68:	f3bf 8f6f 	isb	sy
 8004a6c:	f3bf 8f4f 	dsb	sy
 8004a70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a72:	bf00      	nop
 8004a74:	bf00      	nop
 8004a76:	e7fd      	b.n	8004a74 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d103      	bne.n	8004a86 <xQueueGenericSend+0x42>
 8004a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <xQueueGenericSend+0x46>
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <xQueueGenericSend+0x48>
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10b      	bne.n	8004aa8 <xQueueGenericSend+0x64>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004aa2:	bf00      	nop
 8004aa4:	bf00      	nop
 8004aa6:	e7fd      	b.n	8004aa4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d103      	bne.n	8004ab6 <xQueueGenericSend+0x72>
 8004aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d101      	bne.n	8004aba <xQueueGenericSend+0x76>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e000      	b.n	8004abc <xQueueGenericSend+0x78>
 8004aba:	2300      	movs	r3, #0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10b      	bne.n	8004ad8 <xQueueGenericSend+0x94>
	__asm volatile
 8004ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac4:	f383 8811 	msr	BASEPRI, r3
 8004ac8:	f3bf 8f6f 	isb	sy
 8004acc:	f3bf 8f4f 	dsb	sy
 8004ad0:	623b      	str	r3, [r7, #32]
}
 8004ad2:	bf00      	nop
 8004ad4:	bf00      	nop
 8004ad6:	e7fd      	b.n	8004ad4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ad8:	f001 fa0c 	bl	8005ef4 <xTaskGetSchedulerState>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d102      	bne.n	8004ae8 <xQueueGenericSend+0xa4>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d101      	bne.n	8004aec <xQueueGenericSend+0xa8>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e000      	b.n	8004aee <xQueueGenericSend+0xaa>
 8004aec:	2300      	movs	r3, #0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10b      	bne.n	8004b0a <xQueueGenericSend+0xc6>
	__asm volatile
 8004af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af6:	f383 8811 	msr	BASEPRI, r3
 8004afa:	f3bf 8f6f 	isb	sy
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	61fb      	str	r3, [r7, #28]
}
 8004b04:	bf00      	nop
 8004b06:	bf00      	nop
 8004b08:	e7fd      	b.n	8004b06 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b0a:	f001 ffad 	bl	8006a68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d302      	bcc.n	8004b20 <xQueueGenericSend+0xdc>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d129      	bne.n	8004b74 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	68b9      	ldr	r1, [r7, #8]
 8004b24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b26:	f000 fa0f 	bl	8004f48 <prvCopyDataToQueue>
 8004b2a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d010      	beq.n	8004b56 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b36:	3324      	adds	r3, #36	@ 0x24
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f001 f835 	bl	8005ba8 <xTaskRemoveFromEventList>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d013      	beq.n	8004b6c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004b44:	4b3f      	ldr	r3, [pc, #252]	@ (8004c44 <xQueueGenericSend+0x200>)
 8004b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	f3bf 8f6f 	isb	sy
 8004b54:	e00a      	b.n	8004b6c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d007      	beq.n	8004b6c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b5c:	4b39      	ldr	r3, [pc, #228]	@ (8004c44 <xQueueGenericSend+0x200>)
 8004b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	f3bf 8f4f 	dsb	sy
 8004b68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b6c:	f001 ffae 	bl	8006acc <vPortExitCritical>
				return pdPASS;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e063      	b.n	8004c3c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d103      	bne.n	8004b82 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b7a:	f001 ffa7 	bl	8006acc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e05c      	b.n	8004c3c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d106      	bne.n	8004b96 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b88:	f107 0314 	add.w	r3, r7, #20
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f001 f86f 	bl	8005c70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b92:	2301      	movs	r3, #1
 8004b94:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b96:	f001 ff99 	bl	8006acc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b9a:	f000 fdd9 	bl	8005750 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b9e:	f001 ff63 	bl	8006a68 <vPortEnterCritical>
 8004ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ba8:	b25b      	sxtb	r3, r3
 8004baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bae:	d103      	bne.n	8004bb8 <xQueueGenericSend+0x174>
 8004bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004bbe:	b25b      	sxtb	r3, r3
 8004bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc4:	d103      	bne.n	8004bce <xQueueGenericSend+0x18a>
 8004bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bce:	f001 ff7d 	bl	8006acc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bd2:	1d3a      	adds	r2, r7, #4
 8004bd4:	f107 0314 	add.w	r3, r7, #20
 8004bd8:	4611      	mov	r1, r2
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f001 f85e 	bl	8005c9c <xTaskCheckForTimeOut>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d124      	bne.n	8004c30 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004be6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004be8:	f000 faa6 	bl	8005138 <prvIsQueueFull>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d018      	beq.n	8004c24 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bf4:	3310      	adds	r3, #16
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	4611      	mov	r1, r2
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 ff82 	bl	8005b04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004c00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c02:	f000 fa31 	bl	8005068 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004c06:	f000 fdb1 	bl	800576c <xTaskResumeAll>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f47f af7c 	bne.w	8004b0a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004c12:	4b0c      	ldr	r3, [pc, #48]	@ (8004c44 <xQueueGenericSend+0x200>)
 8004c14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	e772      	b.n	8004b0a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004c24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c26:	f000 fa1f 	bl	8005068 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c2a:	f000 fd9f 	bl	800576c <xTaskResumeAll>
 8004c2e:	e76c      	b.n	8004b0a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004c30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c32:	f000 fa19 	bl	8005068 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c36:	f000 fd99 	bl	800576c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004c3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3738      	adds	r7, #56	@ 0x38
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	e000ed04 	.word	0xe000ed04

08004c48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b090      	sub	sp, #64	@ 0x40
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10b      	bne.n	8004c78 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c64:	f383 8811 	msr	BASEPRI, r3
 8004c68:	f3bf 8f6f 	isb	sy
 8004c6c:	f3bf 8f4f 	dsb	sy
 8004c70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c72:	bf00      	nop
 8004c74:	bf00      	nop
 8004c76:	e7fd      	b.n	8004c74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d103      	bne.n	8004c86 <xQueueGenericSendFromISR+0x3e>
 8004c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <xQueueGenericSendFromISR+0x42>
 8004c86:	2301      	movs	r3, #1
 8004c88:	e000      	b.n	8004c8c <xQueueGenericSendFromISR+0x44>
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10b      	bne.n	8004ca8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c94:	f383 8811 	msr	BASEPRI, r3
 8004c98:	f3bf 8f6f 	isb	sy
 8004c9c:	f3bf 8f4f 	dsb	sy
 8004ca0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ca2:	bf00      	nop
 8004ca4:	bf00      	nop
 8004ca6:	e7fd      	b.n	8004ca4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d103      	bne.n	8004cb6 <xQueueGenericSendFromISR+0x6e>
 8004cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d101      	bne.n	8004cba <xQueueGenericSendFromISR+0x72>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e000      	b.n	8004cbc <xQueueGenericSendFromISR+0x74>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10b      	bne.n	8004cd8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	623b      	str	r3, [r7, #32]
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	e7fd      	b.n	8004cd4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004cd8:	f001 ffa6 	bl	8006c28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004cdc:	f3ef 8211 	mrs	r2, BASEPRI
 8004ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	61fa      	str	r2, [r7, #28]
 8004cf2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004cf4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004cf6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d302      	bcc.n	8004d0a <xQueueGenericSendFromISR+0xc2>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d12f      	bne.n	8004d6a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d1a:	683a      	ldr	r2, [r7, #0]
 8004d1c:	68b9      	ldr	r1, [r7, #8]
 8004d1e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004d20:	f000 f912 	bl	8004f48 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004d24:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d2c:	d112      	bne.n	8004d54 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d016      	beq.n	8004d64 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d38:	3324      	adds	r3, #36	@ 0x24
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 ff34 	bl	8005ba8 <xTaskRemoveFromEventList>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00e      	beq.n	8004d64 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00b      	beq.n	8004d64 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	e007      	b.n	8004d64 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004d58:	3301      	adds	r3, #1
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	b25a      	sxtb	r2, r3
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004d64:	2301      	movs	r3, #1
 8004d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004d68:	e001      	b.n	8004d6e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d70:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3740      	adds	r7, #64	@ 0x40
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b08c      	sub	sp, #48	@ 0x30
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d90:	2300      	movs	r3, #0
 8004d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10b      	bne.n	8004db6 <xQueueReceive+0x32>
	__asm volatile
 8004d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da2:	f383 8811 	msr	BASEPRI, r3
 8004da6:	f3bf 8f6f 	isb	sy
 8004daa:	f3bf 8f4f 	dsb	sy
 8004dae:	623b      	str	r3, [r7, #32]
}
 8004db0:	bf00      	nop
 8004db2:	bf00      	nop
 8004db4:	e7fd      	b.n	8004db2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d103      	bne.n	8004dc4 <xQueueReceive+0x40>
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <xQueueReceive+0x44>
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e000      	b.n	8004dca <xQueueReceive+0x46>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10b      	bne.n	8004de6 <xQueueReceive+0x62>
	__asm volatile
 8004dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd2:	f383 8811 	msr	BASEPRI, r3
 8004dd6:	f3bf 8f6f 	isb	sy
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	61fb      	str	r3, [r7, #28]
}
 8004de0:	bf00      	nop
 8004de2:	bf00      	nop
 8004de4:	e7fd      	b.n	8004de2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004de6:	f001 f885 	bl	8005ef4 <xTaskGetSchedulerState>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d102      	bne.n	8004df6 <xQueueReceive+0x72>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <xQueueReceive+0x76>
 8004df6:	2301      	movs	r3, #1
 8004df8:	e000      	b.n	8004dfc <xQueueReceive+0x78>
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10b      	bne.n	8004e18 <xQueueReceive+0x94>
	__asm volatile
 8004e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	61bb      	str	r3, [r7, #24]
}
 8004e12:	bf00      	nop
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e18:	f001 fe26 	bl	8006a68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e20:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d01f      	beq.n	8004e68 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e2c:	f000 f8f6 	bl	800501c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e32:	1e5a      	subs	r2, r3, #1
 8004e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e36:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d00f      	beq.n	8004e60 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e42:	3310      	adds	r3, #16
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 feaf 	bl	8005ba8 <xTaskRemoveFromEventList>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d007      	beq.n	8004e60 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e50:	4b3c      	ldr	r3, [pc, #240]	@ (8004f44 <xQueueReceive+0x1c0>)
 8004e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	f3bf 8f4f 	dsb	sy
 8004e5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e60:	f001 fe34 	bl	8006acc <vPortExitCritical>
				return pdPASS;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e069      	b.n	8004f3c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d103      	bne.n	8004e76 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e6e:	f001 fe2d 	bl	8006acc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e72:	2300      	movs	r3, #0
 8004e74:	e062      	b.n	8004f3c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d106      	bne.n	8004e8a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e7c:	f107 0310 	add.w	r3, r7, #16
 8004e80:	4618      	mov	r0, r3
 8004e82:	f000 fef5 	bl	8005c70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e86:	2301      	movs	r3, #1
 8004e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e8a:	f001 fe1f 	bl	8006acc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e8e:	f000 fc5f 	bl	8005750 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e92:	f001 fde9 	bl	8006a68 <vPortEnterCritical>
 8004e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e9c:	b25b      	sxtb	r3, r3
 8004e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea2:	d103      	bne.n	8004eac <xQueueReceive+0x128>
 8004ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004eb2:	b25b      	sxtb	r3, r3
 8004eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb8:	d103      	bne.n	8004ec2 <xQueueReceive+0x13e>
 8004eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ec2:	f001 fe03 	bl	8006acc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ec6:	1d3a      	adds	r2, r7, #4
 8004ec8:	f107 0310 	add.w	r3, r7, #16
 8004ecc:	4611      	mov	r1, r2
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 fee4 	bl	8005c9c <xTaskCheckForTimeOut>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d123      	bne.n	8004f22 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004eda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004edc:	f000 f916 	bl	800510c <prvIsQueueEmpty>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d017      	beq.n	8004f16 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ee8:	3324      	adds	r3, #36	@ 0x24
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	4611      	mov	r1, r2
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 fe08 	bl	8005b04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ef4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ef6:	f000 f8b7 	bl	8005068 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004efa:	f000 fc37 	bl	800576c <xTaskResumeAll>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d189      	bne.n	8004e18 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004f04:	4b0f      	ldr	r3, [pc, #60]	@ (8004f44 <xQueueReceive+0x1c0>)
 8004f06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	e780      	b.n	8004e18 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004f16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f18:	f000 f8a6 	bl	8005068 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f1c:	f000 fc26 	bl	800576c <xTaskResumeAll>
 8004f20:	e77a      	b.n	8004e18 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004f22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f24:	f000 f8a0 	bl	8005068 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f28:	f000 fc20 	bl	800576c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f2e:	f000 f8ed 	bl	800510c <prvIsQueueEmpty>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f43f af6f 	beq.w	8004e18 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004f3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3730      	adds	r7, #48	@ 0x30
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	e000ed04 	.word	0xe000ed04

08004f48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10d      	bne.n	8004f82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d14d      	bne.n	800500a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f000 ffdc 	bl	8005f30 <xTaskPriorityDisinherit>
 8004f78:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	609a      	str	r2, [r3, #8]
 8004f80:	e043      	b.n	800500a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d119      	bne.n	8004fbc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6858      	ldr	r0, [r3, #4]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f90:	461a      	mov	r2, r3
 8004f92:	68b9      	ldr	r1, [r7, #8]
 8004f94:	f002 fa92 	bl	80074bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa0:	441a      	add	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d32b      	bcc.n	800500a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	605a      	str	r2, [r3, #4]
 8004fba:	e026      	b.n	800500a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	68d8      	ldr	r0, [r3, #12]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	68b9      	ldr	r1, [r7, #8]
 8004fc8:	f002 fa78 	bl	80074bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	68da      	ldr	r2, [r3, #12]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd4:	425b      	negs	r3, r3
 8004fd6:	441a      	add	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d207      	bcs.n	8004ff8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff0:	425b      	negs	r3, r3
 8004ff2:	441a      	add	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d105      	bne.n	800500a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d002      	beq.n	800500a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	3b01      	subs	r3, #1
 8005008:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005012:	697b      	ldr	r3, [r7, #20]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502a:	2b00      	cmp	r3, #0
 800502c:	d018      	beq.n	8005060 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005036:	441a      	add	r2, r3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68da      	ldr	r2, [r3, #12]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	429a      	cmp	r2, r3
 8005046:	d303      	bcc.n	8005050 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68d9      	ldr	r1, [r3, #12]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005058:	461a      	mov	r2, r3
 800505a:	6838      	ldr	r0, [r7, #0]
 800505c:	f002 fa2e 	bl	80074bc <memcpy>
	}
}
 8005060:	bf00      	nop
 8005062:	3708      	adds	r7, #8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005070:	f001 fcfa 	bl	8006a68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800507a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800507c:	e011      	b.n	80050a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005082:	2b00      	cmp	r3, #0
 8005084:	d012      	beq.n	80050ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	3324      	adds	r3, #36	@ 0x24
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fd8c 	bl	8005ba8 <xTaskRemoveFromEventList>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005096:	f000 fe65 	bl	8005d64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	3b01      	subs	r3, #1
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80050a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	dce9      	bgt.n	800507e <prvUnlockQueue+0x16>
 80050aa:	e000      	b.n	80050ae <prvUnlockQueue+0x46>
					break;
 80050ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	22ff      	movs	r2, #255	@ 0xff
 80050b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80050b6:	f001 fd09 	bl	8006acc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80050ba:	f001 fcd5 	bl	8006a68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050c6:	e011      	b.n	80050ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d012      	beq.n	80050f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	3310      	adds	r3, #16
 80050d4:	4618      	mov	r0, r3
 80050d6:	f000 fd67 	bl	8005ba8 <xTaskRemoveFromEventList>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80050e0:	f000 fe40 	bl	8005d64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80050e4:	7bbb      	ldrb	r3, [r7, #14]
 80050e6:	3b01      	subs	r3, #1
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	dce9      	bgt.n	80050c8 <prvUnlockQueue+0x60>
 80050f4:	e000      	b.n	80050f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80050f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	22ff      	movs	r2, #255	@ 0xff
 80050fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005100:	f001 fce4 	bl	8006acc <vPortExitCritical>
}
 8005104:	bf00      	nop
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005114:	f001 fca8 	bl	8006a68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511c:	2b00      	cmp	r3, #0
 800511e:	d102      	bne.n	8005126 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005120:	2301      	movs	r3, #1
 8005122:	60fb      	str	r3, [r7, #12]
 8005124:	e001      	b.n	800512a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800512a:	f001 fccf 	bl	8006acc <vPortExitCritical>

	return xReturn;
 800512e:	68fb      	ldr	r3, [r7, #12]
}
 8005130:	4618      	mov	r0, r3
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005140:	f001 fc92 	bl	8006a68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514c:	429a      	cmp	r2, r3
 800514e:	d102      	bne.n	8005156 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005150:	2301      	movs	r3, #1
 8005152:	60fb      	str	r3, [r7, #12]
 8005154:	e001      	b.n	800515a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005156:	2300      	movs	r3, #0
 8005158:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800515a:	f001 fcb7 	bl	8006acc <vPortExitCritical>

	return xReturn;
 800515e:	68fb      	ldr	r3, [r7, #12]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005172:	2300      	movs	r3, #0
 8005174:	60fb      	str	r3, [r7, #12]
 8005176:	e014      	b.n	80051a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005178:	4a0f      	ldr	r2, [pc, #60]	@ (80051b8 <vQueueAddToRegistry+0x50>)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10b      	bne.n	800519c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005184:	490c      	ldr	r1, [pc, #48]	@ (80051b8 <vQueueAddToRegistry+0x50>)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800518e:	4a0a      	ldr	r2, [pc, #40]	@ (80051b8 <vQueueAddToRegistry+0x50>)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	00db      	lsls	r3, r3, #3
 8005194:	4413      	add	r3, r2
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800519a:	e006      	b.n	80051aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	3301      	adds	r3, #1
 80051a0:	60fb      	str	r3, [r7, #12]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2b07      	cmp	r3, #7
 80051a6:	d9e7      	bls.n	8005178 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	3714      	adds	r7, #20
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	20002d08 	.word	0x20002d08

080051bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80051cc:	f001 fc4c 	bl	8006a68 <vPortEnterCritical>
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051d6:	b25b      	sxtb	r3, r3
 80051d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051dc:	d103      	bne.n	80051e6 <vQueueWaitForMessageRestricted+0x2a>
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051ec:	b25b      	sxtb	r3, r3
 80051ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f2:	d103      	bne.n	80051fc <vQueueWaitForMessageRestricted+0x40>
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051fc:	f001 fc66 	bl	8006acc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005204:	2b00      	cmp	r3, #0
 8005206:	d106      	bne.n	8005216 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	3324      	adds	r3, #36	@ 0x24
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	68b9      	ldr	r1, [r7, #8]
 8005210:	4618      	mov	r0, r3
 8005212:	f000 fc9d 	bl	8005b50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005216:	6978      	ldr	r0, [r7, #20]
 8005218:	f7ff ff26 	bl	8005068 <prvUnlockQueue>
	}
 800521c:	bf00      	nop
 800521e:	3718      	adds	r7, #24
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005224:	b580      	push	{r7, lr}
 8005226:	b08c      	sub	sp, #48	@ 0x30
 8005228:	af04      	add	r7, sp, #16
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	603b      	str	r3, [r7, #0]
 8005230:	4613      	mov	r3, r2
 8005232:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005234:	88fb      	ldrh	r3, [r7, #6]
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4618      	mov	r0, r3
 800523a:	f001 fd37 	bl	8006cac <pvPortMalloc>
 800523e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00f      	beq.n	8005266 <xTaskCreate+0x42>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005246:	f44f 70cc 	mov.w	r0, #408	@ 0x198
 800524a:	f001 fd2f 	bl	8006cac <pvPortMalloc>
 800524e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <xTaskCreate+0x3a>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	631a      	str	r2, [r3, #48]	@ 0x30
 800525c:	e005      	b.n	800526a <xTaskCreate+0x46>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800525e:	6978      	ldr	r0, [r7, #20]
 8005260:	f001 fdf2 	bl	8006e48 <vPortFree>
 8005264:	e001      	b.n	800526a <xTaskCreate+0x46>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005266:	2300      	movs	r3, #0
 8005268:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d013      	beq.n	8005298 <xTaskCreate+0x74>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005270:	88fa      	ldrh	r2, [r7, #6]
 8005272:	2300      	movs	r3, #0
 8005274:	9303      	str	r3, [sp, #12]
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	9302      	str	r3, [sp, #8]
 800527a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 f80e 	bl	80052a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800528c:	69f8      	ldr	r0, [r7, #28]
 800528e:	f000 f8d3 	bl	8005438 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005292:	2301      	movs	r3, #1
 8005294:	61bb      	str	r3, [r7, #24]
 8005296:	e002      	b.n	800529e <xTaskCreate+0x7a>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005298:	f04f 33ff 	mov.w	r3, #4294967295
 800529c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800529e:	69bb      	ldr	r3, [r7, #24]
	}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3720      	adds	r7, #32
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b088      	sub	sp, #32
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
 80052b4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80052b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80052c0:	3b01      	subs	r3, #1
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	f023 0307 	bic.w	r3, r3, #7
 80052ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	f003 0307 	and.w	r3, r3, #7
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00b      	beq.n	80052f2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80052da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052de:	f383 8811 	msr	BASEPRI, r3
 80052e2:	f3bf 8f6f 	isb	sy
 80052e6:	f3bf 8f4f 	dsb	sy
 80052ea:	617b      	str	r3, [r7, #20]
}
 80052ec:	bf00      	nop
 80052ee:	bf00      	nop
 80052f0:	e7fd      	b.n	80052ee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d01f      	beq.n	8005338 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052f8:	2300      	movs	r3, #0
 80052fa:	61fb      	str	r3, [r7, #28]
 80052fc:	e012      	b.n	8005324 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	4413      	add	r3, r2
 8005304:	7819      	ldrb	r1, [r3, #0]
 8005306:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	4413      	add	r3, r2
 800530c:	3334      	adds	r3, #52	@ 0x34
 800530e:	460a      	mov	r2, r1
 8005310:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	4413      	add	r3, r2
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d006      	beq.n	800532c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	3301      	adds	r3, #1
 8005322:	61fb      	str	r3, [r7, #28]
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	2b0f      	cmp	r3, #15
 8005328:	d9e9      	bls.n	80052fe <prvInitialiseNewTask+0x56>
 800532a:	e000      	b.n	800532e <prvInitialiseNewTask+0x86>
			{
				break;
 800532c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800532e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005336:	e003      	b.n	8005340 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005342:	2b06      	cmp	r3, #6
 8005344:	d901      	bls.n	800534a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005346:	2306      	movs	r3, #6
 8005348:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800534a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800534e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005354:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005358:	2200      	movs	r2, #0
 800535a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800535c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535e:	3304      	adds	r3, #4
 8005360:	4618      	mov	r0, r3
 8005362:	f7ff fa1a 	bl	800479a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005368:	3318      	adds	r3, #24
 800536a:	4618      	mov	r0, r3
 800536c:	f7ff fa15 	bl	800479a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005372:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005374:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005378:	f1c3 0207 	rsb	r2, r3, #7
 800537c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800537e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005382:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005384:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005388:	2200      	movs	r2, #0
 800538a:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800538e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005398:	3350      	adds	r3, #80	@ 0x50
 800539a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800539e:	2100      	movs	r1, #0
 80053a0:	4618      	mov	r0, r3
 80053a2:	f001 ffda 	bl	800735a <memset>
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	4a20      	ldr	r2, [pc, #128]	@ (800542c <prvInitialiseNewTask+0x184>)
 80053aa:	655a      	str	r2, [r3, #84]	@ 0x54
 80053ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ae:	4a20      	ldr	r2, [pc, #128]	@ (8005430 <prvInitialiseNewTask+0x188>)
 80053b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005434 <prvInitialiseNewTask+0x18c>)
 80053b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80053ba:	f04f 0201 	mov.w	r2, #1
 80053be:	f04f 0300 	mov.w	r3, #0
 80053c2:	e9c1 233a 	strd	r2, r3, [r1, #232]	@ 0xe8
 80053c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c8:	f243 320e 	movw	r2, #13070	@ 0x330e
 80053cc:	f8a3 20f0 	strh.w	r2, [r3, #240]	@ 0xf0
 80053d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d2:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80053d6:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
 80053da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053dc:	f241 2234 	movw	r2, #4660	@ 0x1234
 80053e0:	f8a3 20f4 	strh.w	r2, [r3, #244]	@ 0xf4
 80053e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e6:	f24e 626d 	movw	r2, #58989	@ 0xe66d
 80053ea:	f8a3 20f6 	strh.w	r2, [r3, #246]	@ 0xf6
 80053ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f0:	f64d 62ec 	movw	r2, #57068	@ 0xdeec
 80053f4:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
 80053f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fa:	2205      	movs	r2, #5
 80053fc:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
 8005400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005402:	220b      	movs	r2, #11
 8005404:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	68f9      	ldr	r1, [r7, #12]
 800540c:	69b8      	ldr	r0, [r7, #24]
 800540e:	f001 f9f9 	bl	8006804 <pxPortInitialiseStack>
 8005412:	4602      	mov	r2, r0
 8005414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005416:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541a:	2b00      	cmp	r3, #0
 800541c:	d002      	beq.n	8005424 <prvInitialiseNewTask+0x17c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800541e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005420:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005422:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005424:	bf00      	nop
 8005426:	3720      	adds	r7, #32
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	20006ad8 	.word	0x20006ad8
 8005430:	20006b40 	.word	0x20006b40
 8005434:	20006ba8 	.word	0x20006ba8

08005438 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005440:	f001 fb12 	bl	8006a68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005444:	4b2a      	ldr	r3, [pc, #168]	@ (80054f0 <prvAddNewTaskToReadyList+0xb8>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	3301      	adds	r3, #1
 800544a:	4a29      	ldr	r2, [pc, #164]	@ (80054f0 <prvAddNewTaskToReadyList+0xb8>)
 800544c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800544e:	4b29      	ldr	r3, [pc, #164]	@ (80054f4 <prvAddNewTaskToReadyList+0xbc>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d109      	bne.n	800546a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005456:	4a27      	ldr	r2, [pc, #156]	@ (80054f4 <prvAddNewTaskToReadyList+0xbc>)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800545c:	4b24      	ldr	r3, [pc, #144]	@ (80054f0 <prvAddNewTaskToReadyList+0xb8>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d110      	bne.n	8005486 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005464:	f000 fca2 	bl	8005dac <prvInitialiseTaskLists>
 8005468:	e00d      	b.n	8005486 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800546a:	4b23      	ldr	r3, [pc, #140]	@ (80054f8 <prvAddNewTaskToReadyList+0xc0>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d109      	bne.n	8005486 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005472:	4b20      	ldr	r3, [pc, #128]	@ (80054f4 <prvAddNewTaskToReadyList+0xbc>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547c:	429a      	cmp	r2, r3
 800547e:	d802      	bhi.n	8005486 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005480:	4a1c      	ldr	r2, [pc, #112]	@ (80054f4 <prvAddNewTaskToReadyList+0xbc>)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005486:	4b1d      	ldr	r3, [pc, #116]	@ (80054fc <prvAddNewTaskToReadyList+0xc4>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	3301      	adds	r3, #1
 800548c:	4a1b      	ldr	r2, [pc, #108]	@ (80054fc <prvAddNewTaskToReadyList+0xc4>)
 800548e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005494:	2201      	movs	r2, #1
 8005496:	409a      	lsls	r2, r3
 8005498:	4b19      	ldr	r3, [pc, #100]	@ (8005500 <prvAddNewTaskToReadyList+0xc8>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4313      	orrs	r3, r2
 800549e:	4a18      	ldr	r2, [pc, #96]	@ (8005500 <prvAddNewTaskToReadyList+0xc8>)
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a6:	4613      	mov	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	4a15      	ldr	r2, [pc, #84]	@ (8005504 <prvAddNewTaskToReadyList+0xcc>)
 80054b0:	441a      	add	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	3304      	adds	r3, #4
 80054b6:	4619      	mov	r1, r3
 80054b8:	4610      	mov	r0, r2
 80054ba:	f7ff f97b 	bl	80047b4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80054be:	f001 fb05 	bl	8006acc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80054c2:	4b0d      	ldr	r3, [pc, #52]	@ (80054f8 <prvAddNewTaskToReadyList+0xc0>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00e      	beq.n	80054e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80054ca:	4b0a      	ldr	r3, [pc, #40]	@ (80054f4 <prvAddNewTaskToReadyList+0xbc>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d207      	bcs.n	80054e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80054d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <prvAddNewTaskToReadyList+0xd0>)
 80054da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	f3bf 8f4f 	dsb	sy
 80054e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80054e8:	bf00      	nop
 80054ea:	3708      	adds	r7, #8
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	20002e48 	.word	0x20002e48
 80054f4:	20002d48 	.word	0x20002d48
 80054f8:	20002e54 	.word	0x20002e54
 80054fc:	20002e64 	.word	0x20002e64
 8005500:	20002e50 	.word	0x20002e50
 8005504:	20002d4c 	.word	0x20002d4c
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005514:	2300      	movs	r3, #0
 8005516:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d018      	beq.n	8005550 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800551e:	4b14      	ldr	r3, [pc, #80]	@ (8005570 <vTaskDelay+0x64>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00b      	beq.n	800553e <vTaskDelay+0x32>
	__asm volatile
 8005526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552a:	f383 8811 	msr	BASEPRI, r3
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	60bb      	str	r3, [r7, #8]
}
 8005538:	bf00      	nop
 800553a:	bf00      	nop
 800553c:	e7fd      	b.n	800553a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800553e:	f000 f907 	bl	8005750 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005542:	2100      	movs	r1, #0
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fd7b 	bl	8006040 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800554a:	f000 f90f 	bl	800576c <xTaskResumeAll>
 800554e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d107      	bne.n	8005566 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005556:	4b07      	ldr	r3, [pc, #28]	@ (8005574 <vTaskDelay+0x68>)
 8005558:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	f3bf 8f4f 	dsb	sy
 8005562:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005566:	bf00      	nop
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	20002e70 	.word	0x20002e70
 8005574:	e000ed04 	.word	0xe000ed04

08005578 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005580:	f001 fa72 	bl	8006a68 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d102      	bne.n	8005590 <vTaskSuspend+0x18>
 800558a:	4b3d      	ldr	r3, [pc, #244]	@ (8005680 <vTaskSuspend+0x108>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	e000      	b.n	8005592 <vTaskSuspend+0x1a>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	3304      	adds	r3, #4
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff f968 	bl	800486e <uxListRemove>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d115      	bne.n	80055d0 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a8:	4936      	ldr	r1, [pc, #216]	@ (8005684 <vTaskSuspend+0x10c>)
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	440b      	add	r3, r1
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10a      	bne.n	80055d0 <vTaskSuspend+0x58>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055be:	2201      	movs	r2, #1
 80055c0:	fa02 f303 	lsl.w	r3, r2, r3
 80055c4:	43da      	mvns	r2, r3
 80055c6:	4b30      	ldr	r3, [pc, #192]	@ (8005688 <vTaskSuspend+0x110>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4013      	ands	r3, r2
 80055cc:	4a2e      	ldr	r2, [pc, #184]	@ (8005688 <vTaskSuspend+0x110>)
 80055ce:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d004      	beq.n	80055e2 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	3318      	adds	r3, #24
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff f946 	bl	800486e <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	3304      	adds	r3, #4
 80055e6:	4619      	mov	r1, r3
 80055e8:	4828      	ldr	r0, [pc, #160]	@ (800568c <vTaskSuspend+0x114>)
 80055ea:	f7ff f8e3 	bl	80047b4 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d103      	bne.n	8005602 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005602:	f001 fa63 	bl	8006acc <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005606:	4b22      	ldr	r3, [pc, #136]	@ (8005690 <vTaskSuspend+0x118>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d005      	beq.n	800561a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800560e:	f001 fa2b 	bl	8006a68 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005612:	f000 fc4f 	bl	8005eb4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005616:	f001 fa59 	bl	8006acc <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800561a:	4b19      	ldr	r3, [pc, #100]	@ (8005680 <vTaskSuspend+0x108>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	429a      	cmp	r2, r3
 8005622:	d128      	bne.n	8005676 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8005624:	4b1a      	ldr	r3, [pc, #104]	@ (8005690 <vTaskSuspend+0x118>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d018      	beq.n	800565e <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800562c:	4b19      	ldr	r3, [pc, #100]	@ (8005694 <vTaskSuspend+0x11c>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00b      	beq.n	800564c <vTaskSuspend+0xd4>
	__asm volatile
 8005634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005638:	f383 8811 	msr	BASEPRI, r3
 800563c:	f3bf 8f6f 	isb	sy
 8005640:	f3bf 8f4f 	dsb	sy
 8005644:	60bb      	str	r3, [r7, #8]
}
 8005646:	bf00      	nop
 8005648:	bf00      	nop
 800564a:	e7fd      	b.n	8005648 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 800564c:	4b12      	ldr	r3, [pc, #72]	@ (8005698 <vTaskSuspend+0x120>)
 800564e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	f3bf 8f4f 	dsb	sy
 8005658:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800565c:	e00b      	b.n	8005676 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800565e:	4b0b      	ldr	r3, [pc, #44]	@ (800568c <vTaskSuspend+0x114>)
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	4b0e      	ldr	r3, [pc, #56]	@ (800569c <vTaskSuspend+0x124>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	429a      	cmp	r2, r3
 8005668:	d103      	bne.n	8005672 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 800566a:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <vTaskSuspend+0x108>)
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
	}
 8005670:	e001      	b.n	8005676 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8005672:	f000 f9e3 	bl	8005a3c <vTaskSwitchContext>
	}
 8005676:	bf00      	nop
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	20002d48 	.word	0x20002d48
 8005684:	20002d4c 	.word	0x20002d4c
 8005688:	20002e50 	.word	0x20002e50
 800568c:	20002e34 	.word	0x20002e34
 8005690:	20002e54 	.word	0x20002e54
 8005694:	20002e70 	.word	0x20002e70
 8005698:	e000ed04 	.word	0xe000ed04
 800569c:	20002e48 	.word	0x20002e48

080056a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80056a6:	4b22      	ldr	r3, [pc, #136]	@ (8005730 <vTaskStartScheduler+0x90>)
 80056a8:	9301      	str	r3, [sp, #4]
 80056aa:	2300      	movs	r3, #0
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	2300      	movs	r3, #0
 80056b0:	2280      	movs	r2, #128	@ 0x80
 80056b2:	4920      	ldr	r1, [pc, #128]	@ (8005734 <vTaskStartScheduler+0x94>)
 80056b4:	4820      	ldr	r0, [pc, #128]	@ (8005738 <vTaskStartScheduler+0x98>)
 80056b6:	f7ff fdb5 	bl	8005224 <xTaskCreate>
 80056ba:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d102      	bne.n	80056c8 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80056c2:	f000 fd23 	bl	800610c <xTimerCreateTimerTask>
 80056c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d11b      	bne.n	8005706 <vTaskStartScheduler+0x66>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	60bb      	str	r3, [r7, #8]
}
 80056e0:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056e2:	4b16      	ldr	r3, [pc, #88]	@ (800573c <vTaskStartScheduler+0x9c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3350      	adds	r3, #80	@ 0x50
 80056e8:	4a15      	ldr	r2, [pc, #84]	@ (8005740 <vTaskStartScheduler+0xa0>)
 80056ea:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80056ec:	4b15      	ldr	r3, [pc, #84]	@ (8005744 <vTaskStartScheduler+0xa4>)
 80056ee:	f04f 32ff 	mov.w	r2, #4294967295
 80056f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80056f4:	4b14      	ldr	r3, [pc, #80]	@ (8005748 <vTaskStartScheduler+0xa8>)
 80056f6:	2201      	movs	r2, #1
 80056f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80056fa:	4b14      	ldr	r3, [pc, #80]	@ (800574c <vTaskStartScheduler+0xac>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005700:	f001 f90e 	bl	8006920 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005704:	e00f      	b.n	8005726 <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d10b      	bne.n	8005726 <vTaskStartScheduler+0x86>
	__asm volatile
 800570e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005712:	f383 8811 	msr	BASEPRI, r3
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	f3bf 8f4f 	dsb	sy
 800571e:	607b      	str	r3, [r7, #4]
}
 8005720:	bf00      	nop
 8005722:	bf00      	nop
 8005724:	e7fd      	b.n	8005722 <vTaskStartScheduler+0x82>
}
 8005726:	bf00      	nop
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	20002e6c 	.word	0x20002e6c
 8005734:	0800bab0 	.word	0x0800bab0
 8005738:	08005d7d 	.word	0x08005d7d
 800573c:	20002d48 	.word	0x20002d48
 8005740:	2000001c 	.word	0x2000001c
 8005744:	20002e68 	.word	0x20002e68
 8005748:	20002e54 	.word	0x20002e54
 800574c:	20002e4c 	.word	0x20002e4c

08005750 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005754:	4b04      	ldr	r3, [pc, #16]	@ (8005768 <vTaskSuspendAll+0x18>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	3301      	adds	r3, #1
 800575a:	4a03      	ldr	r2, [pc, #12]	@ (8005768 <vTaskSuspendAll+0x18>)
 800575c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800575e:	bf00      	nop
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	20002e70 	.word	0x20002e70

0800576c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005772:	2300      	movs	r3, #0
 8005774:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005776:	2300      	movs	r3, #0
 8005778:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800577a:	4b42      	ldr	r3, [pc, #264]	@ (8005884 <xTaskResumeAll+0x118>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10b      	bne.n	800579a <xTaskResumeAll+0x2e>
	__asm volatile
 8005782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005786:	f383 8811 	msr	BASEPRI, r3
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	603b      	str	r3, [r7, #0]
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop
 8005798:	e7fd      	b.n	8005796 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800579a:	f001 f965 	bl	8006a68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800579e:	4b39      	ldr	r3, [pc, #228]	@ (8005884 <xTaskResumeAll+0x118>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3b01      	subs	r3, #1
 80057a4:	4a37      	ldr	r2, [pc, #220]	@ (8005884 <xTaskResumeAll+0x118>)
 80057a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057a8:	4b36      	ldr	r3, [pc, #216]	@ (8005884 <xTaskResumeAll+0x118>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d161      	bne.n	8005874 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80057b0:	4b35      	ldr	r3, [pc, #212]	@ (8005888 <xTaskResumeAll+0x11c>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d05d      	beq.n	8005874 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057b8:	e02e      	b.n	8005818 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057ba:	4b34      	ldr	r3, [pc, #208]	@ (800588c <xTaskResumeAll+0x120>)
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	3318      	adds	r3, #24
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7ff f851 	bl	800486e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	3304      	adds	r3, #4
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7ff f84c 	bl	800486e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	2201      	movs	r2, #1
 80057dc:	409a      	lsls	r2, r3
 80057de:	4b2c      	ldr	r3, [pc, #176]	@ (8005890 <xTaskResumeAll+0x124>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	4a2a      	ldr	r2, [pc, #168]	@ (8005890 <xTaskResumeAll+0x124>)
 80057e6:	6013      	str	r3, [r2, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ec:	4613      	mov	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	4a27      	ldr	r2, [pc, #156]	@ (8005894 <xTaskResumeAll+0x128>)
 80057f6:	441a      	add	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	3304      	adds	r3, #4
 80057fc:	4619      	mov	r1, r3
 80057fe:	4610      	mov	r0, r2
 8005800:	f7fe ffd8 	bl	80047b4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005808:	4b23      	ldr	r3, [pc, #140]	@ (8005898 <xTaskResumeAll+0x12c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580e:	429a      	cmp	r2, r3
 8005810:	d302      	bcc.n	8005818 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005812:	4b22      	ldr	r3, [pc, #136]	@ (800589c <xTaskResumeAll+0x130>)
 8005814:	2201      	movs	r2, #1
 8005816:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005818:	4b1c      	ldr	r3, [pc, #112]	@ (800588c <xTaskResumeAll+0x120>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1cc      	bne.n	80057ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005826:	f000 fb45 	bl	8005eb4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800582a:	4b1d      	ldr	r3, [pc, #116]	@ (80058a0 <xTaskResumeAll+0x134>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d010      	beq.n	8005858 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005836:	f000 f847 	bl	80058c8 <xTaskIncrementTick>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d002      	beq.n	8005846 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005840:	4b16      	ldr	r3, [pc, #88]	@ (800589c <xTaskResumeAll+0x130>)
 8005842:	2201      	movs	r2, #1
 8005844:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	3b01      	subs	r3, #1
 800584a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1f1      	bne.n	8005836 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005852:	4b13      	ldr	r3, [pc, #76]	@ (80058a0 <xTaskResumeAll+0x134>)
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005858:	4b10      	ldr	r3, [pc, #64]	@ (800589c <xTaskResumeAll+0x130>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d009      	beq.n	8005874 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005860:	2301      	movs	r3, #1
 8005862:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005864:	4b0f      	ldr	r3, [pc, #60]	@ (80058a4 <xTaskResumeAll+0x138>)
 8005866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005874:	f001 f92a 	bl	8006acc <vPortExitCritical>

	return xAlreadyYielded;
 8005878:	68bb      	ldr	r3, [r7, #8]
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20002e70 	.word	0x20002e70
 8005888:	20002e48 	.word	0x20002e48
 800588c:	20002e08 	.word	0x20002e08
 8005890:	20002e50 	.word	0x20002e50
 8005894:	20002d4c 	.word	0x20002d4c
 8005898:	20002d48 	.word	0x20002d48
 800589c:	20002e5c 	.word	0x20002e5c
 80058a0:	20002e58 	.word	0x20002e58
 80058a4:	e000ed04 	.word	0xe000ed04

080058a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80058ae:	4b05      	ldr	r3, [pc, #20]	@ (80058c4 <xTaskGetTickCount+0x1c>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80058b4:	687b      	ldr	r3, [r7, #4]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	370c      	adds	r7, #12
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	20002e4c 	.word	0x20002e4c

080058c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80058ce:	2300      	movs	r3, #0
 80058d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005a10 <xTaskIncrementTick+0x148>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f040 808f 	bne.w	80059fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80058dc:	4b4d      	ldr	r3, [pc, #308]	@ (8005a14 <xTaskIncrementTick+0x14c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	3301      	adds	r3, #1
 80058e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80058e4:	4a4b      	ldr	r2, [pc, #300]	@ (8005a14 <xTaskIncrementTick+0x14c>)
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d121      	bne.n	8005934 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80058f0:	4b49      	ldr	r3, [pc, #292]	@ (8005a18 <xTaskIncrementTick+0x150>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00b      	beq.n	8005912 <xTaskIncrementTick+0x4a>
	__asm volatile
 80058fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fe:	f383 8811 	msr	BASEPRI, r3
 8005902:	f3bf 8f6f 	isb	sy
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	603b      	str	r3, [r7, #0]
}
 800590c:	bf00      	nop
 800590e:	bf00      	nop
 8005910:	e7fd      	b.n	800590e <xTaskIncrementTick+0x46>
 8005912:	4b41      	ldr	r3, [pc, #260]	@ (8005a18 <xTaskIncrementTick+0x150>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	60fb      	str	r3, [r7, #12]
 8005918:	4b40      	ldr	r3, [pc, #256]	@ (8005a1c <xTaskIncrementTick+0x154>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a3e      	ldr	r2, [pc, #248]	@ (8005a18 <xTaskIncrementTick+0x150>)
 800591e:	6013      	str	r3, [r2, #0]
 8005920:	4a3e      	ldr	r2, [pc, #248]	@ (8005a1c <xTaskIncrementTick+0x154>)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	4b3e      	ldr	r3, [pc, #248]	@ (8005a20 <xTaskIncrementTick+0x158>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3301      	adds	r3, #1
 800592c:	4a3c      	ldr	r2, [pc, #240]	@ (8005a20 <xTaskIncrementTick+0x158>)
 800592e:	6013      	str	r3, [r2, #0]
 8005930:	f000 fac0 	bl	8005eb4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005934:	4b3b      	ldr	r3, [pc, #236]	@ (8005a24 <xTaskIncrementTick+0x15c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	429a      	cmp	r2, r3
 800593c:	d348      	bcc.n	80059d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800593e:	4b36      	ldr	r3, [pc, #216]	@ (8005a18 <xTaskIncrementTick+0x150>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d104      	bne.n	8005952 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005948:	4b36      	ldr	r3, [pc, #216]	@ (8005a24 <xTaskIncrementTick+0x15c>)
 800594a:	f04f 32ff 	mov.w	r2, #4294967295
 800594e:	601a      	str	r2, [r3, #0]
					break;
 8005950:	e03e      	b.n	80059d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005952:	4b31      	ldr	r3, [pc, #196]	@ (8005a18 <xTaskIncrementTick+0x150>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	429a      	cmp	r2, r3
 8005968:	d203      	bcs.n	8005972 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800596a:	4a2e      	ldr	r2, [pc, #184]	@ (8005a24 <xTaskIncrementTick+0x15c>)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005970:	e02e      	b.n	80059d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	3304      	adds	r3, #4
 8005976:	4618      	mov	r0, r3
 8005978:	f7fe ff79 	bl	800486e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005980:	2b00      	cmp	r3, #0
 8005982:	d004      	beq.n	800598e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	3318      	adds	r3, #24
 8005988:	4618      	mov	r0, r3
 800598a:	f7fe ff70 	bl	800486e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005992:	2201      	movs	r2, #1
 8005994:	409a      	lsls	r2, r3
 8005996:	4b24      	ldr	r3, [pc, #144]	@ (8005a28 <xTaskIncrementTick+0x160>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4313      	orrs	r3, r2
 800599c:	4a22      	ldr	r2, [pc, #136]	@ (8005a28 <xTaskIncrementTick+0x160>)
 800599e:	6013      	str	r3, [r2, #0]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059a4:	4613      	mov	r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	4413      	add	r3, r2
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	4a1f      	ldr	r2, [pc, #124]	@ (8005a2c <xTaskIncrementTick+0x164>)
 80059ae:	441a      	add	r2, r3
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	3304      	adds	r3, #4
 80059b4:	4619      	mov	r1, r3
 80059b6:	4610      	mov	r0, r2
 80059b8:	f7fe fefc 	bl	80047b4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005a30 <xTaskIncrementTick+0x168>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d3b9      	bcc.n	800593e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80059ca:	2301      	movs	r3, #1
 80059cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059ce:	e7b6      	b.n	800593e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80059d0:	4b17      	ldr	r3, [pc, #92]	@ (8005a30 <xTaskIncrementTick+0x168>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059d6:	4915      	ldr	r1, [pc, #84]	@ (8005a2c <xTaskIncrementTick+0x164>)
 80059d8:	4613      	mov	r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	4413      	add	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	440b      	add	r3, r1
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d901      	bls.n	80059ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80059e8:	2301      	movs	r3, #1
 80059ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80059ec:	4b11      	ldr	r3, [pc, #68]	@ (8005a34 <xTaskIncrementTick+0x16c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d007      	beq.n	8005a04 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80059f4:	2301      	movs	r3, #1
 80059f6:	617b      	str	r3, [r7, #20]
 80059f8:	e004      	b.n	8005a04 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80059fa:	4b0f      	ldr	r3, [pc, #60]	@ (8005a38 <xTaskIncrementTick+0x170>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3301      	adds	r3, #1
 8005a00:	4a0d      	ldr	r2, [pc, #52]	@ (8005a38 <xTaskIncrementTick+0x170>)
 8005a02:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005a04:	697b      	ldr	r3, [r7, #20]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	20002e70 	.word	0x20002e70
 8005a14:	20002e4c 	.word	0x20002e4c
 8005a18:	20002e00 	.word	0x20002e00
 8005a1c:	20002e04 	.word	0x20002e04
 8005a20:	20002e60 	.word	0x20002e60
 8005a24:	20002e68 	.word	0x20002e68
 8005a28:	20002e50 	.word	0x20002e50
 8005a2c:	20002d4c 	.word	0x20002d4c
 8005a30:	20002d48 	.word	0x20002d48
 8005a34:	20002e5c 	.word	0x20002e5c
 8005a38:	20002e58 	.word	0x20002e58

08005a3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b087      	sub	sp, #28
 8005a40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005a42:	4b2a      	ldr	r3, [pc, #168]	@ (8005aec <vTaskSwitchContext+0xb0>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d003      	beq.n	8005a52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005a4a:	4b29      	ldr	r3, [pc, #164]	@ (8005af0 <vTaskSwitchContext+0xb4>)
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005a50:	e045      	b.n	8005ade <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005a52:	4b27      	ldr	r3, [pc, #156]	@ (8005af0 <vTaskSwitchContext+0xb4>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a58:	4b26      	ldr	r3, [pc, #152]	@ (8005af4 <vTaskSwitchContext+0xb8>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	fab3 f383 	clz	r3, r3
 8005a64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005a66:	7afb      	ldrb	r3, [r7, #11]
 8005a68:	f1c3 031f 	rsb	r3, r3, #31
 8005a6c:	617b      	str	r3, [r7, #20]
 8005a6e:	4922      	ldr	r1, [pc, #136]	@ (8005af8 <vTaskSwitchContext+0xbc>)
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4613      	mov	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	4413      	add	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	440b      	add	r3, r1
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10b      	bne.n	8005a9a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a86:	f383 8811 	msr	BASEPRI, r3
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	f3bf 8f4f 	dsb	sy
 8005a92:	607b      	str	r3, [r7, #4]
}
 8005a94:	bf00      	nop
 8005a96:	bf00      	nop
 8005a98:	e7fd      	b.n	8005a96 <vTaskSwitchContext+0x5a>
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	4413      	add	r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	4a14      	ldr	r2, [pc, #80]	@ (8005af8 <vTaskSwitchContext+0xbc>)
 8005aa6:	4413      	add	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	605a      	str	r2, [r3, #4]
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	3308      	adds	r3, #8
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d104      	bne.n	8005aca <vTaskSwitchContext+0x8e>
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	685a      	ldr	r2, [r3, #4]
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	605a      	str	r2, [r3, #4]
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8005afc <vTaskSwitchContext+0xc0>)
 8005ad2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ad4:	4b09      	ldr	r3, [pc, #36]	@ (8005afc <vTaskSwitchContext+0xc0>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3350      	adds	r3, #80	@ 0x50
 8005ada:	4a09      	ldr	r2, [pc, #36]	@ (8005b00 <vTaskSwitchContext+0xc4>)
 8005adc:	6013      	str	r3, [r2, #0]
}
 8005ade:	bf00      	nop
 8005ae0:	371c      	adds	r7, #28
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20002e70 	.word	0x20002e70
 8005af0:	20002e5c 	.word	0x20002e5c
 8005af4:	20002e50 	.word	0x20002e50
 8005af8:	20002d4c 	.word	0x20002d4c
 8005afc:	20002d48 	.word	0x20002d48
 8005b00:	2000001c 	.word	0x2000001c

08005b04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10b      	bne.n	8005b2c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b18:	f383 8811 	msr	BASEPRI, r3
 8005b1c:	f3bf 8f6f 	isb	sy
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	60fb      	str	r3, [r7, #12]
}
 8005b26:	bf00      	nop
 8005b28:	bf00      	nop
 8005b2a:	e7fd      	b.n	8005b28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b2c:	4b07      	ldr	r3, [pc, #28]	@ (8005b4c <vTaskPlaceOnEventList+0x48>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	3318      	adds	r3, #24
 8005b32:	4619      	mov	r1, r3
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f7fe fe61 	bl	80047fc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	6838      	ldr	r0, [r7, #0]
 8005b3e:	f000 fa7f 	bl	8006040 <prvAddCurrentTaskToDelayedList>
}
 8005b42:	bf00      	nop
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	20002d48 	.word	0x20002d48

08005b50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10b      	bne.n	8005b7a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b66:	f383 8811 	msr	BASEPRI, r3
 8005b6a:	f3bf 8f6f 	isb	sy
 8005b6e:	f3bf 8f4f 	dsb	sy
 8005b72:	617b      	str	r3, [r7, #20]
}
 8005b74:	bf00      	nop
 8005b76:	bf00      	nop
 8005b78:	e7fd      	b.n	8005b76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba4 <vTaskPlaceOnEventListRestricted+0x54>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	3318      	adds	r3, #24
 8005b80:	4619      	mov	r1, r3
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f7fe fe16 	bl	80047b4 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d002      	beq.n	8005b94 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005b94:	6879      	ldr	r1, [r7, #4]
 8005b96:	68b8      	ldr	r0, [r7, #8]
 8005b98:	f000 fa52 	bl	8006040 <prvAddCurrentTaskToDelayedList>
	}
 8005b9c:	bf00      	nop
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	20002d48 	.word	0x20002d48

08005ba8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10b      	bne.n	8005bd6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc2:	f383 8811 	msr	BASEPRI, r3
 8005bc6:	f3bf 8f6f 	isb	sy
 8005bca:	f3bf 8f4f 	dsb	sy
 8005bce:	60fb      	str	r3, [r7, #12]
}
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
 8005bd4:	e7fd      	b.n	8005bd2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	3318      	adds	r3, #24
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7fe fe47 	bl	800486e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005be0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c58 <xTaskRemoveFromEventList+0xb0>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d11c      	bne.n	8005c22 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	3304      	adds	r3, #4
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7fe fe3e 	bl	800486e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	409a      	lsls	r2, r3
 8005bfa:	4b18      	ldr	r3, [pc, #96]	@ (8005c5c <xTaskRemoveFromEventList+0xb4>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	4a16      	ldr	r2, [pc, #88]	@ (8005c5c <xTaskRemoveFromEventList+0xb4>)
 8005c02:	6013      	str	r3, [r2, #0]
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c08:	4613      	mov	r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	4413      	add	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4a13      	ldr	r2, [pc, #76]	@ (8005c60 <xTaskRemoveFromEventList+0xb8>)
 8005c12:	441a      	add	r2, r3
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	3304      	adds	r3, #4
 8005c18:	4619      	mov	r1, r3
 8005c1a:	4610      	mov	r0, r2
 8005c1c:	f7fe fdca 	bl	80047b4 <vListInsertEnd>
 8005c20:	e005      	b.n	8005c2e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	3318      	adds	r3, #24
 8005c26:	4619      	mov	r1, r3
 8005c28:	480e      	ldr	r0, [pc, #56]	@ (8005c64 <xTaskRemoveFromEventList+0xbc>)
 8005c2a:	f7fe fdc3 	bl	80047b4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c32:	4b0d      	ldr	r3, [pc, #52]	@ (8005c68 <xTaskRemoveFromEventList+0xc0>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d905      	bls.n	8005c48 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005c40:	4b0a      	ldr	r3, [pc, #40]	@ (8005c6c <xTaskRemoveFromEventList+0xc4>)
 8005c42:	2201      	movs	r2, #1
 8005c44:	601a      	str	r2, [r3, #0]
 8005c46:	e001      	b.n	8005c4c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005c4c:	697b      	ldr	r3, [r7, #20]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3718      	adds	r7, #24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	20002e70 	.word	0x20002e70
 8005c5c:	20002e50 	.word	0x20002e50
 8005c60:	20002d4c 	.word	0x20002d4c
 8005c64:	20002e08 	.word	0x20002e08
 8005c68:	20002d48 	.word	0x20002d48
 8005c6c:	20002e5c 	.word	0x20002e5c

08005c70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005c78:	4b06      	ldr	r3, [pc, #24]	@ (8005c94 <vTaskInternalSetTimeOutState+0x24>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005c80:	4b05      	ldr	r3, [pc, #20]	@ (8005c98 <vTaskInternalSetTimeOutState+0x28>)
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	605a      	str	r2, [r3, #4]
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	20002e60 	.word	0x20002e60
 8005c98:	20002e4c 	.word	0x20002e4c

08005c9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10b      	bne.n	8005cc4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb0:	f383 8811 	msr	BASEPRI, r3
 8005cb4:	f3bf 8f6f 	isb	sy
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	613b      	str	r3, [r7, #16]
}
 8005cbe:	bf00      	nop
 8005cc0:	bf00      	nop
 8005cc2:	e7fd      	b.n	8005cc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10b      	bne.n	8005ce2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cce:	f383 8811 	msr	BASEPRI, r3
 8005cd2:	f3bf 8f6f 	isb	sy
 8005cd6:	f3bf 8f4f 	dsb	sy
 8005cda:	60fb      	str	r3, [r7, #12]
}
 8005cdc:	bf00      	nop
 8005cde:	bf00      	nop
 8005ce0:	e7fd      	b.n	8005cde <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005ce2:	f000 fec1 	bl	8006a68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8005d5c <xTaskCheckForTimeOut+0xc0>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	d102      	bne.n	8005d06 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005d00:	2300      	movs	r3, #0
 8005d02:	61fb      	str	r3, [r7, #28]
 8005d04:	e023      	b.n	8005d4e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	4b15      	ldr	r3, [pc, #84]	@ (8005d60 <xTaskCheckForTimeOut+0xc4>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d007      	beq.n	8005d22 <xTaskCheckForTimeOut+0x86>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	69ba      	ldr	r2, [r7, #24]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d302      	bcc.n	8005d22 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	61fb      	str	r3, [r7, #28]
 8005d20:	e015      	b.n	8005d4e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d20b      	bcs.n	8005d44 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	1ad2      	subs	r2, r2, r3
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f7ff ff99 	bl	8005c70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	61fb      	str	r3, [r7, #28]
 8005d42:	e004      	b.n	8005d4e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	2200      	movs	r2, #0
 8005d48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d4e:	f000 febd 	bl	8006acc <vPortExitCritical>

	return xReturn;
 8005d52:	69fb      	ldr	r3, [r7, #28]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3720      	adds	r7, #32
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	20002e4c 	.word	0x20002e4c
 8005d60:	20002e60 	.word	0x20002e60

08005d64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d64:	b480      	push	{r7}
 8005d66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d68:	4b03      	ldr	r3, [pc, #12]	@ (8005d78 <vTaskMissedYield+0x14>)
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	601a      	str	r2, [r3, #0]
}
 8005d6e:	bf00      	nop
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	20002e5c 	.word	0x20002e5c

08005d7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d84:	f000 f852 	bl	8005e2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d88:	4b06      	ldr	r3, [pc, #24]	@ (8005da4 <prvIdleTask+0x28>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d9f9      	bls.n	8005d84 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d90:	4b05      	ldr	r3, [pc, #20]	@ (8005da8 <prvIdleTask+0x2c>)
 8005d92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005da0:	e7f0      	b.n	8005d84 <prvIdleTask+0x8>
 8005da2:	bf00      	nop
 8005da4:	20002d4c 	.word	0x20002d4c
 8005da8:	e000ed04 	.word	0xe000ed04

08005dac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005db2:	2300      	movs	r3, #0
 8005db4:	607b      	str	r3, [r7, #4]
 8005db6:	e00c      	b.n	8005dd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	4613      	mov	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	4a12      	ldr	r2, [pc, #72]	@ (8005e0c <prvInitialiseTaskLists+0x60>)
 8005dc4:	4413      	add	r3, r2
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fe fcc7 	bl	800475a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	607b      	str	r3, [r7, #4]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2b06      	cmp	r3, #6
 8005dd6:	d9ef      	bls.n	8005db8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005dd8:	480d      	ldr	r0, [pc, #52]	@ (8005e10 <prvInitialiseTaskLists+0x64>)
 8005dda:	f7fe fcbe 	bl	800475a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005dde:	480d      	ldr	r0, [pc, #52]	@ (8005e14 <prvInitialiseTaskLists+0x68>)
 8005de0:	f7fe fcbb 	bl	800475a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005de4:	480c      	ldr	r0, [pc, #48]	@ (8005e18 <prvInitialiseTaskLists+0x6c>)
 8005de6:	f7fe fcb8 	bl	800475a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005dea:	480c      	ldr	r0, [pc, #48]	@ (8005e1c <prvInitialiseTaskLists+0x70>)
 8005dec:	f7fe fcb5 	bl	800475a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005df0:	480b      	ldr	r0, [pc, #44]	@ (8005e20 <prvInitialiseTaskLists+0x74>)
 8005df2:	f7fe fcb2 	bl	800475a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005df6:	4b0b      	ldr	r3, [pc, #44]	@ (8005e24 <prvInitialiseTaskLists+0x78>)
 8005df8:	4a05      	ldr	r2, [pc, #20]	@ (8005e10 <prvInitialiseTaskLists+0x64>)
 8005dfa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005e28 <prvInitialiseTaskLists+0x7c>)
 8005dfe:	4a05      	ldr	r2, [pc, #20]	@ (8005e14 <prvInitialiseTaskLists+0x68>)
 8005e00:	601a      	str	r2, [r3, #0]
}
 8005e02:	bf00      	nop
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	20002d4c 	.word	0x20002d4c
 8005e10:	20002dd8 	.word	0x20002dd8
 8005e14:	20002dec 	.word	0x20002dec
 8005e18:	20002e08 	.word	0x20002e08
 8005e1c:	20002e1c 	.word	0x20002e1c
 8005e20:	20002e34 	.word	0x20002e34
 8005e24:	20002e00 	.word	0x20002e00
 8005e28:	20002e04 	.word	0x20002e04

08005e2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e32:	e019      	b.n	8005e68 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005e34:	f000 fe18 	bl	8006a68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e38:	4b10      	ldr	r3, [pc, #64]	@ (8005e7c <prvCheckTasksWaitingTermination+0x50>)
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	3304      	adds	r3, #4
 8005e44:	4618      	mov	r0, r3
 8005e46:	f7fe fd12 	bl	800486e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e80 <prvCheckTasksWaitingTermination+0x54>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	4a0b      	ldr	r2, [pc, #44]	@ (8005e80 <prvCheckTasksWaitingTermination+0x54>)
 8005e52:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e54:	4b0b      	ldr	r3, [pc, #44]	@ (8005e84 <prvCheckTasksWaitingTermination+0x58>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8005e84 <prvCheckTasksWaitingTermination+0x58>)
 8005e5c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e5e:	f000 fe35 	bl	8006acc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f810 	bl	8005e88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e68:	4b06      	ldr	r3, [pc, #24]	@ (8005e84 <prvCheckTasksWaitingTermination+0x58>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e1      	bne.n	8005e34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e70:	bf00      	nop
 8005e72:	bf00      	nop
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	20002e1c 	.word	0x20002e1c
 8005e80:	20002e48 	.word	0x20002e48
 8005e84:	20002e30 	.word	0x20002e30

08005e88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	3350      	adds	r3, #80	@ 0x50
 8005e94:	4618      	mov	r0, r3
 8005e96:	f001 fa79 	bl	800738c <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f000 ffd2 	bl	8006e48 <vPortFree>
			vPortFree( pxTCB );
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 ffcf 	bl	8006e48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005eaa:	bf00      	nop
 8005eac:	3708      	adds	r7, #8
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
	...

08005eb4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eba:	4b0c      	ldr	r3, [pc, #48]	@ (8005eec <prvResetNextTaskUnblockTime+0x38>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d104      	bne.n	8005ece <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8005ef0 <prvResetNextTaskUnblockTime+0x3c>)
 8005ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ecc:	e008      	b.n	8005ee0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ece:	4b07      	ldr	r3, [pc, #28]	@ (8005eec <prvResetNextTaskUnblockTime+0x38>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	4a04      	ldr	r2, [pc, #16]	@ (8005ef0 <prvResetNextTaskUnblockTime+0x3c>)
 8005ede:	6013      	str	r3, [r2, #0]
}
 8005ee0:	bf00      	nop
 8005ee2:	370c      	adds	r7, #12
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr
 8005eec:	20002e00 	.word	0x20002e00
 8005ef0:	20002e68 	.word	0x20002e68

08005ef4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005efa:	4b0b      	ldr	r3, [pc, #44]	@ (8005f28 <xTaskGetSchedulerState+0x34>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d102      	bne.n	8005f08 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005f02:	2301      	movs	r3, #1
 8005f04:	607b      	str	r3, [r7, #4]
 8005f06:	e008      	b.n	8005f1a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f08:	4b08      	ldr	r3, [pc, #32]	@ (8005f2c <xTaskGetSchedulerState+0x38>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d102      	bne.n	8005f16 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005f10:	2302      	movs	r3, #2
 8005f12:	607b      	str	r3, [r7, #4]
 8005f14:	e001      	b.n	8005f1a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005f16:	2300      	movs	r3, #0
 8005f18:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005f1a:	687b      	ldr	r3, [r7, #4]
	}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr
 8005f28:	20002e54 	.word	0x20002e54
 8005f2c:	20002e70 	.word	0x20002e70

08005f30 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b086      	sub	sp, #24
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d070      	beq.n	8006028 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f46:	4b3b      	ldr	r3, [pc, #236]	@ (8006034 <xTaskPriorityDisinherit+0x104>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d00b      	beq.n	8005f68 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f54:	f383 8811 	msr	BASEPRI, r3
 8005f58:	f3bf 8f6f 	isb	sy
 8005f5c:	f3bf 8f4f 	dsb	sy
 8005f60:	60fb      	str	r3, [r7, #12]
}
 8005f62:	bf00      	nop
 8005f64:	bf00      	nop
 8005f66:	e7fd      	b.n	8005f64 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10b      	bne.n	8005f88 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	60bb      	str	r3, [r7, #8]
}
 8005f82:	bf00      	nop
 8005f84:	bf00      	nop
 8005f86:	e7fd      	b.n	8005f84 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f8c:	1e5a      	subs	r2, r3, #1
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d044      	beq.n	8006028 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d140      	bne.n	8006028 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	3304      	adds	r3, #4
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe fc5f 	bl	800486e <uxListRemove>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d115      	bne.n	8005fe2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fba:	491f      	ldr	r1, [pc, #124]	@ (8006038 <xTaskPriorityDisinherit+0x108>)
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	4413      	add	r3, r2
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	440b      	add	r3, r1
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10a      	bne.n	8005fe2 <xTaskPriorityDisinherit+0xb2>
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd6:	43da      	mvns	r2, r3
 8005fd8:	4b18      	ldr	r3, [pc, #96]	@ (800603c <xTaskPriorityDisinherit+0x10c>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4013      	ands	r3, r2
 8005fde:	4a17      	ldr	r2, [pc, #92]	@ (800603c <xTaskPriorityDisinherit+0x10c>)
 8005fe0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fee:	f1c3 0207 	rsb	r2, r3, #7
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	409a      	lsls	r2, r3
 8005ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800603c <xTaskPriorityDisinherit+0x10c>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4313      	orrs	r3, r2
 8006004:	4a0d      	ldr	r2, [pc, #52]	@ (800603c <xTaskPriorityDisinherit+0x10c>)
 8006006:	6013      	str	r3, [r2, #0]
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800600c:	4613      	mov	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4413      	add	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4a08      	ldr	r2, [pc, #32]	@ (8006038 <xTaskPriorityDisinherit+0x108>)
 8006016:	441a      	add	r2, r3
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	3304      	adds	r3, #4
 800601c:	4619      	mov	r1, r3
 800601e:	4610      	mov	r0, r2
 8006020:	f7fe fbc8 	bl	80047b4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006028:	697b      	ldr	r3, [r7, #20]
	}
 800602a:	4618      	mov	r0, r3
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	20002d48 	.word	0x20002d48
 8006038:	20002d4c 	.word	0x20002d4c
 800603c:	20002e50 	.word	0x20002e50

08006040 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800604a:	4b29      	ldr	r3, [pc, #164]	@ (80060f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006050:	4b28      	ldr	r3, [pc, #160]	@ (80060f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3304      	adds	r3, #4
 8006056:	4618      	mov	r0, r3
 8006058:	f7fe fc09 	bl	800486e <uxListRemove>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10b      	bne.n	800607a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006062:	4b24      	ldr	r3, [pc, #144]	@ (80060f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006068:	2201      	movs	r2, #1
 800606a:	fa02 f303 	lsl.w	r3, r2, r3
 800606e:	43da      	mvns	r2, r3
 8006070:	4b21      	ldr	r3, [pc, #132]	@ (80060f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4013      	ands	r3, r2
 8006076:	4a20      	ldr	r2, [pc, #128]	@ (80060f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006078:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006080:	d10a      	bne.n	8006098 <prvAddCurrentTaskToDelayedList+0x58>
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d007      	beq.n	8006098 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006088:	4b1a      	ldr	r3, [pc, #104]	@ (80060f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	3304      	adds	r3, #4
 800608e:	4619      	mov	r1, r3
 8006090:	481a      	ldr	r0, [pc, #104]	@ (80060fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8006092:	f7fe fb8f 	bl	80047b4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006096:	e026      	b.n	80060e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4413      	add	r3, r2
 800609e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80060a0:	4b14      	ldr	r3, [pc, #80]	@ (80060f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68ba      	ldr	r2, [r7, #8]
 80060a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d209      	bcs.n	80060c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060b0:	4b13      	ldr	r3, [pc, #76]	@ (8006100 <prvAddCurrentTaskToDelayedList+0xc0>)
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	4b0f      	ldr	r3, [pc, #60]	@ (80060f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	3304      	adds	r3, #4
 80060ba:	4619      	mov	r1, r3
 80060bc:	4610      	mov	r0, r2
 80060be:	f7fe fb9d 	bl	80047fc <vListInsert>
}
 80060c2:	e010      	b.n	80060e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006104 <prvAddCurrentTaskToDelayedList+0xc4>)
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	4b0a      	ldr	r3, [pc, #40]	@ (80060f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	3304      	adds	r3, #4
 80060ce:	4619      	mov	r1, r3
 80060d0:	4610      	mov	r0, r2
 80060d2:	f7fe fb93 	bl	80047fc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80060d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006108 <prvAddCurrentTaskToDelayedList+0xc8>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	429a      	cmp	r2, r3
 80060de:	d202      	bcs.n	80060e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80060e0:	4a09      	ldr	r2, [pc, #36]	@ (8006108 <prvAddCurrentTaskToDelayedList+0xc8>)
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	6013      	str	r3, [r2, #0]
}
 80060e6:	bf00      	nop
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	20002e4c 	.word	0x20002e4c
 80060f4:	20002d48 	.word	0x20002d48
 80060f8:	20002e50 	.word	0x20002e50
 80060fc:	20002e34 	.word	0x20002e34
 8006100:	20002e04 	.word	0x20002e04
 8006104:	20002e00 	.word	0x20002e00
 8006108:	20002e68 	.word	0x20002e68

0800610c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8006112:	2300      	movs	r3, #0
 8006114:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006116:	f000 fb3f 	bl	8006798 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800611a:	4b12      	ldr	r3, [pc, #72]	@ (8006164 <xTimerCreateTimerTask+0x58>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00b      	beq.n	800613a <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8006122:	4b11      	ldr	r3, [pc, #68]	@ (8006168 <xTimerCreateTimerTask+0x5c>)
 8006124:	9301      	str	r3, [sp, #4]
 8006126:	2306      	movs	r3, #6
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	2300      	movs	r3, #0
 800612c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006130:	490e      	ldr	r1, [pc, #56]	@ (800616c <xTimerCreateTimerTask+0x60>)
 8006132:	480f      	ldr	r0, [pc, #60]	@ (8006170 <xTimerCreateTimerTask+0x64>)
 8006134:	f7ff f876 	bl	8005224 <xTaskCreate>
 8006138:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10b      	bne.n	8006158 <xTimerCreateTimerTask+0x4c>
	__asm volatile
 8006140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006144:	f383 8811 	msr	BASEPRI, r3
 8006148:	f3bf 8f6f 	isb	sy
 800614c:	f3bf 8f4f 	dsb	sy
 8006150:	603b      	str	r3, [r7, #0]
}
 8006152:	bf00      	nop
 8006154:	bf00      	nop
 8006156:	e7fd      	b.n	8006154 <xTimerCreateTimerTask+0x48>
	return xReturn;
 8006158:	687b      	ldr	r3, [r7, #4]
}
 800615a:	4618      	mov	r0, r3
 800615c:	3708      	adds	r7, #8
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	20002ea4 	.word	0x20002ea4
 8006168:	20002ea8 	.word	0x20002ea8
 800616c:	0800bab8 	.word	0x0800bab8
 8006170:	08006369 	.word	0x08006369

08006174 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006174:	b580      	push	{r7, lr}
 8006176:	b088      	sub	sp, #32
 8006178:	af02      	add	r7, sp, #8
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006182:	2028      	movs	r0, #40	@ 0x28
 8006184:	f000 fd92 	bl	8006cac <pvPortMalloc>
 8006188:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00d      	beq.n	80061ac <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	9301      	str	r3, [sp, #4]
 800619c:	6a3b      	ldr	r3, [r7, #32]
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	68b9      	ldr	r1, [r7, #8]
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f000 f805 	bl	80061b6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80061ac:	697b      	ldr	r3, [r7, #20]
	}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3718      	adds	r7, #24
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b086      	sub	sp, #24
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	60f8      	str	r0, [r7, #12]
 80061be:	60b9      	str	r1, [r7, #8]
 80061c0:	607a      	str	r2, [r7, #4]
 80061c2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10b      	bne.n	80061e2 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	617b      	str	r3, [r7, #20]
}
 80061dc:	bf00      	nop
 80061de:	bf00      	nop
 80061e0:	e7fd      	b.n	80061de <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80061e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d01e      	beq.n	8006226 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80061e8:	f000 fad6 	bl	8006798 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80061ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80061f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80061f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80061fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006200:	6a3a      	ldr	r2, [r7, #32]
 8006202:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006206:	3304      	adds	r3, #4
 8006208:	4618      	mov	r0, r3
 800620a:	f7fe fac6 	bl	800479a <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d008      	beq.n	8006226 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006216:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800621a:	f043 0304 	orr.w	r3, r3, #4
 800621e:	b2da      	uxtb	r2, r3
 8006220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006222:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006226:	bf00      	nop
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
	...

08006230 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08a      	sub	sp, #40	@ 0x28
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
 800623c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800623e:	2300      	movs	r3, #0
 8006240:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10b      	bne.n	8006260 <xTimerGenericCommand+0x30>
	__asm volatile
 8006248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800624c:	f383 8811 	msr	BASEPRI, r3
 8006250:	f3bf 8f6f 	isb	sy
 8006254:	f3bf 8f4f 	dsb	sy
 8006258:	623b      	str	r3, [r7, #32]
}
 800625a:	bf00      	nop
 800625c:	bf00      	nop
 800625e:	e7fd      	b.n	800625c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006260:	4b19      	ldr	r3, [pc, #100]	@ (80062c8 <xTimerGenericCommand+0x98>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d02a      	beq.n	80062be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	2b05      	cmp	r3, #5
 8006278:	dc18      	bgt.n	80062ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800627a:	f7ff fe3b 	bl	8005ef4 <xTaskGetSchedulerState>
 800627e:	4603      	mov	r3, r0
 8006280:	2b02      	cmp	r3, #2
 8006282:	d109      	bne.n	8006298 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006284:	4b10      	ldr	r3, [pc, #64]	@ (80062c8 <xTimerGenericCommand+0x98>)
 8006286:	6818      	ldr	r0, [r3, #0]
 8006288:	f107 0114 	add.w	r1, r7, #20
 800628c:	2300      	movs	r3, #0
 800628e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006290:	f7fe fbd8 	bl	8004a44 <xQueueGenericSend>
 8006294:	6278      	str	r0, [r7, #36]	@ 0x24
 8006296:	e012      	b.n	80062be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006298:	4b0b      	ldr	r3, [pc, #44]	@ (80062c8 <xTimerGenericCommand+0x98>)
 800629a:	6818      	ldr	r0, [r3, #0]
 800629c:	f107 0114 	add.w	r1, r7, #20
 80062a0:	2300      	movs	r3, #0
 80062a2:	2200      	movs	r2, #0
 80062a4:	f7fe fbce 	bl	8004a44 <xQueueGenericSend>
 80062a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80062aa:	e008      	b.n	80062be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80062ac:	4b06      	ldr	r3, [pc, #24]	@ (80062c8 <xTimerGenericCommand+0x98>)
 80062ae:	6818      	ldr	r0, [r3, #0]
 80062b0:	f107 0114 	add.w	r1, r7, #20
 80062b4:	2300      	movs	r3, #0
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	f7fe fcc6 	bl	8004c48 <xQueueGenericSendFromISR>
 80062bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80062be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3728      	adds	r7, #40	@ 0x28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	20002ea4 	.word	0x20002ea4

080062cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b088      	sub	sp, #32
 80062d0:	af02      	add	r7, sp, #8
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062d6:	4b23      	ldr	r3, [pc, #140]	@ (8006364 <prvProcessExpiredTimer+0x98>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	3304      	adds	r3, #4
 80062e4:	4618      	mov	r0, r3
 80062e6:	f7fe fac2 	bl	800486e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80062f0:	f003 0304 	and.w	r3, r3, #4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d023      	beq.n	8006340 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	699a      	ldr	r2, [r3, #24]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	18d1      	adds	r1, r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	6978      	ldr	r0, [r7, #20]
 8006306:	f000 f8d5 	bl	80064b4 <prvInsertTimerInActiveList>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d020      	beq.n	8006352 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006310:	2300      	movs	r3, #0
 8006312:	9300      	str	r3, [sp, #0]
 8006314:	2300      	movs	r3, #0
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	2100      	movs	r1, #0
 800631a:	6978      	ldr	r0, [r7, #20]
 800631c:	f7ff ff88 	bl	8006230 <xTimerGenericCommand>
 8006320:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d114      	bne.n	8006352 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632c:	f383 8811 	msr	BASEPRI, r3
 8006330:	f3bf 8f6f 	isb	sy
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	60fb      	str	r3, [r7, #12]
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	e7fd      	b.n	800633c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006346:	f023 0301 	bic.w	r3, r3, #1
 800634a:	b2da      	uxtb	r2, r3
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	6978      	ldr	r0, [r7, #20]
 8006358:	4798      	blx	r3
}
 800635a:	bf00      	nop
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20002e9c 	.word	0x20002e9c

08006368 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006370:	f107 0308 	add.w	r3, r7, #8
 8006374:	4618      	mov	r0, r3
 8006376:	f000 f859 	bl	800642c <prvGetNextExpireTime>
 800637a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	4619      	mov	r1, r3
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	f000 f805 	bl	8006390 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006386:	f000 f8d7 	bl	8006538 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800638a:	bf00      	nop
 800638c:	e7f0      	b.n	8006370 <prvTimerTask+0x8>
	...

08006390 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800639a:	f7ff f9d9 	bl	8005750 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800639e:	f107 0308 	add.w	r3, r7, #8
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 f866 	bl	8006474 <prvSampleTimeNow>
 80063a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d130      	bne.n	8006412 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d10a      	bne.n	80063cc <prvProcessTimerOrBlockTask+0x3c>
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d806      	bhi.n	80063cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80063be:	f7ff f9d5 	bl	800576c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80063c2:	68f9      	ldr	r1, [r7, #12]
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f7ff ff81 	bl	80062cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80063ca:	e024      	b.n	8006416 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d008      	beq.n	80063e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80063d2:	4b13      	ldr	r3, [pc, #76]	@ (8006420 <prvProcessTimerOrBlockTask+0x90>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d101      	bne.n	80063e0 <prvProcessTimerOrBlockTask+0x50>
 80063dc:	2301      	movs	r3, #1
 80063de:	e000      	b.n	80063e2 <prvProcessTimerOrBlockTask+0x52>
 80063e0:	2300      	movs	r3, #0
 80063e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80063e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006424 <prvProcessTimerOrBlockTask+0x94>)
 80063e6:	6818      	ldr	r0, [r3, #0]
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	683a      	ldr	r2, [r7, #0]
 80063f0:	4619      	mov	r1, r3
 80063f2:	f7fe fee3 	bl	80051bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80063f6:	f7ff f9b9 	bl	800576c <xTaskResumeAll>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10a      	bne.n	8006416 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006400:	4b09      	ldr	r3, [pc, #36]	@ (8006428 <prvProcessTimerOrBlockTask+0x98>)
 8006402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	f3bf 8f6f 	isb	sy
}
 8006410:	e001      	b.n	8006416 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006412:	f7ff f9ab 	bl	800576c <xTaskResumeAll>
}
 8006416:	bf00      	nop
 8006418:	3710      	adds	r7, #16
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	20002ea0 	.word	0x20002ea0
 8006424:	20002ea4 	.word	0x20002ea4
 8006428:	e000ed04 	.word	0xe000ed04

0800642c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006434:	4b0e      	ldr	r3, [pc, #56]	@ (8006470 <prvGetNextExpireTime+0x44>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d101      	bne.n	8006442 <prvGetNextExpireTime+0x16>
 800643e:	2201      	movs	r2, #1
 8006440:	e000      	b.n	8006444 <prvGetNextExpireTime+0x18>
 8006442:	2200      	movs	r2, #0
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d105      	bne.n	800645c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006450:	4b07      	ldr	r3, [pc, #28]	@ (8006470 <prvGetNextExpireTime+0x44>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	60fb      	str	r3, [r7, #12]
 800645a:	e001      	b.n	8006460 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006460:	68fb      	ldr	r3, [r7, #12]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3714      	adds	r7, #20
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	20002e9c 	.word	0x20002e9c

08006474 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800647c:	f7ff fa14 	bl	80058a8 <xTaskGetTickCount>
 8006480:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006482:	4b0b      	ldr	r3, [pc, #44]	@ (80064b0 <prvSampleTimeNow+0x3c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	429a      	cmp	r2, r3
 800648a:	d205      	bcs.n	8006498 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800648c:	f000 f91e 	bl	80066cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	e002      	b.n	800649e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800649e:	4a04      	ldr	r2, [pc, #16]	@ (80064b0 <prvSampleTimeNow+0x3c>)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80064a4:	68fb      	ldr	r3, [r7, #12]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3710      	adds	r7, #16
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop
 80064b0:	20002eac 	.word	0x20002eac

080064b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
 80064c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80064c2:	2300      	movs	r3, #0
 80064c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	68ba      	ldr	r2, [r7, #8]
 80064ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d812      	bhi.n	8006500 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	1ad2      	subs	r2, r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d302      	bcc.n	80064ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80064e8:	2301      	movs	r3, #1
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	e01b      	b.n	8006526 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80064ee:	4b10      	ldr	r3, [pc, #64]	@ (8006530 <prvInsertTimerInActiveList+0x7c>)
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	3304      	adds	r3, #4
 80064f6:	4619      	mov	r1, r3
 80064f8:	4610      	mov	r0, r2
 80064fa:	f7fe f97f 	bl	80047fc <vListInsert>
 80064fe:	e012      	b.n	8006526 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	429a      	cmp	r2, r3
 8006506:	d206      	bcs.n	8006516 <prvInsertTimerInActiveList+0x62>
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	429a      	cmp	r2, r3
 800650e:	d302      	bcc.n	8006516 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006510:	2301      	movs	r3, #1
 8006512:	617b      	str	r3, [r7, #20]
 8006514:	e007      	b.n	8006526 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006516:	4b07      	ldr	r3, [pc, #28]	@ (8006534 <prvInsertTimerInActiveList+0x80>)
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	3304      	adds	r3, #4
 800651e:	4619      	mov	r1, r3
 8006520:	4610      	mov	r0, r2
 8006522:	f7fe f96b 	bl	80047fc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006526:	697b      	ldr	r3, [r7, #20]
}
 8006528:	4618      	mov	r0, r3
 800652a:	3718      	adds	r7, #24
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	20002ea0 	.word	0x20002ea0
 8006534:	20002e9c 	.word	0x20002e9c

08006538 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b08c      	sub	sp, #48	@ 0x30
 800653c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800653e:	e0b2      	b.n	80066a6 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	f2c0 80af 	blt.w	80066a6 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d004      	beq.n	800655e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006556:	3304      	adds	r3, #4
 8006558:	4618      	mov	r0, r3
 800655a:	f7fe f988 	bl	800486e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800655e:	1d3b      	adds	r3, r7, #4
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff ff87 	bl	8006474 <prvSampleTimeNow>
 8006566:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	2b09      	cmp	r3, #9
 800656c:	f200 8098 	bhi.w	80066a0 <prvProcessReceivedCommands+0x168>
 8006570:	a201      	add	r2, pc, #4	@ (adr r2, 8006578 <prvProcessReceivedCommands+0x40>)
 8006572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006576:	bf00      	nop
 8006578:	080065a1 	.word	0x080065a1
 800657c:	080065a1 	.word	0x080065a1
 8006580:	080065a1 	.word	0x080065a1
 8006584:	08006617 	.word	0x08006617
 8006588:	0800662b 	.word	0x0800662b
 800658c:	08006677 	.word	0x08006677
 8006590:	080065a1 	.word	0x080065a1
 8006594:	080065a1 	.word	0x080065a1
 8006598:	08006617 	.word	0x08006617
 800659c:	0800662b 	.word	0x0800662b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80065a6:	f043 0301 	orr.w	r3, r3, #1
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	18d1      	adds	r1, r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6a3a      	ldr	r2, [r7, #32]
 80065be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065c0:	f7ff ff78 	bl	80064b4 <prvInsertTimerInActiveList>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d06c      	beq.n	80066a4 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065d0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80065d8:	f003 0304 	and.w	r3, r3, #4
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d061      	beq.n	80066a4 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	441a      	add	r2, r3
 80065e8:	2300      	movs	r3, #0
 80065ea:	9300      	str	r3, [sp, #0]
 80065ec:	2300      	movs	r3, #0
 80065ee:	2100      	movs	r1, #0
 80065f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065f2:	f7ff fe1d 	bl	8006230 <xTimerGenericCommand>
 80065f6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d152      	bne.n	80066a4 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	61bb      	str	r3, [r7, #24]
}
 8006610:	bf00      	nop
 8006612:	bf00      	nop
 8006614:	e7fd      	b.n	8006612 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800661c:	f023 0301 	bic.w	r3, r3, #1
 8006620:	b2da      	uxtb	r2, r3
 8006622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8006628:	e03d      	b.n	80066a6 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800662a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006630:	f043 0301 	orr.w	r3, r3, #1
 8006634:	b2da      	uxtb	r2, r3
 8006636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006638:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006640:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10b      	bne.n	8006662 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800664a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	617b      	str	r3, [r7, #20]
}
 800665c:	bf00      	nop
 800665e:	bf00      	nop
 8006660:	e7fd      	b.n	800665e <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006664:	699a      	ldr	r2, [r3, #24]
 8006666:	6a3b      	ldr	r3, [r7, #32]
 8006668:	18d1      	adds	r1, r2, r3
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	6a3a      	ldr	r2, [r7, #32]
 800666e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006670:	f7ff ff20 	bl	80064b4 <prvInsertTimerInActiveList>
					break;
 8006674:	e017      	b.n	80066a6 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800667c:	f003 0302 	and.w	r3, r3, #2
 8006680:	2b00      	cmp	r3, #0
 8006682:	d103      	bne.n	800668c <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8006684:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006686:	f000 fbdf 	bl	8006e48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800668a:	e00c      	b.n	80066a6 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006692:	f023 0301 	bic.w	r3, r3, #1
 8006696:	b2da      	uxtb	r2, r3
 8006698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 800669e:	e002      	b.n	80066a6 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 80066a0:	bf00      	nop
 80066a2:	e000      	b.n	80066a6 <prvProcessReceivedCommands+0x16e>
					break;
 80066a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80066a6:	4b08      	ldr	r3, [pc, #32]	@ (80066c8 <prvProcessReceivedCommands+0x190>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f107 0108 	add.w	r1, r7, #8
 80066ae:	2200      	movs	r2, #0
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7fe fb67 	bl	8004d84 <xQueueReceive>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f47f af41 	bne.w	8006540 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80066be:	bf00      	nop
 80066c0:	bf00      	nop
 80066c2:	3728      	adds	r7, #40	@ 0x28
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	20002ea4 	.word	0x20002ea4

080066cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b088      	sub	sp, #32
 80066d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066d2:	e049      	b.n	8006768 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80066d4:	4b2e      	ldr	r3, [pc, #184]	@ (8006790 <prvSwitchTimerLists+0xc4>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066de:	4b2c      	ldr	r3, [pc, #176]	@ (8006790 <prvSwitchTimerLists+0xc4>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	3304      	adds	r3, #4
 80066ec:	4618      	mov	r0, r3
 80066ee:	f7fe f8be 	bl	800486e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006700:	f003 0304 	and.w	r3, r3, #4
 8006704:	2b00      	cmp	r3, #0
 8006706:	d02f      	beq.n	8006768 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	4413      	add	r3, r2
 8006710:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006712:	68ba      	ldr	r2, [r7, #8]
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	429a      	cmp	r2, r3
 8006718:	d90e      	bls.n	8006738 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	68fa      	ldr	r2, [r7, #12]
 8006724:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006726:	4b1a      	ldr	r3, [pc, #104]	@ (8006790 <prvSwitchTimerLists+0xc4>)
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	3304      	adds	r3, #4
 800672e:	4619      	mov	r1, r3
 8006730:	4610      	mov	r0, r2
 8006732:	f7fe f863 	bl	80047fc <vListInsert>
 8006736:	e017      	b.n	8006768 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006738:	2300      	movs	r3, #0
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	2300      	movs	r3, #0
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	2100      	movs	r1, #0
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f7ff fd74 	bl	8006230 <xTimerGenericCommand>
 8006748:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10b      	bne.n	8006768 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006754:	f383 8811 	msr	BASEPRI, r3
 8006758:	f3bf 8f6f 	isb	sy
 800675c:	f3bf 8f4f 	dsb	sy
 8006760:	603b      	str	r3, [r7, #0]
}
 8006762:	bf00      	nop
 8006764:	bf00      	nop
 8006766:	e7fd      	b.n	8006764 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006768:	4b09      	ldr	r3, [pc, #36]	@ (8006790 <prvSwitchTimerLists+0xc4>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1b0      	bne.n	80066d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006772:	4b07      	ldr	r3, [pc, #28]	@ (8006790 <prvSwitchTimerLists+0xc4>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006778:	4b06      	ldr	r3, [pc, #24]	@ (8006794 <prvSwitchTimerLists+0xc8>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a04      	ldr	r2, [pc, #16]	@ (8006790 <prvSwitchTimerLists+0xc4>)
 800677e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006780:	4a04      	ldr	r2, [pc, #16]	@ (8006794 <prvSwitchTimerLists+0xc8>)
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	6013      	str	r3, [r2, #0]
}
 8006786:	bf00      	nop
 8006788:	3718      	adds	r7, #24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20002e9c 	.word	0x20002e9c
 8006794:	20002ea0 	.word	0x20002ea0

08006798 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800679c:	f000 f964 	bl	8006a68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80067a0:	4b12      	ldr	r3, [pc, #72]	@ (80067ec <prvCheckForValidListAndQueue+0x54>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d11d      	bne.n	80067e4 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 80067a8:	4811      	ldr	r0, [pc, #68]	@ (80067f0 <prvCheckForValidListAndQueue+0x58>)
 80067aa:	f7fd ffd6 	bl	800475a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80067ae:	4811      	ldr	r0, [pc, #68]	@ (80067f4 <prvCheckForValidListAndQueue+0x5c>)
 80067b0:	f7fd ffd3 	bl	800475a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80067b4:	4b10      	ldr	r3, [pc, #64]	@ (80067f8 <prvCheckForValidListAndQueue+0x60>)
 80067b6:	4a0e      	ldr	r2, [pc, #56]	@ (80067f0 <prvCheckForValidListAndQueue+0x58>)
 80067b8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80067ba:	4b10      	ldr	r3, [pc, #64]	@ (80067fc <prvCheckForValidListAndQueue+0x64>)
 80067bc:	4a0d      	ldr	r2, [pc, #52]	@ (80067f4 <prvCheckForValidListAndQueue+0x5c>)
 80067be:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80067c0:	2200      	movs	r2, #0
 80067c2:	210c      	movs	r1, #12
 80067c4:	200a      	movs	r0, #10
 80067c6:	f7fe f8e7 	bl	8004998 <xQueueGenericCreate>
 80067ca:	4603      	mov	r3, r0
 80067cc:	4a07      	ldr	r2, [pc, #28]	@ (80067ec <prvCheckForValidListAndQueue+0x54>)
 80067ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80067d0:	4b06      	ldr	r3, [pc, #24]	@ (80067ec <prvCheckForValidListAndQueue+0x54>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d005      	beq.n	80067e4 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80067d8:	4b04      	ldr	r3, [pc, #16]	@ (80067ec <prvCheckForValidListAndQueue+0x54>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4908      	ldr	r1, [pc, #32]	@ (8006800 <prvCheckForValidListAndQueue+0x68>)
 80067de:	4618      	mov	r0, r3
 80067e0:	f7fe fcc2 	bl	8005168 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80067e4:	f000 f972 	bl	8006acc <vPortExitCritical>
}
 80067e8:	bf00      	nop
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	20002ea4 	.word	0x20002ea4
 80067f0:	20002e74 	.word	0x20002e74
 80067f4:	20002e88 	.word	0x20002e88
 80067f8:	20002e9c 	.word	0x20002e9c
 80067fc:	20002ea0 	.word	0x20002ea0
 8006800:	0800bac0 	.word	0x0800bac0

08006804 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	3b04      	subs	r3, #4
 8006814:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800681c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	3b04      	subs	r3, #4
 8006822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	f023 0201 	bic.w	r2, r3, #1
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	3b04      	subs	r3, #4
 8006832:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006834:	4a0c      	ldr	r2, [pc, #48]	@ (8006868 <pxPortInitialiseStack+0x64>)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	3b14      	subs	r3, #20
 800683e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3b04      	subs	r3, #4
 800684a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f06f 0202 	mvn.w	r2, #2
 8006852:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	3b20      	subs	r3, #32
 8006858:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800685a:	68fb      	ldr	r3, [r7, #12]
}
 800685c:	4618      	mov	r0, r3
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	0800686d 	.word	0x0800686d

0800686c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800686c:	b480      	push	{r7}
 800686e:	b085      	sub	sp, #20
 8006870:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006872:	2300      	movs	r3, #0
 8006874:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006876:	4b13      	ldr	r3, [pc, #76]	@ (80068c4 <prvTaskExitError+0x58>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800687e:	d00b      	beq.n	8006898 <prvTaskExitError+0x2c>
	__asm volatile
 8006880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006884:	f383 8811 	msr	BASEPRI, r3
 8006888:	f3bf 8f6f 	isb	sy
 800688c:	f3bf 8f4f 	dsb	sy
 8006890:	60fb      	str	r3, [r7, #12]
}
 8006892:	bf00      	nop
 8006894:	bf00      	nop
 8006896:	e7fd      	b.n	8006894 <prvTaskExitError+0x28>
	__asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	60bb      	str	r3, [r7, #8]
}
 80068aa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80068ac:	bf00      	nop
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d0fc      	beq.n	80068ae <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	2000000c 	.word	0x2000000c
	...

080068d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80068d0:	4b07      	ldr	r3, [pc, #28]	@ (80068f0 <pxCurrentTCBConst2>)
 80068d2:	6819      	ldr	r1, [r3, #0]
 80068d4:	6808      	ldr	r0, [r1, #0]
 80068d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068da:	f380 8809 	msr	PSP, r0
 80068de:	f3bf 8f6f 	isb	sy
 80068e2:	f04f 0000 	mov.w	r0, #0
 80068e6:	f380 8811 	msr	BASEPRI, r0
 80068ea:	4770      	bx	lr
 80068ec:	f3af 8000 	nop.w

080068f0 <pxCurrentTCBConst2>:
 80068f0:	20002d48 	.word	0x20002d48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80068f4:	bf00      	nop
 80068f6:	bf00      	nop

080068f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80068f8:	4808      	ldr	r0, [pc, #32]	@ (800691c <prvPortStartFirstTask+0x24>)
 80068fa:	6800      	ldr	r0, [r0, #0]
 80068fc:	6800      	ldr	r0, [r0, #0]
 80068fe:	f380 8808 	msr	MSP, r0
 8006902:	f04f 0000 	mov.w	r0, #0
 8006906:	f380 8814 	msr	CONTROL, r0
 800690a:	b662      	cpsie	i
 800690c:	b661      	cpsie	f
 800690e:	f3bf 8f4f 	dsb	sy
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	df00      	svc	0
 8006918:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800691a:	bf00      	nop
 800691c:	e000ed08 	.word	0xe000ed08

08006920 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006926:	4b47      	ldr	r3, [pc, #284]	@ (8006a44 <xPortStartScheduler+0x124>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a47      	ldr	r2, [pc, #284]	@ (8006a48 <xPortStartScheduler+0x128>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d10b      	bne.n	8006948 <xPortStartScheduler+0x28>
	__asm volatile
 8006930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006934:	f383 8811 	msr	BASEPRI, r3
 8006938:	f3bf 8f6f 	isb	sy
 800693c:	f3bf 8f4f 	dsb	sy
 8006940:	60fb      	str	r3, [r7, #12]
}
 8006942:	bf00      	nop
 8006944:	bf00      	nop
 8006946:	e7fd      	b.n	8006944 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006948:	4b3e      	ldr	r3, [pc, #248]	@ (8006a44 <xPortStartScheduler+0x124>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a3f      	ldr	r2, [pc, #252]	@ (8006a4c <xPortStartScheduler+0x12c>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d10b      	bne.n	800696a <xPortStartScheduler+0x4a>
	__asm volatile
 8006952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006956:	f383 8811 	msr	BASEPRI, r3
 800695a:	f3bf 8f6f 	isb	sy
 800695e:	f3bf 8f4f 	dsb	sy
 8006962:	613b      	str	r3, [r7, #16]
}
 8006964:	bf00      	nop
 8006966:	bf00      	nop
 8006968:	e7fd      	b.n	8006966 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800696a:	4b39      	ldr	r3, [pc, #228]	@ (8006a50 <xPortStartScheduler+0x130>)
 800696c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	b2db      	uxtb	r3, r3
 8006974:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	22ff      	movs	r2, #255	@ 0xff
 800697a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	b2db      	uxtb	r3, r3
 8006982:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006984:	78fb      	ldrb	r3, [r7, #3]
 8006986:	b2db      	uxtb	r3, r3
 8006988:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800698c:	b2da      	uxtb	r2, r3
 800698e:	4b31      	ldr	r3, [pc, #196]	@ (8006a54 <xPortStartScheduler+0x134>)
 8006990:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006992:	4b31      	ldr	r3, [pc, #196]	@ (8006a58 <xPortStartScheduler+0x138>)
 8006994:	2207      	movs	r2, #7
 8006996:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006998:	e009      	b.n	80069ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800699a:	4b2f      	ldr	r3, [pc, #188]	@ (8006a58 <xPortStartScheduler+0x138>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3b01      	subs	r3, #1
 80069a0:	4a2d      	ldr	r2, [pc, #180]	@ (8006a58 <xPortStartScheduler+0x138>)
 80069a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80069a4:	78fb      	ldrb	r3, [r7, #3]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	005b      	lsls	r3, r3, #1
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069ae:	78fb      	ldrb	r3, [r7, #3]
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069b6:	2b80      	cmp	r3, #128	@ 0x80
 80069b8:	d0ef      	beq.n	800699a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80069ba:	4b27      	ldr	r3, [pc, #156]	@ (8006a58 <xPortStartScheduler+0x138>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f1c3 0307 	rsb	r3, r3, #7
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	d00b      	beq.n	80069de <xPortStartScheduler+0xbe>
	__asm volatile
 80069c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ca:	f383 8811 	msr	BASEPRI, r3
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	60bb      	str	r3, [r7, #8]
}
 80069d8:	bf00      	nop
 80069da:	bf00      	nop
 80069dc:	e7fd      	b.n	80069da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80069de:	4b1e      	ldr	r3, [pc, #120]	@ (8006a58 <xPortStartScheduler+0x138>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	021b      	lsls	r3, r3, #8
 80069e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006a58 <xPortStartScheduler+0x138>)
 80069e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80069e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006a58 <xPortStartScheduler+0x138>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80069f0:	4a19      	ldr	r2, [pc, #100]	@ (8006a58 <xPortStartScheduler+0x138>)
 80069f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	b2da      	uxtb	r2, r3
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80069fc:	4b17      	ldr	r3, [pc, #92]	@ (8006a5c <xPortStartScheduler+0x13c>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a16      	ldr	r2, [pc, #88]	@ (8006a5c <xPortStartScheduler+0x13c>)
 8006a02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a08:	4b14      	ldr	r3, [pc, #80]	@ (8006a5c <xPortStartScheduler+0x13c>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a13      	ldr	r2, [pc, #76]	@ (8006a5c <xPortStartScheduler+0x13c>)
 8006a0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a14:	f000 f8da 	bl	8006bcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a18:	4b11      	ldr	r3, [pc, #68]	@ (8006a60 <xPortStartScheduler+0x140>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a1e:	f000 f8f9 	bl	8006c14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a22:	4b10      	ldr	r3, [pc, #64]	@ (8006a64 <xPortStartScheduler+0x144>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a0f      	ldr	r2, [pc, #60]	@ (8006a64 <xPortStartScheduler+0x144>)
 8006a28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a2e:	f7ff ff63 	bl	80068f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a32:	f7ff f803 	bl	8005a3c <vTaskSwitchContext>
	prvTaskExitError();
 8006a36:	f7ff ff19 	bl	800686c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	e000ed00 	.word	0xe000ed00
 8006a48:	410fc271 	.word	0x410fc271
 8006a4c:	410fc270 	.word	0x410fc270
 8006a50:	e000e400 	.word	0xe000e400
 8006a54:	20002eb0 	.word	0x20002eb0
 8006a58:	20002eb4 	.word	0x20002eb4
 8006a5c:	e000ed20 	.word	0xe000ed20
 8006a60:	2000000c 	.word	0x2000000c
 8006a64:	e000ef34 	.word	0xe000ef34

08006a68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a72:	f383 8811 	msr	BASEPRI, r3
 8006a76:	f3bf 8f6f 	isb	sy
 8006a7a:	f3bf 8f4f 	dsb	sy
 8006a7e:	607b      	str	r3, [r7, #4]
}
 8006a80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006a82:	4b10      	ldr	r3, [pc, #64]	@ (8006ac4 <vPortEnterCritical+0x5c>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3301      	adds	r3, #1
 8006a88:	4a0e      	ldr	r2, [pc, #56]	@ (8006ac4 <vPortEnterCritical+0x5c>)
 8006a8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac4 <vPortEnterCritical+0x5c>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d110      	bne.n	8006ab6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006a94:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac8 <vPortEnterCritical+0x60>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00b      	beq.n	8006ab6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa2:	f383 8811 	msr	BASEPRI, r3
 8006aa6:	f3bf 8f6f 	isb	sy
 8006aaa:	f3bf 8f4f 	dsb	sy
 8006aae:	603b      	str	r3, [r7, #0]
}
 8006ab0:	bf00      	nop
 8006ab2:	bf00      	nop
 8006ab4:	e7fd      	b.n	8006ab2 <vPortEnterCritical+0x4a>
	}
}
 8006ab6:	bf00      	nop
 8006ab8:	370c      	adds	r7, #12
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	2000000c 	.word	0x2000000c
 8006ac8:	e000ed04 	.word	0xe000ed04

08006acc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ad2:	4b12      	ldr	r3, [pc, #72]	@ (8006b1c <vPortExitCritical+0x50>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10b      	bne.n	8006af2 <vPortExitCritical+0x26>
	__asm volatile
 8006ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ade:	f383 8811 	msr	BASEPRI, r3
 8006ae2:	f3bf 8f6f 	isb	sy
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	607b      	str	r3, [r7, #4]
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	e7fd      	b.n	8006aee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006af2:	4b0a      	ldr	r3, [pc, #40]	@ (8006b1c <vPortExitCritical+0x50>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	4a08      	ldr	r2, [pc, #32]	@ (8006b1c <vPortExitCritical+0x50>)
 8006afa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006afc:	4b07      	ldr	r3, [pc, #28]	@ (8006b1c <vPortExitCritical+0x50>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d105      	bne.n	8006b10 <vPortExitCritical+0x44>
 8006b04:	2300      	movs	r3, #0
 8006b06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	f383 8811 	msr	BASEPRI, r3
}
 8006b0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	2000000c 	.word	0x2000000c

08006b20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b20:	f3ef 8009 	mrs	r0, PSP
 8006b24:	f3bf 8f6f 	isb	sy
 8006b28:	4b15      	ldr	r3, [pc, #84]	@ (8006b80 <pxCurrentTCBConst>)
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	f01e 0f10 	tst.w	lr, #16
 8006b30:	bf08      	it	eq
 8006b32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b3a:	6010      	str	r0, [r2, #0]
 8006b3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006b40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006b44:	f380 8811 	msr	BASEPRI, r0
 8006b48:	f3bf 8f4f 	dsb	sy
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f7fe ff74 	bl	8005a3c <vTaskSwitchContext>
 8006b54:	f04f 0000 	mov.w	r0, #0
 8006b58:	f380 8811 	msr	BASEPRI, r0
 8006b5c:	bc09      	pop	{r0, r3}
 8006b5e:	6819      	ldr	r1, [r3, #0]
 8006b60:	6808      	ldr	r0, [r1, #0]
 8006b62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b66:	f01e 0f10 	tst.w	lr, #16
 8006b6a:	bf08      	it	eq
 8006b6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006b70:	f380 8809 	msr	PSP, r0
 8006b74:	f3bf 8f6f 	isb	sy
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	f3af 8000 	nop.w

08006b80 <pxCurrentTCBConst>:
 8006b80:	20002d48 	.word	0x20002d48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006b84:	bf00      	nop
 8006b86:	bf00      	nop

08006b88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b082      	sub	sp, #8
 8006b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	607b      	str	r3, [r7, #4]
}
 8006ba0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ba2:	f7fe fe91 	bl	80058c8 <xTaskIncrementTick>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d003      	beq.n	8006bb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006bac:	4b06      	ldr	r3, [pc, #24]	@ (8006bc8 <SysTick_Handler+0x40>)
 8006bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bb2:	601a      	str	r2, [r3, #0]
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	f383 8811 	msr	BASEPRI, r3
}
 8006bbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006bc0:	bf00      	nop
 8006bc2:	3708      	adds	r7, #8
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	e000ed04 	.word	0xe000ed04

08006bcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006bcc:	b480      	push	{r7}
 8006bce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8006c00 <vPortSetupTimerInterrupt+0x34>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006c04 <vPortSetupTimerInterrupt+0x38>)
 8006bd8:	2200      	movs	r2, #0
 8006bda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8006c08 <vPortSetupTimerInterrupt+0x3c>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	095b      	lsrs	r3, r3, #5
 8006be2:	4a0a      	ldr	r2, [pc, #40]	@ (8006c0c <vPortSetupTimerInterrupt+0x40>)
 8006be4:	fba2 2303 	umull	r2, r3, r2, r3
 8006be8:	09db      	lsrs	r3, r3, #7
 8006bea:	4a09      	ldr	r2, [pc, #36]	@ (8006c10 <vPortSetupTimerInterrupt+0x44>)
 8006bec:	3b01      	subs	r3, #1
 8006bee:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006bf0:	4b03      	ldr	r3, [pc, #12]	@ (8006c00 <vPortSetupTimerInterrupt+0x34>)
 8006bf2:	2207      	movs	r2, #7
 8006bf4:	601a      	str	r2, [r3, #0]
}
 8006bf6:	bf00      	nop
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr
 8006c00:	e000e010 	.word	0xe000e010
 8006c04:	e000e018 	.word	0xe000e018
 8006c08:	20000000 	.word	0x20000000
 8006c0c:	0a7c5ac5 	.word	0x0a7c5ac5
 8006c10:	e000e014 	.word	0xe000e014

08006c14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c24 <vPortEnableVFP+0x10>
 8006c18:	6801      	ldr	r1, [r0, #0]
 8006c1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c1e:	6001      	str	r1, [r0, #0]
 8006c20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c22:	bf00      	nop
 8006c24:	e000ed88 	.word	0xe000ed88

08006c28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c2e:	f3ef 8305 	mrs	r3, IPSR
 8006c32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2b0f      	cmp	r3, #15
 8006c38:	d915      	bls.n	8006c66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006c3a:	4a18      	ldr	r2, [pc, #96]	@ (8006c9c <vPortValidateInterruptPriority+0x74>)
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	4413      	add	r3, r2
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006c44:	4b16      	ldr	r3, [pc, #88]	@ (8006ca0 <vPortValidateInterruptPriority+0x78>)
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	7afa      	ldrb	r2, [r7, #11]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d20b      	bcs.n	8006c66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	607b      	str	r3, [r7, #4]
}
 8006c60:	bf00      	nop
 8006c62:	bf00      	nop
 8006c64:	e7fd      	b.n	8006c62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006c66:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca4 <vPortValidateInterruptPriority+0x7c>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ca8 <vPortValidateInterruptPriority+0x80>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d90b      	bls.n	8006c8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7a:	f383 8811 	msr	BASEPRI, r3
 8006c7e:	f3bf 8f6f 	isb	sy
 8006c82:	f3bf 8f4f 	dsb	sy
 8006c86:	603b      	str	r3, [r7, #0]
}
 8006c88:	bf00      	nop
 8006c8a:	bf00      	nop
 8006c8c:	e7fd      	b.n	8006c8a <vPortValidateInterruptPriority+0x62>
	}
 8006c8e:	bf00      	nop
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	e000e3f0 	.word	0xe000e3f0
 8006ca0:	20002eb0 	.word	0x20002eb0
 8006ca4:	e000ed0c 	.word	0xe000ed0c
 8006ca8:	20002eb4 	.word	0x20002eb4

08006cac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b08a      	sub	sp, #40	@ 0x28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006cb8:	f7fe fd4a 	bl	8005750 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006cbc:	4b5c      	ldr	r3, [pc, #368]	@ (8006e30 <pvPortMalloc+0x184>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d101      	bne.n	8006cc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006cc4:	f000 f924 	bl	8006f10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006cc8:	4b5a      	ldr	r3, [pc, #360]	@ (8006e34 <pvPortMalloc+0x188>)
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4013      	ands	r3, r2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f040 8095 	bne.w	8006e00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d01e      	beq.n	8006d1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006cdc:	2208      	movs	r2, #8
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d015      	beq.n	8006d1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f023 0307 	bic.w	r3, r3, #7
 8006cf4:	3308      	adds	r3, #8
 8006cf6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f003 0307 	and.w	r3, r3, #7
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00b      	beq.n	8006d1a <pvPortMalloc+0x6e>
	__asm volatile
 8006d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d06:	f383 8811 	msr	BASEPRI, r3
 8006d0a:	f3bf 8f6f 	isb	sy
 8006d0e:	f3bf 8f4f 	dsb	sy
 8006d12:	617b      	str	r3, [r7, #20]
}
 8006d14:	bf00      	nop
 8006d16:	bf00      	nop
 8006d18:	e7fd      	b.n	8006d16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d06f      	beq.n	8006e00 <pvPortMalloc+0x154>
 8006d20:	4b45      	ldr	r3, [pc, #276]	@ (8006e38 <pvPortMalloc+0x18c>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d86a      	bhi.n	8006e00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d2a:	4b44      	ldr	r3, [pc, #272]	@ (8006e3c <pvPortMalloc+0x190>)
 8006d2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d2e:	4b43      	ldr	r3, [pc, #268]	@ (8006e3c <pvPortMalloc+0x190>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d34:	e004      	b.n	8006d40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d903      	bls.n	8006d52 <pvPortMalloc+0xa6>
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1f1      	bne.n	8006d36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006d52:	4b37      	ldr	r3, [pc, #220]	@ (8006e30 <pvPortMalloc+0x184>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d051      	beq.n	8006e00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d5c:	6a3b      	ldr	r3, [r7, #32]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2208      	movs	r2, #8
 8006d62:	4413      	add	r3, r2
 8006d64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	6a3b      	ldr	r3, [r7, #32]
 8006d6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	1ad2      	subs	r2, r2, r3
 8006d76:	2308      	movs	r3, #8
 8006d78:	005b      	lsls	r3, r3, #1
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d920      	bls.n	8006dc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4413      	add	r3, r2
 8006d84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	f003 0307 	and.w	r3, r3, #7
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00b      	beq.n	8006da8 <pvPortMalloc+0xfc>
	__asm volatile
 8006d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d94:	f383 8811 	msr	BASEPRI, r3
 8006d98:	f3bf 8f6f 	isb	sy
 8006d9c:	f3bf 8f4f 	dsb	sy
 8006da0:	613b      	str	r3, [r7, #16]
}
 8006da2:	bf00      	nop
 8006da4:	bf00      	nop
 8006da6:	e7fd      	b.n	8006da4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006daa:	685a      	ldr	r2, [r3, #4]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	1ad2      	subs	r2, r2, r3
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006dba:	69b8      	ldr	r0, [r7, #24]
 8006dbc:	f000 f90a 	bl	8006fd4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e38 <pvPortMalloc+0x18c>)
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	4a1b      	ldr	r2, [pc, #108]	@ (8006e38 <pvPortMalloc+0x18c>)
 8006dcc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006dce:	4b1a      	ldr	r3, [pc, #104]	@ (8006e38 <pvPortMalloc+0x18c>)
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006e40 <pvPortMalloc+0x194>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d203      	bcs.n	8006de2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006dda:	4b17      	ldr	r3, [pc, #92]	@ (8006e38 <pvPortMalloc+0x18c>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a18      	ldr	r2, [pc, #96]	@ (8006e40 <pvPortMalloc+0x194>)
 8006de0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	4b13      	ldr	r3, [pc, #76]	@ (8006e34 <pvPortMalloc+0x188>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	431a      	orrs	r2, r3
 8006dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df2:	2200      	movs	r2, #0
 8006df4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006df6:	4b13      	ldr	r3, [pc, #76]	@ (8006e44 <pvPortMalloc+0x198>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	4a11      	ldr	r2, [pc, #68]	@ (8006e44 <pvPortMalloc+0x198>)
 8006dfe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e00:	f7fe fcb4 	bl	800576c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e04:	69fb      	ldr	r3, [r7, #28]
 8006e06:	f003 0307 	and.w	r3, r3, #7
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00b      	beq.n	8006e26 <pvPortMalloc+0x17a>
	__asm volatile
 8006e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e12:	f383 8811 	msr	BASEPRI, r3
 8006e16:	f3bf 8f6f 	isb	sy
 8006e1a:	f3bf 8f4f 	dsb	sy
 8006e1e:	60fb      	str	r3, [r7, #12]
}
 8006e20:	bf00      	nop
 8006e22:	bf00      	nop
 8006e24:	e7fd      	b.n	8006e22 <pvPortMalloc+0x176>
	return pvReturn;
 8006e26:	69fb      	ldr	r3, [r7, #28]
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3728      	adds	r7, #40	@ 0x28
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	20006ac0 	.word	0x20006ac0
 8006e34:	20006ad4 	.word	0x20006ad4
 8006e38:	20006ac4 	.word	0x20006ac4
 8006e3c:	20006ab8 	.word	0x20006ab8
 8006e40:	20006ac8 	.word	0x20006ac8
 8006e44:	20006acc 	.word	0x20006acc

08006e48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b086      	sub	sp, #24
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d04f      	beq.n	8006efa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e5a:	2308      	movs	r3, #8
 8006e5c:	425b      	negs	r3, r3
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	4413      	add	r3, r2
 8006e62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	685a      	ldr	r2, [r3, #4]
 8006e6c:	4b25      	ldr	r3, [pc, #148]	@ (8006f04 <vPortFree+0xbc>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4013      	ands	r3, r2
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10b      	bne.n	8006e8e <vPortFree+0x46>
	__asm volatile
 8006e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e7a:	f383 8811 	msr	BASEPRI, r3
 8006e7e:	f3bf 8f6f 	isb	sy
 8006e82:	f3bf 8f4f 	dsb	sy
 8006e86:	60fb      	str	r3, [r7, #12]
}
 8006e88:	bf00      	nop
 8006e8a:	bf00      	nop
 8006e8c:	e7fd      	b.n	8006e8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00b      	beq.n	8006eae <vPortFree+0x66>
	__asm volatile
 8006e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e9a:	f383 8811 	msr	BASEPRI, r3
 8006e9e:	f3bf 8f6f 	isb	sy
 8006ea2:	f3bf 8f4f 	dsb	sy
 8006ea6:	60bb      	str	r3, [r7, #8]
}
 8006ea8:	bf00      	nop
 8006eaa:	bf00      	nop
 8006eac:	e7fd      	b.n	8006eaa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	4b14      	ldr	r3, [pc, #80]	@ (8006f04 <vPortFree+0xbc>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d01e      	beq.n	8006efa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d11a      	bne.n	8006efa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	685a      	ldr	r2, [r3, #4]
 8006ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8006f04 <vPortFree+0xbc>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	43db      	mvns	r3, r3
 8006ece:	401a      	ands	r2, r3
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ed4:	f7fe fc3c 	bl	8005750 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	4b0a      	ldr	r3, [pc, #40]	@ (8006f08 <vPortFree+0xc0>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	4a09      	ldr	r2, [pc, #36]	@ (8006f08 <vPortFree+0xc0>)
 8006ee4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ee6:	6938      	ldr	r0, [r7, #16]
 8006ee8:	f000 f874 	bl	8006fd4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006eec:	4b07      	ldr	r3, [pc, #28]	@ (8006f0c <vPortFree+0xc4>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	4a06      	ldr	r2, [pc, #24]	@ (8006f0c <vPortFree+0xc4>)
 8006ef4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006ef6:	f7fe fc39 	bl	800576c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006efa:	bf00      	nop
 8006efc:	3718      	adds	r7, #24
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	20006ad4 	.word	0x20006ad4
 8006f08:	20006ac4 	.word	0x20006ac4
 8006f0c:	20006ad0 	.word	0x20006ad0

08006f10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006f1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f1c:	4b27      	ldr	r3, [pc, #156]	@ (8006fbc <prvHeapInit+0xac>)
 8006f1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f003 0307 	and.w	r3, r3, #7
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d00c      	beq.n	8006f44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3307      	adds	r3, #7
 8006f2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f023 0307 	bic.w	r3, r3, #7
 8006f36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006fbc <prvHeapInit+0xac>)
 8006f40:	4413      	add	r3, r2
 8006f42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f48:	4a1d      	ldr	r2, [pc, #116]	@ (8006fc0 <prvHeapInit+0xb0>)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8006fc0 <prvHeapInit+0xb0>)
 8006f50:	2200      	movs	r2, #0
 8006f52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	4413      	add	r3, r2
 8006f5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f5c:	2208      	movs	r2, #8
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	1a9b      	subs	r3, r3, r2
 8006f62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f023 0307 	bic.w	r3, r3, #7
 8006f6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4a15      	ldr	r2, [pc, #84]	@ (8006fc4 <prvHeapInit+0xb4>)
 8006f70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006f72:	4b14      	ldr	r3, [pc, #80]	@ (8006fc4 <prvHeapInit+0xb4>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2200      	movs	r2, #0
 8006f78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f7a:	4b12      	ldr	r3, [pc, #72]	@ (8006fc4 <prvHeapInit+0xb4>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	1ad2      	subs	r2, r2, r3
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f90:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc4 <prvHeapInit+0xb4>)
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8006fc8 <prvHeapInit+0xb8>)
 8006f9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	4a09      	ldr	r2, [pc, #36]	@ (8006fcc <prvHeapInit+0xbc>)
 8006fa6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006fa8:	4b09      	ldr	r3, [pc, #36]	@ (8006fd0 <prvHeapInit+0xc0>)
 8006faa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006fae:	601a      	str	r2, [r3, #0]
}
 8006fb0:	bf00      	nop
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	20002eb8 	.word	0x20002eb8
 8006fc0:	20006ab8 	.word	0x20006ab8
 8006fc4:	20006ac0 	.word	0x20006ac0
 8006fc8:	20006ac8 	.word	0x20006ac8
 8006fcc:	20006ac4 	.word	0x20006ac4
 8006fd0:	20006ad4 	.word	0x20006ad4

08006fd4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006fdc:	4b28      	ldr	r3, [pc, #160]	@ (8007080 <prvInsertBlockIntoFreeList+0xac>)
 8006fde:	60fb      	str	r3, [r7, #12]
 8006fe0:	e002      	b.n	8006fe8 <prvInsertBlockIntoFreeList+0x14>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	60fb      	str	r3, [r7, #12]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d8f7      	bhi.n	8006fe2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	68ba      	ldr	r2, [r7, #8]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	429a      	cmp	r2, r3
 8007002:	d108      	bne.n	8007016 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	441a      	add	r2, r3
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	441a      	add	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	429a      	cmp	r2, r3
 8007028:	d118      	bne.n	800705c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	4b15      	ldr	r3, [pc, #84]	@ (8007084 <prvInsertBlockIntoFreeList+0xb0>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	429a      	cmp	r2, r3
 8007034:	d00d      	beq.n	8007052 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	441a      	add	r2, r3
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	e008      	b.n	8007064 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007052:	4b0c      	ldr	r3, [pc, #48]	@ (8007084 <prvInsertBlockIntoFreeList+0xb0>)
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	e003      	b.n	8007064 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	429a      	cmp	r2, r3
 800706a:	d002      	beq.n	8007072 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007072:	bf00      	nop
 8007074:	3714      	adds	r7, #20
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	20006ab8 	.word	0x20006ab8
 8007084:	20006ac0 	.word	0x20006ac0

08007088 <std>:
 8007088:	2300      	movs	r3, #0
 800708a:	b510      	push	{r4, lr}
 800708c:	4604      	mov	r4, r0
 800708e:	e9c0 3300 	strd	r3, r3, [r0]
 8007092:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007096:	6083      	str	r3, [r0, #8]
 8007098:	8181      	strh	r1, [r0, #12]
 800709a:	6643      	str	r3, [r0, #100]	@ 0x64
 800709c:	81c2      	strh	r2, [r0, #14]
 800709e:	6183      	str	r3, [r0, #24]
 80070a0:	4619      	mov	r1, r3
 80070a2:	2208      	movs	r2, #8
 80070a4:	305c      	adds	r0, #92	@ 0x5c
 80070a6:	f000 f958 	bl	800735a <memset>
 80070aa:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <std+0x58>)
 80070ac:	6223      	str	r3, [r4, #32]
 80070ae:	4b0d      	ldr	r3, [pc, #52]	@ (80070e4 <std+0x5c>)
 80070b0:	6263      	str	r3, [r4, #36]	@ 0x24
 80070b2:	4b0d      	ldr	r3, [pc, #52]	@ (80070e8 <std+0x60>)
 80070b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070b6:	4b0d      	ldr	r3, [pc, #52]	@ (80070ec <std+0x64>)
 80070b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070ba:	4b0d      	ldr	r3, [pc, #52]	@ (80070f0 <std+0x68>)
 80070bc:	61e4      	str	r4, [r4, #28]
 80070be:	429c      	cmp	r4, r3
 80070c0:	d006      	beq.n	80070d0 <std+0x48>
 80070c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070c6:	4294      	cmp	r4, r2
 80070c8:	d002      	beq.n	80070d0 <std+0x48>
 80070ca:	33d0      	adds	r3, #208	@ 0xd0
 80070cc:	429c      	cmp	r4, r3
 80070ce:	d105      	bne.n	80070dc <std+0x54>
 80070d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80070d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d8:	f000 b9ec 	b.w	80074b4 <__retarget_lock_init_recursive>
 80070dc:	bd10      	pop	{r4, pc}
 80070de:	bf00      	nop
 80070e0:	080072d5 	.word	0x080072d5
 80070e4:	080072f7 	.word	0x080072f7
 80070e8:	0800732f 	.word	0x0800732f
 80070ec:	08007353 	.word	0x08007353
 80070f0:	20006ad8 	.word	0x20006ad8

080070f4 <stdio_exit_handler>:
 80070f4:	4a02      	ldr	r2, [pc, #8]	@ (8007100 <stdio_exit_handler+0xc>)
 80070f6:	4903      	ldr	r1, [pc, #12]	@ (8007104 <stdio_exit_handler+0x10>)
 80070f8:	4803      	ldr	r0, [pc, #12]	@ (8007108 <stdio_exit_handler+0x14>)
 80070fa:	f000 b869 	b.w	80071d0 <_fwalk_sglue>
 80070fe:	bf00      	nop
 8007100:	20000010 	.word	0x20000010
 8007104:	080090b7 	.word	0x080090b7
 8007108:	20000020 	.word	0x20000020

0800710c <cleanup_stdio>:
 800710c:	6841      	ldr	r1, [r0, #4]
 800710e:	4b0c      	ldr	r3, [pc, #48]	@ (8007140 <cleanup_stdio+0x34>)
 8007110:	4299      	cmp	r1, r3
 8007112:	b510      	push	{r4, lr}
 8007114:	4604      	mov	r4, r0
 8007116:	d001      	beq.n	800711c <cleanup_stdio+0x10>
 8007118:	f001 ffcd 	bl	80090b6 <_fclose_r>
 800711c:	68a1      	ldr	r1, [r4, #8]
 800711e:	4b09      	ldr	r3, [pc, #36]	@ (8007144 <cleanup_stdio+0x38>)
 8007120:	4299      	cmp	r1, r3
 8007122:	d002      	beq.n	800712a <cleanup_stdio+0x1e>
 8007124:	4620      	mov	r0, r4
 8007126:	f001 ffc6 	bl	80090b6 <_fclose_r>
 800712a:	68e1      	ldr	r1, [r4, #12]
 800712c:	4b06      	ldr	r3, [pc, #24]	@ (8007148 <cleanup_stdio+0x3c>)
 800712e:	4299      	cmp	r1, r3
 8007130:	d004      	beq.n	800713c <cleanup_stdio+0x30>
 8007132:	4620      	mov	r0, r4
 8007134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007138:	f001 bfbd 	b.w	80090b6 <_fclose_r>
 800713c:	bd10      	pop	{r4, pc}
 800713e:	bf00      	nop
 8007140:	20006ad8 	.word	0x20006ad8
 8007144:	20006b40 	.word	0x20006b40
 8007148:	20006ba8 	.word	0x20006ba8

0800714c <global_stdio_init.part.0>:
 800714c:	b510      	push	{r4, lr}
 800714e:	4b0b      	ldr	r3, [pc, #44]	@ (800717c <global_stdio_init.part.0+0x30>)
 8007150:	4c0b      	ldr	r4, [pc, #44]	@ (8007180 <global_stdio_init.part.0+0x34>)
 8007152:	4a0c      	ldr	r2, [pc, #48]	@ (8007184 <global_stdio_init.part.0+0x38>)
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	4620      	mov	r0, r4
 8007158:	2200      	movs	r2, #0
 800715a:	2104      	movs	r1, #4
 800715c:	f7ff ff94 	bl	8007088 <std>
 8007160:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007164:	2201      	movs	r2, #1
 8007166:	2109      	movs	r1, #9
 8007168:	f7ff ff8e 	bl	8007088 <std>
 800716c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007170:	2202      	movs	r2, #2
 8007172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007176:	2112      	movs	r1, #18
 8007178:	f7ff bf86 	b.w	8007088 <std>
 800717c:	20006c10 	.word	0x20006c10
 8007180:	20006ad8 	.word	0x20006ad8
 8007184:	080070f5 	.word	0x080070f5

08007188 <__sfp_lock_acquire>:
 8007188:	4801      	ldr	r0, [pc, #4]	@ (8007190 <__sfp_lock_acquire+0x8>)
 800718a:	f000 b995 	b.w	80074b8 <__retarget_lock_acquire_recursive>
 800718e:	bf00      	nop
 8007190:	20006c1a 	.word	0x20006c1a

08007194 <__sfp_lock_release>:
 8007194:	4801      	ldr	r0, [pc, #4]	@ (800719c <__sfp_lock_release+0x8>)
 8007196:	f000 b990 	b.w	80074ba <__retarget_lock_release_recursive>
 800719a:	bf00      	nop
 800719c:	20006c1a 	.word	0x20006c1a

080071a0 <__sinit>:
 80071a0:	b510      	push	{r4, lr}
 80071a2:	4604      	mov	r4, r0
 80071a4:	f7ff fff0 	bl	8007188 <__sfp_lock_acquire>
 80071a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80071aa:	b11b      	cbz	r3, 80071b4 <__sinit+0x14>
 80071ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071b0:	f7ff bff0 	b.w	8007194 <__sfp_lock_release>
 80071b4:	4b04      	ldr	r3, [pc, #16]	@ (80071c8 <__sinit+0x28>)
 80071b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80071b8:	4b04      	ldr	r3, [pc, #16]	@ (80071cc <__sinit+0x2c>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1f5      	bne.n	80071ac <__sinit+0xc>
 80071c0:	f7ff ffc4 	bl	800714c <global_stdio_init.part.0>
 80071c4:	e7f2      	b.n	80071ac <__sinit+0xc>
 80071c6:	bf00      	nop
 80071c8:	0800710d 	.word	0x0800710d
 80071cc:	20006c10 	.word	0x20006c10

080071d0 <_fwalk_sglue>:
 80071d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071d4:	4607      	mov	r7, r0
 80071d6:	4688      	mov	r8, r1
 80071d8:	4614      	mov	r4, r2
 80071da:	2600      	movs	r6, #0
 80071dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071e0:	f1b9 0901 	subs.w	r9, r9, #1
 80071e4:	d505      	bpl.n	80071f2 <_fwalk_sglue+0x22>
 80071e6:	6824      	ldr	r4, [r4, #0]
 80071e8:	2c00      	cmp	r4, #0
 80071ea:	d1f7      	bne.n	80071dc <_fwalk_sglue+0xc>
 80071ec:	4630      	mov	r0, r6
 80071ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071f2:	89ab      	ldrh	r3, [r5, #12]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d907      	bls.n	8007208 <_fwalk_sglue+0x38>
 80071f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071fc:	3301      	adds	r3, #1
 80071fe:	d003      	beq.n	8007208 <_fwalk_sglue+0x38>
 8007200:	4629      	mov	r1, r5
 8007202:	4638      	mov	r0, r7
 8007204:	47c0      	blx	r8
 8007206:	4306      	orrs	r6, r0
 8007208:	3568      	adds	r5, #104	@ 0x68
 800720a:	e7e9      	b.n	80071e0 <_fwalk_sglue+0x10>

0800720c <printf>:
 800720c:	b40f      	push	{r0, r1, r2, r3}
 800720e:	b507      	push	{r0, r1, r2, lr}
 8007210:	4906      	ldr	r1, [pc, #24]	@ (800722c <printf+0x20>)
 8007212:	ab04      	add	r3, sp, #16
 8007214:	6808      	ldr	r0, [r1, #0]
 8007216:	f853 2b04 	ldr.w	r2, [r3], #4
 800721a:	6881      	ldr	r1, [r0, #8]
 800721c:	9301      	str	r3, [sp, #4]
 800721e:	f000 fcc7 	bl	8007bb0 <_vfprintf_r>
 8007222:	b003      	add	sp, #12
 8007224:	f85d eb04 	ldr.w	lr, [sp], #4
 8007228:	b004      	add	sp, #16
 800722a:	4770      	bx	lr
 800722c:	2000001c 	.word	0x2000001c

08007230 <_puts_r>:
 8007230:	b530      	push	{r4, r5, lr}
 8007232:	4605      	mov	r5, r0
 8007234:	b089      	sub	sp, #36	@ 0x24
 8007236:	4608      	mov	r0, r1
 8007238:	460c      	mov	r4, r1
 800723a:	f7f8 ffd9 	bl	80001f0 <strlen>
 800723e:	4b20      	ldr	r3, [pc, #128]	@ (80072c0 <_puts_r+0x90>)
 8007240:	9306      	str	r3, [sp, #24]
 8007242:	2301      	movs	r3, #1
 8007244:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8007248:	9307      	str	r3, [sp, #28]
 800724a:	4418      	add	r0, r3
 800724c:	ab04      	add	r3, sp, #16
 800724e:	9301      	str	r3, [sp, #4]
 8007250:	2302      	movs	r3, #2
 8007252:	9302      	str	r3, [sp, #8]
 8007254:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007256:	68ac      	ldr	r4, [r5, #8]
 8007258:	9003      	str	r0, [sp, #12]
 800725a:	b913      	cbnz	r3, 8007262 <_puts_r+0x32>
 800725c:	4628      	mov	r0, r5
 800725e:	f7ff ff9f 	bl	80071a0 <__sinit>
 8007262:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007264:	07da      	lsls	r2, r3, #31
 8007266:	d405      	bmi.n	8007274 <_puts_r+0x44>
 8007268:	89a3      	ldrh	r3, [r4, #12]
 800726a:	059b      	lsls	r3, r3, #22
 800726c:	d402      	bmi.n	8007274 <_puts_r+0x44>
 800726e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007270:	f000 f922 	bl	80074b8 <__retarget_lock_acquire_recursive>
 8007274:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007278:	0498      	lsls	r0, r3, #18
 800727a:	d406      	bmi.n	800728a <_puts_r+0x5a>
 800727c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800727e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007282:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007286:	81a3      	strh	r3, [r4, #12]
 8007288:	6662      	str	r2, [r4, #100]	@ 0x64
 800728a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800728c:	0499      	lsls	r1, r3, #18
 800728e:	d50d      	bpl.n	80072ac <_puts_r+0x7c>
 8007290:	f04f 35ff 	mov.w	r5, #4294967295
 8007294:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007296:	07da      	lsls	r2, r3, #31
 8007298:	d405      	bmi.n	80072a6 <_puts_r+0x76>
 800729a:	89a3      	ldrh	r3, [r4, #12]
 800729c:	059b      	lsls	r3, r3, #22
 800729e:	d402      	bmi.n	80072a6 <_puts_r+0x76>
 80072a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072a2:	f000 f90a 	bl	80074ba <__retarget_lock_release_recursive>
 80072a6:	4628      	mov	r0, r5
 80072a8:	b009      	add	sp, #36	@ 0x24
 80072aa:	bd30      	pop	{r4, r5, pc}
 80072ac:	aa01      	add	r2, sp, #4
 80072ae:	4621      	mov	r1, r4
 80072b0:	4628      	mov	r0, r5
 80072b2:	f002 f805 	bl	80092c0 <__sfvwrite_r>
 80072b6:	2800      	cmp	r0, #0
 80072b8:	d1ea      	bne.n	8007290 <_puts_r+0x60>
 80072ba:	250a      	movs	r5, #10
 80072bc:	e7ea      	b.n	8007294 <_puts_r+0x64>
 80072be:	bf00      	nop
 80072c0:	0800bc27 	.word	0x0800bc27

080072c4 <puts>:
 80072c4:	4b02      	ldr	r3, [pc, #8]	@ (80072d0 <puts+0xc>)
 80072c6:	4601      	mov	r1, r0
 80072c8:	6818      	ldr	r0, [r3, #0]
 80072ca:	f7ff bfb1 	b.w	8007230 <_puts_r>
 80072ce:	bf00      	nop
 80072d0:	2000001c 	.word	0x2000001c

080072d4 <__sread>:
 80072d4:	b510      	push	{r4, lr}
 80072d6:	460c      	mov	r4, r1
 80072d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072dc:	f000 f89c 	bl	8007418 <_read_r>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	bfab      	itete	ge
 80072e4:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 80072e6:	89a3      	ldrhlt	r3, [r4, #12]
 80072e8:	181b      	addge	r3, r3, r0
 80072ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072ee:	bfac      	ite	ge
 80072f0:	6523      	strge	r3, [r4, #80]	@ 0x50
 80072f2:	81a3      	strhlt	r3, [r4, #12]
 80072f4:	bd10      	pop	{r4, pc}

080072f6 <__swrite>:
 80072f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072fa:	461f      	mov	r7, r3
 80072fc:	898b      	ldrh	r3, [r1, #12]
 80072fe:	05db      	lsls	r3, r3, #23
 8007300:	4605      	mov	r5, r0
 8007302:	460c      	mov	r4, r1
 8007304:	4616      	mov	r6, r2
 8007306:	d505      	bpl.n	8007314 <__swrite+0x1e>
 8007308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800730c:	2302      	movs	r3, #2
 800730e:	2200      	movs	r2, #0
 8007310:	f000 f870 	bl	80073f4 <_lseek_r>
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800731a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800731e:	81a3      	strh	r3, [r4, #12]
 8007320:	4632      	mov	r2, r6
 8007322:	463b      	mov	r3, r7
 8007324:	4628      	mov	r0, r5
 8007326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800732a:	f000 b887 	b.w	800743c <_write_r>

0800732e <__sseek>:
 800732e:	b510      	push	{r4, lr}
 8007330:	460c      	mov	r4, r1
 8007332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007336:	f000 f85d 	bl	80073f4 <_lseek_r>
 800733a:	1c43      	adds	r3, r0, #1
 800733c:	89a3      	ldrh	r3, [r4, #12]
 800733e:	bf15      	itete	ne
 8007340:	6520      	strne	r0, [r4, #80]	@ 0x50
 8007342:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007346:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800734a:	81a3      	strheq	r3, [r4, #12]
 800734c:	bf18      	it	ne
 800734e:	81a3      	strhne	r3, [r4, #12]
 8007350:	bd10      	pop	{r4, pc}

08007352 <__sclose>:
 8007352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007356:	f000 b809 	b.w	800736c <_close_r>

0800735a <memset>:
 800735a:	4402      	add	r2, r0
 800735c:	4603      	mov	r3, r0
 800735e:	4293      	cmp	r3, r2
 8007360:	d100      	bne.n	8007364 <memset+0xa>
 8007362:	4770      	bx	lr
 8007364:	f803 1b01 	strb.w	r1, [r3], #1
 8007368:	e7f9      	b.n	800735e <memset+0x4>
	...

0800736c <_close_r>:
 800736c:	b538      	push	{r3, r4, r5, lr}
 800736e:	4d06      	ldr	r5, [pc, #24]	@ (8007388 <_close_r+0x1c>)
 8007370:	2300      	movs	r3, #0
 8007372:	4604      	mov	r4, r0
 8007374:	4608      	mov	r0, r1
 8007376:	602b      	str	r3, [r5, #0]
 8007378:	f7fa fc84 	bl	8001c84 <_close>
 800737c:	1c43      	adds	r3, r0, #1
 800737e:	d102      	bne.n	8007386 <_close_r+0x1a>
 8007380:	682b      	ldr	r3, [r5, #0]
 8007382:	b103      	cbz	r3, 8007386 <_close_r+0x1a>
 8007384:	6023      	str	r3, [r4, #0]
 8007386:	bd38      	pop	{r3, r4, r5, pc}
 8007388:	20006c14 	.word	0x20006c14

0800738c <_reclaim_reent>:
 800738c:	4b18      	ldr	r3, [pc, #96]	@ (80073f0 <_reclaim_reent+0x64>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4283      	cmp	r3, r0
 8007392:	b570      	push	{r4, r5, r6, lr}
 8007394:	4604      	mov	r4, r0
 8007396:	d02a      	beq.n	80073ee <_reclaim_reent+0x62>
 8007398:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800739a:	b153      	cbz	r3, 80073b2 <_reclaim_reent+0x26>
 800739c:	2500      	movs	r5, #0
 800739e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80073a0:	5959      	ldr	r1, [r3, r5]
 80073a2:	b999      	cbnz	r1, 80073cc <_reclaim_reent+0x40>
 80073a4:	3504      	adds	r5, #4
 80073a6:	2d80      	cmp	r5, #128	@ 0x80
 80073a8:	d1f9      	bne.n	800739e <_reclaim_reent+0x12>
 80073aa:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80073ac:	4620      	mov	r0, r4
 80073ae:	f000 f8f9 	bl	80075a4 <_free_r>
 80073b2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80073b4:	b111      	cbz	r1, 80073bc <_reclaim_reent+0x30>
 80073b6:	4620      	mov	r0, r4
 80073b8:	f000 f8f4 	bl	80075a4 <_free_r>
 80073bc:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 80073be:	b15d      	cbz	r5, 80073d8 <_reclaim_reent+0x4c>
 80073c0:	4629      	mov	r1, r5
 80073c2:	4620      	mov	r0, r4
 80073c4:	682d      	ldr	r5, [r5, #0]
 80073c6:	f000 f8ed 	bl	80075a4 <_free_r>
 80073ca:	e7f8      	b.n	80073be <_reclaim_reent+0x32>
 80073cc:	680e      	ldr	r6, [r1, #0]
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 f8e8 	bl	80075a4 <_free_r>
 80073d4:	4631      	mov	r1, r6
 80073d6:	e7e4      	b.n	80073a2 <_reclaim_reent+0x16>
 80073d8:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80073da:	b111      	cbz	r1, 80073e2 <_reclaim_reent+0x56>
 80073dc:	4620      	mov	r0, r4
 80073de:	f000 f8e1 	bl	80075a4 <_free_r>
 80073e2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80073e4:	b11b      	cbz	r3, 80073ee <_reclaim_reent+0x62>
 80073e6:	4620      	mov	r0, r4
 80073e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80073ec:	4718      	bx	r3
 80073ee:	bd70      	pop	{r4, r5, r6, pc}
 80073f0:	2000001c 	.word	0x2000001c

080073f4 <_lseek_r>:
 80073f4:	b538      	push	{r3, r4, r5, lr}
 80073f6:	4d07      	ldr	r5, [pc, #28]	@ (8007414 <_lseek_r+0x20>)
 80073f8:	4604      	mov	r4, r0
 80073fa:	4608      	mov	r0, r1
 80073fc:	4611      	mov	r1, r2
 80073fe:	2200      	movs	r2, #0
 8007400:	602a      	str	r2, [r5, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f7fa fc65 	bl	8001cd2 <_lseek>
 8007408:	1c43      	adds	r3, r0, #1
 800740a:	d102      	bne.n	8007412 <_lseek_r+0x1e>
 800740c:	682b      	ldr	r3, [r5, #0]
 800740e:	b103      	cbz	r3, 8007412 <_lseek_r+0x1e>
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	bd38      	pop	{r3, r4, r5, pc}
 8007414:	20006c14 	.word	0x20006c14

08007418 <_read_r>:
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	4d07      	ldr	r5, [pc, #28]	@ (8007438 <_read_r+0x20>)
 800741c:	4604      	mov	r4, r0
 800741e:	4608      	mov	r0, r1
 8007420:	4611      	mov	r1, r2
 8007422:	2200      	movs	r2, #0
 8007424:	602a      	str	r2, [r5, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	f7fa fc0f 	bl	8001c4a <_read>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	d102      	bne.n	8007436 <_read_r+0x1e>
 8007430:	682b      	ldr	r3, [r5, #0]
 8007432:	b103      	cbz	r3, 8007436 <_read_r+0x1e>
 8007434:	6023      	str	r3, [r4, #0]
 8007436:	bd38      	pop	{r3, r4, r5, pc}
 8007438:	20006c14 	.word	0x20006c14

0800743c <_write_r>:
 800743c:	b538      	push	{r3, r4, r5, lr}
 800743e:	4d07      	ldr	r5, [pc, #28]	@ (800745c <_write_r+0x20>)
 8007440:	4604      	mov	r4, r0
 8007442:	4608      	mov	r0, r1
 8007444:	4611      	mov	r1, r2
 8007446:	2200      	movs	r2, #0
 8007448:	602a      	str	r2, [r5, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	f7f9 fd52 	bl	8000ef4 <_write>
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d102      	bne.n	800745a <_write_r+0x1e>
 8007454:	682b      	ldr	r3, [r5, #0]
 8007456:	b103      	cbz	r3, 800745a <_write_r+0x1e>
 8007458:	6023      	str	r3, [r4, #0]
 800745a:	bd38      	pop	{r3, r4, r5, pc}
 800745c:	20006c14 	.word	0x20006c14

08007460 <__errno>:
 8007460:	4b01      	ldr	r3, [pc, #4]	@ (8007468 <__errno+0x8>)
 8007462:	6818      	ldr	r0, [r3, #0]
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	2000001c 	.word	0x2000001c

0800746c <__libc_init_array>:
 800746c:	b570      	push	{r4, r5, r6, lr}
 800746e:	4d0d      	ldr	r5, [pc, #52]	@ (80074a4 <__libc_init_array+0x38>)
 8007470:	4c0d      	ldr	r4, [pc, #52]	@ (80074a8 <__libc_init_array+0x3c>)
 8007472:	1b64      	subs	r4, r4, r5
 8007474:	10a4      	asrs	r4, r4, #2
 8007476:	2600      	movs	r6, #0
 8007478:	42a6      	cmp	r6, r4
 800747a:	d109      	bne.n	8007490 <__libc_init_array+0x24>
 800747c:	4d0b      	ldr	r5, [pc, #44]	@ (80074ac <__libc_init_array+0x40>)
 800747e:	4c0c      	ldr	r4, [pc, #48]	@ (80074b0 <__libc_init_array+0x44>)
 8007480:	f004 fac6 	bl	800ba10 <_init>
 8007484:	1b64      	subs	r4, r4, r5
 8007486:	10a4      	asrs	r4, r4, #2
 8007488:	2600      	movs	r6, #0
 800748a:	42a6      	cmp	r6, r4
 800748c:	d105      	bne.n	800749a <__libc_init_array+0x2e>
 800748e:	bd70      	pop	{r4, r5, r6, pc}
 8007490:	f855 3b04 	ldr.w	r3, [r5], #4
 8007494:	4798      	blx	r3
 8007496:	3601      	adds	r6, #1
 8007498:	e7ee      	b.n	8007478 <__libc_init_array+0xc>
 800749a:	f855 3b04 	ldr.w	r3, [r5], #4
 800749e:	4798      	blx	r3
 80074a0:	3601      	adds	r6, #1
 80074a2:	e7f2      	b.n	800748a <__libc_init_array+0x1e>
 80074a4:	0800be74 	.word	0x0800be74
 80074a8:	0800be74 	.word	0x0800be74
 80074ac:	0800be74 	.word	0x0800be74
 80074b0:	0800be7c 	.word	0x0800be7c

080074b4 <__retarget_lock_init_recursive>:
 80074b4:	4770      	bx	lr

080074b6 <__retarget_lock_close_recursive>:
 80074b6:	4770      	bx	lr

080074b8 <__retarget_lock_acquire_recursive>:
 80074b8:	4770      	bx	lr

080074ba <__retarget_lock_release_recursive>:
 80074ba:	4770      	bx	lr

080074bc <memcpy>:
 80074bc:	440a      	add	r2, r1
 80074be:	4291      	cmp	r1, r2
 80074c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80074c4:	d100      	bne.n	80074c8 <memcpy+0xc>
 80074c6:	4770      	bx	lr
 80074c8:	b510      	push	{r4, lr}
 80074ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074d2:	4291      	cmp	r1, r2
 80074d4:	d1f9      	bne.n	80074ca <memcpy+0xe>
 80074d6:	bd10      	pop	{r4, pc}

080074d8 <register_fini>:
 80074d8:	4b02      	ldr	r3, [pc, #8]	@ (80074e4 <register_fini+0xc>)
 80074da:	b113      	cbz	r3, 80074e2 <register_fini+0xa>
 80074dc:	4802      	ldr	r0, [pc, #8]	@ (80074e8 <register_fini+0x10>)
 80074de:	f000 b805 	b.w	80074ec <atexit>
 80074e2:	4770      	bx	lr
 80074e4:	00000000 	.word	0x00000000
 80074e8:	08009689 	.word	0x08009689

080074ec <atexit>:
 80074ec:	2300      	movs	r3, #0
 80074ee:	4601      	mov	r1, r0
 80074f0:	461a      	mov	r2, r3
 80074f2:	4618      	mov	r0, r3
 80074f4:	f002 b91c 	b.w	8009730 <__register_exitproc>

080074f8 <_malloc_trim_r>:
 80074f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074fc:	4606      	mov	r6, r0
 80074fe:	2008      	movs	r0, #8
 8007500:	4689      	mov	r9, r1
 8007502:	f002 f8d5 	bl	80096b0 <sysconf>
 8007506:	4f24      	ldr	r7, [pc, #144]	@ (8007598 <_malloc_trim_r+0xa0>)
 8007508:	4680      	mov	r8, r0
 800750a:	4630      	mov	r0, r6
 800750c:	f000 fb44 	bl	8007b98 <__malloc_lock>
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	685d      	ldr	r5, [r3, #4]
 8007514:	f025 0503 	bic.w	r5, r5, #3
 8007518:	f1a5 0411 	sub.w	r4, r5, #17
 800751c:	eba4 0409 	sub.w	r4, r4, r9
 8007520:	4444      	add	r4, r8
 8007522:	fbb4 f4f8 	udiv	r4, r4, r8
 8007526:	3c01      	subs	r4, #1
 8007528:	fb08 f404 	mul.w	r4, r8, r4
 800752c:	45a0      	cmp	r8, r4
 800752e:	dd05      	ble.n	800753c <_malloc_trim_r+0x44>
 8007530:	4630      	mov	r0, r6
 8007532:	f000 fb37 	bl	8007ba4 <__malloc_unlock>
 8007536:	2000      	movs	r0, #0
 8007538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800753c:	2100      	movs	r1, #0
 800753e:	4630      	mov	r0, r6
 8007540:	f002 f892 	bl	8009668 <_sbrk_r>
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	442b      	add	r3, r5
 8007548:	4298      	cmp	r0, r3
 800754a:	d1f1      	bne.n	8007530 <_malloc_trim_r+0x38>
 800754c:	4261      	negs	r1, r4
 800754e:	4630      	mov	r0, r6
 8007550:	f002 f88a 	bl	8009668 <_sbrk_r>
 8007554:	3001      	adds	r0, #1
 8007556:	d110      	bne.n	800757a <_malloc_trim_r+0x82>
 8007558:	2100      	movs	r1, #0
 800755a:	4630      	mov	r0, r6
 800755c:	f002 f884 	bl	8009668 <_sbrk_r>
 8007560:	68ba      	ldr	r2, [r7, #8]
 8007562:	1a83      	subs	r3, r0, r2
 8007564:	2b0f      	cmp	r3, #15
 8007566:	dde3      	ble.n	8007530 <_malloc_trim_r+0x38>
 8007568:	490c      	ldr	r1, [pc, #48]	@ (800759c <_malloc_trim_r+0xa4>)
 800756a:	6809      	ldr	r1, [r1, #0]
 800756c:	1a40      	subs	r0, r0, r1
 800756e:	490c      	ldr	r1, [pc, #48]	@ (80075a0 <_malloc_trim_r+0xa8>)
 8007570:	f043 0301 	orr.w	r3, r3, #1
 8007574:	6008      	str	r0, [r1, #0]
 8007576:	6053      	str	r3, [r2, #4]
 8007578:	e7da      	b.n	8007530 <_malloc_trim_r+0x38>
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	4a08      	ldr	r2, [pc, #32]	@ (80075a0 <_malloc_trim_r+0xa8>)
 800757e:	1b2d      	subs	r5, r5, r4
 8007580:	f045 0501 	orr.w	r5, r5, #1
 8007584:	605d      	str	r5, [r3, #4]
 8007586:	6813      	ldr	r3, [r2, #0]
 8007588:	4630      	mov	r0, r6
 800758a:	1b1b      	subs	r3, r3, r4
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	f000 fb09 	bl	8007ba4 <__malloc_unlock>
 8007592:	2001      	movs	r0, #1
 8007594:	e7d0      	b.n	8007538 <_malloc_trim_r+0x40>
 8007596:	bf00      	nop
 8007598:	2000016c 	.word	0x2000016c
 800759c:	20000164 	.word	0x20000164
 80075a0:	20006c20 	.word	0x20006c20

080075a4 <_free_r>:
 80075a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a6:	4604      	mov	r4, r0
 80075a8:	460f      	mov	r7, r1
 80075aa:	2900      	cmp	r1, #0
 80075ac:	f000 80b1 	beq.w	8007712 <_free_r+0x16e>
 80075b0:	f000 faf2 	bl	8007b98 <__malloc_lock>
 80075b4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80075b8:	4d56      	ldr	r5, [pc, #344]	@ (8007714 <_free_r+0x170>)
 80075ba:	f022 0001 	bic.w	r0, r2, #1
 80075be:	f1a7 0308 	sub.w	r3, r7, #8
 80075c2:	eb03 0c00 	add.w	ip, r3, r0
 80075c6:	68a9      	ldr	r1, [r5, #8]
 80075c8:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80075cc:	4561      	cmp	r1, ip
 80075ce:	f026 0603 	bic.w	r6, r6, #3
 80075d2:	f002 0201 	and.w	r2, r2, #1
 80075d6:	d11b      	bne.n	8007610 <_free_r+0x6c>
 80075d8:	4406      	add	r6, r0
 80075da:	b93a      	cbnz	r2, 80075ec <_free_r+0x48>
 80075dc:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80075e0:	1a9b      	subs	r3, r3, r2
 80075e2:	4416      	add	r6, r2
 80075e4:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80075e8:	60ca      	str	r2, [r1, #12]
 80075ea:	6091      	str	r1, [r2, #8]
 80075ec:	f046 0201 	orr.w	r2, r6, #1
 80075f0:	605a      	str	r2, [r3, #4]
 80075f2:	60ab      	str	r3, [r5, #8]
 80075f4:	4b48      	ldr	r3, [pc, #288]	@ (8007718 <_free_r+0x174>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	42b3      	cmp	r3, r6
 80075fa:	d804      	bhi.n	8007606 <_free_r+0x62>
 80075fc:	4b47      	ldr	r3, [pc, #284]	@ (800771c <_free_r+0x178>)
 80075fe:	4620      	mov	r0, r4
 8007600:	6819      	ldr	r1, [r3, #0]
 8007602:	f7ff ff79 	bl	80074f8 <_malloc_trim_r>
 8007606:	4620      	mov	r0, r4
 8007608:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800760c:	f000 baca 	b.w	8007ba4 <__malloc_unlock>
 8007610:	f8cc 6004 	str.w	r6, [ip, #4]
 8007614:	2a00      	cmp	r2, #0
 8007616:	d138      	bne.n	800768a <_free_r+0xe6>
 8007618:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800761c:	1a5b      	subs	r3, r3, r1
 800761e:	4408      	add	r0, r1
 8007620:	6899      	ldr	r1, [r3, #8]
 8007622:	f105 0708 	add.w	r7, r5, #8
 8007626:	42b9      	cmp	r1, r7
 8007628:	d031      	beq.n	800768e <_free_r+0xea>
 800762a:	68df      	ldr	r7, [r3, #12]
 800762c:	60cf      	str	r7, [r1, #12]
 800762e:	60b9      	str	r1, [r7, #8]
 8007630:	eb0c 0106 	add.w	r1, ip, r6
 8007634:	6849      	ldr	r1, [r1, #4]
 8007636:	07c9      	lsls	r1, r1, #31
 8007638:	d40b      	bmi.n	8007652 <_free_r+0xae>
 800763a:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800763e:	4430      	add	r0, r6
 8007640:	bb3a      	cbnz	r2, 8007692 <_free_r+0xee>
 8007642:	4e37      	ldr	r6, [pc, #220]	@ (8007720 <_free_r+0x17c>)
 8007644:	42b1      	cmp	r1, r6
 8007646:	d124      	bne.n	8007692 <_free_r+0xee>
 8007648:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800764c:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8007650:	2201      	movs	r2, #1
 8007652:	f040 0101 	orr.w	r1, r0, #1
 8007656:	6059      	str	r1, [r3, #4]
 8007658:	5018      	str	r0, [r3, r0]
 800765a:	2a00      	cmp	r2, #0
 800765c:	d1d3      	bne.n	8007606 <_free_r+0x62>
 800765e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8007662:	d21b      	bcs.n	800769c <_free_r+0xf8>
 8007664:	08c2      	lsrs	r2, r0, #3
 8007666:	2101      	movs	r1, #1
 8007668:	0940      	lsrs	r0, r0, #5
 800766a:	4081      	lsls	r1, r0
 800766c:	6868      	ldr	r0, [r5, #4]
 800766e:	3201      	adds	r2, #1
 8007670:	4301      	orrs	r1, r0
 8007672:	6069      	str	r1, [r5, #4]
 8007674:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8007678:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 800767c:	3908      	subs	r1, #8
 800767e:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007682:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8007686:	60c3      	str	r3, [r0, #12]
 8007688:	e7bd      	b.n	8007606 <_free_r+0x62>
 800768a:	2200      	movs	r2, #0
 800768c:	e7d0      	b.n	8007630 <_free_r+0x8c>
 800768e:	2201      	movs	r2, #1
 8007690:	e7ce      	b.n	8007630 <_free_r+0x8c>
 8007692:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8007696:	60ce      	str	r6, [r1, #12]
 8007698:	60b1      	str	r1, [r6, #8]
 800769a:	e7da      	b.n	8007652 <_free_r+0xae>
 800769c:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 80076a0:	ea4f 2250 	mov.w	r2, r0, lsr #9
 80076a4:	d214      	bcs.n	80076d0 <_free_r+0x12c>
 80076a6:	0982      	lsrs	r2, r0, #6
 80076a8:	3238      	adds	r2, #56	@ 0x38
 80076aa:	1c51      	adds	r1, r2, #1
 80076ac:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80076b0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80076b4:	428e      	cmp	r6, r1
 80076b6:	d125      	bne.n	8007704 <_free_r+0x160>
 80076b8:	2001      	movs	r0, #1
 80076ba:	1092      	asrs	r2, r2, #2
 80076bc:	fa00 f202 	lsl.w	r2, r0, r2
 80076c0:	6868      	ldr	r0, [r5, #4]
 80076c2:	4302      	orrs	r2, r0
 80076c4:	606a      	str	r2, [r5, #4]
 80076c6:	e9c3 1602 	strd	r1, r6, [r3, #8]
 80076ca:	60b3      	str	r3, [r6, #8]
 80076cc:	60cb      	str	r3, [r1, #12]
 80076ce:	e79a      	b.n	8007606 <_free_r+0x62>
 80076d0:	2a14      	cmp	r2, #20
 80076d2:	d801      	bhi.n	80076d8 <_free_r+0x134>
 80076d4:	325b      	adds	r2, #91	@ 0x5b
 80076d6:	e7e8      	b.n	80076aa <_free_r+0x106>
 80076d8:	2a54      	cmp	r2, #84	@ 0x54
 80076da:	d802      	bhi.n	80076e2 <_free_r+0x13e>
 80076dc:	0b02      	lsrs	r2, r0, #12
 80076de:	326e      	adds	r2, #110	@ 0x6e
 80076e0:	e7e3      	b.n	80076aa <_free_r+0x106>
 80076e2:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80076e6:	d802      	bhi.n	80076ee <_free_r+0x14a>
 80076e8:	0bc2      	lsrs	r2, r0, #15
 80076ea:	3277      	adds	r2, #119	@ 0x77
 80076ec:	e7dd      	b.n	80076aa <_free_r+0x106>
 80076ee:	f240 5154 	movw	r1, #1364	@ 0x554
 80076f2:	428a      	cmp	r2, r1
 80076f4:	bf9a      	itte	ls
 80076f6:	0c82      	lsrls	r2, r0, #18
 80076f8:	327c      	addls	r2, #124	@ 0x7c
 80076fa:	227e      	movhi	r2, #126	@ 0x7e
 80076fc:	e7d5      	b.n	80076aa <_free_r+0x106>
 80076fe:	6889      	ldr	r1, [r1, #8]
 8007700:	428e      	cmp	r6, r1
 8007702:	d004      	beq.n	800770e <_free_r+0x16a>
 8007704:	684a      	ldr	r2, [r1, #4]
 8007706:	f022 0203 	bic.w	r2, r2, #3
 800770a:	4282      	cmp	r2, r0
 800770c:	d8f7      	bhi.n	80076fe <_free_r+0x15a>
 800770e:	68ce      	ldr	r6, [r1, #12]
 8007710:	e7d9      	b.n	80076c6 <_free_r+0x122>
 8007712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007714:	2000016c 	.word	0x2000016c
 8007718:	20000168 	.word	0x20000168
 800771c:	20006c50 	.word	0x20006c50
 8007720:	20000174 	.word	0x20000174

08007724 <_malloc_r>:
 8007724:	f101 030b 	add.w	r3, r1, #11
 8007728:	2b16      	cmp	r3, #22
 800772a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772e:	4605      	mov	r5, r0
 8007730:	d906      	bls.n	8007740 <_malloc_r+0x1c>
 8007732:	f033 0707 	bics.w	r7, r3, #7
 8007736:	d504      	bpl.n	8007742 <_malloc_r+0x1e>
 8007738:	230c      	movs	r3, #12
 800773a:	602b      	str	r3, [r5, #0]
 800773c:	2400      	movs	r4, #0
 800773e:	e1a3      	b.n	8007a88 <_malloc_r+0x364>
 8007740:	2710      	movs	r7, #16
 8007742:	42b9      	cmp	r1, r7
 8007744:	d8f8      	bhi.n	8007738 <_malloc_r+0x14>
 8007746:	4628      	mov	r0, r5
 8007748:	f000 fa26 	bl	8007b98 <__malloc_lock>
 800774c:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8007750:	4eaf      	ldr	r6, [pc, #700]	@ (8007a10 <_malloc_r+0x2ec>)
 8007752:	d237      	bcs.n	80077c4 <_malloc_r+0xa0>
 8007754:	f107 0208 	add.w	r2, r7, #8
 8007758:	4432      	add	r2, r6
 800775a:	f1a2 0108 	sub.w	r1, r2, #8
 800775e:	6854      	ldr	r4, [r2, #4]
 8007760:	428c      	cmp	r4, r1
 8007762:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8007766:	d102      	bne.n	800776e <_malloc_r+0x4a>
 8007768:	68d4      	ldr	r4, [r2, #12]
 800776a:	42a2      	cmp	r2, r4
 800776c:	d010      	beq.n	8007790 <_malloc_r+0x6c>
 800776e:	6863      	ldr	r3, [r4, #4]
 8007770:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8007774:	f023 0303 	bic.w	r3, r3, #3
 8007778:	60ca      	str	r2, [r1, #12]
 800777a:	4423      	add	r3, r4
 800777c:	6091      	str	r1, [r2, #8]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	f042 0201 	orr.w	r2, r2, #1
 8007784:	605a      	str	r2, [r3, #4]
 8007786:	4628      	mov	r0, r5
 8007788:	f000 fa0c 	bl	8007ba4 <__malloc_unlock>
 800778c:	3408      	adds	r4, #8
 800778e:	e17b      	b.n	8007a88 <_malloc_r+0x364>
 8007790:	3302      	adds	r3, #2
 8007792:	6934      	ldr	r4, [r6, #16]
 8007794:	499f      	ldr	r1, [pc, #636]	@ (8007a14 <_malloc_r+0x2f0>)
 8007796:	428c      	cmp	r4, r1
 8007798:	d077      	beq.n	800788a <_malloc_r+0x166>
 800779a:	6862      	ldr	r2, [r4, #4]
 800779c:	f022 0c03 	bic.w	ip, r2, #3
 80077a0:	ebac 0007 	sub.w	r0, ip, r7
 80077a4:	280f      	cmp	r0, #15
 80077a6:	dd48      	ble.n	800783a <_malloc_r+0x116>
 80077a8:	19e2      	adds	r2, r4, r7
 80077aa:	f040 0301 	orr.w	r3, r0, #1
 80077ae:	f047 0701 	orr.w	r7, r7, #1
 80077b2:	6067      	str	r7, [r4, #4]
 80077b4:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80077b8:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80077bc:	6053      	str	r3, [r2, #4]
 80077be:	f844 000c 	str.w	r0, [r4, ip]
 80077c2:	e7e0      	b.n	8007786 <_malloc_r+0x62>
 80077c4:	0a7b      	lsrs	r3, r7, #9
 80077c6:	d02a      	beq.n	800781e <_malloc_r+0xfa>
 80077c8:	2b04      	cmp	r3, #4
 80077ca:	d812      	bhi.n	80077f2 <_malloc_r+0xce>
 80077cc:	09bb      	lsrs	r3, r7, #6
 80077ce:	3338      	adds	r3, #56	@ 0x38
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80077d6:	f1a2 0c08 	sub.w	ip, r2, #8
 80077da:	6854      	ldr	r4, [r2, #4]
 80077dc:	4564      	cmp	r4, ip
 80077de:	d006      	beq.n	80077ee <_malloc_r+0xca>
 80077e0:	6862      	ldr	r2, [r4, #4]
 80077e2:	f022 0203 	bic.w	r2, r2, #3
 80077e6:	1bd0      	subs	r0, r2, r7
 80077e8:	280f      	cmp	r0, #15
 80077ea:	dd1c      	ble.n	8007826 <_malloc_r+0x102>
 80077ec:	3b01      	subs	r3, #1
 80077ee:	3301      	adds	r3, #1
 80077f0:	e7cf      	b.n	8007792 <_malloc_r+0x6e>
 80077f2:	2b14      	cmp	r3, #20
 80077f4:	d801      	bhi.n	80077fa <_malloc_r+0xd6>
 80077f6:	335b      	adds	r3, #91	@ 0x5b
 80077f8:	e7ea      	b.n	80077d0 <_malloc_r+0xac>
 80077fa:	2b54      	cmp	r3, #84	@ 0x54
 80077fc:	d802      	bhi.n	8007804 <_malloc_r+0xe0>
 80077fe:	0b3b      	lsrs	r3, r7, #12
 8007800:	336e      	adds	r3, #110	@ 0x6e
 8007802:	e7e5      	b.n	80077d0 <_malloc_r+0xac>
 8007804:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8007808:	d802      	bhi.n	8007810 <_malloc_r+0xec>
 800780a:	0bfb      	lsrs	r3, r7, #15
 800780c:	3377      	adds	r3, #119	@ 0x77
 800780e:	e7df      	b.n	80077d0 <_malloc_r+0xac>
 8007810:	f240 5254 	movw	r2, #1364	@ 0x554
 8007814:	4293      	cmp	r3, r2
 8007816:	d804      	bhi.n	8007822 <_malloc_r+0xfe>
 8007818:	0cbb      	lsrs	r3, r7, #18
 800781a:	337c      	adds	r3, #124	@ 0x7c
 800781c:	e7d8      	b.n	80077d0 <_malloc_r+0xac>
 800781e:	233f      	movs	r3, #63	@ 0x3f
 8007820:	e7d6      	b.n	80077d0 <_malloc_r+0xac>
 8007822:	237e      	movs	r3, #126	@ 0x7e
 8007824:	e7d4      	b.n	80077d0 <_malloc_r+0xac>
 8007826:	2800      	cmp	r0, #0
 8007828:	68e1      	ldr	r1, [r4, #12]
 800782a:	db04      	blt.n	8007836 <_malloc_r+0x112>
 800782c:	68a3      	ldr	r3, [r4, #8]
 800782e:	60d9      	str	r1, [r3, #12]
 8007830:	608b      	str	r3, [r1, #8]
 8007832:	18a3      	adds	r3, r4, r2
 8007834:	e7a3      	b.n	800777e <_malloc_r+0x5a>
 8007836:	460c      	mov	r4, r1
 8007838:	e7d0      	b.n	80077dc <_malloc_r+0xb8>
 800783a:	2800      	cmp	r0, #0
 800783c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8007840:	db07      	blt.n	8007852 <_malloc_r+0x12e>
 8007842:	44a4      	add	ip, r4
 8007844:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8007848:	f043 0301 	orr.w	r3, r3, #1
 800784c:	f8cc 3004 	str.w	r3, [ip, #4]
 8007850:	e799      	b.n	8007786 <_malloc_r+0x62>
 8007852:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8007856:	6870      	ldr	r0, [r6, #4]
 8007858:	f080 8095 	bcs.w	8007986 <_malloc_r+0x262>
 800785c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007860:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8007864:	f04f 0c01 	mov.w	ip, #1
 8007868:	3201      	adds	r2, #1
 800786a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800786e:	ea4c 0000 	orr.w	r0, ip, r0
 8007872:	6070      	str	r0, [r6, #4]
 8007874:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8007878:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800787c:	3808      	subs	r0, #8
 800787e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007882:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8007886:	f8cc 400c 	str.w	r4, [ip, #12]
 800788a:	1098      	asrs	r0, r3, #2
 800788c:	2201      	movs	r2, #1
 800788e:	4082      	lsls	r2, r0
 8007890:	6870      	ldr	r0, [r6, #4]
 8007892:	4290      	cmp	r0, r2
 8007894:	d326      	bcc.n	80078e4 <_malloc_r+0x1c0>
 8007896:	4210      	tst	r0, r2
 8007898:	d106      	bne.n	80078a8 <_malloc_r+0x184>
 800789a:	f023 0303 	bic.w	r3, r3, #3
 800789e:	0052      	lsls	r2, r2, #1
 80078a0:	4210      	tst	r0, r2
 80078a2:	f103 0304 	add.w	r3, r3, #4
 80078a6:	d0fa      	beq.n	800789e <_malloc_r+0x17a>
 80078a8:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80078ac:	46c1      	mov	r9, r8
 80078ae:	469e      	mov	lr, r3
 80078b0:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80078b4:	454c      	cmp	r4, r9
 80078b6:	f040 80b9 	bne.w	8007a2c <_malloc_r+0x308>
 80078ba:	f10e 0e01 	add.w	lr, lr, #1
 80078be:	f01e 0f03 	tst.w	lr, #3
 80078c2:	f109 0908 	add.w	r9, r9, #8
 80078c6:	d1f3      	bne.n	80078b0 <_malloc_r+0x18c>
 80078c8:	0798      	lsls	r0, r3, #30
 80078ca:	f040 80e3 	bne.w	8007a94 <_malloc_r+0x370>
 80078ce:	6873      	ldr	r3, [r6, #4]
 80078d0:	ea23 0302 	bic.w	r3, r3, r2
 80078d4:	6073      	str	r3, [r6, #4]
 80078d6:	6870      	ldr	r0, [r6, #4]
 80078d8:	0052      	lsls	r2, r2, #1
 80078da:	4290      	cmp	r0, r2
 80078dc:	d302      	bcc.n	80078e4 <_malloc_r+0x1c0>
 80078de:	2a00      	cmp	r2, #0
 80078e0:	f040 80e5 	bne.w	8007aae <_malloc_r+0x38a>
 80078e4:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80078e8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80078ec:	f023 0903 	bic.w	r9, r3, #3
 80078f0:	45b9      	cmp	r9, r7
 80078f2:	d304      	bcc.n	80078fe <_malloc_r+0x1da>
 80078f4:	eba9 0207 	sub.w	r2, r9, r7
 80078f8:	2a0f      	cmp	r2, #15
 80078fa:	f300 8141 	bgt.w	8007b80 <_malloc_r+0x45c>
 80078fe:	4b46      	ldr	r3, [pc, #280]	@ (8007a18 <_malloc_r+0x2f4>)
 8007900:	6819      	ldr	r1, [r3, #0]
 8007902:	3110      	adds	r1, #16
 8007904:	4439      	add	r1, r7
 8007906:	2008      	movs	r0, #8
 8007908:	9101      	str	r1, [sp, #4]
 800790a:	f001 fed1 	bl	80096b0 <sysconf>
 800790e:	4a43      	ldr	r2, [pc, #268]	@ (8007a1c <_malloc_r+0x2f8>)
 8007910:	9901      	ldr	r1, [sp, #4]
 8007912:	6813      	ldr	r3, [r2, #0]
 8007914:	3301      	adds	r3, #1
 8007916:	bf1f      	itttt	ne
 8007918:	f101 31ff 	addne.w	r1, r1, #4294967295
 800791c:	1809      	addne	r1, r1, r0
 800791e:	4243      	negne	r3, r0
 8007920:	4019      	andne	r1, r3
 8007922:	4680      	mov	r8, r0
 8007924:	4628      	mov	r0, r5
 8007926:	9101      	str	r1, [sp, #4]
 8007928:	f001 fe9e 	bl	8009668 <_sbrk_r>
 800792c:	1c42      	adds	r2, r0, #1
 800792e:	eb0a 0b09 	add.w	fp, sl, r9
 8007932:	4604      	mov	r4, r0
 8007934:	f000 80f7 	beq.w	8007b26 <_malloc_r+0x402>
 8007938:	4583      	cmp	fp, r0
 800793a:	9901      	ldr	r1, [sp, #4]
 800793c:	4a37      	ldr	r2, [pc, #220]	@ (8007a1c <_malloc_r+0x2f8>)
 800793e:	d902      	bls.n	8007946 <_malloc_r+0x222>
 8007940:	45b2      	cmp	sl, r6
 8007942:	f040 80f0 	bne.w	8007b26 <_malloc_r+0x402>
 8007946:	4b36      	ldr	r3, [pc, #216]	@ (8007a20 <_malloc_r+0x2fc>)
 8007948:	6818      	ldr	r0, [r3, #0]
 800794a:	45a3      	cmp	fp, r4
 800794c:	eb00 0e01 	add.w	lr, r0, r1
 8007950:	f8c3 e000 	str.w	lr, [r3]
 8007954:	f108 3cff 	add.w	ip, r8, #4294967295
 8007958:	f040 80ab 	bne.w	8007ab2 <_malloc_r+0x38e>
 800795c:	ea1b 0f0c 	tst.w	fp, ip
 8007960:	f040 80a7 	bne.w	8007ab2 <_malloc_r+0x38e>
 8007964:	68b2      	ldr	r2, [r6, #8]
 8007966:	4449      	add	r1, r9
 8007968:	f041 0101 	orr.w	r1, r1, #1
 800796c:	6051      	str	r1, [r2, #4]
 800796e:	4a2d      	ldr	r2, [pc, #180]	@ (8007a24 <_malloc_r+0x300>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	6811      	ldr	r1, [r2, #0]
 8007974:	428b      	cmp	r3, r1
 8007976:	bf88      	it	hi
 8007978:	6013      	strhi	r3, [r2, #0]
 800797a:	4a2b      	ldr	r2, [pc, #172]	@ (8007a28 <_malloc_r+0x304>)
 800797c:	6811      	ldr	r1, [r2, #0]
 800797e:	428b      	cmp	r3, r1
 8007980:	bf88      	it	hi
 8007982:	6013      	strhi	r3, [r2, #0]
 8007984:	e0cf      	b.n	8007b26 <_malloc_r+0x402>
 8007986:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800798a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800798e:	d218      	bcs.n	80079c2 <_malloc_r+0x29e>
 8007990:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007994:	3238      	adds	r2, #56	@ 0x38
 8007996:	f102 0e01 	add.w	lr, r2, #1
 800799a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800799e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80079a2:	45f0      	cmp	r8, lr
 80079a4:	d12b      	bne.n	80079fe <_malloc_r+0x2da>
 80079a6:	1092      	asrs	r2, r2, #2
 80079a8:	f04f 0c01 	mov.w	ip, #1
 80079ac:	fa0c f202 	lsl.w	r2, ip, r2
 80079b0:	4302      	orrs	r2, r0
 80079b2:	6072      	str	r2, [r6, #4]
 80079b4:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80079b8:	f8c8 4008 	str.w	r4, [r8, #8]
 80079bc:	f8ce 400c 	str.w	r4, [lr, #12]
 80079c0:	e763      	b.n	800788a <_malloc_r+0x166>
 80079c2:	2a14      	cmp	r2, #20
 80079c4:	d801      	bhi.n	80079ca <_malloc_r+0x2a6>
 80079c6:	325b      	adds	r2, #91	@ 0x5b
 80079c8:	e7e5      	b.n	8007996 <_malloc_r+0x272>
 80079ca:	2a54      	cmp	r2, #84	@ 0x54
 80079cc:	d803      	bhi.n	80079d6 <_malloc_r+0x2b2>
 80079ce:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80079d2:	326e      	adds	r2, #110	@ 0x6e
 80079d4:	e7df      	b.n	8007996 <_malloc_r+0x272>
 80079d6:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80079da:	d803      	bhi.n	80079e4 <_malloc_r+0x2c0>
 80079dc:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80079e0:	3277      	adds	r2, #119	@ 0x77
 80079e2:	e7d8      	b.n	8007996 <_malloc_r+0x272>
 80079e4:	f240 5e54 	movw	lr, #1364	@ 0x554
 80079e8:	4572      	cmp	r2, lr
 80079ea:	bf9a      	itte	ls
 80079ec:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80079f0:	327c      	addls	r2, #124	@ 0x7c
 80079f2:	227e      	movhi	r2, #126	@ 0x7e
 80079f4:	e7cf      	b.n	8007996 <_malloc_r+0x272>
 80079f6:	f8de e008 	ldr.w	lr, [lr, #8]
 80079fa:	45f0      	cmp	r8, lr
 80079fc:	d005      	beq.n	8007a0a <_malloc_r+0x2e6>
 80079fe:	f8de 2004 	ldr.w	r2, [lr, #4]
 8007a02:	f022 0203 	bic.w	r2, r2, #3
 8007a06:	4562      	cmp	r2, ip
 8007a08:	d8f5      	bhi.n	80079f6 <_malloc_r+0x2d2>
 8007a0a:	f8de 800c 	ldr.w	r8, [lr, #12]
 8007a0e:	e7d1      	b.n	80079b4 <_malloc_r+0x290>
 8007a10:	2000016c 	.word	0x2000016c
 8007a14:	20000174 	.word	0x20000174
 8007a18:	20006c50 	.word	0x20006c50
 8007a1c:	20000164 	.word	0x20000164
 8007a20:	20006c20 	.word	0x20006c20
 8007a24:	20006c4c 	.word	0x20006c4c
 8007a28:	20006c48 	.word	0x20006c48
 8007a2c:	6860      	ldr	r0, [r4, #4]
 8007a2e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8007a32:	f020 0003 	bic.w	r0, r0, #3
 8007a36:	eba0 0a07 	sub.w	sl, r0, r7
 8007a3a:	f1ba 0f0f 	cmp.w	sl, #15
 8007a3e:	dd12      	ble.n	8007a66 <_malloc_r+0x342>
 8007a40:	68a3      	ldr	r3, [r4, #8]
 8007a42:	19e2      	adds	r2, r4, r7
 8007a44:	f047 0701 	orr.w	r7, r7, #1
 8007a48:	6067      	str	r7, [r4, #4]
 8007a4a:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007a4e:	f8cc 3008 	str.w	r3, [ip, #8]
 8007a52:	f04a 0301 	orr.w	r3, sl, #1
 8007a56:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007a5a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8007a5e:	6053      	str	r3, [r2, #4]
 8007a60:	f844 a000 	str.w	sl, [r4, r0]
 8007a64:	e68f      	b.n	8007786 <_malloc_r+0x62>
 8007a66:	f1ba 0f00 	cmp.w	sl, #0
 8007a6a:	db11      	blt.n	8007a90 <_malloc_r+0x36c>
 8007a6c:	4420      	add	r0, r4
 8007a6e:	6843      	ldr	r3, [r0, #4]
 8007a70:	f043 0301 	orr.w	r3, r3, #1
 8007a74:	6043      	str	r3, [r0, #4]
 8007a76:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007a80:	f8cc 3008 	str.w	r3, [ip, #8]
 8007a84:	f000 f88e 	bl	8007ba4 <__malloc_unlock>
 8007a88:	4620      	mov	r0, r4
 8007a8a:	b003      	add	sp, #12
 8007a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a90:	4664      	mov	r4, ip
 8007a92:	e70f      	b.n	80078b4 <_malloc_r+0x190>
 8007a94:	f858 0908 	ldr.w	r0, [r8], #-8
 8007a98:	4540      	cmp	r0, r8
 8007a9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a9e:	f43f af13 	beq.w	80078c8 <_malloc_r+0x1a4>
 8007aa2:	e718      	b.n	80078d6 <_malloc_r+0x1b2>
 8007aa4:	3304      	adds	r3, #4
 8007aa6:	0052      	lsls	r2, r2, #1
 8007aa8:	4210      	tst	r0, r2
 8007aaa:	d0fb      	beq.n	8007aa4 <_malloc_r+0x380>
 8007aac:	e6fc      	b.n	80078a8 <_malloc_r+0x184>
 8007aae:	4673      	mov	r3, lr
 8007ab0:	e7fa      	b.n	8007aa8 <_malloc_r+0x384>
 8007ab2:	6810      	ldr	r0, [r2, #0]
 8007ab4:	3001      	adds	r0, #1
 8007ab6:	bf1b      	ittet	ne
 8007ab8:	eba4 0b0b 	subne.w	fp, r4, fp
 8007abc:	eb0b 020e 	addne.w	r2, fp, lr
 8007ac0:	6014      	streq	r4, [r2, #0]
 8007ac2:	601a      	strne	r2, [r3, #0]
 8007ac4:	f014 0b07 	ands.w	fp, r4, #7
 8007ac8:	bf1a      	itte	ne
 8007aca:	f1cb 0008 	rsbne	r0, fp, #8
 8007ace:	1824      	addne	r4, r4, r0
 8007ad0:	4658      	moveq	r0, fp
 8007ad2:	1862      	adds	r2, r4, r1
 8007ad4:	ea02 010c 	and.w	r1, r2, ip
 8007ad8:	4480      	add	r8, r0
 8007ada:	eba8 0801 	sub.w	r8, r8, r1
 8007ade:	ea08 080c 	and.w	r8, r8, ip
 8007ae2:	4641      	mov	r1, r8
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	9201      	str	r2, [sp, #4]
 8007ae8:	f001 fdbe 	bl	8009668 <_sbrk_r>
 8007aec:	1c43      	adds	r3, r0, #1
 8007aee:	9a01      	ldr	r2, [sp, #4]
 8007af0:	4b28      	ldr	r3, [pc, #160]	@ (8007b94 <_malloc_r+0x470>)
 8007af2:	d107      	bne.n	8007b04 <_malloc_r+0x3e0>
 8007af4:	f1bb 0f00 	cmp.w	fp, #0
 8007af8:	d023      	beq.n	8007b42 <_malloc_r+0x41e>
 8007afa:	f1ab 0008 	sub.w	r0, fp, #8
 8007afe:	4410      	add	r0, r2
 8007b00:	f04f 0800 	mov.w	r8, #0
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	60b4      	str	r4, [r6, #8]
 8007b08:	1b00      	subs	r0, r0, r4
 8007b0a:	4440      	add	r0, r8
 8007b0c:	4442      	add	r2, r8
 8007b0e:	f040 0001 	orr.w	r0, r0, #1
 8007b12:	45b2      	cmp	sl, r6
 8007b14:	601a      	str	r2, [r3, #0]
 8007b16:	6060      	str	r0, [r4, #4]
 8007b18:	f43f af29 	beq.w	800796e <_malloc_r+0x24a>
 8007b1c:	f1b9 0f0f 	cmp.w	r9, #15
 8007b20:	d812      	bhi.n	8007b48 <_malloc_r+0x424>
 8007b22:	2301      	movs	r3, #1
 8007b24:	6063      	str	r3, [r4, #4]
 8007b26:	68b3      	ldr	r3, [r6, #8]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	f023 0303 	bic.w	r3, r3, #3
 8007b2e:	42bb      	cmp	r3, r7
 8007b30:	eba3 0207 	sub.w	r2, r3, r7
 8007b34:	d301      	bcc.n	8007b3a <_malloc_r+0x416>
 8007b36:	2a0f      	cmp	r2, #15
 8007b38:	dc22      	bgt.n	8007b80 <_malloc_r+0x45c>
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	f000 f832 	bl	8007ba4 <__malloc_unlock>
 8007b40:	e5fc      	b.n	800773c <_malloc_r+0x18>
 8007b42:	4610      	mov	r0, r2
 8007b44:	46d8      	mov	r8, fp
 8007b46:	e7dd      	b.n	8007b04 <_malloc_r+0x3e0>
 8007b48:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007b4c:	f1a9 090c 	sub.w	r9, r9, #12
 8007b50:	f029 0907 	bic.w	r9, r9, #7
 8007b54:	f002 0201 	and.w	r2, r2, #1
 8007b58:	ea42 0209 	orr.w	r2, r2, r9
 8007b5c:	f8ca 2004 	str.w	r2, [sl, #4]
 8007b60:	2105      	movs	r1, #5
 8007b62:	eb0a 0209 	add.w	r2, sl, r9
 8007b66:	f1b9 0f0f 	cmp.w	r9, #15
 8007b6a:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8007b6e:	f67f aefe 	bls.w	800796e <_malloc_r+0x24a>
 8007b72:	f10a 0108 	add.w	r1, sl, #8
 8007b76:	4628      	mov	r0, r5
 8007b78:	f7ff fd14 	bl	80075a4 <_free_r>
 8007b7c:	4b05      	ldr	r3, [pc, #20]	@ (8007b94 <_malloc_r+0x470>)
 8007b7e:	e6f6      	b.n	800796e <_malloc_r+0x24a>
 8007b80:	68b4      	ldr	r4, [r6, #8]
 8007b82:	f047 0301 	orr.w	r3, r7, #1
 8007b86:	4427      	add	r7, r4
 8007b88:	f042 0201 	orr.w	r2, r2, #1
 8007b8c:	6063      	str	r3, [r4, #4]
 8007b8e:	60b7      	str	r7, [r6, #8]
 8007b90:	607a      	str	r2, [r7, #4]
 8007b92:	e5f8      	b.n	8007786 <_malloc_r+0x62>
 8007b94:	20006c20 	.word	0x20006c20

08007b98 <__malloc_lock>:
 8007b98:	4801      	ldr	r0, [pc, #4]	@ (8007ba0 <__malloc_lock+0x8>)
 8007b9a:	f7ff bc8d 	b.w	80074b8 <__retarget_lock_acquire_recursive>
 8007b9e:	bf00      	nop
 8007ba0:	20006c18 	.word	0x20006c18

08007ba4 <__malloc_unlock>:
 8007ba4:	4801      	ldr	r0, [pc, #4]	@ (8007bac <__malloc_unlock+0x8>)
 8007ba6:	f7ff bc88 	b.w	80074ba <__retarget_lock_release_recursive>
 8007baa:	bf00      	nop
 8007bac:	20006c18 	.word	0x20006c18

08007bb0 <_vfprintf_r>:
 8007bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb4:	b0d3      	sub	sp, #332	@ 0x14c
 8007bb6:	468a      	mov	sl, r1
 8007bb8:	4691      	mov	r9, r2
 8007bba:	461c      	mov	r4, r3
 8007bbc:	461f      	mov	r7, r3
 8007bbe:	9003      	str	r0, [sp, #12]
 8007bc0:	f001 fd4e 	bl	8009660 <_localeconv_r>
 8007bc4:	6803      	ldr	r3, [r0, #0]
 8007bc6:	9315      	str	r3, [sp, #84]	@ 0x54
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7f8 fb11 	bl	80001f0 <strlen>
 8007bce:	9b03      	ldr	r3, [sp, #12]
 8007bd0:	900d      	str	r0, [sp, #52]	@ 0x34
 8007bd2:	b123      	cbz	r3, 8007bde <_vfprintf_r+0x2e>
 8007bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bd6:	b913      	cbnz	r3, 8007bde <_vfprintf_r+0x2e>
 8007bd8:	9803      	ldr	r0, [sp, #12]
 8007bda:	f7ff fae1 	bl	80071a0 <__sinit>
 8007bde:	f8da 3064 	ldr.w	r3, [sl, #100]	@ 0x64
 8007be2:	07de      	lsls	r6, r3, #31
 8007be4:	d407      	bmi.n	8007bf6 <_vfprintf_r+0x46>
 8007be6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007bea:	059d      	lsls	r5, r3, #22
 8007bec:	d403      	bmi.n	8007bf6 <_vfprintf_r+0x46>
 8007bee:	f8da 0058 	ldr.w	r0, [sl, #88]	@ 0x58
 8007bf2:	f7ff fc61 	bl	80074b8 <__retarget_lock_acquire_recursive>
 8007bf6:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8007bfa:	0498      	lsls	r0, r3, #18
 8007bfc:	d409      	bmi.n	8007c12 <_vfprintf_r+0x62>
 8007bfe:	f8da 2064 	ldr.w	r2, [sl, #100]	@ 0x64
 8007c02:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007c06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c0a:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007c0e:	f8ca 2064 	str.w	r2, [sl, #100]	@ 0x64
 8007c12:	f8da 3064 	ldr.w	r3, [sl, #100]	@ 0x64
 8007c16:	0499      	lsls	r1, r3, #18
 8007c18:	d508      	bpl.n	8007c2c <_vfprintf_r+0x7c>
 8007c1a:	07da      	lsls	r2, r3, #31
 8007c1c:	d515      	bpl.n	8007c4a <_vfprintf_r+0x9a>
 8007c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c22:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007c24:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8007c26:	b053      	add	sp, #332	@ 0x14c
 8007c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007c30:	071b      	lsls	r3, r3, #28
 8007c32:	d502      	bpl.n	8007c3a <_vfprintf_r+0x8a>
 8007c34:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007c38:	b983      	cbnz	r3, 8007c5c <_vfprintf_r+0xac>
 8007c3a:	9803      	ldr	r0, [sp, #12]
 8007c3c:	4651      	mov	r1, sl
 8007c3e:	f001 fc8b 	bl	8009558 <__swsetup_r>
 8007c42:	b158      	cbz	r0, 8007c5c <_vfprintf_r+0xac>
 8007c44:	f8da 3064 	ldr.w	r3, [sl, #100]	@ 0x64
 8007c48:	e7e7      	b.n	8007c1a <_vfprintf_r+0x6a>
 8007c4a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007c4e:	059e      	lsls	r6, r3, #22
 8007c50:	d4e5      	bmi.n	8007c1e <_vfprintf_r+0x6e>
 8007c52:	f8da 0058 	ldr.w	r0, [sl, #88]	@ 0x58
 8007c56:	f7ff fc30 	bl	80074ba <__retarget_lock_release_recursive>
 8007c5a:	e7e0      	b.n	8007c1e <_vfprintf_r+0x6e>
 8007c5c:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8007c60:	f003 021a 	and.w	r2, r3, #26
 8007c64:	2a0a      	cmp	r2, #10
 8007c66:	d116      	bne.n	8007c96 <_vfprintf_r+0xe6>
 8007c68:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8007c6c:	2a00      	cmp	r2, #0
 8007c6e:	db12      	blt.n	8007c96 <_vfprintf_r+0xe6>
 8007c70:	f8da 2064 	ldr.w	r2, [sl, #100]	@ 0x64
 8007c74:	07d5      	lsls	r5, r2, #31
 8007c76:	d405      	bmi.n	8007c84 <_vfprintf_r+0xd4>
 8007c78:	0598      	lsls	r0, r3, #22
 8007c7a:	d403      	bmi.n	8007c84 <_vfprintf_r+0xd4>
 8007c7c:	f8da 0058 	ldr.w	r0, [sl, #88]	@ 0x58
 8007c80:	f7ff fc1b 	bl	80074ba <__retarget_lock_release_recursive>
 8007c84:	9803      	ldr	r0, [sp, #12]
 8007c86:	4623      	mov	r3, r4
 8007c88:	464a      	mov	r2, r9
 8007c8a:	4651      	mov	r1, sl
 8007c8c:	b053      	add	sp, #332	@ 0x14c
 8007c8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c92:	f001 b9c3 	b.w	800901c <__sbprintf>
 8007c96:	ed9f 7b94 	vldr	d7, [pc, #592]	@ 8007ee8 <_vfprintf_r+0x338>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 8007ca0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007ca4:	ac29      	add	r4, sp, #164	@ 0xa4
 8007ca6:	9426      	str	r4, [sp, #152]	@ 0x98
 8007ca8:	9304      	str	r3, [sp, #16]
 8007caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cac:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007cae:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cb0:	9314      	str	r3, [sp, #80]	@ 0x50
 8007cb2:	9316      	str	r3, [sp, #88]	@ 0x58
 8007cb4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cb6:	464b      	mov	r3, r9
 8007cb8:	461d      	mov	r5, r3
 8007cba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cbe:	b10a      	cbz	r2, 8007cc4 <_vfprintf_r+0x114>
 8007cc0:	2a25      	cmp	r2, #37	@ 0x25
 8007cc2:	d1f9      	bne.n	8007cb8 <_vfprintf_r+0x108>
 8007cc4:	ebb5 0609 	subs.w	r6, r5, r9
 8007cc8:	d00d      	beq.n	8007ce6 <_vfprintf_r+0x136>
 8007cca:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007ccc:	4433      	add	r3, r6
 8007cce:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007cd0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	2b07      	cmp	r3, #7
 8007cd6:	e9c4 9600 	strd	r9, r6, [r4]
 8007cda:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007cdc:	dc75      	bgt.n	8007dca <_vfprintf_r+0x21a>
 8007cde:	3408      	adds	r4, #8
 8007ce0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ce2:	4433      	add	r3, r6
 8007ce4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ce6:	782b      	ldrb	r3, [r5, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f001 8152 	beq.w	8008f92 <_vfprintf_r+0x13e2>
 8007cee:	2200      	movs	r2, #0
 8007cf0:	1c6b      	adds	r3, r5, #1
 8007cf2:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8007cf6:	f04f 36ff 	mov.w	r6, #4294967295
 8007cfa:	920e      	str	r2, [sp, #56]	@ 0x38
 8007cfc:	4615      	mov	r5, r2
 8007cfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d02:	9206      	str	r2, [sp, #24]
 8007d04:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d06:	9b06      	ldr	r3, [sp, #24]
 8007d08:	3b20      	subs	r3, #32
 8007d0a:	2b5a      	cmp	r3, #90	@ 0x5a
 8007d0c:	f200 85af 	bhi.w	800886e <_vfprintf_r+0xcbe>
 8007d10:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007d14:	05ad009e 	.word	0x05ad009e
 8007d18:	00a605ad 	.word	0x00a605ad
 8007d1c:	05ad05ad 	.word	0x05ad05ad
 8007d20:	008605ad 	.word	0x008605ad
 8007d24:	05ad05ad 	.word	0x05ad05ad
 8007d28:	00b300a9 	.word	0x00b300a9
 8007d2c:	00b005ad 	.word	0x00b005ad
 8007d30:	05ad00b5 	.word	0x05ad00b5
 8007d34:	00d300d0 	.word	0x00d300d0
 8007d38:	00d300d3 	.word	0x00d300d3
 8007d3c:	00d300d3 	.word	0x00d300d3
 8007d40:	00d300d3 	.word	0x00d300d3
 8007d44:	00d300d3 	.word	0x00d300d3
 8007d48:	05ad05ad 	.word	0x05ad05ad
 8007d4c:	05ad05ad 	.word	0x05ad05ad
 8007d50:	05ad05ad 	.word	0x05ad05ad
 8007d54:	014b05ad 	.word	0x014b05ad
 8007d58:	010a05ad 	.word	0x010a05ad
 8007d5c:	014b011c 	.word	0x014b011c
 8007d60:	014b014b 	.word	0x014b014b
 8007d64:	05ad05ad 	.word	0x05ad05ad
 8007d68:	05ad05ad 	.word	0x05ad05ad
 8007d6c:	05ad00e6 	.word	0x05ad00e6
 8007d70:	04a505ad 	.word	0x04a505ad
 8007d74:	05ad05ad 	.word	0x05ad05ad
 8007d78:	04ef05ad 	.word	0x04ef05ad
 8007d7c:	050e05ad 	.word	0x050e05ad
 8007d80:	05ad05ad 	.word	0x05ad05ad
 8007d84:	05ad0531 	.word	0x05ad0531
 8007d88:	05ad05ad 	.word	0x05ad05ad
 8007d8c:	05ad05ad 	.word	0x05ad05ad
 8007d90:	05ad05ad 	.word	0x05ad05ad
 8007d94:	014b05ad 	.word	0x014b05ad
 8007d98:	010a05ad 	.word	0x010a05ad
 8007d9c:	014b011e 	.word	0x014b011e
 8007da0:	014b014b 	.word	0x014b014b
 8007da4:	011e00f0 	.word	0x011e00f0
 8007da8:	05ad0104 	.word	0x05ad0104
 8007dac:	05ad00fd 	.word	0x05ad00fd
 8007db0:	04a70489 	.word	0x04a70489
 8007db4:	010404dd 	.word	0x010404dd
 8007db8:	04ef05ad 	.word	0x04ef05ad
 8007dbc:	0510009c 	.word	0x0510009c
 8007dc0:	05ad05ad 	.word	0x05ad05ad
 8007dc4:	05ad0065 	.word	0x05ad0065
 8007dc8:	009c      	.short	0x009c
 8007dca:	9803      	ldr	r0, [sp, #12]
 8007dcc:	aa26      	add	r2, sp, #152	@ 0x98
 8007dce:	4651      	mov	r1, sl
 8007dd0:	f001 f964 	bl	800909c <__sprint_r>
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	f040 814f 	bne.w	8008078 <_vfprintf_r+0x4c8>
 8007dda:	ac29      	add	r4, sp, #164	@ 0xa4
 8007ddc:	e780      	b.n	8007ce0 <_vfprintf_r+0x130>
 8007dde:	4b44      	ldr	r3, [pc, #272]	@ (8007ef0 <_vfprintf_r+0x340>)
 8007de0:	931a      	str	r3, [sp, #104]	@ 0x68
 8007de2:	f015 0320 	ands.w	r3, r5, #32
 8007de6:	f000 84c9 	beq.w	800877c <_vfprintf_r+0xbcc>
 8007dea:	3707      	adds	r7, #7
 8007dec:	f027 0307 	bic.w	r3, r7, #7
 8007df0:	461a      	mov	r2, r3
 8007df2:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8007df6:	f852 7b08 	ldr.w	r7, [r2], #8
 8007dfa:	9207      	str	r2, [sp, #28]
 8007dfc:	07eb      	lsls	r3, r5, #31
 8007dfe:	d50a      	bpl.n	8007e16 <_vfprintf_r+0x266>
 8007e00:	ea57 0308 	orrs.w	r3, r7, r8
 8007e04:	d007      	beq.n	8007e16 <_vfprintf_r+0x266>
 8007e06:	2330      	movs	r3, #48	@ 0x30
 8007e08:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8007e0c:	9b06      	ldr	r3, [sp, #24]
 8007e0e:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8007e12:	f045 0502 	orr.w	r5, r5, #2
 8007e16:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8007e1a:	2302      	movs	r3, #2
 8007e1c:	f000 bc30 	b.w	8008680 <_vfprintf_r+0xad0>
 8007e20:	9803      	ldr	r0, [sp, #12]
 8007e22:	f001 fc1d 	bl	8009660 <_localeconv_r>
 8007e26:	6843      	ldr	r3, [r0, #4]
 8007e28:	9316      	str	r3, [sp, #88]	@ 0x58
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7f8 f9e0 	bl	80001f0 <strlen>
 8007e30:	9014      	str	r0, [sp, #80]	@ 0x50
 8007e32:	9803      	ldr	r0, [sp, #12]
 8007e34:	f001 fc14 	bl	8009660 <_localeconv_r>
 8007e38:	6883      	ldr	r3, [r0, #8]
 8007e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e3e:	b12b      	cbz	r3, 8007e4c <_vfprintf_r+0x29c>
 8007e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e42:	b11b      	cbz	r3, 8007e4c <_vfprintf_r+0x29c>
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	b10b      	cbz	r3, 8007e4c <_vfprintf_r+0x29c>
 8007e48:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8007e4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e4e:	e756      	b.n	8007cfe <_vfprintf_r+0x14e>
 8007e50:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1f9      	bne.n	8007e4c <_vfprintf_r+0x29c>
 8007e58:	2320      	movs	r3, #32
 8007e5a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8007e5e:	e7f5      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007e60:	f045 0501 	orr.w	r5, r5, #1
 8007e64:	e7f2      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007e66:	f857 3b04 	ldr.w	r3, [r7], #4
 8007e6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	daed      	bge.n	8007e4c <_vfprintf_r+0x29c>
 8007e70:	425b      	negs	r3, r3
 8007e72:	930e      	str	r3, [sp, #56]	@ 0x38
 8007e74:	f045 0504 	orr.w	r5, r5, #4
 8007e78:	e7e8      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007e7a:	232b      	movs	r3, #43	@ 0x2b
 8007e7c:	e7ed      	b.n	8007e5a <_vfprintf_r+0x2aa>
 8007e7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e84:	9206      	str	r2, [sp, #24]
 8007e86:	2a2a      	cmp	r2, #42	@ 0x2a
 8007e88:	d111      	bne.n	8007eae <_vfprintf_r+0x2fe>
 8007e8a:	f857 6b04 	ldr.w	r6, [r7], #4
 8007e8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007e90:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8007e94:	e7da      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007e96:	fb01 2606 	mla	r6, r1, r6, r2
 8007e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e9e:	9206      	str	r2, [sp, #24]
 8007ea0:	9a06      	ldr	r2, [sp, #24]
 8007ea2:	3a30      	subs	r2, #48	@ 0x30
 8007ea4:	2a09      	cmp	r2, #9
 8007ea6:	d9f6      	bls.n	8007e96 <_vfprintf_r+0x2e6>
 8007ea8:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8007eac:	e72a      	b.n	8007d04 <_vfprintf_r+0x154>
 8007eae:	2600      	movs	r6, #0
 8007eb0:	210a      	movs	r1, #10
 8007eb2:	e7f5      	b.n	8007ea0 <_vfprintf_r+0x2f0>
 8007eb4:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8007eb8:	e7c8      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007eba:	2300      	movs	r3, #0
 8007ebc:	930e      	str	r3, [sp, #56]	@ 0x38
 8007ebe:	220a      	movs	r2, #10
 8007ec0:	9b06      	ldr	r3, [sp, #24]
 8007ec2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007ec4:	3b30      	subs	r3, #48	@ 0x30
 8007ec6:	fb02 3301 	mla	r3, r2, r1, r3
 8007eca:	930e      	str	r3, [sp, #56]	@ 0x38
 8007ecc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ece:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007ed2:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ed4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8007ed8:	2b09      	cmp	r3, #9
 8007eda:	9106      	str	r1, [sp, #24]
 8007edc:	d9f0      	bls.n	8007ec0 <_vfprintf_r+0x310>
 8007ede:	e712      	b.n	8007d06 <_vfprintf_r+0x156>
 8007ee0:	f045 0508 	orr.w	r5, r5, #8
 8007ee4:	e7b2      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007ee6:	bf00      	nop
	...
 8007ef0:	0800baf0 	.word	0x0800baf0
 8007ef4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	2b68      	cmp	r3, #104	@ 0x68
 8007efa:	bf01      	itttt	eq
 8007efc:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8007efe:	3301      	addeq	r3, #1
 8007f00:	930c      	streq	r3, [sp, #48]	@ 0x30
 8007f02:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8007f06:	bf18      	it	ne
 8007f08:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8007f0c:	e79e      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007f0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	2b6c      	cmp	r3, #108	@ 0x6c
 8007f14:	d105      	bne.n	8007f22 <_vfprintf_r+0x372>
 8007f16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f18:	3301      	adds	r3, #1
 8007f1a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f1c:	f045 0520 	orr.w	r5, r5, #32
 8007f20:	e794      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007f22:	f045 0510 	orr.w	r5, r5, #16
 8007f26:	e791      	b.n	8007e4c <_vfprintf_r+0x29c>
 8007f28:	463a      	mov	r2, r7
 8007f2a:	f852 3b04 	ldr.w	r3, [r2], #4
 8007f2e:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8007f32:	2300      	movs	r3, #0
 8007f34:	9207      	str	r2, [sp, #28]
 8007f36:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8007f3a:	469b      	mov	fp, r3
 8007f3c:	2601      	movs	r6, #1
 8007f3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f40:	4698      	mov	r8, r3
 8007f42:	9308      	str	r3, [sp, #32]
 8007f44:	461f      	mov	r7, r3
 8007f46:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8007f4a:	e1c0      	b.n	80082ce <_vfprintf_r+0x71e>
 8007f4c:	f045 0510 	orr.w	r5, r5, #16
 8007f50:	06a9      	lsls	r1, r5, #26
 8007f52:	d514      	bpl.n	8007f7e <_vfprintf_r+0x3ce>
 8007f54:	3707      	adds	r7, #7
 8007f56:	f027 0307 	bic.w	r3, r7, #7
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8007f60:	f852 7b08 	ldr.w	r7, [r2], #8
 8007f64:	9207      	str	r2, [sp, #28]
 8007f66:	f1b8 0f00 	cmp.w	r8, #0
 8007f6a:	da06      	bge.n	8007f7a <_vfprintf_r+0x3ca>
 8007f6c:	427f      	negs	r7, r7
 8007f6e:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8007f72:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 8007f76:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e383      	b.n	8008686 <_vfprintf_r+0xad6>
 8007f7e:	463a      	mov	r2, r7
 8007f80:	f852 3b04 	ldr.w	r3, [r2], #4
 8007f84:	9207      	str	r2, [sp, #28]
 8007f86:	06ea      	lsls	r2, r5, #27
 8007f88:	d503      	bpl.n	8007f92 <_vfprintf_r+0x3e2>
 8007f8a:	461f      	mov	r7, r3
 8007f8c:	ea4f 78e3 	mov.w	r8, r3, asr #31
 8007f90:	e7e9      	b.n	8007f66 <_vfprintf_r+0x3b6>
 8007f92:	066f      	lsls	r7, r5, #25
 8007f94:	d503      	bpl.n	8007f9e <_vfprintf_r+0x3ee>
 8007f96:	b21f      	sxth	r7, r3
 8007f98:	f343 38c0 	sbfx	r8, r3, #15, #1
 8007f9c:	e7e3      	b.n	8007f66 <_vfprintf_r+0x3b6>
 8007f9e:	05a8      	lsls	r0, r5, #22
 8007fa0:	d5f3      	bpl.n	8007f8a <_vfprintf_r+0x3da>
 8007fa2:	b25f      	sxtb	r7, r3
 8007fa4:	f343 18c0 	sbfx	r8, r3, #7, #1
 8007fa8:	e7dd      	b.n	8007f66 <_vfprintf_r+0x3b6>
 8007faa:	3707      	adds	r7, #7
 8007fac:	f027 0307 	bic.w	r3, r7, #7
 8007fb0:	ecb3 7b02 	vldmia	r3!, {d7}
 8007fb4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007fb8:	9307      	str	r3, [sp, #28]
 8007fba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fbc:	9318      	str	r3, [sp, #96]	@ 0x60
 8007fbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007fc4:	9319      	str	r3, [sp, #100]	@ 0x64
 8007fc6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007fca:	4b74      	ldr	r3, [pc, #464]	@ (800819c <_vfprintf_r+0x5ec>)
 8007fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8007fd0:	f7f8 fdbc 	bl	8000b4c <__aeabi_dcmpun>
 8007fd4:	bb08      	cbnz	r0, 800801a <_vfprintf_r+0x46a>
 8007fd6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007fda:	4b70      	ldr	r3, [pc, #448]	@ (800819c <_vfprintf_r+0x5ec>)
 8007fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8007fe0:	f7f8 fd96 	bl	8000b10 <__aeabi_dcmple>
 8007fe4:	b9c8      	cbnz	r0, 800801a <_vfprintf_r+0x46a>
 8007fe6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fea:	2200      	movs	r2, #0
 8007fec:	2300      	movs	r3, #0
 8007fee:	f7f8 fd85 	bl	8000afc <__aeabi_dcmplt>
 8007ff2:	b110      	cbz	r0, 8007ffa <_vfprintf_r+0x44a>
 8007ff4:	232d      	movs	r3, #45	@ 0x2d
 8007ff6:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8007ffa:	4a69      	ldr	r2, [pc, #420]	@ (80081a0 <_vfprintf_r+0x5f0>)
 8007ffc:	4b69      	ldr	r3, [pc, #420]	@ (80081a4 <_vfprintf_r+0x5f4>)
 8007ffe:	9906      	ldr	r1, [sp, #24]
 8008000:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8008004:	2947      	cmp	r1, #71	@ 0x47
 8008006:	bfcc      	ite	gt
 8008008:	4691      	movgt	r9, r2
 800800a:	4699      	movle	r9, r3
 800800c:	f04f 0b00 	mov.w	fp, #0
 8008010:	2603      	movs	r6, #3
 8008012:	f8cd b040 	str.w	fp, [sp, #64]	@ 0x40
 8008016:	f000 bff7 	b.w	8009008 <_vfprintf_r+0x1458>
 800801a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800801e:	4610      	mov	r0, r2
 8008020:	4619      	mov	r1, r3
 8008022:	f7f8 fd93 	bl	8000b4c <__aeabi_dcmpun>
 8008026:	4683      	mov	fp, r0
 8008028:	b140      	cbz	r0, 800803c <_vfprintf_r+0x48c>
 800802a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800802c:	4a5e      	ldr	r2, [pc, #376]	@ (80081a8 <_vfprintf_r+0x5f8>)
 800802e:	2b00      	cmp	r3, #0
 8008030:	bfbc      	itt	lt
 8008032:	232d      	movlt	r3, #45	@ 0x2d
 8008034:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8008038:	4b5c      	ldr	r3, [pc, #368]	@ (80081ac <_vfprintf_r+0x5fc>)
 800803a:	e7e0      	b.n	8007ffe <_vfprintf_r+0x44e>
 800803c:	9b06      	ldr	r3, [sp, #24]
 800803e:	2b61      	cmp	r3, #97	@ 0x61
 8008040:	d02c      	beq.n	800809c <_vfprintf_r+0x4ec>
 8008042:	2b41      	cmp	r3, #65	@ 0x41
 8008044:	d12c      	bne.n	80080a0 <_vfprintf_r+0x4f0>
 8008046:	2358      	movs	r3, #88	@ 0x58
 8008048:	2230      	movs	r2, #48	@ 0x30
 800804a:	2e63      	cmp	r6, #99	@ 0x63
 800804c:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8008050:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8008054:	f045 0502 	orr.w	r5, r5, #2
 8008058:	f340 808b 	ble.w	8008172 <_vfprintf_r+0x5c2>
 800805c:	9803      	ldr	r0, [sp, #12]
 800805e:	1c71      	adds	r1, r6, #1
 8008060:	f7ff fb60 	bl	8007724 <_malloc_r>
 8008064:	4681      	mov	r9, r0
 8008066:	2800      	cmp	r0, #0
 8008068:	f040 8088 	bne.w	800817c <_vfprintf_r+0x5cc>
 800806c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008070:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008074:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008078:	f8da 3064 	ldr.w	r3, [sl, #100]	@ 0x64
 800807c:	07d9      	lsls	r1, r3, #31
 800807e:	d407      	bmi.n	8008090 <_vfprintf_r+0x4e0>
 8008080:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008084:	059a      	lsls	r2, r3, #22
 8008086:	d403      	bmi.n	8008090 <_vfprintf_r+0x4e0>
 8008088:	f8da 0058 	ldr.w	r0, [sl, #88]	@ 0x58
 800808c:	f7ff fa15 	bl	80074ba <__retarget_lock_release_recursive>
 8008090:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008094:	065b      	lsls	r3, r3, #25
 8008096:	f57f adc5 	bpl.w	8007c24 <_vfprintf_r+0x74>
 800809a:	e5c0      	b.n	8007c1e <_vfprintf_r+0x6e>
 800809c:	2378      	movs	r3, #120	@ 0x78
 800809e:	e7d3      	b.n	8008048 <_vfprintf_r+0x498>
 80080a0:	1c71      	adds	r1, r6, #1
 80080a2:	d06d      	beq.n	8008180 <_vfprintf_r+0x5d0>
 80080a4:	9b06      	ldr	r3, [sp, #24]
 80080a6:	f023 0320 	bic.w	r3, r3, #32
 80080aa:	2b47      	cmp	r3, #71	@ 0x47
 80080ac:	d101      	bne.n	80080b2 <_vfprintf_r+0x502>
 80080ae:	2e00      	cmp	r6, #0
 80080b0:	d068      	beq.n	8008184 <_vfprintf_r+0x5d4>
 80080b2:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 80080b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80080b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	da65      	bge.n	800818a <_vfprintf_r+0x5da>
 80080be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80080c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080c4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80080c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080ca:	232d      	movs	r3, #45	@ 0x2d
 80080cc:	9311      	str	r3, [sp, #68]	@ 0x44
 80080ce:	9b06      	ldr	r3, [sp, #24]
 80080d0:	f023 0820 	bic.w	r8, r3, #32
 80080d4:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
 80080d8:	f040 81dd 	bne.w	8008496 <_vfprintf_r+0x8e6>
 80080dc:	a820      	add	r0, sp, #128	@ 0x80
 80080de:	ed9d 0b12 	vldr	d0, [sp, #72]	@ 0x48
 80080e2:	f001 faf1 	bl	80096c8 <frexp>
 80080e6:	2200      	movs	r2, #0
 80080e8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80080ec:	ec51 0b10 	vmov	r0, r1, d0
 80080f0:	f7f8 fa92 	bl	8000618 <__aeabi_dmul>
 80080f4:	4602      	mov	r2, r0
 80080f6:	460b      	mov	r3, r1
 80080f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080fc:	2200      	movs	r2, #0
 80080fe:	2300      	movs	r3, #0
 8008100:	f7f8 fcf2 	bl	8000ae8 <__aeabi_dcmpeq>
 8008104:	b108      	cbz	r0, 800810a <_vfprintf_r+0x55a>
 8008106:	2301      	movs	r3, #1
 8008108:	9320      	str	r3, [sp, #128]	@ 0x80
 800810a:	4a29      	ldr	r2, [pc, #164]	@ (80081b0 <_vfprintf_r+0x600>)
 800810c:	4b29      	ldr	r3, [pc, #164]	@ (80081b4 <_vfprintf_r+0x604>)
 800810e:	9906      	ldr	r1, [sp, #24]
 8008110:	3e01      	subs	r6, #1
 8008112:	2961      	cmp	r1, #97	@ 0x61
 8008114:	bf14      	ite	ne
 8008116:	4690      	movne	r8, r2
 8008118:	4698      	moveq	r8, r3
 800811a:	464f      	mov	r7, r9
 800811c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008120:	4b25      	ldr	r3, [pc, #148]	@ (80081b8 <_vfprintf_r+0x608>)
 8008122:	2200      	movs	r2, #0
 8008124:	f7f8 fa78 	bl	8000618 <__aeabi_dmul>
 8008128:	4602      	mov	r2, r0
 800812a:	460b      	mov	r3, r1
 800812c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008130:	f7f8 fd22 	bl	8000b78 <__aeabi_d2iz>
 8008134:	9008      	str	r0, [sp, #32]
 8008136:	f7f8 fa05 	bl	8000544 <__aeabi_i2d>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008142:	f7f8 f8b1 	bl	80002a8 <__aeabi_dsub>
 8008146:	4602      	mov	r2, r0
 8008148:	460b      	mov	r3, r1
 800814a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800814e:	9b08      	ldr	r3, [sp, #32]
 8008150:	1c72      	adds	r2, r6, #1
 8008152:	f818 3003 	ldrb.w	r3, [r8, r3]
 8008156:	f807 3b01 	strb.w	r3, [r7], #1
 800815a:	d02f      	beq.n	80081bc <_vfprintf_r+0x60c>
 800815c:	1e73      	subs	r3, r6, #1
 800815e:	9308      	str	r3, [sp, #32]
 8008160:	2200      	movs	r2, #0
 8008162:	2300      	movs	r3, #0
 8008164:	f7f8 fcc0 	bl	8000ae8 <__aeabi_dcmpeq>
 8008168:	b1a8      	cbz	r0, 8008196 <_vfprintf_r+0x5e6>
 800816a:	463b      	mov	r3, r7
 800816c:	19b9      	adds	r1, r7, r6
 800816e:	2030      	movs	r0, #48	@ 0x30
 8008170:	e188      	b.n	8008484 <_vfprintf_r+0x8d4>
 8008172:	f04f 0b00 	mov.w	fp, #0
 8008176:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 800817a:	e79a      	b.n	80080b2 <_vfprintf_r+0x502>
 800817c:	4683      	mov	fp, r0
 800817e:	e798      	b.n	80080b2 <_vfprintf_r+0x502>
 8008180:	2606      	movs	r6, #6
 8008182:	e796      	b.n	80080b2 <_vfprintf_r+0x502>
 8008184:	46b3      	mov	fp, r6
 8008186:	2601      	movs	r6, #1
 8008188:	e793      	b.n	80080b2 <_vfprintf_r+0x502>
 800818a:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 800818e:	2300      	movs	r3, #0
 8008190:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8008194:	e79a      	b.n	80080cc <_vfprintf_r+0x51c>
 8008196:	9e08      	ldr	r6, [sp, #32]
 8008198:	e7c0      	b.n	800811c <_vfprintf_r+0x56c>
 800819a:	bf00      	nop
 800819c:	7fefffff 	.word	0x7fefffff
 80081a0:	0800bae4 	.word	0x0800bae4
 80081a4:	0800bae0 	.word	0x0800bae0
 80081a8:	0800baec 	.word	0x0800baec
 80081ac:	0800bae8 	.word	0x0800bae8
 80081b0:	0800bb01 	.word	0x0800bb01
 80081b4:	0800baf0 	.word	0x0800baf0
 80081b8:	40300000 	.word	0x40300000
 80081bc:	4ba9      	ldr	r3, [pc, #676]	@ (8008464 <_vfprintf_r+0x8b4>)
 80081be:	2200      	movs	r2, #0
 80081c0:	f7f8 fcba 	bl	8000b38 <__aeabi_dcmpgt>
 80081c4:	b950      	cbnz	r0, 80081dc <_vfprintf_r+0x62c>
 80081c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081ca:	4ba6      	ldr	r3, [pc, #664]	@ (8008464 <_vfprintf_r+0x8b4>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	f7f8 fc8b 	bl	8000ae8 <__aeabi_dcmpeq>
 80081d2:	2800      	cmp	r0, #0
 80081d4:	d0c9      	beq.n	800816a <_vfprintf_r+0x5ba>
 80081d6:	9b08      	ldr	r3, [sp, #32]
 80081d8:	07db      	lsls	r3, r3, #31
 80081da:	d5c6      	bpl.n	800816a <_vfprintf_r+0x5ba>
 80081dc:	f898 100f 	ldrb.w	r1, [r8, #15]
 80081e0:	9724      	str	r7, [sp, #144]	@ 0x90
 80081e2:	2030      	movs	r0, #48	@ 0x30
 80081e4:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80081e6:	1e53      	subs	r3, r2, #1
 80081e8:	9324      	str	r3, [sp, #144]	@ 0x90
 80081ea:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80081ee:	428b      	cmp	r3, r1
 80081f0:	f000 8143 	beq.w	800847a <_vfprintf_r+0x8ca>
 80081f4:	2b39      	cmp	r3, #57	@ 0x39
 80081f6:	bf16      	itet	ne
 80081f8:	3301      	addne	r3, #1
 80081fa:	f898 300a 	ldrbeq.w	r3, [r8, #10]
 80081fe:	b2db      	uxtbne	r3, r3
 8008200:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008204:	eba7 0309 	sub.w	r3, r7, r9
 8008208:	9304      	str	r3, [sp, #16]
 800820a:	9906      	ldr	r1, [sp, #24]
 800820c:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8008210:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008212:	f021 0120 	bic.w	r1, r1, #32
 8008216:	2941      	cmp	r1, #65	@ 0x41
 8008218:	bf08      	it	eq
 800821a:	320f      	addeq	r2, #15
 800821c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008220:	bf06      	itte	eq
 8008222:	b2d2      	uxtbeq	r2, r2
 8008224:	2101      	moveq	r1, #1
 8008226:	2100      	movne	r1, #0
 8008228:	2b00      	cmp	r3, #0
 800822a:	9320      	str	r3, [sp, #128]	@ 0x80
 800822c:	bfb8      	it	lt
 800822e:	f1c0 0301 	rsblt	r3, r0, #1
 8008232:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 8008236:	bfb4      	ite	lt
 8008238:	222d      	movlt	r2, #45	@ 0x2d
 800823a:	222b      	movge	r2, #43	@ 0x2b
 800823c:	2b09      	cmp	r3, #9
 800823e:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8008242:	f340 8199 	ble.w	8008578 <_vfprintf_r+0x9c8>
 8008246:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800824a:	270a      	movs	r7, #10
 800824c:	4602      	mov	r2, r0
 800824e:	fbb3 f6f7 	udiv	r6, r3, r7
 8008252:	fb07 3116 	mls	r1, r7, r6, r3
 8008256:	3130      	adds	r1, #48	@ 0x30
 8008258:	f802 1c01 	strb.w	r1, [r2, #-1]
 800825c:	4619      	mov	r1, r3
 800825e:	2963      	cmp	r1, #99	@ 0x63
 8008260:	f100 30ff 	add.w	r0, r0, #4294967295
 8008264:	4633      	mov	r3, r6
 8008266:	dcf1      	bgt.n	800824c <_vfprintf_r+0x69c>
 8008268:	3330      	adds	r3, #48	@ 0x30
 800826a:	1e91      	subs	r1, r2, #2
 800826c:	f800 3c01 	strb.w	r3, [r0, #-1]
 8008270:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8008274:	460b      	mov	r3, r1
 8008276:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800827a:	4283      	cmp	r3, r0
 800827c:	f0c0 8177 	bcc.w	800856e <_vfprintf_r+0x9be>
 8008280:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8008284:	1a9b      	subs	r3, r3, r2
 8008286:	4281      	cmp	r1, r0
 8008288:	bf88      	it	hi
 800828a:	2300      	movhi	r3, #0
 800828c:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8008290:	441a      	add	r2, r3
 8008292:	ab22      	add	r3, sp, #136	@ 0x88
 8008294:	1ad3      	subs	r3, r2, r3
 8008296:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008298:	9b04      	ldr	r3, [sp, #16]
 800829a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800829c:	2b01      	cmp	r3, #1
 800829e:	eb03 0602 	add.w	r6, r3, r2
 80082a2:	dc01      	bgt.n	80082a8 <_vfprintf_r+0x6f8>
 80082a4:	07ea      	lsls	r2, r5, #31
 80082a6:	d501      	bpl.n	80082ac <_vfprintf_r+0x6fc>
 80082a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082aa:	441e      	add	r6, r3
 80082ac:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 80082b0:	f04f 0800 	mov.w	r8, #0
 80082b4:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 80082b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80082ba:	f8cd 8020 	str.w	r8, [sp, #32]
 80082be:	4647      	mov	r7, r8
 80082c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f040 81ab 	bne.w	800861e <_vfprintf_r+0xa6e>
 80082c8:	2300      	movs	r3, #0
 80082ca:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80082cc:	9310      	str	r3, [sp, #64]	@ 0x40
 80082ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082d0:	42b3      	cmp	r3, r6
 80082d2:	bfb8      	it	lt
 80082d4:	4633      	movlt	r3, r6
 80082d6:	9311      	str	r3, [sp, #68]	@ 0x44
 80082d8:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 80082dc:	b113      	cbz	r3, 80082e4 <_vfprintf_r+0x734>
 80082de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082e0:	3301      	adds	r3, #1
 80082e2:	9311      	str	r3, [sp, #68]	@ 0x44
 80082e4:	f015 0302 	ands.w	r3, r5, #2
 80082e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80082ea:	bf1e      	ittt	ne
 80082ec:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 80082ee:	3302      	addne	r3, #2
 80082f0:	9311      	strne	r3, [sp, #68]	@ 0x44
 80082f2:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 80082f6:	931c      	str	r3, [sp, #112]	@ 0x70
 80082f8:	d120      	bne.n	800833c <_vfprintf_r+0x78c>
 80082fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80082fe:	1a9b      	subs	r3, r3, r2
 8008300:	2b00      	cmp	r3, #0
 8008302:	dd1b      	ble.n	800833c <_vfprintf_r+0x78c>
 8008304:	e9dd 2c27 	ldrd	r2, ip, [sp, #156]	@ 0x9c
 8008308:	4957      	ldr	r1, [pc, #348]	@ (8008468 <_vfprintf_r+0x8b8>)
 800830a:	6021      	str	r1, [r4, #0]
 800830c:	2b10      	cmp	r3, #16
 800830e:	f102 0201 	add.w	r2, r2, #1
 8008312:	f104 0008 	add.w	r0, r4, #8
 8008316:	f300 82b6 	bgt.w	8008886 <_vfprintf_r+0xcd6>
 800831a:	eb0c 0103 	add.w	r1, ip, r3
 800831e:	2a07      	cmp	r2, #7
 8008320:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 8008324:	6063      	str	r3, [r4, #4]
 8008326:	f340 82c3 	ble.w	80088b0 <_vfprintf_r+0xd00>
 800832a:	9803      	ldr	r0, [sp, #12]
 800832c:	aa26      	add	r2, sp, #152	@ 0x98
 800832e:	4651      	mov	r1, sl
 8008330:	f000 feb4 	bl	800909c <__sprint_r>
 8008334:	2800      	cmp	r0, #0
 8008336:	f040 860a 	bne.w	8008f4e <_vfprintf_r+0x139e>
 800833a:	ac29      	add	r4, sp, #164	@ 0xa4
 800833c:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8008340:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008342:	b16a      	cbz	r2, 8008360 <_vfprintf_r+0x7b0>
 8008344:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 8008348:	6022      	str	r2, [r4, #0]
 800834a:	2201      	movs	r2, #1
 800834c:	4413      	add	r3, r2
 800834e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008350:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008352:	6062      	str	r2, [r4, #4]
 8008354:	4413      	add	r3, r2
 8008356:	2b07      	cmp	r3, #7
 8008358:	9327      	str	r3, [sp, #156]	@ 0x9c
 800835a:	f300 82ab 	bgt.w	80088b4 <_vfprintf_r+0xd04>
 800835e:	3408      	adds	r4, #8
 8008360:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008362:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008364:	b162      	cbz	r2, 8008380 <_vfprintf_r+0x7d0>
 8008366:	aa1f      	add	r2, sp, #124	@ 0x7c
 8008368:	6022      	str	r2, [r4, #0]
 800836a:	2202      	movs	r2, #2
 800836c:	4413      	add	r3, r2
 800836e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008370:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008372:	6062      	str	r2, [r4, #4]
 8008374:	3301      	adds	r3, #1
 8008376:	2b07      	cmp	r3, #7
 8008378:	9327      	str	r3, [sp, #156]	@ 0x9c
 800837a:	f300 82a5 	bgt.w	80088c8 <_vfprintf_r+0xd18>
 800837e:	3408      	adds	r4, #8
 8008380:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8008382:	2b80      	cmp	r3, #128	@ 0x80
 8008384:	d120      	bne.n	80083c8 <_vfprintf_r+0x818>
 8008386:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008388:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800838a:	1a9b      	subs	r3, r3, r2
 800838c:	2b00      	cmp	r3, #0
 800838e:	dd1b      	ble.n	80083c8 <_vfprintf_r+0x818>
 8008390:	e9dd 2c27 	ldrd	r2, ip, [sp, #156]	@ 0x9c
 8008394:	4935      	ldr	r1, [pc, #212]	@ (800846c <_vfprintf_r+0x8bc>)
 8008396:	6021      	str	r1, [r4, #0]
 8008398:	2b10      	cmp	r3, #16
 800839a:	f102 0201 	add.w	r2, r2, #1
 800839e:	f104 0008 	add.w	r0, r4, #8
 80083a2:	f300 829b 	bgt.w	80088dc <_vfprintf_r+0xd2c>
 80083a6:	eb0c 0103 	add.w	r1, ip, r3
 80083aa:	2a07      	cmp	r2, #7
 80083ac:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 80083b0:	6063      	str	r3, [r4, #4]
 80083b2:	f340 82a8 	ble.w	8008906 <_vfprintf_r+0xd56>
 80083b6:	9803      	ldr	r0, [sp, #12]
 80083b8:	aa26      	add	r2, sp, #152	@ 0x98
 80083ba:	4651      	mov	r1, sl
 80083bc:	f000 fe6e 	bl	800909c <__sprint_r>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	f040 85c4 	bne.w	8008f4e <_vfprintf_r+0x139e>
 80083c6:	ac29      	add	r4, sp, #164	@ 0xa4
 80083c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80083ca:	1b9b      	subs	r3, r3, r6
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80083d0:	dd1c      	ble.n	800840c <_vfprintf_r+0x85c>
 80083d2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80083d4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80083d8:	2810      	cmp	r0, #16
 80083da:	4824      	ldr	r0, [pc, #144]	@ (800846c <_vfprintf_r+0x8bc>)
 80083dc:	6020      	str	r0, [r4, #0]
 80083de:	f102 0201 	add.w	r2, r2, #1
 80083e2:	f104 0108 	add.w	r1, r4, #8
 80083e6:	f300 8290 	bgt.w	800890a <_vfprintf_r+0xd5a>
 80083ea:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80083ec:	6060      	str	r0, [r4, #4]
 80083ee:	4403      	add	r3, r0
 80083f0:	2a07      	cmp	r2, #7
 80083f2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80083f6:	f340 829d 	ble.w	8008934 <_vfprintf_r+0xd84>
 80083fa:	9803      	ldr	r0, [sp, #12]
 80083fc:	aa26      	add	r2, sp, #152	@ 0x98
 80083fe:	4651      	mov	r1, sl
 8008400:	f000 fe4c 	bl	800909c <__sprint_r>
 8008404:	2800      	cmp	r0, #0
 8008406:	f040 85a2 	bne.w	8008f4e <_vfprintf_r+0x139e>
 800840a:	ac29      	add	r4, sp, #164	@ 0xa4
 800840c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800840e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008410:	05e8      	lsls	r0, r5, #23
 8008412:	f100 8295 	bmi.w	8008940 <_vfprintf_r+0xd90>
 8008416:	e9c4 9600 	strd	r9, r6, [r4]
 800841a:	441e      	add	r6, r3
 800841c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800841e:	9628      	str	r6, [sp, #160]	@ 0xa0
 8008420:	3301      	adds	r3, #1
 8008422:	2b07      	cmp	r3, #7
 8008424:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008426:	f300 82d1 	bgt.w	80089cc <_vfprintf_r+0xe1c>
 800842a:	3408      	adds	r4, #8
 800842c:	0768      	lsls	r0, r5, #29
 800842e:	f100 8570 	bmi.w	8008f12 <_vfprintf_r+0x1362>
 8008432:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008436:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008438:	428a      	cmp	r2, r1
 800843a:	bfac      	ite	ge
 800843c:	189b      	addge	r3, r3, r2
 800843e:	185b      	addlt	r3, r3, r1
 8008440:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008442:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008444:	b13b      	cbz	r3, 8008456 <_vfprintf_r+0x8a6>
 8008446:	9803      	ldr	r0, [sp, #12]
 8008448:	aa26      	add	r2, sp, #152	@ 0x98
 800844a:	4651      	mov	r1, sl
 800844c:	f000 fe26 	bl	800909c <__sprint_r>
 8008450:	2800      	cmp	r0, #0
 8008452:	f040 857c 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008456:	2300      	movs	r3, #0
 8008458:	9327      	str	r3, [sp, #156]	@ 0x9c
 800845a:	f1bb 0f00 	cmp.w	fp, #0
 800845e:	f040 8592 	bne.w	8008f86 <_vfprintf_r+0x13d6>
 8008462:	e005      	b.n	8008470 <_vfprintf_r+0x8c0>
 8008464:	3fe00000 	.word	0x3fe00000
 8008468:	0800bc39 	.word	0x0800bc39
 800846c:	0800bc29 	.word	0x0800bc29
 8008470:	9f07      	ldr	r7, [sp, #28]
 8008472:	ac29      	add	r4, sp, #164	@ 0xa4
 8008474:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 8008478:	e41d      	b.n	8007cb6 <_vfprintf_r+0x106>
 800847a:	f802 0c01 	strb.w	r0, [r2, #-1]
 800847e:	e6b1      	b.n	80081e4 <_vfprintf_r+0x634>
 8008480:	f803 0b01 	strb.w	r0, [r3], #1
 8008484:	1aca      	subs	r2, r1, r3
 8008486:	2a00      	cmp	r2, #0
 8008488:	dafa      	bge.n	8008480 <_vfprintf_r+0x8d0>
 800848a:	1c73      	adds	r3, r6, #1
 800848c:	3601      	adds	r6, #1
 800848e:	bfb8      	it	lt
 8008490:	2300      	movlt	r3, #0
 8008492:	441f      	add	r7, r3
 8008494:	e6b6      	b.n	8008204 <_vfprintf_r+0x654>
 8008496:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800849a:	d005      	beq.n	80084a8 <_vfprintf_r+0x8f8>
 800849c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80084a0:	d12f      	bne.n	8008502 <_vfprintf_r+0x952>
 80084a2:	1c77      	adds	r7, r6, #1
 80084a4:	2102      	movs	r1, #2
 80084a6:	e001      	b.n	80084ac <_vfprintf_r+0x8fc>
 80084a8:	4637      	mov	r7, r6
 80084aa:	2103      	movs	r1, #3
 80084ac:	ab24      	add	r3, sp, #144	@ 0x90
 80084ae:	9301      	str	r3, [sp, #4]
 80084b0:	ab21      	add	r3, sp, #132	@ 0x84
 80084b2:	9300      	str	r3, [sp, #0]
 80084b4:	ed9d 0b12 	vldr	d0, [sp, #72]	@ 0x48
 80084b8:	9803      	ldr	r0, [sp, #12]
 80084ba:	ab20      	add	r3, sp, #128	@ 0x80
 80084bc:	463a      	mov	r2, r7
 80084be:	f001 f9ff 	bl	80098c0 <_dtoa_r>
 80084c2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80084c6:	4681      	mov	r9, r0
 80084c8:	d132      	bne.n	8008530 <_vfprintf_r+0x980>
 80084ca:	07e8      	lsls	r0, r5, #31
 80084cc:	d41b      	bmi.n	8008506 <_vfprintf_r+0x956>
 80084ce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80084d0:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 80084d2:	eba3 0309 	sub.w	r3, r3, r9
 80084d6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80084da:	9304      	str	r3, [sp, #16]
 80084dc:	d03f      	beq.n	800855e <_vfprintf_r+0x9ae>
 80084de:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80084e2:	f47f ae92 	bne.w	800820a <_vfprintf_r+0x65a>
 80084e6:	f005 0301 	and.w	r3, r5, #1
 80084ea:	2f00      	cmp	r7, #0
 80084ec:	ea43 0306 	orr.w	r3, r3, r6
 80084f0:	dd5c      	ble.n	80085ac <_vfprintf_r+0x9fc>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d064      	beq.n	80085c0 <_vfprintf_r+0xa10>
 80084f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084f8:	18fb      	adds	r3, r7, r3
 80084fa:	441e      	add	r6, r3
 80084fc:	2366      	movs	r3, #102	@ 0x66
 80084fe:	9306      	str	r3, [sp, #24]
 8008500:	e063      	b.n	80085ca <_vfprintf_r+0xa1a>
 8008502:	4637      	mov	r7, r6
 8008504:	e7ce      	b.n	80084a4 <_vfprintf_r+0x8f4>
 8008506:	eb09 0307 	add.w	r3, r9, r7
 800850a:	9304      	str	r3, [sp, #16]
 800850c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
 8008510:	2200      	movs	r2, #0
 8008512:	2300      	movs	r3, #0
 8008514:	f7f8 fae8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008518:	b108      	cbz	r0, 800851e <_vfprintf_r+0x96e>
 800851a:	9b04      	ldr	r3, [sp, #16]
 800851c:	9324      	str	r3, [sp, #144]	@ 0x90
 800851e:	2230      	movs	r2, #48	@ 0x30
 8008520:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008522:	9904      	ldr	r1, [sp, #16]
 8008524:	4299      	cmp	r1, r3
 8008526:	d9d2      	bls.n	80084ce <_vfprintf_r+0x91e>
 8008528:	1c59      	adds	r1, r3, #1
 800852a:	9124      	str	r1, [sp, #144]	@ 0x90
 800852c:	701a      	strb	r2, [r3, #0]
 800852e:	e7f7      	b.n	8008520 <_vfprintf_r+0x970>
 8008530:	19c3      	adds	r3, r0, r7
 8008532:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008536:	9304      	str	r3, [sp, #16]
 8008538:	d1e8      	bne.n	800850c <_vfprintf_r+0x95c>
 800853a:	7803      	ldrb	r3, [r0, #0]
 800853c:	2b30      	cmp	r3, #48	@ 0x30
 800853e:	d109      	bne.n	8008554 <_vfprintf_r+0x9a4>
 8008540:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
 8008544:	2200      	movs	r2, #0
 8008546:	2300      	movs	r3, #0
 8008548:	f7f8 face 	bl	8000ae8 <__aeabi_dcmpeq>
 800854c:	b910      	cbnz	r0, 8008554 <_vfprintf_r+0x9a4>
 800854e:	f1c7 0701 	rsb	r7, r7, #1
 8008552:	9720      	str	r7, [sp, #128]	@ 0x80
 8008554:	9a04      	ldr	r2, [sp, #16]
 8008556:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008558:	441a      	add	r2, r3
 800855a:	9204      	str	r2, [sp, #16]
 800855c:	e7d6      	b.n	800850c <_vfprintf_r+0x95c>
 800855e:	1cf9      	adds	r1, r7, #3
 8008560:	db01      	blt.n	8008566 <_vfprintf_r+0x9b6>
 8008562:	42be      	cmp	r6, r7
 8008564:	da15      	bge.n	8008592 <_vfprintf_r+0x9e2>
 8008566:	9b06      	ldr	r3, [sp, #24]
 8008568:	3b02      	subs	r3, #2
 800856a:	9306      	str	r3, [sp, #24]
 800856c:	e64d      	b.n	800820a <_vfprintf_r+0x65a>
 800856e:	f813 7b01 	ldrb.w	r7, [r3], #1
 8008572:	f806 7f01 	strb.w	r7, [r6, #1]!
 8008576:	e680      	b.n	800827a <_vfprintf_r+0x6ca>
 8008578:	b941      	cbnz	r1, 800858c <_vfprintf_r+0x9dc>
 800857a:	2230      	movs	r2, #48	@ 0x30
 800857c:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8008580:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8008584:	3330      	adds	r3, #48	@ 0x30
 8008586:	f802 3b01 	strb.w	r3, [r2], #1
 800858a:	e682      	b.n	8008292 <_vfprintf_r+0x6e2>
 800858c:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8008590:	e7f8      	b.n	8008584 <_vfprintf_r+0x9d4>
 8008592:	9b04      	ldr	r3, [sp, #16]
 8008594:	42bb      	cmp	r3, r7
 8008596:	dd0d      	ble.n	80085b4 <_vfprintf_r+0xa04>
 8008598:	9b04      	ldr	r3, [sp, #16]
 800859a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800859c:	2f00      	cmp	r7, #0
 800859e:	eb03 0602 	add.w	r6, r3, r2
 80085a2:	dc0b      	bgt.n	80085bc <_vfprintf_r+0xa0c>
 80085a4:	f1c7 0301 	rsb	r3, r7, #1
 80085a8:	441e      	add	r6, r3
 80085aa:	e007      	b.n	80085bc <_vfprintf_r+0xa0c>
 80085ac:	b153      	cbz	r3, 80085c4 <_vfprintf_r+0xa14>
 80085ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085b0:	3301      	adds	r3, #1
 80085b2:	e7a2      	b.n	80084fa <_vfprintf_r+0x94a>
 80085b4:	07eb      	lsls	r3, r5, #31
 80085b6:	d51d      	bpl.n	80085f4 <_vfprintf_r+0xa44>
 80085b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085ba:	18fe      	adds	r6, r7, r3
 80085bc:	2367      	movs	r3, #103	@ 0x67
 80085be:	e79e      	b.n	80084fe <_vfprintf_r+0x94e>
 80085c0:	463e      	mov	r6, r7
 80085c2:	e79b      	b.n	80084fc <_vfprintf_r+0x94c>
 80085c4:	2366      	movs	r3, #102	@ 0x66
 80085c6:	9306      	str	r3, [sp, #24]
 80085c8:	2601      	movs	r6, #1
 80085ca:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 80085ce:	9308      	str	r3, [sp, #32]
 80085d0:	d022      	beq.n	8008618 <_vfprintf_r+0xa68>
 80085d2:	f04f 0800 	mov.w	r8, #0
 80085d6:	2f00      	cmp	r7, #0
 80085d8:	f8cd 8020 	str.w	r8, [sp, #32]
 80085dc:	f77f ae70 	ble.w	80082c0 <_vfprintf_r+0x710>
 80085e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2bff      	cmp	r3, #255	@ 0xff
 80085e6:	d107      	bne.n	80085f8 <_vfprintf_r+0xa48>
 80085e8:	9b08      	ldr	r3, [sp, #32]
 80085ea:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80085ec:	4443      	add	r3, r8
 80085ee:	fb02 6603 	mla	r6, r2, r3, r6
 80085f2:	e665      	b.n	80082c0 <_vfprintf_r+0x710>
 80085f4:	463e      	mov	r6, r7
 80085f6:	e7e1      	b.n	80085bc <_vfprintf_r+0xa0c>
 80085f8:	42bb      	cmp	r3, r7
 80085fa:	daf5      	bge.n	80085e8 <_vfprintf_r+0xa38>
 80085fc:	1aff      	subs	r7, r7, r3
 80085fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008600:	785b      	ldrb	r3, [r3, #1]
 8008602:	b133      	cbz	r3, 8008612 <_vfprintf_r+0xa62>
 8008604:	9b08      	ldr	r3, [sp, #32]
 8008606:	3301      	adds	r3, #1
 8008608:	9308      	str	r3, [sp, #32]
 800860a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800860c:	3301      	adds	r3, #1
 800860e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008610:	e7e6      	b.n	80085e0 <_vfprintf_r+0xa30>
 8008612:	f108 0801 	add.w	r8, r8, #1
 8008616:	e7e3      	b.n	80085e0 <_vfprintf_r+0xa30>
 8008618:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800861c:	e650      	b.n	80082c0 <_vfprintf_r+0x710>
 800861e:	232d      	movs	r3, #45	@ 0x2d
 8008620:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8008624:	e650      	b.n	80082c8 <_vfprintf_r+0x718>
 8008626:	06ae      	lsls	r6, r5, #26
 8008628:	d507      	bpl.n	800863a <_vfprintf_r+0xa8a>
 800862a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008630:	17d2      	asrs	r2, r2, #31
 8008632:	e9c3 1200 	strd	r1, r2, [r3]
 8008636:	3704      	adds	r7, #4
 8008638:	e71c      	b.n	8008474 <_vfprintf_r+0x8c4>
 800863a:	06e8      	lsls	r0, r5, #27
 800863c:	d503      	bpl.n	8008646 <_vfprintf_r+0xa96>
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008642:	601a      	str	r2, [r3, #0]
 8008644:	e7f7      	b.n	8008636 <_vfprintf_r+0xa86>
 8008646:	0669      	lsls	r1, r5, #25
 8008648:	d503      	bpl.n	8008652 <_vfprintf_r+0xaa2>
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800864e:	801a      	strh	r2, [r3, #0]
 8008650:	e7f1      	b.n	8008636 <_vfprintf_r+0xa86>
 8008652:	05aa      	lsls	r2, r5, #22
 8008654:	d5f3      	bpl.n	800863e <_vfprintf_r+0xa8e>
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800865a:	701a      	strb	r2, [r3, #0]
 800865c:	e7eb      	b.n	8008636 <_vfprintf_r+0xa86>
 800865e:	f045 0510 	orr.w	r5, r5, #16
 8008662:	f015 0320 	ands.w	r3, r5, #32
 8008666:	d01f      	beq.n	80086a8 <_vfprintf_r+0xaf8>
 8008668:	3707      	adds	r7, #7
 800866a:	f027 0307 	bic.w	r3, r7, #7
 800866e:	461a      	mov	r2, r3
 8008670:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008674:	f852 7b08 	ldr.w	r7, [r2], #8
 8008678:	9207      	str	r2, [sp, #28]
 800867a:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800867e:	2300      	movs	r3, #0
 8008680:	2200      	movs	r2, #0
 8008682:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8008686:	2e00      	cmp	r6, #0
 8008688:	f2c0 8492 	blt.w	8008fb0 <_vfprintf_r+0x1400>
 800868c:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8008690:	9208      	str	r2, [sp, #32]
 8008692:	ea57 0208 	orrs.w	r2, r7, r8
 8008696:	f040 8490 	bne.w	8008fba <_vfprintf_r+0x140a>
 800869a:	2e00      	cmp	r6, #0
 800869c:	f000 80df 	beq.w	800885e <_vfprintf_r+0xcae>
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	f040 848d 	bne.w	8008fc0 <_vfprintf_r+0x1410>
 80086a6:	e083      	b.n	80087b0 <_vfprintf_r+0xc00>
 80086a8:	463a      	mov	r2, r7
 80086aa:	f015 0810 	ands.w	r8, r5, #16
 80086ae:	f852 7b04 	ldr.w	r7, [r2], #4
 80086b2:	9207      	str	r2, [sp, #28]
 80086b4:	d001      	beq.n	80086ba <_vfprintf_r+0xb0a>
 80086b6:	4698      	mov	r8, r3
 80086b8:	e7df      	b.n	800867a <_vfprintf_r+0xaca>
 80086ba:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80086be:	d001      	beq.n	80086c4 <_vfprintf_r+0xb14>
 80086c0:	b2bf      	uxth	r7, r7
 80086c2:	e7da      	b.n	800867a <_vfprintf_r+0xaca>
 80086c4:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 80086c8:	d0d7      	beq.n	800867a <_vfprintf_r+0xaca>
 80086ca:	b2ff      	uxtb	r7, r7
 80086cc:	e7f3      	b.n	80086b6 <_vfprintf_r+0xb06>
 80086ce:	463b      	mov	r3, r7
 80086d0:	2278      	movs	r2, #120	@ 0x78
 80086d2:	f853 7b04 	ldr.w	r7, [r3], #4
 80086d6:	9307      	str	r3, [sp, #28]
 80086d8:	f647 0330 	movw	r3, #30768	@ 0x7830
 80086dc:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 80086e0:	4b95      	ldr	r3, [pc, #596]	@ (8008938 <_vfprintf_r+0xd88>)
 80086e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80086e4:	f04f 0800 	mov.w	r8, #0
 80086e8:	f045 0502 	orr.w	r5, r5, #2
 80086ec:	2302      	movs	r3, #2
 80086ee:	9206      	str	r2, [sp, #24]
 80086f0:	e7c6      	b.n	8008680 <_vfprintf_r+0xad0>
 80086f2:	463b      	mov	r3, r7
 80086f4:	2700      	movs	r7, #0
 80086f6:	f853 9b04 	ldr.w	r9, [r3], #4
 80086fa:	9307      	str	r3, [sp, #28]
 80086fc:	42be      	cmp	r6, r7
 80086fe:	f88d 707b 	strb.w	r7, [sp, #123]	@ 0x7b
 8008702:	db0f      	blt.n	8008724 <_vfprintf_r+0xb74>
 8008704:	4632      	mov	r2, r6
 8008706:	4639      	mov	r1, r7
 8008708:	4648      	mov	r0, r9
 800870a:	f7f7 fd79 	bl	8000200 <memchr>
 800870e:	4683      	mov	fp, r0
 8008710:	2800      	cmp	r0, #0
 8008712:	f43f ac7e 	beq.w	8008012 <_vfprintf_r+0x462>
 8008716:	eba0 0609 	sub.w	r6, r0, r9
 800871a:	46bb      	mov	fp, r7
 800871c:	9710      	str	r7, [sp, #64]	@ 0x40
 800871e:	46b8      	mov	r8, r7
 8008720:	9708      	str	r7, [sp, #32]
 8008722:	e5d4      	b.n	80082ce <_vfprintf_r+0x71e>
 8008724:	4648      	mov	r0, r9
 8008726:	f7f7 fd63 	bl	80001f0 <strlen>
 800872a:	46bb      	mov	fp, r7
 800872c:	4606      	mov	r6, r0
 800872e:	e470      	b.n	8008012 <_vfprintf_r+0x462>
 8008730:	f045 0510 	orr.w	r5, r5, #16
 8008734:	f015 0320 	ands.w	r3, r5, #32
 8008738:	d00a      	beq.n	8008750 <_vfprintf_r+0xba0>
 800873a:	3707      	adds	r7, #7
 800873c:	f027 0307 	bic.w	r3, r7, #7
 8008740:	461a      	mov	r2, r3
 8008742:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008746:	f852 7b08 	ldr.w	r7, [r2], #8
 800874a:	9207      	str	r2, [sp, #28]
 800874c:	2301      	movs	r3, #1
 800874e:	e797      	b.n	8008680 <_vfprintf_r+0xad0>
 8008750:	463a      	mov	r2, r7
 8008752:	f015 0810 	ands.w	r8, r5, #16
 8008756:	f852 7b04 	ldr.w	r7, [r2], #4
 800875a:	9207      	str	r2, [sp, #28]
 800875c:	d001      	beq.n	8008762 <_vfprintf_r+0xbb2>
 800875e:	4698      	mov	r8, r3
 8008760:	e7f4      	b.n	800874c <_vfprintf_r+0xb9c>
 8008762:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8008766:	d001      	beq.n	800876c <_vfprintf_r+0xbbc>
 8008768:	b2bf      	uxth	r7, r7
 800876a:	e7ef      	b.n	800874c <_vfprintf_r+0xb9c>
 800876c:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 8008770:	d0ec      	beq.n	800874c <_vfprintf_r+0xb9c>
 8008772:	b2ff      	uxtb	r7, r7
 8008774:	e7f3      	b.n	800875e <_vfprintf_r+0xbae>
 8008776:	4b71      	ldr	r3, [pc, #452]	@ (800893c <_vfprintf_r+0xd8c>)
 8008778:	f7ff bb32 	b.w	8007de0 <_vfprintf_r+0x230>
 800877c:	463a      	mov	r2, r7
 800877e:	f015 0810 	ands.w	r8, r5, #16
 8008782:	f852 7b04 	ldr.w	r7, [r2], #4
 8008786:	9207      	str	r2, [sp, #28]
 8008788:	d002      	beq.n	8008790 <_vfprintf_r+0xbe0>
 800878a:	4698      	mov	r8, r3
 800878c:	f7ff bb36 	b.w	8007dfc <_vfprintf_r+0x24c>
 8008790:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8008794:	d002      	beq.n	800879c <_vfprintf_r+0xbec>
 8008796:	b2bf      	uxth	r7, r7
 8008798:	f7ff bb30 	b.w	8007dfc <_vfprintf_r+0x24c>
 800879c:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 80087a0:	f43f ab2c 	beq.w	8007dfc <_vfprintf_r+0x24c>
 80087a4:	b2ff      	uxtb	r7, r7
 80087a6:	e7f0      	b.n	800878a <_vfprintf_r+0xbda>
 80087a8:	2f0a      	cmp	r7, #10
 80087aa:	f178 0300 	sbcs.w	r3, r8, #0
 80087ae:	d207      	bcs.n	80087c0 <_vfprintf_r+0xc10>
 80087b0:	3730      	adds	r7, #48	@ 0x30
 80087b2:	b2ff      	uxtb	r7, r7
 80087b4:	f88d 7147 	strb.w	r7, [sp, #327]	@ 0x147
 80087b8:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 80087bc:	f000 bc1d 	b.w	8008ffa <_vfprintf_r+0x144a>
 80087c0:	2300      	movs	r3, #0
 80087c2:	9304      	str	r3, [sp, #16]
 80087c4:	9b08      	ldr	r3, [sp, #32]
 80087c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087ca:	ad52      	add	r5, sp, #328	@ 0x148
 80087cc:	9310      	str	r3, [sp, #64]	@ 0x40
 80087ce:	220a      	movs	r2, #10
 80087d0:	2300      	movs	r3, #0
 80087d2:	4638      	mov	r0, r7
 80087d4:	4641      	mov	r1, r8
 80087d6:	f7f8 f9f7 	bl	8000bc8 <__aeabi_uldivmod>
 80087da:	3230      	adds	r2, #48	@ 0x30
 80087dc:	f805 2c01 	strb.w	r2, [r5, #-1]
 80087e0:	9a04      	ldr	r2, [sp, #16]
 80087e2:	3201      	adds	r2, #1
 80087e4:	9204      	str	r2, [sp, #16]
 80087e6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80087e8:	4603      	mov	r3, r0
 80087ea:	468b      	mov	fp, r1
 80087ec:	f105 39ff 	add.w	r9, r5, #4294967295
 80087f0:	b30a      	cbz	r2, 8008836 <_vfprintf_r+0xc86>
 80087f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087f4:	9904      	ldr	r1, [sp, #16]
 80087f6:	7812      	ldrb	r2, [r2, #0]
 80087f8:	4291      	cmp	r1, r2
 80087fa:	d11c      	bne.n	8008836 <_vfprintf_r+0xc86>
 80087fc:	29ff      	cmp	r1, #255	@ 0xff
 80087fe:	d01a      	beq.n	8008836 <_vfprintf_r+0xc86>
 8008800:	2f0a      	cmp	r7, #10
 8008802:	f178 0800 	sbcs.w	r8, r8, #0
 8008806:	f0c0 83f8 	bcc.w	8008ffa <_vfprintf_r+0x144a>
 800880a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800880c:	9004      	str	r0, [sp, #16]
 800880e:	eba9 0903 	sub.w	r9, r9, r3
 8008812:	461a      	mov	r2, r3
 8008814:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8008816:	4648      	mov	r0, r9
 8008818:	f000 ff0e 	bl	8009638 <strncpy>
 800881c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800881e:	785a      	ldrb	r2, [r3, #1]
 8008820:	9b04      	ldr	r3, [sp, #16]
 8008822:	b11a      	cbz	r2, 800882c <_vfprintf_r+0xc7c>
 8008824:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008826:	3201      	adds	r2, #1
 8008828:	9209      	str	r2, [sp, #36]	@ 0x24
 800882a:	2200      	movs	r2, #0
 800882c:	9204      	str	r2, [sp, #16]
 800882e:	461f      	mov	r7, r3
 8008830:	46d8      	mov	r8, fp
 8008832:	464d      	mov	r5, r9
 8008834:	e7cb      	b.n	80087ce <_vfprintf_r+0xc1e>
 8008836:	2f0a      	cmp	r7, #10
 8008838:	f178 0800 	sbcs.w	r8, r8, #0
 800883c:	d2f7      	bcs.n	800882e <_vfprintf_r+0xc7e>
 800883e:	e3dc      	b.n	8008ffa <_vfprintf_r+0x144a>
 8008840:	f007 030f 	and.w	r3, r7, #15
 8008844:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008846:	093f      	lsrs	r7, r7, #4
 8008848:	5cd3      	ldrb	r3, [r2, r3]
 800884a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800884e:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
 8008852:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8008856:	ea57 0308 	orrs.w	r3, r7, r8
 800885a:	d1f1      	bne.n	8008840 <_vfprintf_r+0xc90>
 800885c:	e3cd      	b.n	8008ffa <_vfprintf_r+0x144a>
 800885e:	b91b      	cbnz	r3, 8008868 <_vfprintf_r+0xcb8>
 8008860:	07ed      	lsls	r5, r5, #31
 8008862:	d501      	bpl.n	8008868 <_vfprintf_r+0xcb8>
 8008864:	2730      	movs	r7, #48	@ 0x30
 8008866:	e7a5      	b.n	80087b4 <_vfprintf_r+0xc04>
 8008868:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 800886c:	e3c5      	b.n	8008ffa <_vfprintf_r+0x144a>
 800886e:	9b06      	ldr	r3, [sp, #24]
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 838e 	beq.w	8008f92 <_vfprintf_r+0x13e2>
 8008876:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800887a:	2300      	movs	r3, #0
 800887c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8008880:	9707      	str	r7, [sp, #28]
 8008882:	f7ff bb5a 	b.w	8007f3a <_vfprintf_r+0x38a>
 8008886:	2110      	movs	r1, #16
 8008888:	6061      	str	r1, [r4, #4]
 800888a:	2a07      	cmp	r2, #7
 800888c:	4461      	add	r1, ip
 800888e:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 8008892:	dd0a      	ble.n	80088aa <_vfprintf_r+0xcfa>
 8008894:	9803      	ldr	r0, [sp, #12]
 8008896:	931d      	str	r3, [sp, #116]	@ 0x74
 8008898:	aa26      	add	r2, sp, #152	@ 0x98
 800889a:	4651      	mov	r1, sl
 800889c:	f000 fbfe 	bl	800909c <__sprint_r>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	f040 8354 	bne.w	8008f4e <_vfprintf_r+0x139e>
 80088a6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088a8:	a829      	add	r0, sp, #164	@ 0xa4
 80088aa:	3b10      	subs	r3, #16
 80088ac:	4604      	mov	r4, r0
 80088ae:	e529      	b.n	8008304 <_vfprintf_r+0x754>
 80088b0:	4604      	mov	r4, r0
 80088b2:	e543      	b.n	800833c <_vfprintf_r+0x78c>
 80088b4:	9803      	ldr	r0, [sp, #12]
 80088b6:	aa26      	add	r2, sp, #152	@ 0x98
 80088b8:	4651      	mov	r1, sl
 80088ba:	f000 fbef 	bl	800909c <__sprint_r>
 80088be:	2800      	cmp	r0, #0
 80088c0:	f040 8345 	bne.w	8008f4e <_vfprintf_r+0x139e>
 80088c4:	ac29      	add	r4, sp, #164	@ 0xa4
 80088c6:	e54b      	b.n	8008360 <_vfprintf_r+0x7b0>
 80088c8:	9803      	ldr	r0, [sp, #12]
 80088ca:	aa26      	add	r2, sp, #152	@ 0x98
 80088cc:	4651      	mov	r1, sl
 80088ce:	f000 fbe5 	bl	800909c <__sprint_r>
 80088d2:	2800      	cmp	r0, #0
 80088d4:	f040 833b 	bne.w	8008f4e <_vfprintf_r+0x139e>
 80088d8:	ac29      	add	r4, sp, #164	@ 0xa4
 80088da:	e551      	b.n	8008380 <_vfprintf_r+0x7d0>
 80088dc:	2110      	movs	r1, #16
 80088de:	6061      	str	r1, [r4, #4]
 80088e0:	2a07      	cmp	r2, #7
 80088e2:	4461      	add	r1, ip
 80088e4:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 80088e8:	dd0a      	ble.n	8008900 <_vfprintf_r+0xd50>
 80088ea:	9803      	ldr	r0, [sp, #12]
 80088ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80088ee:	aa26      	add	r2, sp, #152	@ 0x98
 80088f0:	4651      	mov	r1, sl
 80088f2:	f000 fbd3 	bl	800909c <__sprint_r>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	f040 8329 	bne.w	8008f4e <_vfprintf_r+0x139e>
 80088fc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80088fe:	a829      	add	r0, sp, #164	@ 0xa4
 8008900:	3b10      	subs	r3, #16
 8008902:	4604      	mov	r4, r0
 8008904:	e544      	b.n	8008390 <_vfprintf_r+0x7e0>
 8008906:	4604      	mov	r4, r0
 8008908:	e55e      	b.n	80083c8 <_vfprintf_r+0x818>
 800890a:	2010      	movs	r0, #16
 800890c:	4403      	add	r3, r0
 800890e:	2a07      	cmp	r2, #7
 8008910:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8008914:	6060      	str	r0, [r4, #4]
 8008916:	dd08      	ble.n	800892a <_vfprintf_r+0xd7a>
 8008918:	9803      	ldr	r0, [sp, #12]
 800891a:	aa26      	add	r2, sp, #152	@ 0x98
 800891c:	4651      	mov	r1, sl
 800891e:	f000 fbbd 	bl	800909c <__sprint_r>
 8008922:	2800      	cmp	r0, #0
 8008924:	f040 8313 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008928:	a929      	add	r1, sp, #164	@ 0xa4
 800892a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800892c:	3b10      	subs	r3, #16
 800892e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008930:	460c      	mov	r4, r1
 8008932:	e54e      	b.n	80083d2 <_vfprintf_r+0x822>
 8008934:	460c      	mov	r4, r1
 8008936:	e569      	b.n	800840c <_vfprintf_r+0x85c>
 8008938:	0800baf0 	.word	0x0800baf0
 800893c:	0800bb01 	.word	0x0800bb01
 8008940:	9b06      	ldr	r3, [sp, #24]
 8008942:	2b65      	cmp	r3, #101	@ 0x65
 8008944:	f340 8246 	ble.w	8008dd4 <_vfprintf_r+0x1224>
 8008948:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800894c:	2200      	movs	r2, #0
 800894e:	2300      	movs	r3, #0
 8008950:	f7f8 f8ca 	bl	8000ae8 <__aeabi_dcmpeq>
 8008954:	2800      	cmp	r0, #0
 8008956:	d06a      	beq.n	8008a2e <_vfprintf_r+0xe7e>
 8008958:	4b73      	ldr	r3, [pc, #460]	@ (8008b28 <_vfprintf_r+0xf78>)
 800895a:	6023      	str	r3, [r4, #0]
 800895c:	2301      	movs	r3, #1
 800895e:	6063      	str	r3, [r4, #4]
 8008960:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008962:	3301      	adds	r3, #1
 8008964:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008966:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008968:	3301      	adds	r3, #1
 800896a:	2b07      	cmp	r3, #7
 800896c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800896e:	dc37      	bgt.n	80089e0 <_vfprintf_r+0xe30>
 8008970:	3408      	adds	r4, #8
 8008972:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008974:	9a04      	ldr	r2, [sp, #16]
 8008976:	4293      	cmp	r3, r2
 8008978:	db02      	blt.n	8008980 <_vfprintf_r+0xdd0>
 800897a:	07e9      	lsls	r1, r5, #31
 800897c:	f57f ad56 	bpl.w	800842c <_vfprintf_r+0x87c>
 8008980:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008982:	6023      	str	r3, [r4, #0]
 8008984:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008986:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008988:	6063      	str	r3, [r4, #4]
 800898a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800898c:	4413      	add	r3, r2
 800898e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008990:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008992:	3301      	adds	r3, #1
 8008994:	2b07      	cmp	r3, #7
 8008996:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008998:	dc2c      	bgt.n	80089f4 <_vfprintf_r+0xe44>
 800899a:	3408      	adds	r4, #8
 800899c:	9b04      	ldr	r3, [sp, #16]
 800899e:	1e5e      	subs	r6, r3, #1
 80089a0:	2e00      	cmp	r6, #0
 80089a2:	f77f ad43 	ble.w	800842c <_vfprintf_r+0x87c>
 80089a6:	4f61      	ldr	r7, [pc, #388]	@ (8008b2c <_vfprintf_r+0xf7c>)
 80089a8:	f04f 0810 	mov.w	r8, #16
 80089ac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80089b0:	2e10      	cmp	r6, #16
 80089b2:	f103 0301 	add.w	r3, r3, #1
 80089b6:	f104 0108 	add.w	r1, r4, #8
 80089ba:	6027      	str	r7, [r4, #0]
 80089bc:	dc24      	bgt.n	8008a08 <_vfprintf_r+0xe58>
 80089be:	6066      	str	r6, [r4, #4]
 80089c0:	2b07      	cmp	r3, #7
 80089c2:	4416      	add	r6, r2
 80089c4:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 80089c8:	f340 82a0 	ble.w	8008f0c <_vfprintf_r+0x135c>
 80089cc:	9803      	ldr	r0, [sp, #12]
 80089ce:	aa26      	add	r2, sp, #152	@ 0x98
 80089d0:	4651      	mov	r1, sl
 80089d2:	f000 fb63 	bl	800909c <__sprint_r>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	f040 82b9 	bne.w	8008f4e <_vfprintf_r+0x139e>
 80089dc:	ac29      	add	r4, sp, #164	@ 0xa4
 80089de:	e525      	b.n	800842c <_vfprintf_r+0x87c>
 80089e0:	9803      	ldr	r0, [sp, #12]
 80089e2:	aa26      	add	r2, sp, #152	@ 0x98
 80089e4:	4651      	mov	r1, sl
 80089e6:	f000 fb59 	bl	800909c <__sprint_r>
 80089ea:	2800      	cmp	r0, #0
 80089ec:	f040 82af 	bne.w	8008f4e <_vfprintf_r+0x139e>
 80089f0:	ac29      	add	r4, sp, #164	@ 0xa4
 80089f2:	e7be      	b.n	8008972 <_vfprintf_r+0xdc2>
 80089f4:	9803      	ldr	r0, [sp, #12]
 80089f6:	aa26      	add	r2, sp, #152	@ 0x98
 80089f8:	4651      	mov	r1, sl
 80089fa:	f000 fb4f 	bl	800909c <__sprint_r>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	f040 82a5 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008a04:	ac29      	add	r4, sp, #164	@ 0xa4
 8008a06:	e7c9      	b.n	800899c <_vfprintf_r+0xdec>
 8008a08:	3210      	adds	r2, #16
 8008a0a:	2b07      	cmp	r3, #7
 8008a0c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008a10:	f8c4 8004 	str.w	r8, [r4, #4]
 8008a14:	dd08      	ble.n	8008a28 <_vfprintf_r+0xe78>
 8008a16:	9803      	ldr	r0, [sp, #12]
 8008a18:	aa26      	add	r2, sp, #152	@ 0x98
 8008a1a:	4651      	mov	r1, sl
 8008a1c:	f000 fb3e 	bl	800909c <__sprint_r>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	f040 8294 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008a26:	a929      	add	r1, sp, #164	@ 0xa4
 8008a28:	3e10      	subs	r6, #16
 8008a2a:	460c      	mov	r4, r1
 8008a2c:	e7be      	b.n	80089ac <_vfprintf_r+0xdfc>
 8008a2e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	dc7d      	bgt.n	8008b30 <_vfprintf_r+0xf80>
 8008a34:	4b3c      	ldr	r3, [pc, #240]	@ (8008b28 <_vfprintf_r+0xf78>)
 8008a36:	6023      	str	r3, [r4, #0]
 8008a38:	2301      	movs	r3, #1
 8008a3a:	6063      	str	r3, [r4, #4]
 8008a3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a3e:	3301      	adds	r3, #1
 8008a40:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008a42:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008a44:	3301      	adds	r3, #1
 8008a46:	2b07      	cmp	r3, #7
 8008a48:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008a4a:	dc46      	bgt.n	8008ada <_vfprintf_r+0xf2a>
 8008a4c:	3408      	adds	r4, #8
 8008a4e:	9904      	ldr	r1, [sp, #16]
 8008a50:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a52:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8008a54:	430b      	orrs	r3, r1
 8008a56:	f005 0101 	and.w	r1, r5, #1
 8008a5a:	430b      	orrs	r3, r1
 8008a5c:	f43f ace6 	beq.w	800842c <_vfprintf_r+0x87c>
 8008a60:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008a62:	6023      	str	r3, [r4, #0]
 8008a64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a66:	6063      	str	r3, [r4, #4]
 8008a68:	441a      	add	r2, r3
 8008a6a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008a6c:	9228      	str	r2, [sp, #160]	@ 0xa0
 8008a6e:	3301      	adds	r3, #1
 8008a70:	2b07      	cmp	r3, #7
 8008a72:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008a74:	dc3b      	bgt.n	8008aee <_vfprintf_r+0xf3e>
 8008a76:	f104 0308 	add.w	r3, r4, #8
 8008a7a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008a7c:	2e00      	cmp	r6, #0
 8008a7e:	da1b      	bge.n	8008ab8 <_vfprintf_r+0xf08>
 8008a80:	4f2a      	ldr	r7, [pc, #168]	@ (8008b2c <_vfprintf_r+0xf7c>)
 8008a82:	4276      	negs	r6, r6
 8008a84:	461a      	mov	r2, r3
 8008a86:	2410      	movs	r4, #16
 8008a88:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 8008a8c:	2e10      	cmp	r6, #16
 8008a8e:	f101 0101 	add.w	r1, r1, #1
 8008a92:	f103 0308 	add.w	r3, r3, #8
 8008a96:	6017      	str	r7, [r2, #0]
 8008a98:	dc33      	bgt.n	8008b02 <_vfprintf_r+0xf52>
 8008a9a:	6056      	str	r6, [r2, #4]
 8008a9c:	2907      	cmp	r1, #7
 8008a9e:	4406      	add	r6, r0
 8008aa0:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 8008aa4:	dd08      	ble.n	8008ab8 <_vfprintf_r+0xf08>
 8008aa6:	9803      	ldr	r0, [sp, #12]
 8008aa8:	aa26      	add	r2, sp, #152	@ 0x98
 8008aaa:	4651      	mov	r1, sl
 8008aac:	f000 faf6 	bl	800909c <__sprint_r>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f040 824c 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008ab6:	ab29      	add	r3, sp, #164	@ 0xa4
 8008ab8:	9a04      	ldr	r2, [sp, #16]
 8008aba:	9904      	ldr	r1, [sp, #16]
 8008abc:	605a      	str	r2, [r3, #4]
 8008abe:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8008ac0:	f8c3 9000 	str.w	r9, [r3]
 8008ac4:	440a      	add	r2, r1
 8008ac6:	9228      	str	r2, [sp, #160]	@ 0xa0
 8008ac8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8008aca:	3201      	adds	r2, #1
 8008acc:	2a07      	cmp	r2, #7
 8008ace:	9227      	str	r2, [sp, #156]	@ 0x9c
 8008ad0:	f73f af7c 	bgt.w	80089cc <_vfprintf_r+0xe1c>
 8008ad4:	f103 0408 	add.w	r4, r3, #8
 8008ad8:	e4a8      	b.n	800842c <_vfprintf_r+0x87c>
 8008ada:	9803      	ldr	r0, [sp, #12]
 8008adc:	aa26      	add	r2, sp, #152	@ 0x98
 8008ade:	4651      	mov	r1, sl
 8008ae0:	f000 fadc 	bl	800909c <__sprint_r>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	f040 8232 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008aea:	ac29      	add	r4, sp, #164	@ 0xa4
 8008aec:	e7af      	b.n	8008a4e <_vfprintf_r+0xe9e>
 8008aee:	9803      	ldr	r0, [sp, #12]
 8008af0:	aa26      	add	r2, sp, #152	@ 0x98
 8008af2:	4651      	mov	r1, sl
 8008af4:	f000 fad2 	bl	800909c <__sprint_r>
 8008af8:	2800      	cmp	r0, #0
 8008afa:	f040 8228 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008afe:	ab29      	add	r3, sp, #164	@ 0xa4
 8008b00:	e7bb      	b.n	8008a7a <_vfprintf_r+0xeca>
 8008b02:	3010      	adds	r0, #16
 8008b04:	2907      	cmp	r1, #7
 8008b06:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8008b0a:	6054      	str	r4, [r2, #4]
 8008b0c:	dd08      	ble.n	8008b20 <_vfprintf_r+0xf70>
 8008b0e:	9803      	ldr	r0, [sp, #12]
 8008b10:	aa26      	add	r2, sp, #152	@ 0x98
 8008b12:	4651      	mov	r1, sl
 8008b14:	f000 fac2 	bl	800909c <__sprint_r>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	f040 8218 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008b1e:	ab29      	add	r3, sp, #164	@ 0xa4
 8008b20:	3e10      	subs	r6, #16
 8008b22:	461a      	mov	r2, r3
 8008b24:	e7b0      	b.n	8008a88 <_vfprintf_r+0xed8>
 8008b26:	bf00      	nop
 8008b28:	0800bb12 	.word	0x0800bb12
 8008b2c:	0800bc29 	.word	0x0800bc29
 8008b30:	9b04      	ldr	r3, [sp, #16]
 8008b32:	42bb      	cmp	r3, r7
 8008b34:	bfa8      	it	ge
 8008b36:	463b      	movge	r3, r7
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	461e      	mov	r6, r3
 8008b3c:	dd0b      	ble.n	8008b56 <_vfprintf_r+0xfa6>
 8008b3e:	e9c4 9300 	strd	r9, r3, [r4]
 8008b42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b44:	4433      	add	r3, r6
 8008b46:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008b48:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	2b07      	cmp	r3, #7
 8008b4e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008b50:	f300 808c 	bgt.w	8008c6c <_vfprintf_r+0x10bc>
 8008b54:	3408      	adds	r4, #8
 8008b56:	2e00      	cmp	r6, #0
 8008b58:	bfac      	ite	ge
 8008b5a:	1bbe      	subge	r6, r7, r6
 8008b5c:	463e      	movlt	r6, r7
 8008b5e:	2e00      	cmp	r6, #0
 8008b60:	dd1a      	ble.n	8008b98 <_vfprintf_r+0xfe8>
 8008b62:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8008b66:	489a      	ldr	r0, [pc, #616]	@ (8008dd0 <_vfprintf_r+0x1220>)
 8008b68:	6020      	str	r0, [r4, #0]
 8008b6a:	2e10      	cmp	r6, #16
 8008b6c:	f103 0301 	add.w	r3, r3, #1
 8008b70:	f104 0108 	add.w	r1, r4, #8
 8008b74:	f300 8084 	bgt.w	8008c80 <_vfprintf_r+0x10d0>
 8008b78:	6066      	str	r6, [r4, #4]
 8008b7a:	2b07      	cmp	r3, #7
 8008b7c:	4416      	add	r6, r2
 8008b7e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8008b82:	f340 8090 	ble.w	8008ca6 <_vfprintf_r+0x10f6>
 8008b86:	9803      	ldr	r0, [sp, #12]
 8008b88:	aa26      	add	r2, sp, #152	@ 0x98
 8008b8a:	4651      	mov	r1, sl
 8008b8c:	f000 fa86 	bl	800909c <__sprint_r>
 8008b90:	2800      	cmp	r0, #0
 8008b92:	f040 81dc 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008b96:	ac29      	add	r4, sp, #164	@ 0xa4
 8008b98:	056a      	lsls	r2, r5, #21
 8008b9a:	444f      	add	r7, r9
 8008b9c:	d50c      	bpl.n	8008bb8 <_vfprintf_r+0x1008>
 8008b9e:	9b08      	ldr	r3, [sp, #32]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	f300 8082 	bgt.w	8008caa <_vfprintf_r+0x10fa>
 8008ba6:	f1b8 0f00 	cmp.w	r8, #0
 8008baa:	f300 8081 	bgt.w	8008cb0 <_vfprintf_r+0x1100>
 8008bae:	9b04      	ldr	r3, [sp, #16]
 8008bb0:	444b      	add	r3, r9
 8008bb2:	429f      	cmp	r7, r3
 8008bb4:	bf28      	it	cs
 8008bb6:	461f      	movcs	r7, r3
 8008bb8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008bba:	9a04      	ldr	r2, [sp, #16]
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	db01      	blt.n	8008bc4 <_vfprintf_r+0x1014>
 8008bc0:	07eb      	lsls	r3, r5, #31
 8008bc2:	d50e      	bpl.n	8008be2 <_vfprintf_r+0x1032>
 8008bc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008bc6:	6023      	str	r3, [r4, #0]
 8008bc8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008bcc:	6063      	str	r3, [r4, #4]
 8008bce:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008bd0:	4413      	add	r3, r2
 8008bd2:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008bd4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	2b07      	cmp	r3, #7
 8008bda:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008bdc:	f300 80e3 	bgt.w	8008da6 <_vfprintf_r+0x11f6>
 8008be0:	3408      	adds	r4, #8
 8008be2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008be4:	9a04      	ldr	r2, [sp, #16]
 8008be6:	eba2 0803 	sub.w	r8, r2, r3
 8008bea:	eb09 0302 	add.w	r3, r9, r2
 8008bee:	1bdb      	subs	r3, r3, r7
 8008bf0:	4598      	cmp	r8, r3
 8008bf2:	bfa8      	it	ge
 8008bf4:	4698      	movge	r8, r3
 8008bf6:	f1b8 0f00 	cmp.w	r8, #0
 8008bfa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008bfc:	dd0a      	ble.n	8008c14 <_vfprintf_r+0x1064>
 8008bfe:	4443      	add	r3, r8
 8008c00:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008c02:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008c04:	3301      	adds	r3, #1
 8008c06:	2b07      	cmp	r3, #7
 8008c08:	e9c4 7800 	strd	r7, r8, [r4]
 8008c0c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008c0e:	f300 80d4 	bgt.w	8008dba <_vfprintf_r+0x120a>
 8008c12:	3408      	adds	r4, #8
 8008c14:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008c16:	9b04      	ldr	r3, [sp, #16]
 8008c18:	f1b8 0f00 	cmp.w	r8, #0
 8008c1c:	eba3 0606 	sub.w	r6, r3, r6
 8008c20:	bfa8      	it	ge
 8008c22:	eba6 0608 	subge.w	r6, r6, r8
 8008c26:	2e00      	cmp	r6, #0
 8008c28:	f77f ac00 	ble.w	800842c <_vfprintf_r+0x87c>
 8008c2c:	4f68      	ldr	r7, [pc, #416]	@ (8008dd0 <_vfprintf_r+0x1220>)
 8008c2e:	f04f 0810 	mov.w	r8, #16
 8008c32:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8008c36:	2e10      	cmp	r6, #16
 8008c38:	f103 0301 	add.w	r3, r3, #1
 8008c3c:	f104 0108 	add.w	r1, r4, #8
 8008c40:	6027      	str	r7, [r4, #0]
 8008c42:	f77f aebc 	ble.w	80089be <_vfprintf_r+0xe0e>
 8008c46:	3210      	adds	r2, #16
 8008c48:	2b07      	cmp	r3, #7
 8008c4a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008c4e:	f8c4 8004 	str.w	r8, [r4, #4]
 8008c52:	dd08      	ble.n	8008c66 <_vfprintf_r+0x10b6>
 8008c54:	9803      	ldr	r0, [sp, #12]
 8008c56:	aa26      	add	r2, sp, #152	@ 0x98
 8008c58:	4651      	mov	r1, sl
 8008c5a:	f000 fa1f 	bl	800909c <__sprint_r>
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	f040 8175 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008c64:	a929      	add	r1, sp, #164	@ 0xa4
 8008c66:	3e10      	subs	r6, #16
 8008c68:	460c      	mov	r4, r1
 8008c6a:	e7e2      	b.n	8008c32 <_vfprintf_r+0x1082>
 8008c6c:	9803      	ldr	r0, [sp, #12]
 8008c6e:	aa26      	add	r2, sp, #152	@ 0x98
 8008c70:	4651      	mov	r1, sl
 8008c72:	f000 fa13 	bl	800909c <__sprint_r>
 8008c76:	2800      	cmp	r0, #0
 8008c78:	f040 8169 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008c7c:	ac29      	add	r4, sp, #164	@ 0xa4
 8008c7e:	e76a      	b.n	8008b56 <_vfprintf_r+0xfa6>
 8008c80:	2010      	movs	r0, #16
 8008c82:	4402      	add	r2, r0
 8008c84:	2b07      	cmp	r3, #7
 8008c86:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008c8a:	6060      	str	r0, [r4, #4]
 8008c8c:	dd08      	ble.n	8008ca0 <_vfprintf_r+0x10f0>
 8008c8e:	9803      	ldr	r0, [sp, #12]
 8008c90:	aa26      	add	r2, sp, #152	@ 0x98
 8008c92:	4651      	mov	r1, sl
 8008c94:	f000 fa02 	bl	800909c <__sprint_r>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	f040 8158 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008c9e:	a929      	add	r1, sp, #164	@ 0xa4
 8008ca0:	3e10      	subs	r6, #16
 8008ca2:	460c      	mov	r4, r1
 8008ca4:	e75d      	b.n	8008b62 <_vfprintf_r+0xfb2>
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	e776      	b.n	8008b98 <_vfprintf_r+0xfe8>
 8008caa:	f1b8 0f00 	cmp.w	r8, #0
 8008cae:	dd4a      	ble.n	8008d46 <_vfprintf_r+0x1196>
 8008cb0:	f108 38ff 	add.w	r8, r8, #4294967295
 8008cb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008cb6:	6023      	str	r3, [r4, #0]
 8008cb8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008cba:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008cbc:	6063      	str	r3, [r4, #4]
 8008cbe:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008cc0:	4413      	add	r3, r2
 8008cc2:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008cc4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	2b07      	cmp	r3, #7
 8008cca:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008ccc:	dc42      	bgt.n	8008d54 <_vfprintf_r+0x11a4>
 8008cce:	3408      	adds	r4, #8
 8008cd0:	9b04      	ldr	r3, [sp, #16]
 8008cd2:	444b      	add	r3, r9
 8008cd4:	1bda      	subs	r2, r3, r7
 8008cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	bfa8      	it	ge
 8008cde:	461a      	movge	r2, r3
 8008ce0:	2a00      	cmp	r2, #0
 8008ce2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008ce4:	9206      	str	r2, [sp, #24]
 8008ce6:	dd09      	ble.n	8008cfc <_vfprintf_r+0x114c>
 8008ce8:	4413      	add	r3, r2
 8008cea:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008cec:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008cee:	3301      	adds	r3, #1
 8008cf0:	2b07      	cmp	r3, #7
 8008cf2:	e9c4 7200 	strd	r7, r2, [r4]
 8008cf6:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008cf8:	dc36      	bgt.n	8008d68 <_vfprintf_r+0x11b8>
 8008cfa:	3408      	adds	r4, #8
 8008cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cfe:	781e      	ldrb	r6, [r3, #0]
 8008d00:	9b06      	ldr	r3, [sp, #24]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	bfa8      	it	ge
 8008d06:	1af6      	subge	r6, r6, r3
 8008d08:	2e00      	cmp	r6, #0
 8008d0a:	dd18      	ble.n	8008d3e <_vfprintf_r+0x118e>
 8008d0c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8008d10:	482f      	ldr	r0, [pc, #188]	@ (8008dd0 <_vfprintf_r+0x1220>)
 8008d12:	6020      	str	r0, [r4, #0]
 8008d14:	2e10      	cmp	r6, #16
 8008d16:	f103 0301 	add.w	r3, r3, #1
 8008d1a:	f104 0108 	add.w	r1, r4, #8
 8008d1e:	dc2d      	bgt.n	8008d7c <_vfprintf_r+0x11cc>
 8008d20:	6066      	str	r6, [r4, #4]
 8008d22:	2b07      	cmp	r3, #7
 8008d24:	4416      	add	r6, r2
 8008d26:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8008d2a:	dd3a      	ble.n	8008da2 <_vfprintf_r+0x11f2>
 8008d2c:	9803      	ldr	r0, [sp, #12]
 8008d2e:	aa26      	add	r2, sp, #152	@ 0x98
 8008d30:	4651      	mov	r1, sl
 8008d32:	f000 f9b3 	bl	800909c <__sprint_r>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	f040 8109 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008d3c:	ac29      	add	r4, sp, #164	@ 0xa4
 8008d3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	441f      	add	r7, r3
 8008d44:	e72b      	b.n	8008b9e <_vfprintf_r+0xfee>
 8008d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d48:	3b01      	subs	r3, #1
 8008d4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d4c:	9b08      	ldr	r3, [sp, #32]
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	9308      	str	r3, [sp, #32]
 8008d52:	e7af      	b.n	8008cb4 <_vfprintf_r+0x1104>
 8008d54:	9803      	ldr	r0, [sp, #12]
 8008d56:	aa26      	add	r2, sp, #152	@ 0x98
 8008d58:	4651      	mov	r1, sl
 8008d5a:	f000 f99f 	bl	800909c <__sprint_r>
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	f040 80f5 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008d64:	ac29      	add	r4, sp, #164	@ 0xa4
 8008d66:	e7b3      	b.n	8008cd0 <_vfprintf_r+0x1120>
 8008d68:	9803      	ldr	r0, [sp, #12]
 8008d6a:	aa26      	add	r2, sp, #152	@ 0x98
 8008d6c:	4651      	mov	r1, sl
 8008d6e:	f000 f995 	bl	800909c <__sprint_r>
 8008d72:	2800      	cmp	r0, #0
 8008d74:	f040 80eb 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008d78:	ac29      	add	r4, sp, #164	@ 0xa4
 8008d7a:	e7bf      	b.n	8008cfc <_vfprintf_r+0x114c>
 8008d7c:	2010      	movs	r0, #16
 8008d7e:	4402      	add	r2, r0
 8008d80:	2b07      	cmp	r3, #7
 8008d82:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008d86:	6060      	str	r0, [r4, #4]
 8008d88:	dd08      	ble.n	8008d9c <_vfprintf_r+0x11ec>
 8008d8a:	9803      	ldr	r0, [sp, #12]
 8008d8c:	aa26      	add	r2, sp, #152	@ 0x98
 8008d8e:	4651      	mov	r1, sl
 8008d90:	f000 f984 	bl	800909c <__sprint_r>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	f040 80da 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008d9a:	a929      	add	r1, sp, #164	@ 0xa4
 8008d9c:	3e10      	subs	r6, #16
 8008d9e:	460c      	mov	r4, r1
 8008da0:	e7b4      	b.n	8008d0c <_vfprintf_r+0x115c>
 8008da2:	460c      	mov	r4, r1
 8008da4:	e7cb      	b.n	8008d3e <_vfprintf_r+0x118e>
 8008da6:	9803      	ldr	r0, [sp, #12]
 8008da8:	aa26      	add	r2, sp, #152	@ 0x98
 8008daa:	4651      	mov	r1, sl
 8008dac:	f000 f976 	bl	800909c <__sprint_r>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	f040 80cc 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008db6:	ac29      	add	r4, sp, #164	@ 0xa4
 8008db8:	e713      	b.n	8008be2 <_vfprintf_r+0x1032>
 8008dba:	9803      	ldr	r0, [sp, #12]
 8008dbc:	aa26      	add	r2, sp, #152	@ 0x98
 8008dbe:	4651      	mov	r1, sl
 8008dc0:	f000 f96c 	bl	800909c <__sprint_r>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	f040 80c2 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008dca:	ac29      	add	r4, sp, #164	@ 0xa4
 8008dcc:	e722      	b.n	8008c14 <_vfprintf_r+0x1064>
 8008dce:	bf00      	nop
 8008dd0:	0800bc29 	.word	0x0800bc29
 8008dd4:	9904      	ldr	r1, [sp, #16]
 8008dd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008dd8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8008dda:	2901      	cmp	r1, #1
 8008ddc:	f103 0301 	add.w	r3, r3, #1
 8008de0:	f102 0201 	add.w	r2, r2, #1
 8008de4:	f104 0608 	add.w	r6, r4, #8
 8008de8:	dc02      	bgt.n	8008df0 <_vfprintf_r+0x1240>
 8008dea:	07ef      	lsls	r7, r5, #31
 8008dec:	f140 8083 	bpl.w	8008ef6 <_vfprintf_r+0x1346>
 8008df0:	2101      	movs	r1, #1
 8008df2:	2a07      	cmp	r2, #7
 8008df4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8008df8:	f8c4 9000 	str.w	r9, [r4]
 8008dfc:	6061      	str	r1, [r4, #4]
 8008dfe:	dd08      	ble.n	8008e12 <_vfprintf_r+0x1262>
 8008e00:	9803      	ldr	r0, [sp, #12]
 8008e02:	aa26      	add	r2, sp, #152	@ 0x98
 8008e04:	4651      	mov	r1, sl
 8008e06:	f000 f949 	bl	800909c <__sprint_r>
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	f040 809f 	bne.w	8008f4e <_vfprintf_r+0x139e>
 8008e10:	ae29      	add	r6, sp, #164	@ 0xa4
 8008e12:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008e14:	6033      	str	r3, [r6, #0]
 8008e16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008e1a:	6073      	str	r3, [r6, #4]
 8008e1c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008e1e:	4413      	add	r3, r2
 8008e20:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008e22:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008e24:	3301      	adds	r3, #1
 8008e26:	2b07      	cmp	r3, #7
 8008e28:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008e2a:	dc33      	bgt.n	8008e94 <_vfprintf_r+0x12e4>
 8008e2c:	3608      	adds	r6, #8
 8008e2e:	9b04      	ldr	r3, [sp, #16]
 8008e30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008e34:	1e5c      	subs	r4, r3, #1
 8008e36:	2200      	movs	r2, #0
 8008e38:	2300      	movs	r3, #0
 8008e3a:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 8008e3e:	f7f7 fe53 	bl	8000ae8 <__aeabi_dcmpeq>
 8008e42:	2800      	cmp	r0, #0
 8008e44:	d12f      	bne.n	8008ea6 <_vfprintf_r+0x12f6>
 8008e46:	f109 0201 	add.w	r2, r9, #1
 8008e4a:	e9c6 2400 	strd	r2, r4, [r6]
 8008e4e:	9a04      	ldr	r2, [sp, #16]
 8008e50:	f108 0301 	add.w	r3, r8, #1
 8008e54:	3f01      	subs	r7, #1
 8008e56:	4417      	add	r7, r2
 8008e58:	2b07      	cmp	r3, #7
 8008e5a:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8008e5e:	dd53      	ble.n	8008f08 <_vfprintf_r+0x1358>
 8008e60:	9803      	ldr	r0, [sp, #12]
 8008e62:	aa26      	add	r2, sp, #152	@ 0x98
 8008e64:	4651      	mov	r1, sl
 8008e66:	f000 f919 	bl	800909c <__sprint_r>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d16f      	bne.n	8008f4e <_vfprintf_r+0x139e>
 8008e6e:	ae29      	add	r6, sp, #164	@ 0xa4
 8008e70:	ab22      	add	r3, sp, #136	@ 0x88
 8008e72:	6033      	str	r3, [r6, #0]
 8008e74:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e76:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008e78:	6073      	str	r3, [r6, #4]
 8008e7a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008e7c:	4413      	add	r3, r2
 8008e7e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008e80:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008e82:	3301      	adds	r3, #1
 8008e84:	2b07      	cmp	r3, #7
 8008e86:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008e88:	f73f ada0 	bgt.w	80089cc <_vfprintf_r+0xe1c>
 8008e8c:	f106 0408 	add.w	r4, r6, #8
 8008e90:	f7ff bacc 	b.w	800842c <_vfprintf_r+0x87c>
 8008e94:	9803      	ldr	r0, [sp, #12]
 8008e96:	aa26      	add	r2, sp, #152	@ 0x98
 8008e98:	4651      	mov	r1, sl
 8008e9a:	f000 f8ff 	bl	800909c <__sprint_r>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d155      	bne.n	8008f4e <_vfprintf_r+0x139e>
 8008ea2:	ae29      	add	r6, sp, #164	@ 0xa4
 8008ea4:	e7c3      	b.n	8008e2e <_vfprintf_r+0x127e>
 8008ea6:	9b04      	ldr	r3, [sp, #16]
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	dde1      	ble.n	8008e70 <_vfprintf_r+0x12c0>
 8008eac:	4f59      	ldr	r7, [pc, #356]	@ (8009014 <_vfprintf_r+0x1464>)
 8008eae:	f04f 0810 	mov.w	r8, #16
 8008eb2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8008eb6:	2c10      	cmp	r4, #16
 8008eb8:	f103 0301 	add.w	r3, r3, #1
 8008ebc:	f106 0108 	add.w	r1, r6, #8
 8008ec0:	6037      	str	r7, [r6, #0]
 8008ec2:	dc07      	bgt.n	8008ed4 <_vfprintf_r+0x1324>
 8008ec4:	4422      	add	r2, r4
 8008ec6:	2b07      	cmp	r3, #7
 8008ec8:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008ecc:	6074      	str	r4, [r6, #4]
 8008ece:	dcc7      	bgt.n	8008e60 <_vfprintf_r+0x12b0>
 8008ed0:	460e      	mov	r6, r1
 8008ed2:	e7cd      	b.n	8008e70 <_vfprintf_r+0x12c0>
 8008ed4:	3210      	adds	r2, #16
 8008ed6:	2b07      	cmp	r3, #7
 8008ed8:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008edc:	f8c6 8004 	str.w	r8, [r6, #4]
 8008ee0:	dd06      	ble.n	8008ef0 <_vfprintf_r+0x1340>
 8008ee2:	9803      	ldr	r0, [sp, #12]
 8008ee4:	aa26      	add	r2, sp, #152	@ 0x98
 8008ee6:	4651      	mov	r1, sl
 8008ee8:	f000 f8d8 	bl	800909c <__sprint_r>
 8008eec:	bb78      	cbnz	r0, 8008f4e <_vfprintf_r+0x139e>
 8008eee:	a929      	add	r1, sp, #164	@ 0xa4
 8008ef0:	3c10      	subs	r4, #16
 8008ef2:	460e      	mov	r6, r1
 8008ef4:	e7dd      	b.n	8008eb2 <_vfprintf_r+0x1302>
 8008ef6:	2101      	movs	r1, #1
 8008ef8:	2a07      	cmp	r2, #7
 8008efa:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8008efe:	f8c4 9000 	str.w	r9, [r4]
 8008f02:	6061      	str	r1, [r4, #4]
 8008f04:	ddb4      	ble.n	8008e70 <_vfprintf_r+0x12c0>
 8008f06:	e7ab      	b.n	8008e60 <_vfprintf_r+0x12b0>
 8008f08:	3608      	adds	r6, #8
 8008f0a:	e7b1      	b.n	8008e70 <_vfprintf_r+0x12c0>
 8008f0c:	460c      	mov	r4, r1
 8008f0e:	f7ff ba8d 	b.w	800842c <_vfprintf_r+0x87c>
 8008f12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f14:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008f16:	1a9d      	subs	r5, r3, r2
 8008f18:	2d00      	cmp	r5, #0
 8008f1a:	f77f aa8a 	ble.w	8008432 <_vfprintf_r+0x882>
 8008f1e:	4e3e      	ldr	r6, [pc, #248]	@ (8009018 <_vfprintf_r+0x1468>)
 8008f20:	2710      	movs	r7, #16
 8008f22:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8008f26:	2d10      	cmp	r5, #16
 8008f28:	f103 0301 	add.w	r3, r3, #1
 8008f2c:	6026      	str	r6, [r4, #0]
 8008f2e:	dc18      	bgt.n	8008f62 <_vfprintf_r+0x13b2>
 8008f30:	6065      	str	r5, [r4, #4]
 8008f32:	2b07      	cmp	r3, #7
 8008f34:	4415      	add	r5, r2
 8008f36:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 8008f3a:	f77f aa7a 	ble.w	8008432 <_vfprintf_r+0x882>
 8008f3e:	9803      	ldr	r0, [sp, #12]
 8008f40:	aa26      	add	r2, sp, #152	@ 0x98
 8008f42:	4651      	mov	r1, sl
 8008f44:	f000 f8aa 	bl	800909c <__sprint_r>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	f43f aa72 	beq.w	8008432 <_vfprintf_r+0x882>
 8008f4e:	f1bb 0f00 	cmp.w	fp, #0
 8008f52:	f43f a891 	beq.w	8008078 <_vfprintf_r+0x4c8>
 8008f56:	9803      	ldr	r0, [sp, #12]
 8008f58:	4659      	mov	r1, fp
 8008f5a:	f7fe fb23 	bl	80075a4 <_free_r>
 8008f5e:	f7ff b88b 	b.w	8008078 <_vfprintf_r+0x4c8>
 8008f62:	3210      	adds	r2, #16
 8008f64:	2b07      	cmp	r3, #7
 8008f66:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008f6a:	6067      	str	r7, [r4, #4]
 8008f6c:	dc02      	bgt.n	8008f74 <_vfprintf_r+0x13c4>
 8008f6e:	3408      	adds	r4, #8
 8008f70:	3d10      	subs	r5, #16
 8008f72:	e7d6      	b.n	8008f22 <_vfprintf_r+0x1372>
 8008f74:	9803      	ldr	r0, [sp, #12]
 8008f76:	aa26      	add	r2, sp, #152	@ 0x98
 8008f78:	4651      	mov	r1, sl
 8008f7a:	f000 f88f 	bl	800909c <__sprint_r>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	d1e5      	bne.n	8008f4e <_vfprintf_r+0x139e>
 8008f82:	ac29      	add	r4, sp, #164	@ 0xa4
 8008f84:	e7f4      	b.n	8008f70 <_vfprintf_r+0x13c0>
 8008f86:	9803      	ldr	r0, [sp, #12]
 8008f88:	4659      	mov	r1, fp
 8008f8a:	f7fe fb0b 	bl	80075a4 <_free_r>
 8008f8e:	f7ff ba6f 	b.w	8008470 <_vfprintf_r+0x8c0>
 8008f92:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008f94:	b91b      	cbnz	r3, 8008f9e <_vfprintf_r+0x13ee>
 8008f96:	2300      	movs	r3, #0
 8008f98:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008f9a:	f7ff b86d 	b.w	8008078 <_vfprintf_r+0x4c8>
 8008f9e:	9803      	ldr	r0, [sp, #12]
 8008fa0:	aa26      	add	r2, sp, #152	@ 0x98
 8008fa2:	4651      	mov	r1, sl
 8008fa4:	f000 f87a 	bl	800909c <__sprint_r>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	d0f4      	beq.n	8008f96 <_vfprintf_r+0x13e6>
 8008fac:	f7ff b864 	b.w	8008078 <_vfprintf_r+0x4c8>
 8008fb0:	ea57 0208 	orrs.w	r2, r7, r8
 8008fb4:	9508      	str	r5, [sp, #32]
 8008fb6:	f43f ab73 	beq.w	80086a0 <_vfprintf_r+0xaf0>
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	f43f abf4 	beq.w	80087a8 <_vfprintf_r+0xbf8>
 8008fc0:	2b02      	cmp	r3, #2
 8008fc2:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8008fc6:	f43f ac3b 	beq.w	8008840 <_vfprintf_r+0xc90>
 8008fca:	f007 0307 	and.w	r3, r7, #7
 8008fce:	08ff      	lsrs	r7, r7, #3
 8008fd0:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
 8008fd4:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 8008fd8:	3330      	adds	r3, #48	@ 0x30
 8008fda:	ea57 0108 	orrs.w	r1, r7, r8
 8008fde:	464a      	mov	r2, r9
 8008fe0:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008fe4:	d1f1      	bne.n	8008fca <_vfprintf_r+0x141a>
 8008fe6:	9908      	ldr	r1, [sp, #32]
 8008fe8:	07cf      	lsls	r7, r1, #31
 8008fea:	d506      	bpl.n	8008ffa <_vfprintf_r+0x144a>
 8008fec:	2b30      	cmp	r3, #48	@ 0x30
 8008fee:	d004      	beq.n	8008ffa <_vfprintf_r+0x144a>
 8008ff0:	2330      	movs	r3, #48	@ 0x30
 8008ff2:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008ff6:	f1a2 0902 	sub.w	r9, r2, #2
 8008ffa:	ab52      	add	r3, sp, #328	@ 0x148
 8008ffc:	9d08      	ldr	r5, [sp, #32]
 8008ffe:	9610      	str	r6, [sp, #64]	@ 0x40
 8009000:	f04f 0b00 	mov.w	fp, #0
 8009004:	eba3 0609 	sub.w	r6, r3, r9
 8009008:	46d8      	mov	r8, fp
 800900a:	f8cd b020 	str.w	fp, [sp, #32]
 800900e:	465f      	mov	r7, fp
 8009010:	f7ff b95d 	b.w	80082ce <_vfprintf_r+0x71e>
 8009014:	0800bc29 	.word	0x0800bc29
 8009018:	0800bc39 	.word	0x0800bc39

0800901c <__sbprintf>:
 800901c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800901e:	461f      	mov	r7, r3
 8009020:	898b      	ldrh	r3, [r1, #12]
 8009022:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8009026:	f023 0302 	bic.w	r3, r3, #2
 800902a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800902e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8009030:	9319      	str	r3, [sp, #100]	@ 0x64
 8009032:	89cb      	ldrh	r3, [r1, #14]
 8009034:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009038:	69cb      	ldr	r3, [r1, #28]
 800903a:	9307      	str	r3, [sp, #28]
 800903c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800903e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009040:	ab1a      	add	r3, sp, #104	@ 0x68
 8009042:	9300      	str	r3, [sp, #0]
 8009044:	9304      	str	r3, [sp, #16]
 8009046:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800904a:	4615      	mov	r5, r2
 800904c:	4606      	mov	r6, r0
 800904e:	9302      	str	r3, [sp, #8]
 8009050:	9305      	str	r3, [sp, #20]
 8009052:	a816      	add	r0, sp, #88	@ 0x58
 8009054:	2300      	movs	r3, #0
 8009056:	460c      	mov	r4, r1
 8009058:	9306      	str	r3, [sp, #24]
 800905a:	f7fe fa2b 	bl	80074b4 <__retarget_lock_init_recursive>
 800905e:	462a      	mov	r2, r5
 8009060:	463b      	mov	r3, r7
 8009062:	4669      	mov	r1, sp
 8009064:	4630      	mov	r0, r6
 8009066:	f7fe fda3 	bl	8007bb0 <_vfprintf_r>
 800906a:	1e05      	subs	r5, r0, #0
 800906c:	db07      	blt.n	800907e <__sbprintf+0x62>
 800906e:	4669      	mov	r1, sp
 8009070:	4630      	mov	r0, r6
 8009072:	f000 f8ff 	bl	8009274 <_fflush_r>
 8009076:	2800      	cmp	r0, #0
 8009078:	bf18      	it	ne
 800907a:	f04f 35ff 	movne.w	r5, #4294967295
 800907e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009082:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8009084:	065b      	lsls	r3, r3, #25
 8009086:	bf42      	ittt	mi
 8009088:	89a3      	ldrhmi	r3, [r4, #12]
 800908a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800908e:	81a3      	strhmi	r3, [r4, #12]
 8009090:	f7fe fa11 	bl	80074b6 <__retarget_lock_close_recursive>
 8009094:	4628      	mov	r0, r5
 8009096:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800909a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800909c <__sprint_r>:
 800909c:	6893      	ldr	r3, [r2, #8]
 800909e:	b510      	push	{r4, lr}
 80090a0:	4614      	mov	r4, r2
 80090a2:	b133      	cbz	r3, 80090b2 <__sprint_r+0x16>
 80090a4:	f000 f90c 	bl	80092c0 <__sfvwrite_r>
 80090a8:	2300      	movs	r3, #0
 80090aa:	60a3      	str	r3, [r4, #8]
 80090ac:	2300      	movs	r3, #0
 80090ae:	6063      	str	r3, [r4, #4]
 80090b0:	bd10      	pop	{r4, pc}
 80090b2:	4618      	mov	r0, r3
 80090b4:	e7fa      	b.n	80090ac <__sprint_r+0x10>

080090b6 <_fclose_r>:
 80090b6:	b570      	push	{r4, r5, r6, lr}
 80090b8:	4605      	mov	r5, r0
 80090ba:	460c      	mov	r4, r1
 80090bc:	b1b9      	cbz	r1, 80090ee <_fclose_r+0x38>
 80090be:	b118      	cbz	r0, 80090c8 <_fclose_r+0x12>
 80090c0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80090c2:	b90b      	cbnz	r3, 80090c8 <_fclose_r+0x12>
 80090c4:	f7fe f86c 	bl	80071a0 <__sinit>
 80090c8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80090ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090ce:	07d6      	lsls	r6, r2, #31
 80090d0:	d404      	bmi.n	80090dc <_fclose_r+0x26>
 80090d2:	0598      	lsls	r0, r3, #22
 80090d4:	d40e      	bmi.n	80090f4 <_fclose_r+0x3e>
 80090d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090d8:	f7fe f9ee 	bl	80074b8 <__retarget_lock_acquire_recursive>
 80090dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090e0:	b943      	cbnz	r3, 80090f4 <_fclose_r+0x3e>
 80090e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80090e4:	07d9      	lsls	r1, r3, #31
 80090e6:	d402      	bmi.n	80090ee <_fclose_r+0x38>
 80090e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090ea:	f7fe f9e6 	bl	80074ba <__retarget_lock_release_recursive>
 80090ee:	2600      	movs	r6, #0
 80090f0:	4630      	mov	r0, r6
 80090f2:	bd70      	pop	{r4, r5, r6, pc}
 80090f4:	4621      	mov	r1, r4
 80090f6:	4628      	mov	r0, r5
 80090f8:	f000 f834 	bl	8009164 <__sflush_r>
 80090fc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80090fe:	4606      	mov	r6, r0
 8009100:	b133      	cbz	r3, 8009110 <_fclose_r+0x5a>
 8009102:	69e1      	ldr	r1, [r4, #28]
 8009104:	4628      	mov	r0, r5
 8009106:	4798      	blx	r3
 8009108:	2800      	cmp	r0, #0
 800910a:	bfb8      	it	lt
 800910c:	f04f 36ff 	movlt.w	r6, #4294967295
 8009110:	89a3      	ldrh	r3, [r4, #12]
 8009112:	061a      	lsls	r2, r3, #24
 8009114:	d503      	bpl.n	800911e <_fclose_r+0x68>
 8009116:	6921      	ldr	r1, [r4, #16]
 8009118:	4628      	mov	r0, r5
 800911a:	f7fe fa43 	bl	80075a4 <_free_r>
 800911e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009120:	b141      	cbz	r1, 8009134 <_fclose_r+0x7e>
 8009122:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8009126:	4299      	cmp	r1, r3
 8009128:	d002      	beq.n	8009130 <_fclose_r+0x7a>
 800912a:	4628      	mov	r0, r5
 800912c:	f7fe fa3a 	bl	80075a4 <_free_r>
 8009130:	2300      	movs	r3, #0
 8009132:	6323      	str	r3, [r4, #48]	@ 0x30
 8009134:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009136:	b121      	cbz	r1, 8009142 <_fclose_r+0x8c>
 8009138:	4628      	mov	r0, r5
 800913a:	f7fe fa33 	bl	80075a4 <_free_r>
 800913e:	2300      	movs	r3, #0
 8009140:	6463      	str	r3, [r4, #68]	@ 0x44
 8009142:	f7fe f821 	bl	8007188 <__sfp_lock_acquire>
 8009146:	2300      	movs	r3, #0
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800914c:	07db      	lsls	r3, r3, #31
 800914e:	d402      	bmi.n	8009156 <_fclose_r+0xa0>
 8009150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009152:	f7fe f9b2 	bl	80074ba <__retarget_lock_release_recursive>
 8009156:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009158:	f7fe f9ad 	bl	80074b6 <__retarget_lock_close_recursive>
 800915c:	f7fe f81a 	bl	8007194 <__sfp_lock_release>
 8009160:	e7c6      	b.n	80090f0 <_fclose_r+0x3a>
	...

08009164 <__sflush_r>:
 8009164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009168:	4605      	mov	r5, r0
 800916a:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800916e:	0706      	lsls	r6, r0, #28
 8009170:	460c      	mov	r4, r1
 8009172:	d457      	bmi.n	8009224 <__sflush_r+0xc0>
 8009174:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8009178:	818b      	strh	r3, [r1, #12]
 800917a:	684b      	ldr	r3, [r1, #4]
 800917c:	2b00      	cmp	r3, #0
 800917e:	dc02      	bgt.n	8009186 <__sflush_r+0x22>
 8009180:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8009182:	2b00      	cmp	r3, #0
 8009184:	dd4c      	ble.n	8009220 <__sflush_r+0xbc>
 8009186:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009188:	2e00      	cmp	r6, #0
 800918a:	d049      	beq.n	8009220 <__sflush_r+0xbc>
 800918c:	2300      	movs	r3, #0
 800918e:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8009192:	682f      	ldr	r7, [r5, #0]
 8009194:	69e1      	ldr	r1, [r4, #28]
 8009196:	602b      	str	r3, [r5, #0]
 8009198:	d034      	beq.n	8009204 <__sflush_r+0xa0>
 800919a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800919c:	89a3      	ldrh	r3, [r4, #12]
 800919e:	0759      	lsls	r1, r3, #29
 80091a0:	d505      	bpl.n	80091ae <__sflush_r+0x4a>
 80091a2:	6863      	ldr	r3, [r4, #4]
 80091a4:	1ad2      	subs	r2, r2, r3
 80091a6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80091a8:	b10b      	cbz	r3, 80091ae <__sflush_r+0x4a>
 80091aa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80091ac:	1ad2      	subs	r2, r2, r3
 80091ae:	2300      	movs	r3, #0
 80091b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80091b2:	69e1      	ldr	r1, [r4, #28]
 80091b4:	4628      	mov	r0, r5
 80091b6:	47b0      	blx	r6
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d106      	bne.n	80091ca <__sflush_r+0x66>
 80091bc:	682a      	ldr	r2, [r5, #0]
 80091be:	2a1d      	cmp	r2, #29
 80091c0:	d848      	bhi.n	8009254 <__sflush_r+0xf0>
 80091c2:	4b2b      	ldr	r3, [pc, #172]	@ (8009270 <__sflush_r+0x10c>)
 80091c4:	40d3      	lsrs	r3, r2
 80091c6:	07de      	lsls	r6, r3, #31
 80091c8:	d544      	bpl.n	8009254 <__sflush_r+0xf0>
 80091ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ce:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80091d2:	81a2      	strh	r2, [r4, #12]
 80091d4:	2200      	movs	r2, #0
 80091d6:	6062      	str	r2, [r4, #4]
 80091d8:	04d9      	lsls	r1, r3, #19
 80091da:	6922      	ldr	r2, [r4, #16]
 80091dc:	6022      	str	r2, [r4, #0]
 80091de:	d504      	bpl.n	80091ea <__sflush_r+0x86>
 80091e0:	1c42      	adds	r2, r0, #1
 80091e2:	d101      	bne.n	80091e8 <__sflush_r+0x84>
 80091e4:	682b      	ldr	r3, [r5, #0]
 80091e6:	b903      	cbnz	r3, 80091ea <__sflush_r+0x86>
 80091e8:	6520      	str	r0, [r4, #80]	@ 0x50
 80091ea:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80091ec:	602f      	str	r7, [r5, #0]
 80091ee:	b1b9      	cbz	r1, 8009220 <__sflush_r+0xbc>
 80091f0:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80091f4:	4299      	cmp	r1, r3
 80091f6:	d002      	beq.n	80091fe <__sflush_r+0x9a>
 80091f8:	4628      	mov	r0, r5
 80091fa:	f7fe f9d3 	bl	80075a4 <_free_r>
 80091fe:	2300      	movs	r3, #0
 8009200:	6323      	str	r3, [r4, #48]	@ 0x30
 8009202:	e00d      	b.n	8009220 <__sflush_r+0xbc>
 8009204:	2301      	movs	r3, #1
 8009206:	4628      	mov	r0, r5
 8009208:	47b0      	blx	r6
 800920a:	4602      	mov	r2, r0
 800920c:	1c50      	adds	r0, r2, #1
 800920e:	d1c5      	bne.n	800919c <__sflush_r+0x38>
 8009210:	682b      	ldr	r3, [r5, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d0c2      	beq.n	800919c <__sflush_r+0x38>
 8009216:	2b1d      	cmp	r3, #29
 8009218:	d001      	beq.n	800921e <__sflush_r+0xba>
 800921a:	2b16      	cmp	r3, #22
 800921c:	d11a      	bne.n	8009254 <__sflush_r+0xf0>
 800921e:	602f      	str	r7, [r5, #0]
 8009220:	2000      	movs	r0, #0
 8009222:	e01e      	b.n	8009262 <__sflush_r+0xfe>
 8009224:	690f      	ldr	r7, [r1, #16]
 8009226:	2f00      	cmp	r7, #0
 8009228:	d0fa      	beq.n	8009220 <__sflush_r+0xbc>
 800922a:	0783      	lsls	r3, r0, #30
 800922c:	680e      	ldr	r6, [r1, #0]
 800922e:	bf08      	it	eq
 8009230:	694b      	ldreq	r3, [r1, #20]
 8009232:	600f      	str	r7, [r1, #0]
 8009234:	bf18      	it	ne
 8009236:	2300      	movne	r3, #0
 8009238:	eba6 0807 	sub.w	r8, r6, r7
 800923c:	608b      	str	r3, [r1, #8]
 800923e:	f1b8 0f00 	cmp.w	r8, #0
 8009242:	dded      	ble.n	8009220 <__sflush_r+0xbc>
 8009244:	69e1      	ldr	r1, [r4, #28]
 8009246:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8009248:	4643      	mov	r3, r8
 800924a:	463a      	mov	r2, r7
 800924c:	4628      	mov	r0, r5
 800924e:	47b0      	blx	r6
 8009250:	2800      	cmp	r0, #0
 8009252:	dc08      	bgt.n	8009266 <__sflush_r+0x102>
 8009254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800925c:	81a3      	strh	r3, [r4, #12]
 800925e:	f04f 30ff 	mov.w	r0, #4294967295
 8009262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009266:	4407      	add	r7, r0
 8009268:	eba8 0800 	sub.w	r8, r8, r0
 800926c:	e7e7      	b.n	800923e <__sflush_r+0xda>
 800926e:	bf00      	nop
 8009270:	20400001 	.word	0x20400001

08009274 <_fflush_r>:
 8009274:	b538      	push	{r3, r4, r5, lr}
 8009276:	460c      	mov	r4, r1
 8009278:	4605      	mov	r5, r0
 800927a:	b118      	cbz	r0, 8009284 <_fflush_r+0x10>
 800927c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800927e:	b90b      	cbnz	r3, 8009284 <_fflush_r+0x10>
 8009280:	f7fd ff8e 	bl	80071a0 <__sinit>
 8009284:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009288:	b1b8      	cbz	r0, 80092ba <_fflush_r+0x46>
 800928a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800928c:	07db      	lsls	r3, r3, #31
 800928e:	d404      	bmi.n	800929a <_fflush_r+0x26>
 8009290:	0581      	lsls	r1, r0, #22
 8009292:	d402      	bmi.n	800929a <_fflush_r+0x26>
 8009294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009296:	f7fe f90f 	bl	80074b8 <__retarget_lock_acquire_recursive>
 800929a:	4628      	mov	r0, r5
 800929c:	4621      	mov	r1, r4
 800929e:	f7ff ff61 	bl	8009164 <__sflush_r>
 80092a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092a4:	07da      	lsls	r2, r3, #31
 80092a6:	4605      	mov	r5, r0
 80092a8:	d405      	bmi.n	80092b6 <_fflush_r+0x42>
 80092aa:	89a3      	ldrh	r3, [r4, #12]
 80092ac:	059b      	lsls	r3, r3, #22
 80092ae:	d402      	bmi.n	80092b6 <_fflush_r+0x42>
 80092b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092b2:	f7fe f902 	bl	80074ba <__retarget_lock_release_recursive>
 80092b6:	4628      	mov	r0, r5
 80092b8:	bd38      	pop	{r3, r4, r5, pc}
 80092ba:	4605      	mov	r5, r0
 80092bc:	e7fb      	b.n	80092b6 <_fflush_r+0x42>
	...

080092c0 <__sfvwrite_r>:
 80092c0:	6893      	ldr	r3, [r2, #8]
 80092c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092c6:	4606      	mov	r6, r0
 80092c8:	460c      	mov	r4, r1
 80092ca:	4691      	mov	r9, r2
 80092cc:	b91b      	cbnz	r3, 80092d6 <__sfvwrite_r+0x16>
 80092ce:	2000      	movs	r0, #0
 80092d0:	b003      	add	sp, #12
 80092d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092d6:	898b      	ldrh	r3, [r1, #12]
 80092d8:	0718      	lsls	r0, r3, #28
 80092da:	d550      	bpl.n	800937e <__sfvwrite_r+0xbe>
 80092dc:	690b      	ldr	r3, [r1, #16]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d04d      	beq.n	800937e <__sfvwrite_r+0xbe>
 80092e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092e6:	f8d9 8000 	ldr.w	r8, [r9]
 80092ea:	f013 0702 	ands.w	r7, r3, #2
 80092ee:	d16b      	bne.n	80093c8 <__sfvwrite_r+0x108>
 80092f0:	f013 0301 	ands.w	r3, r3, #1
 80092f4:	f000 809c 	beq.w	8009430 <__sfvwrite_r+0x170>
 80092f8:	4638      	mov	r0, r7
 80092fa:	46ba      	mov	sl, r7
 80092fc:	46bb      	mov	fp, r7
 80092fe:	f1bb 0f00 	cmp.w	fp, #0
 8009302:	f000 8103 	beq.w	800950c <__sfvwrite_r+0x24c>
 8009306:	b950      	cbnz	r0, 800931e <__sfvwrite_r+0x5e>
 8009308:	465a      	mov	r2, fp
 800930a:	210a      	movs	r1, #10
 800930c:	4650      	mov	r0, sl
 800930e:	f7f6 ff77 	bl	8000200 <memchr>
 8009312:	2800      	cmp	r0, #0
 8009314:	f000 8100 	beq.w	8009518 <__sfvwrite_r+0x258>
 8009318:	3001      	adds	r0, #1
 800931a:	eba0 070a 	sub.w	r7, r0, sl
 800931e:	6820      	ldr	r0, [r4, #0]
 8009320:	6921      	ldr	r1, [r4, #16]
 8009322:	68a5      	ldr	r5, [r4, #8]
 8009324:	6963      	ldr	r3, [r4, #20]
 8009326:	455f      	cmp	r7, fp
 8009328:	463a      	mov	r2, r7
 800932a:	bf28      	it	cs
 800932c:	465a      	movcs	r2, fp
 800932e:	4288      	cmp	r0, r1
 8009330:	f240 80f5 	bls.w	800951e <__sfvwrite_r+0x25e>
 8009334:	441d      	add	r5, r3
 8009336:	42aa      	cmp	r2, r5
 8009338:	f340 80f1 	ble.w	800951e <__sfvwrite_r+0x25e>
 800933c:	4651      	mov	r1, sl
 800933e:	462a      	mov	r2, r5
 8009340:	f000 f960 	bl	8009604 <memmove>
 8009344:	6823      	ldr	r3, [r4, #0]
 8009346:	442b      	add	r3, r5
 8009348:	6023      	str	r3, [r4, #0]
 800934a:	4621      	mov	r1, r4
 800934c:	4630      	mov	r0, r6
 800934e:	f7ff ff91 	bl	8009274 <_fflush_r>
 8009352:	2800      	cmp	r0, #0
 8009354:	d167      	bne.n	8009426 <__sfvwrite_r+0x166>
 8009356:	1b7f      	subs	r7, r7, r5
 8009358:	f040 80f9 	bne.w	800954e <__sfvwrite_r+0x28e>
 800935c:	4621      	mov	r1, r4
 800935e:	4630      	mov	r0, r6
 8009360:	f7ff ff88 	bl	8009274 <_fflush_r>
 8009364:	2800      	cmp	r0, #0
 8009366:	d15e      	bne.n	8009426 <__sfvwrite_r+0x166>
 8009368:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800936c:	1b5b      	subs	r3, r3, r5
 800936e:	44aa      	add	sl, r5
 8009370:	ebab 0b05 	sub.w	fp, fp, r5
 8009374:	f8c9 3008 	str.w	r3, [r9, #8]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d1c0      	bne.n	80092fe <__sfvwrite_r+0x3e>
 800937c:	e7a7      	b.n	80092ce <__sfvwrite_r+0xe>
 800937e:	4621      	mov	r1, r4
 8009380:	4630      	mov	r0, r6
 8009382:	f000 f8e9 	bl	8009558 <__swsetup_r>
 8009386:	2800      	cmp	r0, #0
 8009388:	d0ab      	beq.n	80092e2 <__sfvwrite_r+0x22>
 800938a:	f04f 30ff 	mov.w	r0, #4294967295
 800938e:	e79f      	b.n	80092d0 <__sfvwrite_r+0x10>
 8009390:	e9d8 a500 	ldrd	sl, r5, [r8]
 8009394:	f108 0808 	add.w	r8, r8, #8
 8009398:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800939c:	69e1      	ldr	r1, [r4, #28]
 800939e:	2d00      	cmp	r5, #0
 80093a0:	d0f6      	beq.n	8009390 <__sfvwrite_r+0xd0>
 80093a2:	42bd      	cmp	r5, r7
 80093a4:	462b      	mov	r3, r5
 80093a6:	4652      	mov	r2, sl
 80093a8:	bf28      	it	cs
 80093aa:	463b      	movcs	r3, r7
 80093ac:	4630      	mov	r0, r6
 80093ae:	47d8      	blx	fp
 80093b0:	2800      	cmp	r0, #0
 80093b2:	dd38      	ble.n	8009426 <__sfvwrite_r+0x166>
 80093b4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80093b8:	1a1b      	subs	r3, r3, r0
 80093ba:	4482      	add	sl, r0
 80093bc:	1a2d      	subs	r5, r5, r0
 80093be:	f8c9 3008 	str.w	r3, [r9, #8]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1e8      	bne.n	8009398 <__sfvwrite_r+0xd8>
 80093c6:	e782      	b.n	80092ce <__sfvwrite_r+0xe>
 80093c8:	f04f 0a00 	mov.w	sl, #0
 80093cc:	4f61      	ldr	r7, [pc, #388]	@ (8009554 <__sfvwrite_r+0x294>)
 80093ce:	4655      	mov	r5, sl
 80093d0:	e7e2      	b.n	8009398 <__sfvwrite_r+0xd8>
 80093d2:	e9d8 7a00 	ldrd	r7, sl, [r8]
 80093d6:	f108 0808 	add.w	r8, r8, #8
 80093da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093de:	6820      	ldr	r0, [r4, #0]
 80093e0:	68a2      	ldr	r2, [r4, #8]
 80093e2:	f1ba 0f00 	cmp.w	sl, #0
 80093e6:	d0f4      	beq.n	80093d2 <__sfvwrite_r+0x112>
 80093e8:	0599      	lsls	r1, r3, #22
 80093ea:	d563      	bpl.n	80094b4 <__sfvwrite_r+0x1f4>
 80093ec:	4552      	cmp	r2, sl
 80093ee:	d836      	bhi.n	800945e <__sfvwrite_r+0x19e>
 80093f0:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 80093f4:	d033      	beq.n	800945e <__sfvwrite_r+0x19e>
 80093f6:	6921      	ldr	r1, [r4, #16]
 80093f8:	6965      	ldr	r5, [r4, #20]
 80093fa:	eba0 0b01 	sub.w	fp, r0, r1
 80093fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009402:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009406:	f10b 0201 	add.w	r2, fp, #1
 800940a:	106d      	asrs	r5, r5, #1
 800940c:	4452      	add	r2, sl
 800940e:	4295      	cmp	r5, r2
 8009410:	bf38      	it	cc
 8009412:	4615      	movcc	r5, r2
 8009414:	055b      	lsls	r3, r3, #21
 8009416:	d53d      	bpl.n	8009494 <__sfvwrite_r+0x1d4>
 8009418:	4629      	mov	r1, r5
 800941a:	4630      	mov	r0, r6
 800941c:	f7fe f982 	bl	8007724 <_malloc_r>
 8009420:	b948      	cbnz	r0, 8009436 <__sfvwrite_r+0x176>
 8009422:	230c      	movs	r3, #12
 8009424:	6033      	str	r3, [r6, #0]
 8009426:	89a3      	ldrh	r3, [r4, #12]
 8009428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800942c:	81a3      	strh	r3, [r4, #12]
 800942e:	e7ac      	b.n	800938a <__sfvwrite_r+0xca>
 8009430:	461f      	mov	r7, r3
 8009432:	469a      	mov	sl, r3
 8009434:	e7d1      	b.n	80093da <__sfvwrite_r+0x11a>
 8009436:	465a      	mov	r2, fp
 8009438:	6921      	ldr	r1, [r4, #16]
 800943a:	9001      	str	r0, [sp, #4]
 800943c:	f7fe f83e 	bl	80074bc <memcpy>
 8009440:	89a2      	ldrh	r2, [r4, #12]
 8009442:	9b01      	ldr	r3, [sp, #4]
 8009444:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8009448:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800944c:	81a2      	strh	r2, [r4, #12]
 800944e:	6123      	str	r3, [r4, #16]
 8009450:	6165      	str	r5, [r4, #20]
 8009452:	445b      	add	r3, fp
 8009454:	eba5 050b 	sub.w	r5, r5, fp
 8009458:	6023      	str	r3, [r4, #0]
 800945a:	4652      	mov	r2, sl
 800945c:	60a5      	str	r5, [r4, #8]
 800945e:	4552      	cmp	r2, sl
 8009460:	bf28      	it	cs
 8009462:	4652      	movcs	r2, sl
 8009464:	6820      	ldr	r0, [r4, #0]
 8009466:	9201      	str	r2, [sp, #4]
 8009468:	4639      	mov	r1, r7
 800946a:	f000 f8cb 	bl	8009604 <memmove>
 800946e:	68a3      	ldr	r3, [r4, #8]
 8009470:	9a01      	ldr	r2, [sp, #4]
 8009472:	1a9b      	subs	r3, r3, r2
 8009474:	60a3      	str	r3, [r4, #8]
 8009476:	6823      	ldr	r3, [r4, #0]
 8009478:	4413      	add	r3, r2
 800947a:	4655      	mov	r5, sl
 800947c:	6023      	str	r3, [r4, #0]
 800947e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009482:	1b5b      	subs	r3, r3, r5
 8009484:	442f      	add	r7, r5
 8009486:	ebaa 0a05 	sub.w	sl, sl, r5
 800948a:	f8c9 3008 	str.w	r3, [r9, #8]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d1a3      	bne.n	80093da <__sfvwrite_r+0x11a>
 8009492:	e71c      	b.n	80092ce <__sfvwrite_r+0xe>
 8009494:	462a      	mov	r2, r5
 8009496:	4630      	mov	r0, r6
 8009498:	f001 faf4 	bl	800aa84 <_realloc_r>
 800949c:	4603      	mov	r3, r0
 800949e:	2800      	cmp	r0, #0
 80094a0:	d1d5      	bne.n	800944e <__sfvwrite_r+0x18e>
 80094a2:	6921      	ldr	r1, [r4, #16]
 80094a4:	4630      	mov	r0, r6
 80094a6:	f7fe f87d 	bl	80075a4 <_free_r>
 80094aa:	89a3      	ldrh	r3, [r4, #12]
 80094ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094b0:	81a3      	strh	r3, [r4, #12]
 80094b2:	e7b6      	b.n	8009422 <__sfvwrite_r+0x162>
 80094b4:	6923      	ldr	r3, [r4, #16]
 80094b6:	4283      	cmp	r3, r0
 80094b8:	d302      	bcc.n	80094c0 <__sfvwrite_r+0x200>
 80094ba:	6961      	ldr	r1, [r4, #20]
 80094bc:	4551      	cmp	r1, sl
 80094be:	d915      	bls.n	80094ec <__sfvwrite_r+0x22c>
 80094c0:	4552      	cmp	r2, sl
 80094c2:	bf28      	it	cs
 80094c4:	4652      	movcs	r2, sl
 80094c6:	4639      	mov	r1, r7
 80094c8:	4615      	mov	r5, r2
 80094ca:	f000 f89b 	bl	8009604 <memmove>
 80094ce:	68a3      	ldr	r3, [r4, #8]
 80094d0:	6822      	ldr	r2, [r4, #0]
 80094d2:	1b5b      	subs	r3, r3, r5
 80094d4:	442a      	add	r2, r5
 80094d6:	60a3      	str	r3, [r4, #8]
 80094d8:	6022      	str	r2, [r4, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1cf      	bne.n	800947e <__sfvwrite_r+0x1be>
 80094de:	4621      	mov	r1, r4
 80094e0:	4630      	mov	r0, r6
 80094e2:	f7ff fec7 	bl	8009274 <_fflush_r>
 80094e6:	2800      	cmp	r0, #0
 80094e8:	d0c9      	beq.n	800947e <__sfvwrite_r+0x1be>
 80094ea:	e79c      	b.n	8009426 <__sfvwrite_r+0x166>
 80094ec:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80094f0:	4553      	cmp	r3, sl
 80094f2:	bf28      	it	cs
 80094f4:	4653      	movcs	r3, sl
 80094f6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80094f8:	fb93 f3f1 	sdiv	r3, r3, r1
 80094fc:	463a      	mov	r2, r7
 80094fe:	434b      	muls	r3, r1
 8009500:	4630      	mov	r0, r6
 8009502:	69e1      	ldr	r1, [r4, #28]
 8009504:	47a8      	blx	r5
 8009506:	1e05      	subs	r5, r0, #0
 8009508:	dcb9      	bgt.n	800947e <__sfvwrite_r+0x1be>
 800950a:	e78c      	b.n	8009426 <__sfvwrite_r+0x166>
 800950c:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8009510:	2000      	movs	r0, #0
 8009512:	f108 0808 	add.w	r8, r8, #8
 8009516:	e6f2      	b.n	80092fe <__sfvwrite_r+0x3e>
 8009518:	f10b 0701 	add.w	r7, fp, #1
 800951c:	e6ff      	b.n	800931e <__sfvwrite_r+0x5e>
 800951e:	4293      	cmp	r3, r2
 8009520:	dc08      	bgt.n	8009534 <__sfvwrite_r+0x274>
 8009522:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009524:	69e1      	ldr	r1, [r4, #28]
 8009526:	4652      	mov	r2, sl
 8009528:	4630      	mov	r0, r6
 800952a:	47a8      	blx	r5
 800952c:	1e05      	subs	r5, r0, #0
 800952e:	f73f af12 	bgt.w	8009356 <__sfvwrite_r+0x96>
 8009532:	e778      	b.n	8009426 <__sfvwrite_r+0x166>
 8009534:	4651      	mov	r1, sl
 8009536:	9201      	str	r2, [sp, #4]
 8009538:	f000 f864 	bl	8009604 <memmove>
 800953c:	9a01      	ldr	r2, [sp, #4]
 800953e:	68a3      	ldr	r3, [r4, #8]
 8009540:	1a9b      	subs	r3, r3, r2
 8009542:	60a3      	str	r3, [r4, #8]
 8009544:	6823      	ldr	r3, [r4, #0]
 8009546:	4413      	add	r3, r2
 8009548:	6023      	str	r3, [r4, #0]
 800954a:	4615      	mov	r5, r2
 800954c:	e703      	b.n	8009356 <__sfvwrite_r+0x96>
 800954e:	2001      	movs	r0, #1
 8009550:	e70a      	b.n	8009368 <__sfvwrite_r+0xa8>
 8009552:	bf00      	nop
 8009554:	7ffffc00 	.word	0x7ffffc00

08009558 <__swsetup_r>:
 8009558:	b538      	push	{r3, r4, r5, lr}
 800955a:	4b29      	ldr	r3, [pc, #164]	@ (8009600 <__swsetup_r+0xa8>)
 800955c:	4605      	mov	r5, r0
 800955e:	6818      	ldr	r0, [r3, #0]
 8009560:	460c      	mov	r4, r1
 8009562:	b118      	cbz	r0, 800956c <__swsetup_r+0x14>
 8009564:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009566:	b90b      	cbnz	r3, 800956c <__swsetup_r+0x14>
 8009568:	f7fd fe1a 	bl	80071a0 <__sinit>
 800956c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009570:	0719      	lsls	r1, r3, #28
 8009572:	d422      	bmi.n	80095ba <__swsetup_r+0x62>
 8009574:	06da      	lsls	r2, r3, #27
 8009576:	d407      	bmi.n	8009588 <__swsetup_r+0x30>
 8009578:	2209      	movs	r2, #9
 800957a:	602a      	str	r2, [r5, #0]
 800957c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009580:	81a3      	strh	r3, [r4, #12]
 8009582:	f04f 30ff 	mov.w	r0, #4294967295
 8009586:	e033      	b.n	80095f0 <__swsetup_r+0x98>
 8009588:	0758      	lsls	r0, r3, #29
 800958a:	d512      	bpl.n	80095b2 <__swsetup_r+0x5a>
 800958c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800958e:	b141      	cbz	r1, 80095a2 <__swsetup_r+0x4a>
 8009590:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8009594:	4299      	cmp	r1, r3
 8009596:	d002      	beq.n	800959e <__swsetup_r+0x46>
 8009598:	4628      	mov	r0, r5
 800959a:	f7fe f803 	bl	80075a4 <_free_r>
 800959e:	2300      	movs	r3, #0
 80095a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80095a2:	89a3      	ldrh	r3, [r4, #12]
 80095a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80095a8:	81a3      	strh	r3, [r4, #12]
 80095aa:	2300      	movs	r3, #0
 80095ac:	6063      	str	r3, [r4, #4]
 80095ae:	6923      	ldr	r3, [r4, #16]
 80095b0:	6023      	str	r3, [r4, #0]
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	f043 0308 	orr.w	r3, r3, #8
 80095b8:	81a3      	strh	r3, [r4, #12]
 80095ba:	6923      	ldr	r3, [r4, #16]
 80095bc:	b94b      	cbnz	r3, 80095d2 <__swsetup_r+0x7a>
 80095be:	89a3      	ldrh	r3, [r4, #12]
 80095c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80095c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095c8:	d003      	beq.n	80095d2 <__swsetup_r+0x7a>
 80095ca:	4621      	mov	r1, r4
 80095cc:	4628      	mov	r0, r5
 80095ce:	f001 fc29 	bl	800ae24 <__smakebuf_r>
 80095d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095d6:	f013 0201 	ands.w	r2, r3, #1
 80095da:	d00a      	beq.n	80095f2 <__swsetup_r+0x9a>
 80095dc:	2200      	movs	r2, #0
 80095de:	60a2      	str	r2, [r4, #8]
 80095e0:	6962      	ldr	r2, [r4, #20]
 80095e2:	4252      	negs	r2, r2
 80095e4:	61a2      	str	r2, [r4, #24]
 80095e6:	6922      	ldr	r2, [r4, #16]
 80095e8:	b942      	cbnz	r2, 80095fc <__swsetup_r+0xa4>
 80095ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80095ee:	d1c5      	bne.n	800957c <__swsetup_r+0x24>
 80095f0:	bd38      	pop	{r3, r4, r5, pc}
 80095f2:	0799      	lsls	r1, r3, #30
 80095f4:	bf58      	it	pl
 80095f6:	6962      	ldrpl	r2, [r4, #20]
 80095f8:	60a2      	str	r2, [r4, #8]
 80095fa:	e7f4      	b.n	80095e6 <__swsetup_r+0x8e>
 80095fc:	2000      	movs	r0, #0
 80095fe:	e7f7      	b.n	80095f0 <__swsetup_r+0x98>
 8009600:	2000001c 	.word	0x2000001c

08009604 <memmove>:
 8009604:	4288      	cmp	r0, r1
 8009606:	b510      	push	{r4, lr}
 8009608:	eb01 0402 	add.w	r4, r1, r2
 800960c:	d902      	bls.n	8009614 <memmove+0x10>
 800960e:	4284      	cmp	r4, r0
 8009610:	4623      	mov	r3, r4
 8009612:	d807      	bhi.n	8009624 <memmove+0x20>
 8009614:	1e43      	subs	r3, r0, #1
 8009616:	42a1      	cmp	r1, r4
 8009618:	d008      	beq.n	800962c <memmove+0x28>
 800961a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800961e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009622:	e7f8      	b.n	8009616 <memmove+0x12>
 8009624:	4402      	add	r2, r0
 8009626:	4601      	mov	r1, r0
 8009628:	428a      	cmp	r2, r1
 800962a:	d100      	bne.n	800962e <memmove+0x2a>
 800962c:	bd10      	pop	{r4, pc}
 800962e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009636:	e7f7      	b.n	8009628 <memmove+0x24>

08009638 <strncpy>:
 8009638:	b510      	push	{r4, lr}
 800963a:	3901      	subs	r1, #1
 800963c:	4603      	mov	r3, r0
 800963e:	b132      	cbz	r2, 800964e <strncpy+0x16>
 8009640:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009644:	f803 4b01 	strb.w	r4, [r3], #1
 8009648:	3a01      	subs	r2, #1
 800964a:	2c00      	cmp	r4, #0
 800964c:	d1f7      	bne.n	800963e <strncpy+0x6>
 800964e:	441a      	add	r2, r3
 8009650:	2100      	movs	r1, #0
 8009652:	4293      	cmp	r3, r2
 8009654:	d100      	bne.n	8009658 <strncpy+0x20>
 8009656:	bd10      	pop	{r4, pc}
 8009658:	f803 1b01 	strb.w	r1, [r3], #1
 800965c:	e7f9      	b.n	8009652 <strncpy+0x1a>
	...

08009660 <_localeconv_r>:
 8009660:	4800      	ldr	r0, [pc, #0]	@ (8009664 <_localeconv_r+0x4>)
 8009662:	4770      	bx	lr
 8009664:	20000664 	.word	0x20000664

08009668 <_sbrk_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	4d06      	ldr	r5, [pc, #24]	@ (8009684 <_sbrk_r+0x1c>)
 800966c:	2300      	movs	r3, #0
 800966e:	4604      	mov	r4, r0
 8009670:	4608      	mov	r0, r1
 8009672:	602b      	str	r3, [r5, #0]
 8009674:	f7f8 fb3a 	bl	8001cec <_sbrk>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_sbrk_r+0x1a>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_sbrk_r+0x1a>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	20006c14 	.word	0x20006c14

08009688 <__libc_fini_array>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	4d07      	ldr	r5, [pc, #28]	@ (80096a8 <__libc_fini_array+0x20>)
 800968c:	4c07      	ldr	r4, [pc, #28]	@ (80096ac <__libc_fini_array+0x24>)
 800968e:	1b64      	subs	r4, r4, r5
 8009690:	10a4      	asrs	r4, r4, #2
 8009692:	b91c      	cbnz	r4, 800969c <__libc_fini_array+0x14>
 8009694:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009698:	f002 b9c0 	b.w	800ba1c <_fini>
 800969c:	3c01      	subs	r4, #1
 800969e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80096a2:	4798      	blx	r3
 80096a4:	e7f5      	b.n	8009692 <__libc_fini_array+0xa>
 80096a6:	bf00      	nop
 80096a8:	0800be7c 	.word	0x0800be7c
 80096ac:	0800be80 	.word	0x0800be80

080096b0 <sysconf>:
 80096b0:	2808      	cmp	r0, #8
 80096b2:	b508      	push	{r3, lr}
 80096b4:	d006      	beq.n	80096c4 <sysconf+0x14>
 80096b6:	f7fd fed3 	bl	8007460 <__errno>
 80096ba:	2316      	movs	r3, #22
 80096bc:	6003      	str	r3, [r0, #0]
 80096be:	f04f 30ff 	mov.w	r0, #4294967295
 80096c2:	bd08      	pop	{r3, pc}
 80096c4:	2080      	movs	r0, #128	@ 0x80
 80096c6:	e7fc      	b.n	80096c2 <sysconf+0x12>

080096c8 <frexp>:
 80096c8:	b570      	push	{r4, r5, r6, lr}
 80096ca:	2100      	movs	r1, #0
 80096cc:	ec55 4b10 	vmov	r4, r5, d0
 80096d0:	6001      	str	r1, [r0, #0]
 80096d2:	4914      	ldr	r1, [pc, #80]	@ (8009724 <frexp+0x5c>)
 80096d4:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80096d8:	428b      	cmp	r3, r1
 80096da:	4606      	mov	r6, r0
 80096dc:	462a      	mov	r2, r5
 80096de:	d81e      	bhi.n	800971e <frexp+0x56>
 80096e0:	4621      	mov	r1, r4
 80096e2:	4319      	orrs	r1, r3
 80096e4:	d01b      	beq.n	800971e <frexp+0x56>
 80096e6:	4910      	ldr	r1, [pc, #64]	@ (8009728 <frexp+0x60>)
 80096e8:	4029      	ands	r1, r5
 80096ea:	b961      	cbnz	r1, 8009706 <frexp+0x3e>
 80096ec:	4b0f      	ldr	r3, [pc, #60]	@ (800972c <frexp+0x64>)
 80096ee:	2200      	movs	r2, #0
 80096f0:	4620      	mov	r0, r4
 80096f2:	4629      	mov	r1, r5
 80096f4:	f7f6 ff90 	bl	8000618 <__aeabi_dmul>
 80096f8:	460a      	mov	r2, r1
 80096fa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80096fe:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8009702:	4604      	mov	r4, r0
 8009704:	6031      	str	r1, [r6, #0]
 8009706:	6831      	ldr	r1, [r6, #0]
 8009708:	151b      	asrs	r3, r3, #20
 800970a:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800970e:	f36f 521e 	bfc	r2, #20, #11
 8009712:	4419      	add	r1, r3
 8009714:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009718:	6031      	str	r1, [r6, #0]
 800971a:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 800971e:	ec45 4b10 	vmov	d0, r4, r5
 8009722:	bd70      	pop	{r4, r5, r6, pc}
 8009724:	7fefffff 	.word	0x7fefffff
 8009728:	7ff00000 	.word	0x7ff00000
 800972c:	43500000 	.word	0x43500000

08009730 <__register_exitproc>:
 8009730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009734:	f8df a074 	ldr.w	sl, [pc, #116]	@ 80097ac <__register_exitproc+0x7c>
 8009738:	4606      	mov	r6, r0
 800973a:	f8da 0000 	ldr.w	r0, [sl]
 800973e:	4698      	mov	r8, r3
 8009740:	460f      	mov	r7, r1
 8009742:	4691      	mov	r9, r2
 8009744:	f7fd feb8 	bl	80074b8 <__retarget_lock_acquire_recursive>
 8009748:	4b16      	ldr	r3, [pc, #88]	@ (80097a4 <__register_exitproc+0x74>)
 800974a:	681c      	ldr	r4, [r3, #0]
 800974c:	b90c      	cbnz	r4, 8009752 <__register_exitproc+0x22>
 800974e:	4c16      	ldr	r4, [pc, #88]	@ (80097a8 <__register_exitproc+0x78>)
 8009750:	601c      	str	r4, [r3, #0]
 8009752:	6865      	ldr	r5, [r4, #4]
 8009754:	f8da 0000 	ldr.w	r0, [sl]
 8009758:	2d1f      	cmp	r5, #31
 800975a:	dd05      	ble.n	8009768 <__register_exitproc+0x38>
 800975c:	f7fd fead 	bl	80074ba <__retarget_lock_release_recursive>
 8009760:	f04f 30ff 	mov.w	r0, #4294967295
 8009764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009768:	b19e      	cbz	r6, 8009792 <__register_exitproc+0x62>
 800976a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800976e:	2201      	movs	r2, #1
 8009770:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8009774:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8009778:	40aa      	lsls	r2, r5
 800977a:	4313      	orrs	r3, r2
 800977c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8009780:	2e02      	cmp	r6, #2
 8009782:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8009786:	bf02      	ittt	eq
 8009788:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800978c:	4313      	orreq	r3, r2
 800978e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8009792:	1c6b      	adds	r3, r5, #1
 8009794:	3502      	adds	r5, #2
 8009796:	6063      	str	r3, [r4, #4]
 8009798:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800979c:	f7fd fe8d 	bl	80074ba <__retarget_lock_release_recursive>
 80097a0:	2000      	movs	r0, #0
 80097a2:	e7df      	b.n	8009764 <__register_exitproc+0x34>
 80097a4:	20006c1c 	.word	0x20006c1c
 80097a8:	20006c54 	.word	0x20006c54
 80097ac:	20000160 	.word	0x20000160

080097b0 <quorem>:
 80097b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b4:	6903      	ldr	r3, [r0, #16]
 80097b6:	690c      	ldr	r4, [r1, #16]
 80097b8:	42a3      	cmp	r3, r4
 80097ba:	4607      	mov	r7, r0
 80097bc:	db7e      	blt.n	80098bc <quorem+0x10c>
 80097be:	3c01      	subs	r4, #1
 80097c0:	f101 0814 	add.w	r8, r1, #20
 80097c4:	00a3      	lsls	r3, r4, #2
 80097c6:	f100 0514 	add.w	r5, r0, #20
 80097ca:	9300      	str	r3, [sp, #0]
 80097cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097d0:	9301      	str	r3, [sp, #4]
 80097d2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80097d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097da:	3301      	adds	r3, #1
 80097dc:	429a      	cmp	r2, r3
 80097de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80097e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80097e6:	d32e      	bcc.n	8009846 <quorem+0x96>
 80097e8:	f04f 0a00 	mov.w	sl, #0
 80097ec:	46c4      	mov	ip, r8
 80097ee:	46ae      	mov	lr, r5
 80097f0:	46d3      	mov	fp, sl
 80097f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80097f6:	b298      	uxth	r0, r3
 80097f8:	fb06 a000 	mla	r0, r6, r0, sl
 80097fc:	0c02      	lsrs	r2, r0, #16
 80097fe:	0c1b      	lsrs	r3, r3, #16
 8009800:	fb06 2303 	mla	r3, r6, r3, r2
 8009804:	f8de 2000 	ldr.w	r2, [lr]
 8009808:	b280      	uxth	r0, r0
 800980a:	b292      	uxth	r2, r2
 800980c:	1a12      	subs	r2, r2, r0
 800980e:	445a      	add	r2, fp
 8009810:	f8de 0000 	ldr.w	r0, [lr]
 8009814:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009818:	b29b      	uxth	r3, r3
 800981a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800981e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009822:	b292      	uxth	r2, r2
 8009824:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009828:	45e1      	cmp	r9, ip
 800982a:	f84e 2b04 	str.w	r2, [lr], #4
 800982e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009832:	d2de      	bcs.n	80097f2 <quorem+0x42>
 8009834:	9b00      	ldr	r3, [sp, #0]
 8009836:	58eb      	ldr	r3, [r5, r3]
 8009838:	b92b      	cbnz	r3, 8009846 <quorem+0x96>
 800983a:	9b01      	ldr	r3, [sp, #4]
 800983c:	3b04      	subs	r3, #4
 800983e:	429d      	cmp	r5, r3
 8009840:	461a      	mov	r2, r3
 8009842:	d32f      	bcc.n	80098a4 <quorem+0xf4>
 8009844:	613c      	str	r4, [r7, #16]
 8009846:	4638      	mov	r0, r7
 8009848:	f001 f814 	bl	800a874 <__mcmp>
 800984c:	2800      	cmp	r0, #0
 800984e:	db25      	blt.n	800989c <quorem+0xec>
 8009850:	4629      	mov	r1, r5
 8009852:	2000      	movs	r0, #0
 8009854:	f858 2b04 	ldr.w	r2, [r8], #4
 8009858:	f8d1 c000 	ldr.w	ip, [r1]
 800985c:	fa1f fe82 	uxth.w	lr, r2
 8009860:	fa1f f38c 	uxth.w	r3, ip
 8009864:	eba3 030e 	sub.w	r3, r3, lr
 8009868:	4403      	add	r3, r0
 800986a:	0c12      	lsrs	r2, r2, #16
 800986c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009870:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009874:	b29b      	uxth	r3, r3
 8009876:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800987a:	45c1      	cmp	r9, r8
 800987c:	f841 3b04 	str.w	r3, [r1], #4
 8009880:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009884:	d2e6      	bcs.n	8009854 <quorem+0xa4>
 8009886:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800988a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800988e:	b922      	cbnz	r2, 800989a <quorem+0xea>
 8009890:	3b04      	subs	r3, #4
 8009892:	429d      	cmp	r5, r3
 8009894:	461a      	mov	r2, r3
 8009896:	d30b      	bcc.n	80098b0 <quorem+0x100>
 8009898:	613c      	str	r4, [r7, #16]
 800989a:	3601      	adds	r6, #1
 800989c:	4630      	mov	r0, r6
 800989e:	b003      	add	sp, #12
 80098a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a4:	6812      	ldr	r2, [r2, #0]
 80098a6:	3b04      	subs	r3, #4
 80098a8:	2a00      	cmp	r2, #0
 80098aa:	d1cb      	bne.n	8009844 <quorem+0x94>
 80098ac:	3c01      	subs	r4, #1
 80098ae:	e7c6      	b.n	800983e <quorem+0x8e>
 80098b0:	6812      	ldr	r2, [r2, #0]
 80098b2:	3b04      	subs	r3, #4
 80098b4:	2a00      	cmp	r2, #0
 80098b6:	d1ef      	bne.n	8009898 <quorem+0xe8>
 80098b8:	3c01      	subs	r4, #1
 80098ba:	e7ea      	b.n	8009892 <quorem+0xe2>
 80098bc:	2000      	movs	r0, #0
 80098be:	e7ee      	b.n	800989e <quorem+0xee>

080098c0 <_dtoa_r>:
 80098c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098c4:	b097      	sub	sp, #92	@ 0x5c
 80098c6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80098ca:	9107      	str	r1, [sp, #28]
 80098cc:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80098ce:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80098d0:	920c      	str	r2, [sp, #48]	@ 0x30
 80098d2:	ec55 4b10 	vmov	r4, r5, d0
 80098d6:	4681      	mov	r9, r0
 80098d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80098da:	b149      	cbz	r1, 80098f0 <_dtoa_r+0x30>
 80098dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80098de:	604a      	str	r2, [r1, #4]
 80098e0:	2301      	movs	r3, #1
 80098e2:	4093      	lsls	r3, r2
 80098e4:	608b      	str	r3, [r1, #8]
 80098e6:	f000 fdc6 	bl	800a476 <_Bfree>
 80098ea:	2300      	movs	r3, #0
 80098ec:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 80098f0:	1e2b      	subs	r3, r5, #0
 80098f2:	bfb9      	ittee	lt
 80098f4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80098f8:	9305      	strlt	r3, [sp, #20]
 80098fa:	2300      	movge	r3, #0
 80098fc:	6033      	strge	r3, [r6, #0]
 80098fe:	9f05      	ldr	r7, [sp, #20]
 8009900:	4b99      	ldr	r3, [pc, #612]	@ (8009b68 <_dtoa_r+0x2a8>)
 8009902:	bfbc      	itt	lt
 8009904:	2201      	movlt	r2, #1
 8009906:	6032      	strlt	r2, [r6, #0]
 8009908:	43bb      	bics	r3, r7
 800990a:	d114      	bne.n	8009936 <_dtoa_r+0x76>
 800990c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800990e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009912:	6013      	str	r3, [r2, #0]
 8009914:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009918:	4323      	orrs	r3, r4
 800991a:	f000 8557 	beq.w	800a3cc <_dtoa_r+0xb0c>
 800991e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009920:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009b80 <_dtoa_r+0x2c0>
 8009924:	b11b      	cbz	r3, 800992e <_dtoa_r+0x6e>
 8009926:	f10a 0303 	add.w	r3, sl, #3
 800992a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800992c:	6013      	str	r3, [r2, #0]
 800992e:	4650      	mov	r0, sl
 8009930:	b017      	add	sp, #92	@ 0x5c
 8009932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009936:	ed9d 7b04 	vldr	d7, [sp, #16]
 800993a:	2200      	movs	r2, #0
 800993c:	ec51 0b17 	vmov	r0, r1, d7
 8009940:	2300      	movs	r3, #0
 8009942:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009946:	f7f7 f8cf 	bl	8000ae8 <__aeabi_dcmpeq>
 800994a:	4680      	mov	r8, r0
 800994c:	b150      	cbz	r0, 8009964 <_dtoa_r+0xa4>
 800994e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009950:	2301      	movs	r3, #1
 8009952:	6013      	str	r3, [r2, #0]
 8009954:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009956:	b113      	cbz	r3, 800995e <_dtoa_r+0x9e>
 8009958:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800995a:	4b84      	ldr	r3, [pc, #528]	@ (8009b6c <_dtoa_r+0x2ac>)
 800995c:	6013      	str	r3, [r2, #0]
 800995e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8009b84 <_dtoa_r+0x2c4>
 8009962:	e7e4      	b.n	800992e <_dtoa_r+0x6e>
 8009964:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009968:	aa14      	add	r2, sp, #80	@ 0x50
 800996a:	a915      	add	r1, sp, #84	@ 0x54
 800996c:	4648      	mov	r0, r9
 800996e:	f001 f831 	bl	800a9d4 <__d2b>
 8009972:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009976:	9002      	str	r0, [sp, #8]
 8009978:	2e00      	cmp	r6, #0
 800997a:	d078      	beq.n	8009a6e <_dtoa_r+0x1ae>
 800997c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800997e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009982:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009986:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800998a:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800998e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009992:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009996:	4619      	mov	r1, r3
 8009998:	2200      	movs	r2, #0
 800999a:	4b75      	ldr	r3, [pc, #468]	@ (8009b70 <_dtoa_r+0x2b0>)
 800999c:	f7f6 fc84 	bl	80002a8 <__aeabi_dsub>
 80099a0:	a36b      	add	r3, pc, #428	@ (adr r3, 8009b50 <_dtoa_r+0x290>)
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	f7f6 fe37 	bl	8000618 <__aeabi_dmul>
 80099aa:	a36b      	add	r3, pc, #428	@ (adr r3, 8009b58 <_dtoa_r+0x298>)
 80099ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b0:	f7f6 fc7c 	bl	80002ac <__adddf3>
 80099b4:	4604      	mov	r4, r0
 80099b6:	4630      	mov	r0, r6
 80099b8:	460d      	mov	r5, r1
 80099ba:	f7f6 fdc3 	bl	8000544 <__aeabi_i2d>
 80099be:	a368      	add	r3, pc, #416	@ (adr r3, 8009b60 <_dtoa_r+0x2a0>)
 80099c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c4:	f7f6 fe28 	bl	8000618 <__aeabi_dmul>
 80099c8:	4602      	mov	r2, r0
 80099ca:	460b      	mov	r3, r1
 80099cc:	4620      	mov	r0, r4
 80099ce:	4629      	mov	r1, r5
 80099d0:	f7f6 fc6c 	bl	80002ac <__adddf3>
 80099d4:	4604      	mov	r4, r0
 80099d6:	460d      	mov	r5, r1
 80099d8:	f7f7 f8ce 	bl	8000b78 <__aeabi_d2iz>
 80099dc:	2200      	movs	r2, #0
 80099de:	4607      	mov	r7, r0
 80099e0:	2300      	movs	r3, #0
 80099e2:	4620      	mov	r0, r4
 80099e4:	4629      	mov	r1, r5
 80099e6:	f7f7 f889 	bl	8000afc <__aeabi_dcmplt>
 80099ea:	b140      	cbz	r0, 80099fe <_dtoa_r+0x13e>
 80099ec:	4638      	mov	r0, r7
 80099ee:	f7f6 fda9 	bl	8000544 <__aeabi_i2d>
 80099f2:	4622      	mov	r2, r4
 80099f4:	462b      	mov	r3, r5
 80099f6:	f7f7 f877 	bl	8000ae8 <__aeabi_dcmpeq>
 80099fa:	b900      	cbnz	r0, 80099fe <_dtoa_r+0x13e>
 80099fc:	3f01      	subs	r7, #1
 80099fe:	2f16      	cmp	r7, #22
 8009a00:	d852      	bhi.n	8009aa8 <_dtoa_r+0x1e8>
 8009a02:	4b5c      	ldr	r3, [pc, #368]	@ (8009b74 <_dtoa_r+0x2b4>)
 8009a04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a10:	f7f7 f874 	bl	8000afc <__aeabi_dcmplt>
 8009a14:	2800      	cmp	r0, #0
 8009a16:	d049      	beq.n	8009aac <_dtoa_r+0x1ec>
 8009a18:	3f01      	subs	r7, #1
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a1e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a20:	1b9b      	subs	r3, r3, r6
 8009a22:	1e5a      	subs	r2, r3, #1
 8009a24:	bf45      	ittet	mi
 8009a26:	f1c3 0301 	rsbmi	r3, r3, #1
 8009a2a:	9300      	strmi	r3, [sp, #0]
 8009a2c:	2300      	movpl	r3, #0
 8009a2e:	2300      	movmi	r3, #0
 8009a30:	9206      	str	r2, [sp, #24]
 8009a32:	bf54      	ite	pl
 8009a34:	9300      	strpl	r3, [sp, #0]
 8009a36:	9306      	strmi	r3, [sp, #24]
 8009a38:	2f00      	cmp	r7, #0
 8009a3a:	db39      	blt.n	8009ab0 <_dtoa_r+0x1f0>
 8009a3c:	9b06      	ldr	r3, [sp, #24]
 8009a3e:	970d      	str	r7, [sp, #52]	@ 0x34
 8009a40:	443b      	add	r3, r7
 8009a42:	9306      	str	r3, [sp, #24]
 8009a44:	2300      	movs	r3, #0
 8009a46:	9308      	str	r3, [sp, #32]
 8009a48:	9b07      	ldr	r3, [sp, #28]
 8009a4a:	2b09      	cmp	r3, #9
 8009a4c:	d864      	bhi.n	8009b18 <_dtoa_r+0x258>
 8009a4e:	2b05      	cmp	r3, #5
 8009a50:	bfc4      	itt	gt
 8009a52:	3b04      	subgt	r3, #4
 8009a54:	9307      	strgt	r3, [sp, #28]
 8009a56:	9b07      	ldr	r3, [sp, #28]
 8009a58:	f1a3 0302 	sub.w	r3, r3, #2
 8009a5c:	bfcc      	ite	gt
 8009a5e:	2400      	movgt	r4, #0
 8009a60:	2401      	movle	r4, #1
 8009a62:	2b03      	cmp	r3, #3
 8009a64:	d864      	bhi.n	8009b30 <_dtoa_r+0x270>
 8009a66:	e8df f003 	tbb	[pc, r3]
 8009a6a:	5553      	.short	0x5553
 8009a6c:	2b37      	.short	0x2b37
 8009a6e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009a72:	441e      	add	r6, r3
 8009a74:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009a78:	2b20      	cmp	r3, #32
 8009a7a:	bfc1      	itttt	gt
 8009a7c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009a80:	409f      	lslgt	r7, r3
 8009a82:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009a86:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009a8a:	bfd6      	itet	le
 8009a8c:	f1c3 0320 	rsble	r3, r3, #32
 8009a90:	ea47 0003 	orrgt.w	r0, r7, r3
 8009a94:	fa04 f003 	lslle.w	r0, r4, r3
 8009a98:	f7f6 fd44 	bl	8000524 <__aeabi_ui2d>
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009aa2:	3e01      	subs	r6, #1
 8009aa4:	9212      	str	r2, [sp, #72]	@ 0x48
 8009aa6:	e776      	b.n	8009996 <_dtoa_r+0xd6>
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	e7b7      	b.n	8009a1c <_dtoa_r+0x15c>
 8009aac:	9010      	str	r0, [sp, #64]	@ 0x40
 8009aae:	e7b6      	b.n	8009a1e <_dtoa_r+0x15e>
 8009ab0:	9b00      	ldr	r3, [sp, #0]
 8009ab2:	1bdb      	subs	r3, r3, r7
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	427b      	negs	r3, r7
 8009ab8:	9308      	str	r3, [sp, #32]
 8009aba:	2300      	movs	r3, #0
 8009abc:	930d      	str	r3, [sp, #52]	@ 0x34
 8009abe:	e7c3      	b.n	8009a48 <_dtoa_r+0x188>
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ac6:	eb07 0b03 	add.w	fp, r7, r3
 8009aca:	f10b 0301 	add.w	r3, fp, #1
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	9303      	str	r3, [sp, #12]
 8009ad2:	bfb8      	it	lt
 8009ad4:	2301      	movlt	r3, #1
 8009ad6:	e006      	b.n	8009ae6 <_dtoa_r+0x226>
 8009ad8:	2301      	movs	r3, #1
 8009ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8009adc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	dd29      	ble.n	8009b36 <_dtoa_r+0x276>
 8009ae2:	469b      	mov	fp, r3
 8009ae4:	9303      	str	r3, [sp, #12]
 8009ae6:	2100      	movs	r1, #0
 8009ae8:	2204      	movs	r2, #4
 8009aea:	f102 0014 	add.w	r0, r2, #20
 8009aee:	4298      	cmp	r0, r3
 8009af0:	d929      	bls.n	8009b46 <_dtoa_r+0x286>
 8009af2:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 8009af6:	4648      	mov	r0, r9
 8009af8:	f000 fc98 	bl	800a42c <_Balloc>
 8009afc:	4682      	mov	sl, r0
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d142      	bne.n	8009b88 <_dtoa_r+0x2c8>
 8009b02:	4b1d      	ldr	r3, [pc, #116]	@ (8009b78 <_dtoa_r+0x2b8>)
 8009b04:	4602      	mov	r2, r0
 8009b06:	f240 11af 	movw	r1, #431	@ 0x1af
 8009b0a:	481c      	ldr	r0, [pc, #112]	@ (8009b7c <_dtoa_r+0x2bc>)
 8009b0c:	f001 f9e8 	bl	800aee0 <__assert_func>
 8009b10:	2300      	movs	r3, #0
 8009b12:	e7e2      	b.n	8009ada <_dtoa_r+0x21a>
 8009b14:	2300      	movs	r3, #0
 8009b16:	e7d4      	b.n	8009ac2 <_dtoa_r+0x202>
 8009b18:	2401      	movs	r4, #1
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	9307      	str	r3, [sp, #28]
 8009b1e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009b20:	f04f 3bff 	mov.w	fp, #4294967295
 8009b24:	2200      	movs	r2, #0
 8009b26:	f8cd b00c 	str.w	fp, [sp, #12]
 8009b2a:	2312      	movs	r3, #18
 8009b2c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b2e:	e7da      	b.n	8009ae6 <_dtoa_r+0x226>
 8009b30:	2301      	movs	r3, #1
 8009b32:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b34:	e7f4      	b.n	8009b20 <_dtoa_r+0x260>
 8009b36:	f04f 0b01 	mov.w	fp, #1
 8009b3a:	f8cd b00c 	str.w	fp, [sp, #12]
 8009b3e:	465b      	mov	r3, fp
 8009b40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009b44:	e7cf      	b.n	8009ae6 <_dtoa_r+0x226>
 8009b46:	3101      	adds	r1, #1
 8009b48:	0052      	lsls	r2, r2, #1
 8009b4a:	e7ce      	b.n	8009aea <_dtoa_r+0x22a>
 8009b4c:	f3af 8000 	nop.w
 8009b50:	636f4361 	.word	0x636f4361
 8009b54:	3fd287a7 	.word	0x3fd287a7
 8009b58:	8b60c8b3 	.word	0x8b60c8b3
 8009b5c:	3fc68a28 	.word	0x3fc68a28
 8009b60:	509f79fb 	.word	0x509f79fb
 8009b64:	3fd34413 	.word	0x3fd34413
 8009b68:	7ff00000 	.word	0x7ff00000
 8009b6c:	0800bb13 	.word	0x0800bb13
 8009b70:	3ff80000 	.word	0x3ff80000
 8009b74:	0800bc80 	.word	0x0800bc80
 8009b78:	0800bb21 	.word	0x0800bb21
 8009b7c:	0800bb32 	.word	0x0800bb32
 8009b80:	0800bb1d 	.word	0x0800bb1d
 8009b84:	0800bb12 	.word	0x0800bb12
 8009b88:	9b03      	ldr	r3, [sp, #12]
 8009b8a:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 8009b8e:	2b0e      	cmp	r3, #14
 8009b90:	f200 80a1 	bhi.w	8009cd6 <_dtoa_r+0x416>
 8009b94:	2c00      	cmp	r4, #0
 8009b96:	f000 809e 	beq.w	8009cd6 <_dtoa_r+0x416>
 8009b9a:	2f00      	cmp	r7, #0
 8009b9c:	dd33      	ble.n	8009c06 <_dtoa_r+0x346>
 8009b9e:	4b9c      	ldr	r3, [pc, #624]	@ (8009e10 <_dtoa_r+0x550>)
 8009ba0:	f007 020f 	and.w	r2, r7, #15
 8009ba4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ba8:	ed93 7b00 	vldr	d7, [r3]
 8009bac:	05f8      	lsls	r0, r7, #23
 8009bae:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009bb2:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009bb6:	d516      	bpl.n	8009be6 <_dtoa_r+0x326>
 8009bb8:	4b96      	ldr	r3, [pc, #600]	@ (8009e14 <_dtoa_r+0x554>)
 8009bba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009bbe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009bc2:	f7f6 fe53 	bl	800086c <__aeabi_ddiv>
 8009bc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bca:	f004 040f 	and.w	r4, r4, #15
 8009bce:	2603      	movs	r6, #3
 8009bd0:	4d90      	ldr	r5, [pc, #576]	@ (8009e14 <_dtoa_r+0x554>)
 8009bd2:	b954      	cbnz	r4, 8009bea <_dtoa_r+0x32a>
 8009bd4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009bd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bdc:	f7f6 fe46 	bl	800086c <__aeabi_ddiv>
 8009be0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009be4:	e028      	b.n	8009c38 <_dtoa_r+0x378>
 8009be6:	2602      	movs	r6, #2
 8009be8:	e7f2      	b.n	8009bd0 <_dtoa_r+0x310>
 8009bea:	07e1      	lsls	r1, r4, #31
 8009bec:	d508      	bpl.n	8009c00 <_dtoa_r+0x340>
 8009bee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009bf2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009bf6:	f7f6 fd0f 	bl	8000618 <__aeabi_dmul>
 8009bfa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bfe:	3601      	adds	r6, #1
 8009c00:	1064      	asrs	r4, r4, #1
 8009c02:	3508      	adds	r5, #8
 8009c04:	e7e5      	b.n	8009bd2 <_dtoa_r+0x312>
 8009c06:	f000 80af 	beq.w	8009d68 <_dtoa_r+0x4a8>
 8009c0a:	427c      	negs	r4, r7
 8009c0c:	4b80      	ldr	r3, [pc, #512]	@ (8009e10 <_dtoa_r+0x550>)
 8009c0e:	4d81      	ldr	r5, [pc, #516]	@ (8009e14 <_dtoa_r+0x554>)
 8009c10:	f004 020f 	and.w	r2, r4, #15
 8009c14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c20:	f7f6 fcfa 	bl	8000618 <__aeabi_dmul>
 8009c24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c28:	1124      	asrs	r4, r4, #4
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	2602      	movs	r6, #2
 8009c2e:	2c00      	cmp	r4, #0
 8009c30:	f040 808f 	bne.w	8009d52 <_dtoa_r+0x492>
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d1d3      	bne.n	8009be0 <_dtoa_r+0x320>
 8009c38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	f000 8094 	beq.w	8009d6c <_dtoa_r+0x4ac>
 8009c44:	4b74      	ldr	r3, [pc, #464]	@ (8009e18 <_dtoa_r+0x558>)
 8009c46:	2200      	movs	r2, #0
 8009c48:	4620      	mov	r0, r4
 8009c4a:	4629      	mov	r1, r5
 8009c4c:	f7f6 ff56 	bl	8000afc <__aeabi_dcmplt>
 8009c50:	2800      	cmp	r0, #0
 8009c52:	f000 808b 	beq.w	8009d6c <_dtoa_r+0x4ac>
 8009c56:	9b03      	ldr	r3, [sp, #12]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f000 8087 	beq.w	8009d6c <_dtoa_r+0x4ac>
 8009c5e:	f1bb 0f00 	cmp.w	fp, #0
 8009c62:	dd34      	ble.n	8009cce <_dtoa_r+0x40e>
 8009c64:	4620      	mov	r0, r4
 8009c66:	4b6d      	ldr	r3, [pc, #436]	@ (8009e1c <_dtoa_r+0x55c>)
 8009c68:	2200      	movs	r2, #0
 8009c6a:	4629      	mov	r1, r5
 8009c6c:	f7f6 fcd4 	bl	8000618 <__aeabi_dmul>
 8009c70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c74:	f107 38ff 	add.w	r8, r7, #4294967295
 8009c78:	3601      	adds	r6, #1
 8009c7a:	465c      	mov	r4, fp
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	f7f6 fc61 	bl	8000544 <__aeabi_i2d>
 8009c82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c86:	f7f6 fcc7 	bl	8000618 <__aeabi_dmul>
 8009c8a:	4b65      	ldr	r3, [pc, #404]	@ (8009e20 <_dtoa_r+0x560>)
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f7f6 fb0d 	bl	80002ac <__adddf3>
 8009c92:	4605      	mov	r5, r0
 8009c94:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009c98:	2c00      	cmp	r4, #0
 8009c9a:	d16a      	bne.n	8009d72 <_dtoa_r+0x4b2>
 8009c9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ca0:	4b60      	ldr	r3, [pc, #384]	@ (8009e24 <_dtoa_r+0x564>)
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f7f6 fb00 	bl	80002a8 <__aeabi_dsub>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	460b      	mov	r3, r1
 8009cac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009cb0:	462a      	mov	r2, r5
 8009cb2:	4633      	mov	r3, r6
 8009cb4:	f7f6 ff40 	bl	8000b38 <__aeabi_dcmpgt>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	f040 8297 	bne.w	800a1ec <_dtoa_r+0x92c>
 8009cbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cc2:	462a      	mov	r2, r5
 8009cc4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009cc8:	f7f6 ff18 	bl	8000afc <__aeabi_dcmplt>
 8009ccc:	bb38      	cbnz	r0, 8009d1e <_dtoa_r+0x45e>
 8009cce:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009cd2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009cd6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	f2c0 8156 	blt.w	8009f8a <_dtoa_r+0x6ca>
 8009cde:	2f0e      	cmp	r7, #14
 8009ce0:	f300 8153 	bgt.w	8009f8a <_dtoa_r+0x6ca>
 8009ce4:	4b4a      	ldr	r3, [pc, #296]	@ (8009e10 <_dtoa_r+0x550>)
 8009ce6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009cea:	ed93 7b00 	vldr	d7, [r3]
 8009cee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	ed8d 7b00 	vstr	d7, [sp]
 8009cf6:	f280 80e4 	bge.w	8009ec2 <_dtoa_r+0x602>
 8009cfa:	9b03      	ldr	r3, [sp, #12]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	f300 80e0 	bgt.w	8009ec2 <_dtoa_r+0x602>
 8009d02:	d10c      	bne.n	8009d1e <_dtoa_r+0x45e>
 8009d04:	4b47      	ldr	r3, [pc, #284]	@ (8009e24 <_dtoa_r+0x564>)
 8009d06:	2200      	movs	r2, #0
 8009d08:	ec51 0b17 	vmov	r0, r1, d7
 8009d0c:	f7f6 fc84 	bl	8000618 <__aeabi_dmul>
 8009d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d14:	f7f6 ff06 	bl	8000b24 <__aeabi_dcmpge>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	f000 8265 	beq.w	800a1e8 <_dtoa_r+0x928>
 8009d1e:	2400      	movs	r4, #0
 8009d20:	4625      	mov	r5, r4
 8009d22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d24:	4656      	mov	r6, sl
 8009d26:	ea6f 0803 	mvn.w	r8, r3
 8009d2a:	2700      	movs	r7, #0
 8009d2c:	4621      	mov	r1, r4
 8009d2e:	4648      	mov	r0, r9
 8009d30:	f000 fba1 	bl	800a476 <_Bfree>
 8009d34:	2d00      	cmp	r5, #0
 8009d36:	f000 80bc 	beq.w	8009eb2 <_dtoa_r+0x5f2>
 8009d3a:	b12f      	cbz	r7, 8009d48 <_dtoa_r+0x488>
 8009d3c:	42af      	cmp	r7, r5
 8009d3e:	d003      	beq.n	8009d48 <_dtoa_r+0x488>
 8009d40:	4639      	mov	r1, r7
 8009d42:	4648      	mov	r0, r9
 8009d44:	f000 fb97 	bl	800a476 <_Bfree>
 8009d48:	4629      	mov	r1, r5
 8009d4a:	4648      	mov	r0, r9
 8009d4c:	f000 fb93 	bl	800a476 <_Bfree>
 8009d50:	e0af      	b.n	8009eb2 <_dtoa_r+0x5f2>
 8009d52:	07e2      	lsls	r2, r4, #31
 8009d54:	d505      	bpl.n	8009d62 <_dtoa_r+0x4a2>
 8009d56:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d5a:	f7f6 fc5d 	bl	8000618 <__aeabi_dmul>
 8009d5e:	3601      	adds	r6, #1
 8009d60:	2301      	movs	r3, #1
 8009d62:	1064      	asrs	r4, r4, #1
 8009d64:	3508      	adds	r5, #8
 8009d66:	e762      	b.n	8009c2e <_dtoa_r+0x36e>
 8009d68:	2602      	movs	r6, #2
 8009d6a:	e765      	b.n	8009c38 <_dtoa_r+0x378>
 8009d6c:	9c03      	ldr	r4, [sp, #12]
 8009d6e:	46b8      	mov	r8, r7
 8009d70:	e784      	b.n	8009c7c <_dtoa_r+0x3bc>
 8009d72:	4b27      	ldr	r3, [pc, #156]	@ (8009e10 <_dtoa_r+0x550>)
 8009d74:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d76:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009d7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d7e:	4454      	add	r4, sl
 8009d80:	2900      	cmp	r1, #0
 8009d82:	d053      	beq.n	8009e2c <_dtoa_r+0x56c>
 8009d84:	4928      	ldr	r1, [pc, #160]	@ (8009e28 <_dtoa_r+0x568>)
 8009d86:	2000      	movs	r0, #0
 8009d88:	f7f6 fd70 	bl	800086c <__aeabi_ddiv>
 8009d8c:	4633      	mov	r3, r6
 8009d8e:	462a      	mov	r2, r5
 8009d90:	f7f6 fa8a 	bl	80002a8 <__aeabi_dsub>
 8009d94:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d98:	4656      	mov	r6, sl
 8009d9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d9e:	f7f6 feeb 	bl	8000b78 <__aeabi_d2iz>
 8009da2:	4605      	mov	r5, r0
 8009da4:	f7f6 fbce 	bl	8000544 <__aeabi_i2d>
 8009da8:	4602      	mov	r2, r0
 8009daa:	460b      	mov	r3, r1
 8009dac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009db0:	f7f6 fa7a 	bl	80002a8 <__aeabi_dsub>
 8009db4:	3530      	adds	r5, #48	@ 0x30
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009dbe:	f806 5b01 	strb.w	r5, [r6], #1
 8009dc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009dc6:	f7f6 fe99 	bl	8000afc <__aeabi_dcmplt>
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	d171      	bne.n	8009eb2 <_dtoa_r+0x5f2>
 8009dce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dd2:	4911      	ldr	r1, [pc, #68]	@ (8009e18 <_dtoa_r+0x558>)
 8009dd4:	2000      	movs	r0, #0
 8009dd6:	f7f6 fa67 	bl	80002a8 <__aeabi_dsub>
 8009dda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009dde:	f7f6 fe8d 	bl	8000afc <__aeabi_dcmplt>
 8009de2:	2800      	cmp	r0, #0
 8009de4:	f040 80b3 	bne.w	8009f4e <_dtoa_r+0x68e>
 8009de8:	42a6      	cmp	r6, r4
 8009dea:	f43f af70 	beq.w	8009cce <_dtoa_r+0x40e>
 8009dee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009df2:	4b0a      	ldr	r3, [pc, #40]	@ (8009e1c <_dtoa_r+0x55c>)
 8009df4:	2200      	movs	r2, #0
 8009df6:	f7f6 fc0f 	bl	8000618 <__aeabi_dmul>
 8009dfa:	4b08      	ldr	r3, [pc, #32]	@ (8009e1c <_dtoa_r+0x55c>)
 8009dfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009e00:	2200      	movs	r2, #0
 8009e02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e06:	f7f6 fc07 	bl	8000618 <__aeabi_dmul>
 8009e0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e0e:	e7c4      	b.n	8009d9a <_dtoa_r+0x4da>
 8009e10:	0800bc80 	.word	0x0800bc80
 8009e14:	0800bc58 	.word	0x0800bc58
 8009e18:	3ff00000 	.word	0x3ff00000
 8009e1c:	40240000 	.word	0x40240000
 8009e20:	401c0000 	.word	0x401c0000
 8009e24:	40140000 	.word	0x40140000
 8009e28:	3fe00000 	.word	0x3fe00000
 8009e2c:	4631      	mov	r1, r6
 8009e2e:	4628      	mov	r0, r5
 8009e30:	f7f6 fbf2 	bl	8000618 <__aeabi_dmul>
 8009e34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009e38:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009e3a:	4656      	mov	r6, sl
 8009e3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e40:	f7f6 fe9a 	bl	8000b78 <__aeabi_d2iz>
 8009e44:	4605      	mov	r5, r0
 8009e46:	f7f6 fb7d 	bl	8000544 <__aeabi_i2d>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	460b      	mov	r3, r1
 8009e4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e52:	f7f6 fa29 	bl	80002a8 <__aeabi_dsub>
 8009e56:	3530      	adds	r5, #48	@ 0x30
 8009e58:	f806 5b01 	strb.w	r5, [r6], #1
 8009e5c:	4602      	mov	r2, r0
 8009e5e:	460b      	mov	r3, r1
 8009e60:	42a6      	cmp	r6, r4
 8009e62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e66:	f04f 0200 	mov.w	r2, #0
 8009e6a:	d124      	bne.n	8009eb6 <_dtoa_r+0x5f6>
 8009e6c:	4baf      	ldr	r3, [pc, #700]	@ (800a12c <_dtoa_r+0x86c>)
 8009e6e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009e72:	f7f6 fa1b 	bl	80002ac <__adddf3>
 8009e76:	4602      	mov	r2, r0
 8009e78:	460b      	mov	r3, r1
 8009e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e7e:	f7f6 fe5b 	bl	8000b38 <__aeabi_dcmpgt>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d163      	bne.n	8009f4e <_dtoa_r+0x68e>
 8009e86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e8a:	49a8      	ldr	r1, [pc, #672]	@ (800a12c <_dtoa_r+0x86c>)
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	f7f6 fa0b 	bl	80002a8 <__aeabi_dsub>
 8009e92:	4602      	mov	r2, r0
 8009e94:	460b      	mov	r3, r1
 8009e96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e9a:	f7f6 fe2f 	bl	8000afc <__aeabi_dcmplt>
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	f43f af15 	beq.w	8009cce <_dtoa_r+0x40e>
 8009ea4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009ea6:	1e73      	subs	r3, r6, #1
 8009ea8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009eaa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009eae:	2b30      	cmp	r3, #48	@ 0x30
 8009eb0:	d0f8      	beq.n	8009ea4 <_dtoa_r+0x5e4>
 8009eb2:	4647      	mov	r7, r8
 8009eb4:	e03b      	b.n	8009f2e <_dtoa_r+0x66e>
 8009eb6:	4b9e      	ldr	r3, [pc, #632]	@ (800a130 <_dtoa_r+0x870>)
 8009eb8:	f7f6 fbae 	bl	8000618 <__aeabi_dmul>
 8009ebc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ec0:	e7bc      	b.n	8009e3c <_dtoa_r+0x57c>
 8009ec2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009ec6:	4656      	mov	r6, sl
 8009ec8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ecc:	4620      	mov	r0, r4
 8009ece:	4629      	mov	r1, r5
 8009ed0:	f7f6 fccc 	bl	800086c <__aeabi_ddiv>
 8009ed4:	f7f6 fe50 	bl	8000b78 <__aeabi_d2iz>
 8009ed8:	4680      	mov	r8, r0
 8009eda:	f7f6 fb33 	bl	8000544 <__aeabi_i2d>
 8009ede:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ee2:	f7f6 fb99 	bl	8000618 <__aeabi_dmul>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	460b      	mov	r3, r1
 8009eea:	4620      	mov	r0, r4
 8009eec:	4629      	mov	r1, r5
 8009eee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009ef2:	f7f6 f9d9 	bl	80002a8 <__aeabi_dsub>
 8009ef6:	f806 4b01 	strb.w	r4, [r6], #1
 8009efa:	9d03      	ldr	r5, [sp, #12]
 8009efc:	eba6 040a 	sub.w	r4, r6, sl
 8009f00:	42a5      	cmp	r5, r4
 8009f02:	4602      	mov	r2, r0
 8009f04:	460b      	mov	r3, r1
 8009f06:	d133      	bne.n	8009f70 <_dtoa_r+0x6b0>
 8009f08:	f7f6 f9d0 	bl	80002ac <__adddf3>
 8009f0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f10:	4604      	mov	r4, r0
 8009f12:	460d      	mov	r5, r1
 8009f14:	f7f6 fe10 	bl	8000b38 <__aeabi_dcmpgt>
 8009f18:	b9c0      	cbnz	r0, 8009f4c <_dtoa_r+0x68c>
 8009f1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f1e:	4620      	mov	r0, r4
 8009f20:	4629      	mov	r1, r5
 8009f22:	f7f6 fde1 	bl	8000ae8 <__aeabi_dcmpeq>
 8009f26:	b110      	cbz	r0, 8009f2e <_dtoa_r+0x66e>
 8009f28:	f018 0f01 	tst.w	r8, #1
 8009f2c:	d10e      	bne.n	8009f4c <_dtoa_r+0x68c>
 8009f2e:	9902      	ldr	r1, [sp, #8]
 8009f30:	4648      	mov	r0, r9
 8009f32:	f000 faa0 	bl	800a476 <_Bfree>
 8009f36:	2300      	movs	r3, #0
 8009f38:	7033      	strb	r3, [r6, #0]
 8009f3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f3c:	3701      	adds	r7, #1
 8009f3e:	601f      	str	r7, [r3, #0]
 8009f40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f43f acf3 	beq.w	800992e <_dtoa_r+0x6e>
 8009f48:	601e      	str	r6, [r3, #0]
 8009f4a:	e4f0      	b.n	800992e <_dtoa_r+0x6e>
 8009f4c:	46b8      	mov	r8, r7
 8009f4e:	4633      	mov	r3, r6
 8009f50:	461e      	mov	r6, r3
 8009f52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f56:	2a39      	cmp	r2, #57	@ 0x39
 8009f58:	d106      	bne.n	8009f68 <_dtoa_r+0x6a8>
 8009f5a:	459a      	cmp	sl, r3
 8009f5c:	d1f8      	bne.n	8009f50 <_dtoa_r+0x690>
 8009f5e:	2230      	movs	r2, #48	@ 0x30
 8009f60:	f108 0801 	add.w	r8, r8, #1
 8009f64:	f88a 2000 	strb.w	r2, [sl]
 8009f68:	781a      	ldrb	r2, [r3, #0]
 8009f6a:	3201      	adds	r2, #1
 8009f6c:	701a      	strb	r2, [r3, #0]
 8009f6e:	e7a0      	b.n	8009eb2 <_dtoa_r+0x5f2>
 8009f70:	4b6f      	ldr	r3, [pc, #444]	@ (800a130 <_dtoa_r+0x870>)
 8009f72:	2200      	movs	r2, #0
 8009f74:	f7f6 fb50 	bl	8000618 <__aeabi_dmul>
 8009f78:	2200      	movs	r2, #0
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	4604      	mov	r4, r0
 8009f7e:	460d      	mov	r5, r1
 8009f80:	f7f6 fdb2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009f84:	2800      	cmp	r0, #0
 8009f86:	d09f      	beq.n	8009ec8 <_dtoa_r+0x608>
 8009f88:	e7d1      	b.n	8009f2e <_dtoa_r+0x66e>
 8009f8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f8c:	2a00      	cmp	r2, #0
 8009f8e:	f000 80ea 	beq.w	800a166 <_dtoa_r+0x8a6>
 8009f92:	9a07      	ldr	r2, [sp, #28]
 8009f94:	2a01      	cmp	r2, #1
 8009f96:	f300 80cd 	bgt.w	800a134 <_dtoa_r+0x874>
 8009f9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009f9c:	2a00      	cmp	r2, #0
 8009f9e:	f000 80c1 	beq.w	800a124 <_dtoa_r+0x864>
 8009fa2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009fa6:	9c08      	ldr	r4, [sp, #32]
 8009fa8:	9e00      	ldr	r6, [sp, #0]
 8009faa:	9a00      	ldr	r2, [sp, #0]
 8009fac:	441a      	add	r2, r3
 8009fae:	9200      	str	r2, [sp, #0]
 8009fb0:	9a06      	ldr	r2, [sp, #24]
 8009fb2:	2101      	movs	r1, #1
 8009fb4:	441a      	add	r2, r3
 8009fb6:	4648      	mov	r0, r9
 8009fb8:	9206      	str	r2, [sp, #24]
 8009fba:	f000 faf7 	bl	800a5ac <__i2b>
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	b166      	cbz	r6, 8009fdc <_dtoa_r+0x71c>
 8009fc2:	9b06      	ldr	r3, [sp, #24]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	dd09      	ble.n	8009fdc <_dtoa_r+0x71c>
 8009fc8:	42b3      	cmp	r3, r6
 8009fca:	9a00      	ldr	r2, [sp, #0]
 8009fcc:	bfa8      	it	ge
 8009fce:	4633      	movge	r3, r6
 8009fd0:	1ad2      	subs	r2, r2, r3
 8009fd2:	9200      	str	r2, [sp, #0]
 8009fd4:	9a06      	ldr	r2, [sp, #24]
 8009fd6:	1af6      	subs	r6, r6, r3
 8009fd8:	1ad3      	subs	r3, r2, r3
 8009fda:	9306      	str	r3, [sp, #24]
 8009fdc:	9b08      	ldr	r3, [sp, #32]
 8009fde:	b30b      	cbz	r3, 800a024 <_dtoa_r+0x764>
 8009fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	f000 80c6 	beq.w	800a174 <_dtoa_r+0x8b4>
 8009fe8:	2c00      	cmp	r4, #0
 8009fea:	f000 80c0 	beq.w	800a16e <_dtoa_r+0x8ae>
 8009fee:	4629      	mov	r1, r5
 8009ff0:	4622      	mov	r2, r4
 8009ff2:	4648      	mov	r0, r9
 8009ff4:	f000 fb92 	bl	800a71c <__pow5mult>
 8009ff8:	9a02      	ldr	r2, [sp, #8]
 8009ffa:	4601      	mov	r1, r0
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	4648      	mov	r0, r9
 800a000:	f000 faea 	bl	800a5d8 <__multiply>
 800a004:	9902      	ldr	r1, [sp, #8]
 800a006:	4680      	mov	r8, r0
 800a008:	4648      	mov	r0, r9
 800a00a:	f000 fa34 	bl	800a476 <_Bfree>
 800a00e:	9b08      	ldr	r3, [sp, #32]
 800a010:	1b1b      	subs	r3, r3, r4
 800a012:	9308      	str	r3, [sp, #32]
 800a014:	f000 80b1 	beq.w	800a17a <_dtoa_r+0x8ba>
 800a018:	9a08      	ldr	r2, [sp, #32]
 800a01a:	4641      	mov	r1, r8
 800a01c:	4648      	mov	r0, r9
 800a01e:	f000 fb7d 	bl	800a71c <__pow5mult>
 800a022:	9002      	str	r0, [sp, #8]
 800a024:	2101      	movs	r1, #1
 800a026:	4648      	mov	r0, r9
 800a028:	f000 fac0 	bl	800a5ac <__i2b>
 800a02c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a02e:	4604      	mov	r4, r0
 800a030:	2b00      	cmp	r3, #0
 800a032:	f000 81d5 	beq.w	800a3e0 <_dtoa_r+0xb20>
 800a036:	461a      	mov	r2, r3
 800a038:	4601      	mov	r1, r0
 800a03a:	4648      	mov	r0, r9
 800a03c:	f000 fb6e 	bl	800a71c <__pow5mult>
 800a040:	9b07      	ldr	r3, [sp, #28]
 800a042:	2b01      	cmp	r3, #1
 800a044:	4604      	mov	r4, r0
 800a046:	f300 809f 	bgt.w	800a188 <_dtoa_r+0x8c8>
 800a04a:	9b04      	ldr	r3, [sp, #16]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	f040 8097 	bne.w	800a180 <_dtoa_r+0x8c0>
 800a052:	9b05      	ldr	r3, [sp, #20]
 800a054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a058:	2b00      	cmp	r3, #0
 800a05a:	f040 8093 	bne.w	800a184 <_dtoa_r+0x8c4>
 800a05e:	9b05      	ldr	r3, [sp, #20]
 800a060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a064:	0d1b      	lsrs	r3, r3, #20
 800a066:	051b      	lsls	r3, r3, #20
 800a068:	b133      	cbz	r3, 800a078 <_dtoa_r+0x7b8>
 800a06a:	9b00      	ldr	r3, [sp, #0]
 800a06c:	3301      	adds	r3, #1
 800a06e:	9300      	str	r3, [sp, #0]
 800a070:	9b06      	ldr	r3, [sp, #24]
 800a072:	3301      	adds	r3, #1
 800a074:	9306      	str	r3, [sp, #24]
 800a076:	2301      	movs	r3, #1
 800a078:	9308      	str	r3, [sp, #32]
 800a07a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	f000 81b5 	beq.w	800a3ec <_dtoa_r+0xb2c>
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a088:	6918      	ldr	r0, [r3, #16]
 800a08a:	f000 fa43 	bl	800a514 <__hi0bits>
 800a08e:	f1c0 0020 	rsb	r0, r0, #32
 800a092:	9b06      	ldr	r3, [sp, #24]
 800a094:	4418      	add	r0, r3
 800a096:	f010 001f 	ands.w	r0, r0, #31
 800a09a:	f000 8082 	beq.w	800a1a2 <_dtoa_r+0x8e2>
 800a09e:	f1c0 0320 	rsb	r3, r0, #32
 800a0a2:	2b04      	cmp	r3, #4
 800a0a4:	dd73      	ble.n	800a18e <_dtoa_r+0x8ce>
 800a0a6:	9b00      	ldr	r3, [sp, #0]
 800a0a8:	f1c0 001c 	rsb	r0, r0, #28
 800a0ac:	4403      	add	r3, r0
 800a0ae:	9300      	str	r3, [sp, #0]
 800a0b0:	9b06      	ldr	r3, [sp, #24]
 800a0b2:	4403      	add	r3, r0
 800a0b4:	4406      	add	r6, r0
 800a0b6:	9306      	str	r3, [sp, #24]
 800a0b8:	9b00      	ldr	r3, [sp, #0]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	dd05      	ble.n	800a0ca <_dtoa_r+0x80a>
 800a0be:	9902      	ldr	r1, [sp, #8]
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	4648      	mov	r0, r9
 800a0c4:	f000 fb6a 	bl	800a79c <__lshift>
 800a0c8:	9002      	str	r0, [sp, #8]
 800a0ca:	9b06      	ldr	r3, [sp, #24]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	dd05      	ble.n	800a0dc <_dtoa_r+0x81c>
 800a0d0:	4621      	mov	r1, r4
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	4648      	mov	r0, r9
 800a0d6:	f000 fb61 	bl	800a79c <__lshift>
 800a0da:	4604      	mov	r4, r0
 800a0dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d061      	beq.n	800a1a6 <_dtoa_r+0x8e6>
 800a0e2:	9802      	ldr	r0, [sp, #8]
 800a0e4:	4621      	mov	r1, r4
 800a0e6:	f000 fbc5 	bl	800a874 <__mcmp>
 800a0ea:	2800      	cmp	r0, #0
 800a0ec:	da5b      	bge.n	800a1a6 <_dtoa_r+0x8e6>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	9902      	ldr	r1, [sp, #8]
 800a0f2:	220a      	movs	r2, #10
 800a0f4:	4648      	mov	r0, r9
 800a0f6:	f000 f9c7 	bl	800a488 <__multadd>
 800a0fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0fc:	9002      	str	r0, [sp, #8]
 800a0fe:	f107 38ff 	add.w	r8, r7, #4294967295
 800a102:	2b00      	cmp	r3, #0
 800a104:	f000 8174 	beq.w	800a3f0 <_dtoa_r+0xb30>
 800a108:	4629      	mov	r1, r5
 800a10a:	2300      	movs	r3, #0
 800a10c:	220a      	movs	r2, #10
 800a10e:	4648      	mov	r0, r9
 800a110:	f000 f9ba 	bl	800a488 <__multadd>
 800a114:	f1bb 0f00 	cmp.w	fp, #0
 800a118:	4605      	mov	r5, r0
 800a11a:	dc6f      	bgt.n	800a1fc <_dtoa_r+0x93c>
 800a11c:	9b07      	ldr	r3, [sp, #28]
 800a11e:	2b02      	cmp	r3, #2
 800a120:	dc49      	bgt.n	800a1b6 <_dtoa_r+0x8f6>
 800a122:	e06b      	b.n	800a1fc <_dtoa_r+0x93c>
 800a124:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a126:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a12a:	e73c      	b.n	8009fa6 <_dtoa_r+0x6e6>
 800a12c:	3fe00000 	.word	0x3fe00000
 800a130:	40240000 	.word	0x40240000
 800a134:	9b03      	ldr	r3, [sp, #12]
 800a136:	1e5c      	subs	r4, r3, #1
 800a138:	9b08      	ldr	r3, [sp, #32]
 800a13a:	42a3      	cmp	r3, r4
 800a13c:	db09      	blt.n	800a152 <_dtoa_r+0x892>
 800a13e:	1b1c      	subs	r4, r3, r4
 800a140:	9b03      	ldr	r3, [sp, #12]
 800a142:	2b00      	cmp	r3, #0
 800a144:	f6bf af30 	bge.w	8009fa8 <_dtoa_r+0x6e8>
 800a148:	9b00      	ldr	r3, [sp, #0]
 800a14a:	9a03      	ldr	r2, [sp, #12]
 800a14c:	1a9e      	subs	r6, r3, r2
 800a14e:	2300      	movs	r3, #0
 800a150:	e72b      	b.n	8009faa <_dtoa_r+0x6ea>
 800a152:	9b08      	ldr	r3, [sp, #32]
 800a154:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a156:	9408      	str	r4, [sp, #32]
 800a158:	1ae3      	subs	r3, r4, r3
 800a15a:	441a      	add	r2, r3
 800a15c:	9e00      	ldr	r6, [sp, #0]
 800a15e:	9b03      	ldr	r3, [sp, #12]
 800a160:	920d      	str	r2, [sp, #52]	@ 0x34
 800a162:	2400      	movs	r4, #0
 800a164:	e721      	b.n	8009faa <_dtoa_r+0x6ea>
 800a166:	9c08      	ldr	r4, [sp, #32]
 800a168:	9e00      	ldr	r6, [sp, #0]
 800a16a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a16c:	e728      	b.n	8009fc0 <_dtoa_r+0x700>
 800a16e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a172:	e751      	b.n	800a018 <_dtoa_r+0x758>
 800a174:	9a08      	ldr	r2, [sp, #32]
 800a176:	9902      	ldr	r1, [sp, #8]
 800a178:	e750      	b.n	800a01c <_dtoa_r+0x75c>
 800a17a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a17e:	e751      	b.n	800a024 <_dtoa_r+0x764>
 800a180:	2300      	movs	r3, #0
 800a182:	e779      	b.n	800a078 <_dtoa_r+0x7b8>
 800a184:	9b04      	ldr	r3, [sp, #16]
 800a186:	e777      	b.n	800a078 <_dtoa_r+0x7b8>
 800a188:	2300      	movs	r3, #0
 800a18a:	9308      	str	r3, [sp, #32]
 800a18c:	e779      	b.n	800a082 <_dtoa_r+0x7c2>
 800a18e:	d093      	beq.n	800a0b8 <_dtoa_r+0x7f8>
 800a190:	9a00      	ldr	r2, [sp, #0]
 800a192:	331c      	adds	r3, #28
 800a194:	441a      	add	r2, r3
 800a196:	9200      	str	r2, [sp, #0]
 800a198:	9a06      	ldr	r2, [sp, #24]
 800a19a:	441a      	add	r2, r3
 800a19c:	441e      	add	r6, r3
 800a19e:	9206      	str	r2, [sp, #24]
 800a1a0:	e78a      	b.n	800a0b8 <_dtoa_r+0x7f8>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	e7f4      	b.n	800a190 <_dtoa_r+0x8d0>
 800a1a6:	9b03      	ldr	r3, [sp, #12]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	46b8      	mov	r8, r7
 800a1ac:	dc20      	bgt.n	800a1f0 <_dtoa_r+0x930>
 800a1ae:	469b      	mov	fp, r3
 800a1b0:	9b07      	ldr	r3, [sp, #28]
 800a1b2:	2b02      	cmp	r3, #2
 800a1b4:	dd1e      	ble.n	800a1f4 <_dtoa_r+0x934>
 800a1b6:	f1bb 0f00 	cmp.w	fp, #0
 800a1ba:	f47f adb2 	bne.w	8009d22 <_dtoa_r+0x462>
 800a1be:	4621      	mov	r1, r4
 800a1c0:	465b      	mov	r3, fp
 800a1c2:	2205      	movs	r2, #5
 800a1c4:	4648      	mov	r0, r9
 800a1c6:	f000 f95f 	bl	800a488 <__multadd>
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	4604      	mov	r4, r0
 800a1ce:	9802      	ldr	r0, [sp, #8]
 800a1d0:	f000 fb50 	bl	800a874 <__mcmp>
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	f77f ada4 	ble.w	8009d22 <_dtoa_r+0x462>
 800a1da:	4656      	mov	r6, sl
 800a1dc:	2331      	movs	r3, #49	@ 0x31
 800a1de:	f806 3b01 	strb.w	r3, [r6], #1
 800a1e2:	f108 0801 	add.w	r8, r8, #1
 800a1e6:	e5a0      	b.n	8009d2a <_dtoa_r+0x46a>
 800a1e8:	9c03      	ldr	r4, [sp, #12]
 800a1ea:	46b8      	mov	r8, r7
 800a1ec:	4625      	mov	r5, r4
 800a1ee:	e7f4      	b.n	800a1da <_dtoa_r+0x91a>
 800a1f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a1f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	f000 80fe 	beq.w	800a3f8 <_dtoa_r+0xb38>
 800a1fc:	2e00      	cmp	r6, #0
 800a1fe:	dd05      	ble.n	800a20c <_dtoa_r+0x94c>
 800a200:	4629      	mov	r1, r5
 800a202:	4632      	mov	r2, r6
 800a204:	4648      	mov	r0, r9
 800a206:	f000 fac9 	bl	800a79c <__lshift>
 800a20a:	4605      	mov	r5, r0
 800a20c:	9b08      	ldr	r3, [sp, #32]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d05b      	beq.n	800a2ca <_dtoa_r+0xa0a>
 800a212:	6869      	ldr	r1, [r5, #4]
 800a214:	4648      	mov	r0, r9
 800a216:	f000 f909 	bl	800a42c <_Balloc>
 800a21a:	4606      	mov	r6, r0
 800a21c:	b920      	cbnz	r0, 800a228 <_dtoa_r+0x968>
 800a21e:	4b81      	ldr	r3, [pc, #516]	@ (800a424 <_dtoa_r+0xb64>)
 800a220:	4602      	mov	r2, r0
 800a222:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a226:	e470      	b.n	8009b0a <_dtoa_r+0x24a>
 800a228:	692a      	ldr	r2, [r5, #16]
 800a22a:	3202      	adds	r2, #2
 800a22c:	0092      	lsls	r2, r2, #2
 800a22e:	f105 010c 	add.w	r1, r5, #12
 800a232:	300c      	adds	r0, #12
 800a234:	f7fd f942 	bl	80074bc <memcpy>
 800a238:	2201      	movs	r2, #1
 800a23a:	4631      	mov	r1, r6
 800a23c:	4648      	mov	r0, r9
 800a23e:	f000 faad 	bl	800a79c <__lshift>
 800a242:	f10a 0301 	add.w	r3, sl, #1
 800a246:	9300      	str	r3, [sp, #0]
 800a248:	eb0a 030b 	add.w	r3, sl, fp
 800a24c:	9308      	str	r3, [sp, #32]
 800a24e:	9b04      	ldr	r3, [sp, #16]
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	462f      	mov	r7, r5
 800a256:	9306      	str	r3, [sp, #24]
 800a258:	4605      	mov	r5, r0
 800a25a:	9b00      	ldr	r3, [sp, #0]
 800a25c:	9802      	ldr	r0, [sp, #8]
 800a25e:	4621      	mov	r1, r4
 800a260:	f103 3bff 	add.w	fp, r3, #4294967295
 800a264:	f7ff faa4 	bl	80097b0 <quorem>
 800a268:	4603      	mov	r3, r0
 800a26a:	3330      	adds	r3, #48	@ 0x30
 800a26c:	9003      	str	r0, [sp, #12]
 800a26e:	4639      	mov	r1, r7
 800a270:	9802      	ldr	r0, [sp, #8]
 800a272:	9309      	str	r3, [sp, #36]	@ 0x24
 800a274:	f000 fafe 	bl	800a874 <__mcmp>
 800a278:	462a      	mov	r2, r5
 800a27a:	9004      	str	r0, [sp, #16]
 800a27c:	4621      	mov	r1, r4
 800a27e:	4648      	mov	r0, r9
 800a280:	f000 fb14 	bl	800a8ac <__mdiff>
 800a284:	68c2      	ldr	r2, [r0, #12]
 800a286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a288:	4606      	mov	r6, r0
 800a28a:	bb02      	cbnz	r2, 800a2ce <_dtoa_r+0xa0e>
 800a28c:	4601      	mov	r1, r0
 800a28e:	9802      	ldr	r0, [sp, #8]
 800a290:	f000 faf0 	bl	800a874 <__mcmp>
 800a294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a296:	4602      	mov	r2, r0
 800a298:	4631      	mov	r1, r6
 800a29a:	4648      	mov	r0, r9
 800a29c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a29e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2a0:	f000 f8e9 	bl	800a476 <_Bfree>
 800a2a4:	9b07      	ldr	r3, [sp, #28]
 800a2a6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a2a8:	9e00      	ldr	r6, [sp, #0]
 800a2aa:	ea42 0103 	orr.w	r1, r2, r3
 800a2ae:	9b06      	ldr	r3, [sp, #24]
 800a2b0:	4319      	orrs	r1, r3
 800a2b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2b4:	d10d      	bne.n	800a2d2 <_dtoa_r+0xa12>
 800a2b6:	2b39      	cmp	r3, #57	@ 0x39
 800a2b8:	d027      	beq.n	800a30a <_dtoa_r+0xa4a>
 800a2ba:	9a04      	ldr	r2, [sp, #16]
 800a2bc:	2a00      	cmp	r2, #0
 800a2be:	dd01      	ble.n	800a2c4 <_dtoa_r+0xa04>
 800a2c0:	9b03      	ldr	r3, [sp, #12]
 800a2c2:	3331      	adds	r3, #49	@ 0x31
 800a2c4:	f88b 3000 	strb.w	r3, [fp]
 800a2c8:	e530      	b.n	8009d2c <_dtoa_r+0x46c>
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	e7b9      	b.n	800a242 <_dtoa_r+0x982>
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	e7e2      	b.n	800a298 <_dtoa_r+0x9d8>
 800a2d2:	9904      	ldr	r1, [sp, #16]
 800a2d4:	2900      	cmp	r1, #0
 800a2d6:	db04      	blt.n	800a2e2 <_dtoa_r+0xa22>
 800a2d8:	9807      	ldr	r0, [sp, #28]
 800a2da:	4301      	orrs	r1, r0
 800a2dc:	9806      	ldr	r0, [sp, #24]
 800a2de:	4301      	orrs	r1, r0
 800a2e0:	d120      	bne.n	800a324 <_dtoa_r+0xa64>
 800a2e2:	2a00      	cmp	r2, #0
 800a2e4:	ddee      	ble.n	800a2c4 <_dtoa_r+0xa04>
 800a2e6:	9902      	ldr	r1, [sp, #8]
 800a2e8:	9300      	str	r3, [sp, #0]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	4648      	mov	r0, r9
 800a2ee:	f000 fa55 	bl	800a79c <__lshift>
 800a2f2:	4621      	mov	r1, r4
 800a2f4:	9002      	str	r0, [sp, #8]
 800a2f6:	f000 fabd 	bl	800a874 <__mcmp>
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	9b00      	ldr	r3, [sp, #0]
 800a2fe:	dc02      	bgt.n	800a306 <_dtoa_r+0xa46>
 800a300:	d1e0      	bne.n	800a2c4 <_dtoa_r+0xa04>
 800a302:	07da      	lsls	r2, r3, #31
 800a304:	d5de      	bpl.n	800a2c4 <_dtoa_r+0xa04>
 800a306:	2b39      	cmp	r3, #57	@ 0x39
 800a308:	d1da      	bne.n	800a2c0 <_dtoa_r+0xa00>
 800a30a:	2339      	movs	r3, #57	@ 0x39
 800a30c:	f88b 3000 	strb.w	r3, [fp]
 800a310:	4633      	mov	r3, r6
 800a312:	461e      	mov	r6, r3
 800a314:	3b01      	subs	r3, #1
 800a316:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a31a:	2a39      	cmp	r2, #57	@ 0x39
 800a31c:	d04e      	beq.n	800a3bc <_dtoa_r+0xafc>
 800a31e:	3201      	adds	r2, #1
 800a320:	701a      	strb	r2, [r3, #0]
 800a322:	e503      	b.n	8009d2c <_dtoa_r+0x46c>
 800a324:	2a00      	cmp	r2, #0
 800a326:	dd03      	ble.n	800a330 <_dtoa_r+0xa70>
 800a328:	2b39      	cmp	r3, #57	@ 0x39
 800a32a:	d0ee      	beq.n	800a30a <_dtoa_r+0xa4a>
 800a32c:	3301      	adds	r3, #1
 800a32e:	e7c9      	b.n	800a2c4 <_dtoa_r+0xa04>
 800a330:	9a00      	ldr	r2, [sp, #0]
 800a332:	9908      	ldr	r1, [sp, #32]
 800a334:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a338:	428a      	cmp	r2, r1
 800a33a:	d028      	beq.n	800a38e <_dtoa_r+0xace>
 800a33c:	9902      	ldr	r1, [sp, #8]
 800a33e:	2300      	movs	r3, #0
 800a340:	220a      	movs	r2, #10
 800a342:	4648      	mov	r0, r9
 800a344:	f000 f8a0 	bl	800a488 <__multadd>
 800a348:	42af      	cmp	r7, r5
 800a34a:	9002      	str	r0, [sp, #8]
 800a34c:	f04f 0300 	mov.w	r3, #0
 800a350:	f04f 020a 	mov.w	r2, #10
 800a354:	4639      	mov	r1, r7
 800a356:	4648      	mov	r0, r9
 800a358:	d107      	bne.n	800a36a <_dtoa_r+0xaaa>
 800a35a:	f000 f895 	bl	800a488 <__multadd>
 800a35e:	4607      	mov	r7, r0
 800a360:	4605      	mov	r5, r0
 800a362:	9b00      	ldr	r3, [sp, #0]
 800a364:	3301      	adds	r3, #1
 800a366:	9300      	str	r3, [sp, #0]
 800a368:	e777      	b.n	800a25a <_dtoa_r+0x99a>
 800a36a:	f000 f88d 	bl	800a488 <__multadd>
 800a36e:	4629      	mov	r1, r5
 800a370:	4607      	mov	r7, r0
 800a372:	2300      	movs	r3, #0
 800a374:	220a      	movs	r2, #10
 800a376:	4648      	mov	r0, r9
 800a378:	f000 f886 	bl	800a488 <__multadd>
 800a37c:	4605      	mov	r5, r0
 800a37e:	e7f0      	b.n	800a362 <_dtoa_r+0xaa2>
 800a380:	f1bb 0f00 	cmp.w	fp, #0
 800a384:	bfcc      	ite	gt
 800a386:	465e      	movgt	r6, fp
 800a388:	2601      	movle	r6, #1
 800a38a:	4456      	add	r6, sl
 800a38c:	2700      	movs	r7, #0
 800a38e:	9902      	ldr	r1, [sp, #8]
 800a390:	9300      	str	r3, [sp, #0]
 800a392:	2201      	movs	r2, #1
 800a394:	4648      	mov	r0, r9
 800a396:	f000 fa01 	bl	800a79c <__lshift>
 800a39a:	4621      	mov	r1, r4
 800a39c:	9002      	str	r0, [sp, #8]
 800a39e:	f000 fa69 	bl	800a874 <__mcmp>
 800a3a2:	2800      	cmp	r0, #0
 800a3a4:	dcb4      	bgt.n	800a310 <_dtoa_r+0xa50>
 800a3a6:	d102      	bne.n	800a3ae <_dtoa_r+0xaee>
 800a3a8:	9b00      	ldr	r3, [sp, #0]
 800a3aa:	07db      	lsls	r3, r3, #31
 800a3ac:	d4b0      	bmi.n	800a310 <_dtoa_r+0xa50>
 800a3ae:	4633      	mov	r3, r6
 800a3b0:	461e      	mov	r6, r3
 800a3b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3b6:	2a30      	cmp	r2, #48	@ 0x30
 800a3b8:	d0fa      	beq.n	800a3b0 <_dtoa_r+0xaf0>
 800a3ba:	e4b7      	b.n	8009d2c <_dtoa_r+0x46c>
 800a3bc:	459a      	cmp	sl, r3
 800a3be:	d1a8      	bne.n	800a312 <_dtoa_r+0xa52>
 800a3c0:	2331      	movs	r3, #49	@ 0x31
 800a3c2:	f108 0801 	add.w	r8, r8, #1
 800a3c6:	f88a 3000 	strb.w	r3, [sl]
 800a3ca:	e4af      	b.n	8009d2c <_dtoa_r+0x46c>
 800a3cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a3ce:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a428 <_dtoa_r+0xb68>
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	f43f aaab 	beq.w	800992e <_dtoa_r+0x6e>
 800a3d8:	f10a 0308 	add.w	r3, sl, #8
 800a3dc:	f7ff baa5 	b.w	800992a <_dtoa_r+0x6a>
 800a3e0:	9b07      	ldr	r3, [sp, #28]
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	f77f ae31 	ble.w	800a04a <_dtoa_r+0x78a>
 800a3e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3ea:	9308      	str	r3, [sp, #32]
 800a3ec:	2001      	movs	r0, #1
 800a3ee:	e650      	b.n	800a092 <_dtoa_r+0x7d2>
 800a3f0:	f1bb 0f00 	cmp.w	fp, #0
 800a3f4:	f77f aedc 	ble.w	800a1b0 <_dtoa_r+0x8f0>
 800a3f8:	4656      	mov	r6, sl
 800a3fa:	9802      	ldr	r0, [sp, #8]
 800a3fc:	4621      	mov	r1, r4
 800a3fe:	f7ff f9d7 	bl	80097b0 <quorem>
 800a402:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a406:	f806 3b01 	strb.w	r3, [r6], #1
 800a40a:	eba6 020a 	sub.w	r2, r6, sl
 800a40e:	4593      	cmp	fp, r2
 800a410:	ddb6      	ble.n	800a380 <_dtoa_r+0xac0>
 800a412:	9902      	ldr	r1, [sp, #8]
 800a414:	2300      	movs	r3, #0
 800a416:	220a      	movs	r2, #10
 800a418:	4648      	mov	r0, r9
 800a41a:	f000 f835 	bl	800a488 <__multadd>
 800a41e:	9002      	str	r0, [sp, #8]
 800a420:	e7eb      	b.n	800a3fa <_dtoa_r+0xb3a>
 800a422:	bf00      	nop
 800a424:	0800bb21 	.word	0x0800bb21
 800a428:	0800bb14 	.word	0x0800bb14

0800a42c <_Balloc>:
 800a42c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a42e:	b570      	push	{r4, r5, r6, lr}
 800a430:	4605      	mov	r5, r0
 800a432:	460c      	mov	r4, r1
 800a434:	b17b      	cbz	r3, 800a456 <_Balloc+0x2a>
 800a436:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800a438:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a43c:	b9a0      	cbnz	r0, 800a468 <_Balloc+0x3c>
 800a43e:	2101      	movs	r1, #1
 800a440:	fa01 f604 	lsl.w	r6, r1, r4
 800a444:	1d72      	adds	r2, r6, #5
 800a446:	0092      	lsls	r2, r2, #2
 800a448:	4628      	mov	r0, r5
 800a44a:	f000 fd67 	bl	800af1c <_calloc_r>
 800a44e:	b148      	cbz	r0, 800a464 <_Balloc+0x38>
 800a450:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a454:	e00b      	b.n	800a46e <_Balloc+0x42>
 800a456:	2221      	movs	r2, #33	@ 0x21
 800a458:	2104      	movs	r1, #4
 800a45a:	f000 fd5f 	bl	800af1c <_calloc_r>
 800a45e:	6468      	str	r0, [r5, #68]	@ 0x44
 800a460:	2800      	cmp	r0, #0
 800a462:	d1e8      	bne.n	800a436 <_Balloc+0xa>
 800a464:	2000      	movs	r0, #0
 800a466:	bd70      	pop	{r4, r5, r6, pc}
 800a468:	6802      	ldr	r2, [r0, #0]
 800a46a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a46e:	2300      	movs	r3, #0
 800a470:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a474:	e7f7      	b.n	800a466 <_Balloc+0x3a>

0800a476 <_Bfree>:
 800a476:	b131      	cbz	r1, 800a486 <_Bfree+0x10>
 800a478:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a47a:	684a      	ldr	r2, [r1, #4]
 800a47c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a480:	6008      	str	r0, [r1, #0]
 800a482:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a486:	4770      	bx	lr

0800a488 <__multadd>:
 800a488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a48c:	690d      	ldr	r5, [r1, #16]
 800a48e:	4607      	mov	r7, r0
 800a490:	460c      	mov	r4, r1
 800a492:	461e      	mov	r6, r3
 800a494:	f101 0c14 	add.w	ip, r1, #20
 800a498:	2000      	movs	r0, #0
 800a49a:	f8dc 3000 	ldr.w	r3, [ip]
 800a49e:	b299      	uxth	r1, r3
 800a4a0:	fb02 6101 	mla	r1, r2, r1, r6
 800a4a4:	0c1e      	lsrs	r6, r3, #16
 800a4a6:	0c0b      	lsrs	r3, r1, #16
 800a4a8:	fb02 3306 	mla	r3, r2, r6, r3
 800a4ac:	b289      	uxth	r1, r1
 800a4ae:	3001      	adds	r0, #1
 800a4b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a4b4:	4285      	cmp	r5, r0
 800a4b6:	f84c 1b04 	str.w	r1, [ip], #4
 800a4ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a4be:	dcec      	bgt.n	800a49a <__multadd+0x12>
 800a4c0:	b30e      	cbz	r6, 800a506 <__multadd+0x7e>
 800a4c2:	68a3      	ldr	r3, [r4, #8]
 800a4c4:	42ab      	cmp	r3, r5
 800a4c6:	dc19      	bgt.n	800a4fc <__multadd+0x74>
 800a4c8:	6861      	ldr	r1, [r4, #4]
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	3101      	adds	r1, #1
 800a4ce:	f7ff ffad 	bl	800a42c <_Balloc>
 800a4d2:	4680      	mov	r8, r0
 800a4d4:	b928      	cbnz	r0, 800a4e2 <__multadd+0x5a>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	4b0c      	ldr	r3, [pc, #48]	@ (800a50c <__multadd+0x84>)
 800a4da:	480d      	ldr	r0, [pc, #52]	@ (800a510 <__multadd+0x88>)
 800a4dc:	21ba      	movs	r1, #186	@ 0xba
 800a4de:	f000 fcff 	bl	800aee0 <__assert_func>
 800a4e2:	6922      	ldr	r2, [r4, #16]
 800a4e4:	3202      	adds	r2, #2
 800a4e6:	f104 010c 	add.w	r1, r4, #12
 800a4ea:	0092      	lsls	r2, r2, #2
 800a4ec:	300c      	adds	r0, #12
 800a4ee:	f7fc ffe5 	bl	80074bc <memcpy>
 800a4f2:	4621      	mov	r1, r4
 800a4f4:	4638      	mov	r0, r7
 800a4f6:	f7ff ffbe 	bl	800a476 <_Bfree>
 800a4fa:	4644      	mov	r4, r8
 800a4fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a500:	3501      	adds	r5, #1
 800a502:	615e      	str	r6, [r3, #20]
 800a504:	6125      	str	r5, [r4, #16]
 800a506:	4620      	mov	r0, r4
 800a508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a50c:	0800bb21 	.word	0x0800bb21
 800a510:	0800bb8a 	.word	0x0800bb8a

0800a514 <__hi0bits>:
 800a514:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a518:	4603      	mov	r3, r0
 800a51a:	bf36      	itet	cc
 800a51c:	0403      	lslcc	r3, r0, #16
 800a51e:	2000      	movcs	r0, #0
 800a520:	2010      	movcc	r0, #16
 800a522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a526:	bf3c      	itt	cc
 800a528:	021b      	lslcc	r3, r3, #8
 800a52a:	3008      	addcc	r0, #8
 800a52c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a530:	bf3c      	itt	cc
 800a532:	011b      	lslcc	r3, r3, #4
 800a534:	3004      	addcc	r0, #4
 800a536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a53a:	bf3c      	itt	cc
 800a53c:	009b      	lslcc	r3, r3, #2
 800a53e:	3002      	addcc	r0, #2
 800a540:	2b00      	cmp	r3, #0
 800a542:	db05      	blt.n	800a550 <__hi0bits+0x3c>
 800a544:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a548:	f100 0001 	add.w	r0, r0, #1
 800a54c:	bf08      	it	eq
 800a54e:	2020      	moveq	r0, #32
 800a550:	4770      	bx	lr

0800a552 <__lo0bits>:
 800a552:	6803      	ldr	r3, [r0, #0]
 800a554:	4602      	mov	r2, r0
 800a556:	f013 0007 	ands.w	r0, r3, #7
 800a55a:	d00b      	beq.n	800a574 <__lo0bits+0x22>
 800a55c:	07d9      	lsls	r1, r3, #31
 800a55e:	d421      	bmi.n	800a5a4 <__lo0bits+0x52>
 800a560:	0798      	lsls	r0, r3, #30
 800a562:	bf49      	itett	mi
 800a564:	085b      	lsrmi	r3, r3, #1
 800a566:	089b      	lsrpl	r3, r3, #2
 800a568:	2001      	movmi	r0, #1
 800a56a:	6013      	strmi	r3, [r2, #0]
 800a56c:	bf5c      	itt	pl
 800a56e:	6013      	strpl	r3, [r2, #0]
 800a570:	2002      	movpl	r0, #2
 800a572:	4770      	bx	lr
 800a574:	b299      	uxth	r1, r3
 800a576:	b909      	cbnz	r1, 800a57c <__lo0bits+0x2a>
 800a578:	0c1b      	lsrs	r3, r3, #16
 800a57a:	2010      	movs	r0, #16
 800a57c:	b2d9      	uxtb	r1, r3
 800a57e:	b909      	cbnz	r1, 800a584 <__lo0bits+0x32>
 800a580:	3008      	adds	r0, #8
 800a582:	0a1b      	lsrs	r3, r3, #8
 800a584:	0719      	lsls	r1, r3, #28
 800a586:	bf04      	itt	eq
 800a588:	091b      	lsreq	r3, r3, #4
 800a58a:	3004      	addeq	r0, #4
 800a58c:	0799      	lsls	r1, r3, #30
 800a58e:	bf04      	itt	eq
 800a590:	089b      	lsreq	r3, r3, #2
 800a592:	3002      	addeq	r0, #2
 800a594:	07d9      	lsls	r1, r3, #31
 800a596:	d403      	bmi.n	800a5a0 <__lo0bits+0x4e>
 800a598:	085b      	lsrs	r3, r3, #1
 800a59a:	f100 0001 	add.w	r0, r0, #1
 800a59e:	d003      	beq.n	800a5a8 <__lo0bits+0x56>
 800a5a0:	6013      	str	r3, [r2, #0]
 800a5a2:	4770      	bx	lr
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	4770      	bx	lr
 800a5a8:	2020      	movs	r0, #32
 800a5aa:	4770      	bx	lr

0800a5ac <__i2b>:
 800a5ac:	b510      	push	{r4, lr}
 800a5ae:	460c      	mov	r4, r1
 800a5b0:	2101      	movs	r1, #1
 800a5b2:	f7ff ff3b 	bl	800a42c <_Balloc>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	b928      	cbnz	r0, 800a5c6 <__i2b+0x1a>
 800a5ba:	4b05      	ldr	r3, [pc, #20]	@ (800a5d0 <__i2b+0x24>)
 800a5bc:	4805      	ldr	r0, [pc, #20]	@ (800a5d4 <__i2b+0x28>)
 800a5be:	f240 1145 	movw	r1, #325	@ 0x145
 800a5c2:	f000 fc8d 	bl	800aee0 <__assert_func>
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	6144      	str	r4, [r0, #20]
 800a5ca:	6103      	str	r3, [r0, #16]
 800a5cc:	bd10      	pop	{r4, pc}
 800a5ce:	bf00      	nop
 800a5d0:	0800bb21 	.word	0x0800bb21
 800a5d4:	0800bb8a 	.word	0x0800bb8a

0800a5d8 <__multiply>:
 800a5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5dc:	4617      	mov	r7, r2
 800a5de:	690a      	ldr	r2, [r1, #16]
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	bfa8      	it	ge
 800a5e6:	463b      	movge	r3, r7
 800a5e8:	4689      	mov	r9, r1
 800a5ea:	bfa4      	itt	ge
 800a5ec:	460f      	movge	r7, r1
 800a5ee:	4699      	movge	r9, r3
 800a5f0:	693d      	ldr	r5, [r7, #16]
 800a5f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	6879      	ldr	r1, [r7, #4]
 800a5fa:	eb05 060a 	add.w	r6, r5, sl
 800a5fe:	42b3      	cmp	r3, r6
 800a600:	b085      	sub	sp, #20
 800a602:	bfb8      	it	lt
 800a604:	3101      	addlt	r1, #1
 800a606:	f7ff ff11 	bl	800a42c <_Balloc>
 800a60a:	b930      	cbnz	r0, 800a61a <__multiply+0x42>
 800a60c:	4602      	mov	r2, r0
 800a60e:	4b41      	ldr	r3, [pc, #260]	@ (800a714 <__multiply+0x13c>)
 800a610:	4841      	ldr	r0, [pc, #260]	@ (800a718 <__multiply+0x140>)
 800a612:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a616:	f000 fc63 	bl	800aee0 <__assert_func>
 800a61a:	f100 0414 	add.w	r4, r0, #20
 800a61e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a622:	4623      	mov	r3, r4
 800a624:	2200      	movs	r2, #0
 800a626:	4573      	cmp	r3, lr
 800a628:	d320      	bcc.n	800a66c <__multiply+0x94>
 800a62a:	f107 0814 	add.w	r8, r7, #20
 800a62e:	f109 0114 	add.w	r1, r9, #20
 800a632:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a636:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a63a:	9302      	str	r3, [sp, #8]
 800a63c:	1beb      	subs	r3, r5, r7
 800a63e:	3b15      	subs	r3, #21
 800a640:	f023 0303 	bic.w	r3, r3, #3
 800a644:	3304      	adds	r3, #4
 800a646:	3715      	adds	r7, #21
 800a648:	42bd      	cmp	r5, r7
 800a64a:	bf38      	it	cc
 800a64c:	2304      	movcc	r3, #4
 800a64e:	9301      	str	r3, [sp, #4]
 800a650:	9b02      	ldr	r3, [sp, #8]
 800a652:	9103      	str	r1, [sp, #12]
 800a654:	428b      	cmp	r3, r1
 800a656:	d80c      	bhi.n	800a672 <__multiply+0x9a>
 800a658:	2e00      	cmp	r6, #0
 800a65a:	dd03      	ble.n	800a664 <__multiply+0x8c>
 800a65c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a660:	2b00      	cmp	r3, #0
 800a662:	d055      	beq.n	800a710 <__multiply+0x138>
 800a664:	6106      	str	r6, [r0, #16]
 800a666:	b005      	add	sp, #20
 800a668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66c:	f843 2b04 	str.w	r2, [r3], #4
 800a670:	e7d9      	b.n	800a626 <__multiply+0x4e>
 800a672:	f8b1 a000 	ldrh.w	sl, [r1]
 800a676:	f1ba 0f00 	cmp.w	sl, #0
 800a67a:	d01f      	beq.n	800a6bc <__multiply+0xe4>
 800a67c:	46c4      	mov	ip, r8
 800a67e:	46a1      	mov	r9, r4
 800a680:	2700      	movs	r7, #0
 800a682:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a686:	f8d9 3000 	ldr.w	r3, [r9]
 800a68a:	fa1f fb82 	uxth.w	fp, r2
 800a68e:	b29b      	uxth	r3, r3
 800a690:	fb0a 330b 	mla	r3, sl, fp, r3
 800a694:	443b      	add	r3, r7
 800a696:	f8d9 7000 	ldr.w	r7, [r9]
 800a69a:	0c12      	lsrs	r2, r2, #16
 800a69c:	0c3f      	lsrs	r7, r7, #16
 800a69e:	fb0a 7202 	mla	r2, sl, r2, r7
 800a6a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a6a6:	b29b      	uxth	r3, r3
 800a6a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6ac:	4565      	cmp	r5, ip
 800a6ae:	f849 3b04 	str.w	r3, [r9], #4
 800a6b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a6b6:	d8e4      	bhi.n	800a682 <__multiply+0xaa>
 800a6b8:	9b01      	ldr	r3, [sp, #4]
 800a6ba:	50e7      	str	r7, [r4, r3]
 800a6bc:	9b03      	ldr	r3, [sp, #12]
 800a6be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a6c2:	3104      	adds	r1, #4
 800a6c4:	f1b9 0f00 	cmp.w	r9, #0
 800a6c8:	d020      	beq.n	800a70c <__multiply+0x134>
 800a6ca:	6823      	ldr	r3, [r4, #0]
 800a6cc:	4647      	mov	r7, r8
 800a6ce:	46a4      	mov	ip, r4
 800a6d0:	f04f 0a00 	mov.w	sl, #0
 800a6d4:	f8b7 b000 	ldrh.w	fp, [r7]
 800a6d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a6dc:	fb09 220b 	mla	r2, r9, fp, r2
 800a6e0:	4452      	add	r2, sl
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6e8:	f84c 3b04 	str.w	r3, [ip], #4
 800a6ec:	f857 3b04 	ldr.w	r3, [r7], #4
 800a6f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6f4:	f8bc 3000 	ldrh.w	r3, [ip]
 800a6f8:	fb09 330a 	mla	r3, r9, sl, r3
 800a6fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a700:	42bd      	cmp	r5, r7
 800a702:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a706:	d8e5      	bhi.n	800a6d4 <__multiply+0xfc>
 800a708:	9a01      	ldr	r2, [sp, #4]
 800a70a:	50a3      	str	r3, [r4, r2]
 800a70c:	3404      	adds	r4, #4
 800a70e:	e79f      	b.n	800a650 <__multiply+0x78>
 800a710:	3e01      	subs	r6, #1
 800a712:	e7a1      	b.n	800a658 <__multiply+0x80>
 800a714:	0800bb21 	.word	0x0800bb21
 800a718:	0800bb8a 	.word	0x0800bb8a

0800a71c <__pow5mult>:
 800a71c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a720:	4615      	mov	r5, r2
 800a722:	f012 0203 	ands.w	r2, r2, #3
 800a726:	4607      	mov	r7, r0
 800a728:	460e      	mov	r6, r1
 800a72a:	d007      	beq.n	800a73c <__pow5mult+0x20>
 800a72c:	4c1a      	ldr	r4, [pc, #104]	@ (800a798 <__pow5mult+0x7c>)
 800a72e:	3a01      	subs	r2, #1
 800a730:	2300      	movs	r3, #0
 800a732:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a736:	f7ff fea7 	bl	800a488 <__multadd>
 800a73a:	4606      	mov	r6, r0
 800a73c:	10ad      	asrs	r5, r5, #2
 800a73e:	d027      	beq.n	800a790 <__pow5mult+0x74>
 800a740:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800a742:	b944      	cbnz	r4, 800a756 <__pow5mult+0x3a>
 800a744:	f240 2171 	movw	r1, #625	@ 0x271
 800a748:	4638      	mov	r0, r7
 800a74a:	f7ff ff2f 	bl	800a5ac <__i2b>
 800a74e:	2300      	movs	r3, #0
 800a750:	6438      	str	r0, [r7, #64]	@ 0x40
 800a752:	4604      	mov	r4, r0
 800a754:	6003      	str	r3, [r0, #0]
 800a756:	f04f 0900 	mov.w	r9, #0
 800a75a:	07eb      	lsls	r3, r5, #31
 800a75c:	d50a      	bpl.n	800a774 <__pow5mult+0x58>
 800a75e:	4631      	mov	r1, r6
 800a760:	4622      	mov	r2, r4
 800a762:	4638      	mov	r0, r7
 800a764:	f7ff ff38 	bl	800a5d8 <__multiply>
 800a768:	4631      	mov	r1, r6
 800a76a:	4680      	mov	r8, r0
 800a76c:	4638      	mov	r0, r7
 800a76e:	f7ff fe82 	bl	800a476 <_Bfree>
 800a772:	4646      	mov	r6, r8
 800a774:	106d      	asrs	r5, r5, #1
 800a776:	d00b      	beq.n	800a790 <__pow5mult+0x74>
 800a778:	6820      	ldr	r0, [r4, #0]
 800a77a:	b938      	cbnz	r0, 800a78c <__pow5mult+0x70>
 800a77c:	4622      	mov	r2, r4
 800a77e:	4621      	mov	r1, r4
 800a780:	4638      	mov	r0, r7
 800a782:	f7ff ff29 	bl	800a5d8 <__multiply>
 800a786:	6020      	str	r0, [r4, #0]
 800a788:	f8c0 9000 	str.w	r9, [r0]
 800a78c:	4604      	mov	r4, r0
 800a78e:	e7e4      	b.n	800a75a <__pow5mult+0x3e>
 800a790:	4630      	mov	r0, r6
 800a792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a796:	bf00      	nop
 800a798:	0800bc4c 	.word	0x0800bc4c

0800a79c <__lshift>:
 800a79c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7a0:	460c      	mov	r4, r1
 800a7a2:	6849      	ldr	r1, [r1, #4]
 800a7a4:	6923      	ldr	r3, [r4, #16]
 800a7a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7aa:	68a3      	ldr	r3, [r4, #8]
 800a7ac:	4607      	mov	r7, r0
 800a7ae:	4691      	mov	r9, r2
 800a7b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7b4:	f108 0601 	add.w	r6, r8, #1
 800a7b8:	42b3      	cmp	r3, r6
 800a7ba:	db0b      	blt.n	800a7d4 <__lshift+0x38>
 800a7bc:	4638      	mov	r0, r7
 800a7be:	f7ff fe35 	bl	800a42c <_Balloc>
 800a7c2:	4605      	mov	r5, r0
 800a7c4:	b948      	cbnz	r0, 800a7da <__lshift+0x3e>
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	4b28      	ldr	r3, [pc, #160]	@ (800a86c <__lshift+0xd0>)
 800a7ca:	4829      	ldr	r0, [pc, #164]	@ (800a870 <__lshift+0xd4>)
 800a7cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a7d0:	f000 fb86 	bl	800aee0 <__assert_func>
 800a7d4:	3101      	adds	r1, #1
 800a7d6:	005b      	lsls	r3, r3, #1
 800a7d8:	e7ee      	b.n	800a7b8 <__lshift+0x1c>
 800a7da:	2300      	movs	r3, #0
 800a7dc:	f100 0114 	add.w	r1, r0, #20
 800a7e0:	f100 0210 	add.w	r2, r0, #16
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	4553      	cmp	r3, sl
 800a7e8:	db33      	blt.n	800a852 <__lshift+0xb6>
 800a7ea:	6920      	ldr	r0, [r4, #16]
 800a7ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7f0:	f104 0314 	add.w	r3, r4, #20
 800a7f4:	f019 091f 	ands.w	r9, r9, #31
 800a7f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a800:	d02b      	beq.n	800a85a <__lshift+0xbe>
 800a802:	f1c9 0e20 	rsb	lr, r9, #32
 800a806:	468a      	mov	sl, r1
 800a808:	2200      	movs	r2, #0
 800a80a:	6818      	ldr	r0, [r3, #0]
 800a80c:	fa00 f009 	lsl.w	r0, r0, r9
 800a810:	4310      	orrs	r0, r2
 800a812:	f84a 0b04 	str.w	r0, [sl], #4
 800a816:	f853 2b04 	ldr.w	r2, [r3], #4
 800a81a:	459c      	cmp	ip, r3
 800a81c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a820:	d8f3      	bhi.n	800a80a <__lshift+0x6e>
 800a822:	ebac 0304 	sub.w	r3, ip, r4
 800a826:	3b15      	subs	r3, #21
 800a828:	f023 0303 	bic.w	r3, r3, #3
 800a82c:	3304      	adds	r3, #4
 800a82e:	f104 0015 	add.w	r0, r4, #21
 800a832:	4560      	cmp	r0, ip
 800a834:	bf88      	it	hi
 800a836:	2304      	movhi	r3, #4
 800a838:	50ca      	str	r2, [r1, r3]
 800a83a:	b10a      	cbz	r2, 800a840 <__lshift+0xa4>
 800a83c:	f108 0602 	add.w	r6, r8, #2
 800a840:	3e01      	subs	r6, #1
 800a842:	4638      	mov	r0, r7
 800a844:	612e      	str	r6, [r5, #16]
 800a846:	4621      	mov	r1, r4
 800a848:	f7ff fe15 	bl	800a476 <_Bfree>
 800a84c:	4628      	mov	r0, r5
 800a84e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a852:	f842 0f04 	str.w	r0, [r2, #4]!
 800a856:	3301      	adds	r3, #1
 800a858:	e7c5      	b.n	800a7e6 <__lshift+0x4a>
 800a85a:	3904      	subs	r1, #4
 800a85c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a860:	f841 2f04 	str.w	r2, [r1, #4]!
 800a864:	459c      	cmp	ip, r3
 800a866:	d8f9      	bhi.n	800a85c <__lshift+0xc0>
 800a868:	e7ea      	b.n	800a840 <__lshift+0xa4>
 800a86a:	bf00      	nop
 800a86c:	0800bb21 	.word	0x0800bb21
 800a870:	0800bb8a 	.word	0x0800bb8a

0800a874 <__mcmp>:
 800a874:	690a      	ldr	r2, [r1, #16]
 800a876:	4603      	mov	r3, r0
 800a878:	6900      	ldr	r0, [r0, #16]
 800a87a:	1a80      	subs	r0, r0, r2
 800a87c:	b530      	push	{r4, r5, lr}
 800a87e:	d10e      	bne.n	800a89e <__mcmp+0x2a>
 800a880:	3314      	adds	r3, #20
 800a882:	3114      	adds	r1, #20
 800a884:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a888:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a88c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a890:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a894:	4295      	cmp	r5, r2
 800a896:	d003      	beq.n	800a8a0 <__mcmp+0x2c>
 800a898:	d205      	bcs.n	800a8a6 <__mcmp+0x32>
 800a89a:	f04f 30ff 	mov.w	r0, #4294967295
 800a89e:	bd30      	pop	{r4, r5, pc}
 800a8a0:	42a3      	cmp	r3, r4
 800a8a2:	d3f3      	bcc.n	800a88c <__mcmp+0x18>
 800a8a4:	e7fb      	b.n	800a89e <__mcmp+0x2a>
 800a8a6:	2001      	movs	r0, #1
 800a8a8:	e7f9      	b.n	800a89e <__mcmp+0x2a>
	...

0800a8ac <__mdiff>:
 800a8ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b0:	4689      	mov	r9, r1
 800a8b2:	4606      	mov	r6, r0
 800a8b4:	4611      	mov	r1, r2
 800a8b6:	4648      	mov	r0, r9
 800a8b8:	4614      	mov	r4, r2
 800a8ba:	f7ff ffdb 	bl	800a874 <__mcmp>
 800a8be:	1e05      	subs	r5, r0, #0
 800a8c0:	d112      	bne.n	800a8e8 <__mdiff+0x3c>
 800a8c2:	4629      	mov	r1, r5
 800a8c4:	4630      	mov	r0, r6
 800a8c6:	f7ff fdb1 	bl	800a42c <_Balloc>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	b928      	cbnz	r0, 800a8da <__mdiff+0x2e>
 800a8ce:	4b3f      	ldr	r3, [pc, #252]	@ (800a9cc <__mdiff+0x120>)
 800a8d0:	f240 2137 	movw	r1, #567	@ 0x237
 800a8d4:	483e      	ldr	r0, [pc, #248]	@ (800a9d0 <__mdiff+0x124>)
 800a8d6:	f000 fb03 	bl	800aee0 <__assert_func>
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a8e0:	4610      	mov	r0, r2
 800a8e2:	b003      	add	sp, #12
 800a8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e8:	bfbc      	itt	lt
 800a8ea:	464b      	movlt	r3, r9
 800a8ec:	46a1      	movlt	r9, r4
 800a8ee:	4630      	mov	r0, r6
 800a8f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a8f4:	bfba      	itte	lt
 800a8f6:	461c      	movlt	r4, r3
 800a8f8:	2501      	movlt	r5, #1
 800a8fa:	2500      	movge	r5, #0
 800a8fc:	f7ff fd96 	bl	800a42c <_Balloc>
 800a900:	4602      	mov	r2, r0
 800a902:	b918      	cbnz	r0, 800a90c <__mdiff+0x60>
 800a904:	4b31      	ldr	r3, [pc, #196]	@ (800a9cc <__mdiff+0x120>)
 800a906:	f240 2145 	movw	r1, #581	@ 0x245
 800a90a:	e7e3      	b.n	800a8d4 <__mdiff+0x28>
 800a90c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a910:	6926      	ldr	r6, [r4, #16]
 800a912:	60c5      	str	r5, [r0, #12]
 800a914:	f109 0310 	add.w	r3, r9, #16
 800a918:	f109 0514 	add.w	r5, r9, #20
 800a91c:	f104 0e14 	add.w	lr, r4, #20
 800a920:	f100 0b14 	add.w	fp, r0, #20
 800a924:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a928:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a92c:	9301      	str	r3, [sp, #4]
 800a92e:	46d9      	mov	r9, fp
 800a930:	f04f 0c00 	mov.w	ip, #0
 800a934:	9b01      	ldr	r3, [sp, #4]
 800a936:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a93a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a93e:	9301      	str	r3, [sp, #4]
 800a940:	fa1f f38a 	uxth.w	r3, sl
 800a944:	4619      	mov	r1, r3
 800a946:	b283      	uxth	r3, r0
 800a948:	1acb      	subs	r3, r1, r3
 800a94a:	0c00      	lsrs	r0, r0, #16
 800a94c:	4463      	add	r3, ip
 800a94e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a952:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a956:	b29b      	uxth	r3, r3
 800a958:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a95c:	4576      	cmp	r6, lr
 800a95e:	f849 3b04 	str.w	r3, [r9], #4
 800a962:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a966:	d8e5      	bhi.n	800a934 <__mdiff+0x88>
 800a968:	1b33      	subs	r3, r6, r4
 800a96a:	3b15      	subs	r3, #21
 800a96c:	f023 0303 	bic.w	r3, r3, #3
 800a970:	3415      	adds	r4, #21
 800a972:	3304      	adds	r3, #4
 800a974:	42a6      	cmp	r6, r4
 800a976:	bf38      	it	cc
 800a978:	2304      	movcc	r3, #4
 800a97a:	441d      	add	r5, r3
 800a97c:	445b      	add	r3, fp
 800a97e:	461e      	mov	r6, r3
 800a980:	462c      	mov	r4, r5
 800a982:	4544      	cmp	r4, r8
 800a984:	d30e      	bcc.n	800a9a4 <__mdiff+0xf8>
 800a986:	f108 0103 	add.w	r1, r8, #3
 800a98a:	1b49      	subs	r1, r1, r5
 800a98c:	f021 0103 	bic.w	r1, r1, #3
 800a990:	3d03      	subs	r5, #3
 800a992:	45a8      	cmp	r8, r5
 800a994:	bf38      	it	cc
 800a996:	2100      	movcc	r1, #0
 800a998:	440b      	add	r3, r1
 800a99a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a99e:	b191      	cbz	r1, 800a9c6 <__mdiff+0x11a>
 800a9a0:	6117      	str	r7, [r2, #16]
 800a9a2:	e79d      	b.n	800a8e0 <__mdiff+0x34>
 800a9a4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a9a8:	46e6      	mov	lr, ip
 800a9aa:	0c08      	lsrs	r0, r1, #16
 800a9ac:	fa1c fc81 	uxtah	ip, ip, r1
 800a9b0:	4471      	add	r1, lr
 800a9b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a9b6:	b289      	uxth	r1, r1
 800a9b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a9bc:	f846 1b04 	str.w	r1, [r6], #4
 800a9c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a9c4:	e7dd      	b.n	800a982 <__mdiff+0xd6>
 800a9c6:	3f01      	subs	r7, #1
 800a9c8:	e7e7      	b.n	800a99a <__mdiff+0xee>
 800a9ca:	bf00      	nop
 800a9cc:	0800bb21 	.word	0x0800bb21
 800a9d0:	0800bb8a 	.word	0x0800bb8a

0800a9d4 <__d2b>:
 800a9d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a9d8:	460f      	mov	r7, r1
 800a9da:	2101      	movs	r1, #1
 800a9dc:	ec59 8b10 	vmov	r8, r9, d0
 800a9e0:	4616      	mov	r6, r2
 800a9e2:	f7ff fd23 	bl	800a42c <_Balloc>
 800a9e6:	4604      	mov	r4, r0
 800a9e8:	b930      	cbnz	r0, 800a9f8 <__d2b+0x24>
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	4b23      	ldr	r3, [pc, #140]	@ (800aa7c <__d2b+0xa8>)
 800a9ee:	4824      	ldr	r0, [pc, #144]	@ (800aa80 <__d2b+0xac>)
 800a9f0:	f240 310f 	movw	r1, #783	@ 0x30f
 800a9f4:	f000 fa74 	bl	800aee0 <__assert_func>
 800a9f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a9fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa00:	b10d      	cbz	r5, 800aa06 <__d2b+0x32>
 800aa02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa06:	9301      	str	r3, [sp, #4]
 800aa08:	f1b8 0300 	subs.w	r3, r8, #0
 800aa0c:	d023      	beq.n	800aa56 <__d2b+0x82>
 800aa0e:	4668      	mov	r0, sp
 800aa10:	9300      	str	r3, [sp, #0]
 800aa12:	f7ff fd9e 	bl	800a552 <__lo0bits>
 800aa16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa1a:	b1d0      	cbz	r0, 800aa52 <__d2b+0x7e>
 800aa1c:	f1c0 0320 	rsb	r3, r0, #32
 800aa20:	fa02 f303 	lsl.w	r3, r2, r3
 800aa24:	430b      	orrs	r3, r1
 800aa26:	40c2      	lsrs	r2, r0
 800aa28:	6163      	str	r3, [r4, #20]
 800aa2a:	9201      	str	r2, [sp, #4]
 800aa2c:	9b01      	ldr	r3, [sp, #4]
 800aa2e:	61a3      	str	r3, [r4, #24]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	bf0c      	ite	eq
 800aa34:	2201      	moveq	r2, #1
 800aa36:	2202      	movne	r2, #2
 800aa38:	6122      	str	r2, [r4, #16]
 800aa3a:	b1a5      	cbz	r5, 800aa66 <__d2b+0x92>
 800aa3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aa40:	4405      	add	r5, r0
 800aa42:	603d      	str	r5, [r7, #0]
 800aa44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aa48:	6030      	str	r0, [r6, #0]
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	b003      	add	sp, #12
 800aa4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa52:	6161      	str	r1, [r4, #20]
 800aa54:	e7ea      	b.n	800aa2c <__d2b+0x58>
 800aa56:	a801      	add	r0, sp, #4
 800aa58:	f7ff fd7b 	bl	800a552 <__lo0bits>
 800aa5c:	9b01      	ldr	r3, [sp, #4]
 800aa5e:	6163      	str	r3, [r4, #20]
 800aa60:	3020      	adds	r0, #32
 800aa62:	2201      	movs	r2, #1
 800aa64:	e7e8      	b.n	800aa38 <__d2b+0x64>
 800aa66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aa6e:	6038      	str	r0, [r7, #0]
 800aa70:	6918      	ldr	r0, [r3, #16]
 800aa72:	f7ff fd4f 	bl	800a514 <__hi0bits>
 800aa76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa7a:	e7e5      	b.n	800aa48 <__d2b+0x74>
 800aa7c:	0800bb21 	.word	0x0800bb21
 800aa80:	0800bb8a 	.word	0x0800bb8a

0800aa84 <_realloc_r>:
 800aa84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa88:	4682      	mov	sl, r0
 800aa8a:	4693      	mov	fp, r2
 800aa8c:	460c      	mov	r4, r1
 800aa8e:	b929      	cbnz	r1, 800aa9c <_realloc_r+0x18>
 800aa90:	4611      	mov	r1, r2
 800aa92:	b003      	add	sp, #12
 800aa94:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa98:	f7fc be44 	b.w	8007724 <_malloc_r>
 800aa9c:	f7fd f87c 	bl	8007b98 <__malloc_lock>
 800aaa0:	f10b 080b 	add.w	r8, fp, #11
 800aaa4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800aaa8:	f1b8 0f16 	cmp.w	r8, #22
 800aaac:	f1a4 0908 	sub.w	r9, r4, #8
 800aab0:	f025 0603 	bic.w	r6, r5, #3
 800aab4:	d908      	bls.n	800aac8 <_realloc_r+0x44>
 800aab6:	f038 0807 	bics.w	r8, r8, #7
 800aaba:	d507      	bpl.n	800aacc <_realloc_r+0x48>
 800aabc:	230c      	movs	r3, #12
 800aabe:	f8ca 3000 	str.w	r3, [sl]
 800aac2:	f04f 0b00 	mov.w	fp, #0
 800aac6:	e032      	b.n	800ab2e <_realloc_r+0xaa>
 800aac8:	f04f 0810 	mov.w	r8, #16
 800aacc:	45c3      	cmp	fp, r8
 800aace:	d8f5      	bhi.n	800aabc <_realloc_r+0x38>
 800aad0:	4546      	cmp	r6, r8
 800aad2:	f280 8174 	bge.w	800adbe <_realloc_r+0x33a>
 800aad6:	4b9e      	ldr	r3, [pc, #632]	@ (800ad50 <_realloc_r+0x2cc>)
 800aad8:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800aadc:	eb09 0106 	add.w	r1, r9, r6
 800aae0:	458c      	cmp	ip, r1
 800aae2:	6848      	ldr	r0, [r1, #4]
 800aae4:	d005      	beq.n	800aaf2 <_realloc_r+0x6e>
 800aae6:	f020 0201 	bic.w	r2, r0, #1
 800aaea:	440a      	add	r2, r1
 800aaec:	6852      	ldr	r2, [r2, #4]
 800aaee:	07d7      	lsls	r7, r2, #31
 800aaf0:	d449      	bmi.n	800ab86 <_realloc_r+0x102>
 800aaf2:	f020 0003 	bic.w	r0, r0, #3
 800aaf6:	458c      	cmp	ip, r1
 800aaf8:	eb06 0700 	add.w	r7, r6, r0
 800aafc:	d11b      	bne.n	800ab36 <_realloc_r+0xb2>
 800aafe:	f108 0210 	add.w	r2, r8, #16
 800ab02:	42ba      	cmp	r2, r7
 800ab04:	dc41      	bgt.n	800ab8a <_realloc_r+0x106>
 800ab06:	eb09 0208 	add.w	r2, r9, r8
 800ab0a:	eba7 0708 	sub.w	r7, r7, r8
 800ab0e:	f047 0701 	orr.w	r7, r7, #1
 800ab12:	609a      	str	r2, [r3, #8]
 800ab14:	6057      	str	r7, [r2, #4]
 800ab16:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ab1a:	f003 0301 	and.w	r3, r3, #1
 800ab1e:	ea43 0308 	orr.w	r3, r3, r8
 800ab22:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab26:	4650      	mov	r0, sl
 800ab28:	f7fd f83c 	bl	8007ba4 <__malloc_unlock>
 800ab2c:	46a3      	mov	fp, r4
 800ab2e:	4658      	mov	r0, fp
 800ab30:	b003      	add	sp, #12
 800ab32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab36:	45b8      	cmp	r8, r7
 800ab38:	dc27      	bgt.n	800ab8a <_realloc_r+0x106>
 800ab3a:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800ab3e:	60d3      	str	r3, [r2, #12]
 800ab40:	609a      	str	r2, [r3, #8]
 800ab42:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ab46:	eba7 0008 	sub.w	r0, r7, r8
 800ab4a:	280f      	cmp	r0, #15
 800ab4c:	f003 0301 	and.w	r3, r3, #1
 800ab50:	eb09 0207 	add.w	r2, r9, r7
 800ab54:	f240 8135 	bls.w	800adc2 <_realloc_r+0x33e>
 800ab58:	eb09 0108 	add.w	r1, r9, r8
 800ab5c:	ea48 0303 	orr.w	r3, r8, r3
 800ab60:	f040 0001 	orr.w	r0, r0, #1
 800ab64:	f8c9 3004 	str.w	r3, [r9, #4]
 800ab68:	6048      	str	r0, [r1, #4]
 800ab6a:	6853      	ldr	r3, [r2, #4]
 800ab6c:	f043 0301 	orr.w	r3, r3, #1
 800ab70:	6053      	str	r3, [r2, #4]
 800ab72:	3108      	adds	r1, #8
 800ab74:	4650      	mov	r0, sl
 800ab76:	f7fc fd15 	bl	80075a4 <_free_r>
 800ab7a:	4650      	mov	r0, sl
 800ab7c:	f7fd f812 	bl	8007ba4 <__malloc_unlock>
 800ab80:	f109 0b08 	add.w	fp, r9, #8
 800ab84:	e7d3      	b.n	800ab2e <_realloc_r+0xaa>
 800ab86:	2000      	movs	r0, #0
 800ab88:	4601      	mov	r1, r0
 800ab8a:	07ea      	lsls	r2, r5, #31
 800ab8c:	f100 80c7 	bmi.w	800ad1e <_realloc_r+0x29a>
 800ab90:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ab94:	eba9 0505 	sub.w	r5, r9, r5
 800ab98:	686a      	ldr	r2, [r5, #4]
 800ab9a:	f022 0203 	bic.w	r2, r2, #3
 800ab9e:	4432      	add	r2, r6
 800aba0:	9201      	str	r2, [sp, #4]
 800aba2:	2900      	cmp	r1, #0
 800aba4:	f000 8086 	beq.w	800acb4 <_realloc_r+0x230>
 800aba8:	458c      	cmp	ip, r1
 800abaa:	eb00 0702 	add.w	r7, r0, r2
 800abae:	d149      	bne.n	800ac44 <_realloc_r+0x1c0>
 800abb0:	f108 0210 	add.w	r2, r8, #16
 800abb4:	42ba      	cmp	r2, r7
 800abb6:	dc7d      	bgt.n	800acb4 <_realloc_r+0x230>
 800abb8:	46ab      	mov	fp, r5
 800abba:	68ea      	ldr	r2, [r5, #12]
 800abbc:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800abc0:	60ca      	str	r2, [r1, #12]
 800abc2:	6091      	str	r1, [r2, #8]
 800abc4:	1f32      	subs	r2, r6, #4
 800abc6:	2a24      	cmp	r2, #36	@ 0x24
 800abc8:	d836      	bhi.n	800ac38 <_realloc_r+0x1b4>
 800abca:	2a13      	cmp	r2, #19
 800abcc:	d932      	bls.n	800ac34 <_realloc_r+0x1b0>
 800abce:	6821      	ldr	r1, [r4, #0]
 800abd0:	60a9      	str	r1, [r5, #8]
 800abd2:	6861      	ldr	r1, [r4, #4]
 800abd4:	60e9      	str	r1, [r5, #12]
 800abd6:	2a1b      	cmp	r2, #27
 800abd8:	d81a      	bhi.n	800ac10 <_realloc_r+0x18c>
 800abda:	3408      	adds	r4, #8
 800abdc:	f105 0210 	add.w	r2, r5, #16
 800abe0:	6821      	ldr	r1, [r4, #0]
 800abe2:	6011      	str	r1, [r2, #0]
 800abe4:	6861      	ldr	r1, [r4, #4]
 800abe6:	6051      	str	r1, [r2, #4]
 800abe8:	68a1      	ldr	r1, [r4, #8]
 800abea:	6091      	str	r1, [r2, #8]
 800abec:	eb05 0208 	add.w	r2, r5, r8
 800abf0:	eba7 0708 	sub.w	r7, r7, r8
 800abf4:	f047 0701 	orr.w	r7, r7, #1
 800abf8:	609a      	str	r2, [r3, #8]
 800abfa:	6057      	str	r7, [r2, #4]
 800abfc:	686b      	ldr	r3, [r5, #4]
 800abfe:	f003 0301 	and.w	r3, r3, #1
 800ac02:	ea43 0308 	orr.w	r3, r3, r8
 800ac06:	606b      	str	r3, [r5, #4]
 800ac08:	4650      	mov	r0, sl
 800ac0a:	f7fc ffcb 	bl	8007ba4 <__malloc_unlock>
 800ac0e:	e78e      	b.n	800ab2e <_realloc_r+0xaa>
 800ac10:	68a1      	ldr	r1, [r4, #8]
 800ac12:	6129      	str	r1, [r5, #16]
 800ac14:	68e1      	ldr	r1, [r4, #12]
 800ac16:	6169      	str	r1, [r5, #20]
 800ac18:	2a24      	cmp	r2, #36	@ 0x24
 800ac1a:	bf01      	itttt	eq
 800ac1c:	6922      	ldreq	r2, [r4, #16]
 800ac1e:	61aa      	streq	r2, [r5, #24]
 800ac20:	6961      	ldreq	r1, [r4, #20]
 800ac22:	61e9      	streq	r1, [r5, #28]
 800ac24:	bf19      	ittee	ne
 800ac26:	3410      	addne	r4, #16
 800ac28:	f105 0218 	addne.w	r2, r5, #24
 800ac2c:	f105 0220 	addeq.w	r2, r5, #32
 800ac30:	3418      	addeq	r4, #24
 800ac32:	e7d5      	b.n	800abe0 <_realloc_r+0x15c>
 800ac34:	465a      	mov	r2, fp
 800ac36:	e7d3      	b.n	800abe0 <_realloc_r+0x15c>
 800ac38:	4621      	mov	r1, r4
 800ac3a:	4658      	mov	r0, fp
 800ac3c:	f7fe fce2 	bl	8009604 <memmove>
 800ac40:	4b43      	ldr	r3, [pc, #268]	@ (800ad50 <_realloc_r+0x2cc>)
 800ac42:	e7d3      	b.n	800abec <_realloc_r+0x168>
 800ac44:	45b8      	cmp	r8, r7
 800ac46:	dc35      	bgt.n	800acb4 <_realloc_r+0x230>
 800ac48:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800ac4c:	4628      	mov	r0, r5
 800ac4e:	60d3      	str	r3, [r2, #12]
 800ac50:	609a      	str	r2, [r3, #8]
 800ac52:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ac56:	68eb      	ldr	r3, [r5, #12]
 800ac58:	60d3      	str	r3, [r2, #12]
 800ac5a:	609a      	str	r2, [r3, #8]
 800ac5c:	1f32      	subs	r2, r6, #4
 800ac5e:	2a24      	cmp	r2, #36	@ 0x24
 800ac60:	d824      	bhi.n	800acac <_realloc_r+0x228>
 800ac62:	2a13      	cmp	r2, #19
 800ac64:	d908      	bls.n	800ac78 <_realloc_r+0x1f4>
 800ac66:	6823      	ldr	r3, [r4, #0]
 800ac68:	60ab      	str	r3, [r5, #8]
 800ac6a:	6863      	ldr	r3, [r4, #4]
 800ac6c:	60eb      	str	r3, [r5, #12]
 800ac6e:	2a1b      	cmp	r2, #27
 800ac70:	d80a      	bhi.n	800ac88 <_realloc_r+0x204>
 800ac72:	3408      	adds	r4, #8
 800ac74:	f105 0010 	add.w	r0, r5, #16
 800ac78:	6823      	ldr	r3, [r4, #0]
 800ac7a:	6003      	str	r3, [r0, #0]
 800ac7c:	6863      	ldr	r3, [r4, #4]
 800ac7e:	6043      	str	r3, [r0, #4]
 800ac80:	68a3      	ldr	r3, [r4, #8]
 800ac82:	6083      	str	r3, [r0, #8]
 800ac84:	46a9      	mov	r9, r5
 800ac86:	e75c      	b.n	800ab42 <_realloc_r+0xbe>
 800ac88:	68a3      	ldr	r3, [r4, #8]
 800ac8a:	612b      	str	r3, [r5, #16]
 800ac8c:	68e3      	ldr	r3, [r4, #12]
 800ac8e:	616b      	str	r3, [r5, #20]
 800ac90:	2a24      	cmp	r2, #36	@ 0x24
 800ac92:	bf01      	itttt	eq
 800ac94:	6923      	ldreq	r3, [r4, #16]
 800ac96:	61ab      	streq	r3, [r5, #24]
 800ac98:	6963      	ldreq	r3, [r4, #20]
 800ac9a:	61eb      	streq	r3, [r5, #28]
 800ac9c:	bf19      	ittee	ne
 800ac9e:	3410      	addne	r4, #16
 800aca0:	f105 0018 	addne.w	r0, r5, #24
 800aca4:	f105 0020 	addeq.w	r0, r5, #32
 800aca8:	3418      	addeq	r4, #24
 800acaa:	e7e5      	b.n	800ac78 <_realloc_r+0x1f4>
 800acac:	4621      	mov	r1, r4
 800acae:	f7fe fca9 	bl	8009604 <memmove>
 800acb2:	e7e7      	b.n	800ac84 <_realloc_r+0x200>
 800acb4:	9b01      	ldr	r3, [sp, #4]
 800acb6:	4598      	cmp	r8, r3
 800acb8:	dc31      	bgt.n	800ad1e <_realloc_r+0x29a>
 800acba:	4628      	mov	r0, r5
 800acbc:	68eb      	ldr	r3, [r5, #12]
 800acbe:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800acc2:	60d3      	str	r3, [r2, #12]
 800acc4:	609a      	str	r2, [r3, #8]
 800acc6:	1f32      	subs	r2, r6, #4
 800acc8:	2a24      	cmp	r2, #36	@ 0x24
 800acca:	d824      	bhi.n	800ad16 <_realloc_r+0x292>
 800accc:	2a13      	cmp	r2, #19
 800acce:	d908      	bls.n	800ace2 <_realloc_r+0x25e>
 800acd0:	6823      	ldr	r3, [r4, #0]
 800acd2:	60ab      	str	r3, [r5, #8]
 800acd4:	6863      	ldr	r3, [r4, #4]
 800acd6:	60eb      	str	r3, [r5, #12]
 800acd8:	2a1b      	cmp	r2, #27
 800acda:	d80a      	bhi.n	800acf2 <_realloc_r+0x26e>
 800acdc:	3408      	adds	r4, #8
 800acde:	f105 0010 	add.w	r0, r5, #16
 800ace2:	6823      	ldr	r3, [r4, #0]
 800ace4:	6003      	str	r3, [r0, #0]
 800ace6:	6863      	ldr	r3, [r4, #4]
 800ace8:	6043      	str	r3, [r0, #4]
 800acea:	68a3      	ldr	r3, [r4, #8]
 800acec:	6083      	str	r3, [r0, #8]
 800acee:	9f01      	ldr	r7, [sp, #4]
 800acf0:	e7c8      	b.n	800ac84 <_realloc_r+0x200>
 800acf2:	68a3      	ldr	r3, [r4, #8]
 800acf4:	612b      	str	r3, [r5, #16]
 800acf6:	68e3      	ldr	r3, [r4, #12]
 800acf8:	616b      	str	r3, [r5, #20]
 800acfa:	2a24      	cmp	r2, #36	@ 0x24
 800acfc:	bf01      	itttt	eq
 800acfe:	6923      	ldreq	r3, [r4, #16]
 800ad00:	61ab      	streq	r3, [r5, #24]
 800ad02:	6963      	ldreq	r3, [r4, #20]
 800ad04:	61eb      	streq	r3, [r5, #28]
 800ad06:	bf19      	ittee	ne
 800ad08:	3410      	addne	r4, #16
 800ad0a:	f105 0018 	addne.w	r0, r5, #24
 800ad0e:	f105 0020 	addeq.w	r0, r5, #32
 800ad12:	3418      	addeq	r4, #24
 800ad14:	e7e5      	b.n	800ace2 <_realloc_r+0x25e>
 800ad16:	4621      	mov	r1, r4
 800ad18:	f7fe fc74 	bl	8009604 <memmove>
 800ad1c:	e7e7      	b.n	800acee <_realloc_r+0x26a>
 800ad1e:	4659      	mov	r1, fp
 800ad20:	4650      	mov	r0, sl
 800ad22:	f7fc fcff 	bl	8007724 <_malloc_r>
 800ad26:	4683      	mov	fp, r0
 800ad28:	b918      	cbnz	r0, 800ad32 <_realloc_r+0x2ae>
 800ad2a:	4650      	mov	r0, sl
 800ad2c:	f7fc ff3a 	bl	8007ba4 <__malloc_unlock>
 800ad30:	e6c7      	b.n	800aac2 <_realloc_r+0x3e>
 800ad32:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ad36:	f023 0301 	bic.w	r3, r3, #1
 800ad3a:	444b      	add	r3, r9
 800ad3c:	f1a0 0208 	sub.w	r2, r0, #8
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d107      	bne.n	800ad54 <_realloc_r+0x2d0>
 800ad44:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800ad48:	f027 0703 	bic.w	r7, r7, #3
 800ad4c:	4437      	add	r7, r6
 800ad4e:	e6f8      	b.n	800ab42 <_realloc_r+0xbe>
 800ad50:	2000016c 	.word	0x2000016c
 800ad54:	1f32      	subs	r2, r6, #4
 800ad56:	2a24      	cmp	r2, #36	@ 0x24
 800ad58:	d82d      	bhi.n	800adb6 <_realloc_r+0x332>
 800ad5a:	2a13      	cmp	r2, #19
 800ad5c:	d928      	bls.n	800adb0 <_realloc_r+0x32c>
 800ad5e:	6823      	ldr	r3, [r4, #0]
 800ad60:	6003      	str	r3, [r0, #0]
 800ad62:	6863      	ldr	r3, [r4, #4]
 800ad64:	6043      	str	r3, [r0, #4]
 800ad66:	2a1b      	cmp	r2, #27
 800ad68:	d80e      	bhi.n	800ad88 <_realloc_r+0x304>
 800ad6a:	f104 0208 	add.w	r2, r4, #8
 800ad6e:	f100 0308 	add.w	r3, r0, #8
 800ad72:	6811      	ldr	r1, [r2, #0]
 800ad74:	6019      	str	r1, [r3, #0]
 800ad76:	6851      	ldr	r1, [r2, #4]
 800ad78:	6059      	str	r1, [r3, #4]
 800ad7a:	6892      	ldr	r2, [r2, #8]
 800ad7c:	609a      	str	r2, [r3, #8]
 800ad7e:	4621      	mov	r1, r4
 800ad80:	4650      	mov	r0, sl
 800ad82:	f7fc fc0f 	bl	80075a4 <_free_r>
 800ad86:	e73f      	b.n	800ac08 <_realloc_r+0x184>
 800ad88:	68a3      	ldr	r3, [r4, #8]
 800ad8a:	6083      	str	r3, [r0, #8]
 800ad8c:	68e3      	ldr	r3, [r4, #12]
 800ad8e:	60c3      	str	r3, [r0, #12]
 800ad90:	2a24      	cmp	r2, #36	@ 0x24
 800ad92:	bf01      	itttt	eq
 800ad94:	6923      	ldreq	r3, [r4, #16]
 800ad96:	6103      	streq	r3, [r0, #16]
 800ad98:	6961      	ldreq	r1, [r4, #20]
 800ad9a:	6141      	streq	r1, [r0, #20]
 800ad9c:	bf19      	ittee	ne
 800ad9e:	f104 0210 	addne.w	r2, r4, #16
 800ada2:	f100 0310 	addne.w	r3, r0, #16
 800ada6:	f104 0218 	addeq.w	r2, r4, #24
 800adaa:	f100 0318 	addeq.w	r3, r0, #24
 800adae:	e7e0      	b.n	800ad72 <_realloc_r+0x2ee>
 800adb0:	4603      	mov	r3, r0
 800adb2:	4622      	mov	r2, r4
 800adb4:	e7dd      	b.n	800ad72 <_realloc_r+0x2ee>
 800adb6:	4621      	mov	r1, r4
 800adb8:	f7fe fc24 	bl	8009604 <memmove>
 800adbc:	e7df      	b.n	800ad7e <_realloc_r+0x2fa>
 800adbe:	4637      	mov	r7, r6
 800adc0:	e6bf      	b.n	800ab42 <_realloc_r+0xbe>
 800adc2:	431f      	orrs	r7, r3
 800adc4:	f8c9 7004 	str.w	r7, [r9, #4]
 800adc8:	6853      	ldr	r3, [r2, #4]
 800adca:	f043 0301 	orr.w	r3, r3, #1
 800adce:	6053      	str	r3, [r2, #4]
 800add0:	e6d3      	b.n	800ab7a <_realloc_r+0xf6>
 800add2:	bf00      	nop

0800add4 <__swhatbuf_r>:
 800add4:	b570      	push	{r4, r5, r6, lr}
 800add6:	460c      	mov	r4, r1
 800add8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800addc:	2900      	cmp	r1, #0
 800adde:	b096      	sub	sp, #88	@ 0x58
 800ade0:	4615      	mov	r5, r2
 800ade2:	461e      	mov	r6, r3
 800ade4:	da07      	bge.n	800adf6 <__swhatbuf_r+0x22>
 800ade6:	89a1      	ldrh	r1, [r4, #12]
 800ade8:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800adec:	d117      	bne.n	800ae1e <__swhatbuf_r+0x4a>
 800adee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800adf2:	4608      	mov	r0, r1
 800adf4:	e00f      	b.n	800ae16 <__swhatbuf_r+0x42>
 800adf6:	466a      	mov	r2, sp
 800adf8:	f000 f850 	bl	800ae9c <_fstat_r>
 800adfc:	2800      	cmp	r0, #0
 800adfe:	dbf2      	blt.n	800ade6 <__swhatbuf_r+0x12>
 800ae00:	9901      	ldr	r1, [sp, #4]
 800ae02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ae06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ae0a:	4259      	negs	r1, r3
 800ae0c:	4159      	adcs	r1, r3
 800ae0e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800ae12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae16:	6031      	str	r1, [r6, #0]
 800ae18:	602b      	str	r3, [r5, #0]
 800ae1a:	b016      	add	sp, #88	@ 0x58
 800ae1c:	bd70      	pop	{r4, r5, r6, pc}
 800ae1e:	2100      	movs	r1, #0
 800ae20:	2340      	movs	r3, #64	@ 0x40
 800ae22:	e7e6      	b.n	800adf2 <__swhatbuf_r+0x1e>

0800ae24 <__smakebuf_r>:
 800ae24:	898b      	ldrh	r3, [r1, #12]
 800ae26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae28:	079d      	lsls	r5, r3, #30
 800ae2a:	4606      	mov	r6, r0
 800ae2c:	460c      	mov	r4, r1
 800ae2e:	d507      	bpl.n	800ae40 <__smakebuf_r+0x1c>
 800ae30:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	6123      	str	r3, [r4, #16]
 800ae38:	2301      	movs	r3, #1
 800ae3a:	6163      	str	r3, [r4, #20]
 800ae3c:	b003      	add	sp, #12
 800ae3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae40:	ab01      	add	r3, sp, #4
 800ae42:	466a      	mov	r2, sp
 800ae44:	f7ff ffc6 	bl	800add4 <__swhatbuf_r>
 800ae48:	9f00      	ldr	r7, [sp, #0]
 800ae4a:	4605      	mov	r5, r0
 800ae4c:	4639      	mov	r1, r7
 800ae4e:	4630      	mov	r0, r6
 800ae50:	f7fc fc68 	bl	8007724 <_malloc_r>
 800ae54:	b948      	cbnz	r0, 800ae6a <__smakebuf_r+0x46>
 800ae56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae5a:	059a      	lsls	r2, r3, #22
 800ae5c:	d4ee      	bmi.n	800ae3c <__smakebuf_r+0x18>
 800ae5e:	f023 0303 	bic.w	r3, r3, #3
 800ae62:	f043 0302 	orr.w	r3, r3, #2
 800ae66:	81a3      	strh	r3, [r4, #12]
 800ae68:	e7e2      	b.n	800ae30 <__smakebuf_r+0xc>
 800ae6a:	89a3      	ldrh	r3, [r4, #12]
 800ae6c:	6020      	str	r0, [r4, #0]
 800ae6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae72:	81a3      	strh	r3, [r4, #12]
 800ae74:	9b01      	ldr	r3, [sp, #4]
 800ae76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ae7a:	b15b      	cbz	r3, 800ae94 <__smakebuf_r+0x70>
 800ae7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae80:	4630      	mov	r0, r6
 800ae82:	f000 f81d 	bl	800aec0 <_isatty_r>
 800ae86:	b128      	cbz	r0, 800ae94 <__smakebuf_r+0x70>
 800ae88:	89a3      	ldrh	r3, [r4, #12]
 800ae8a:	f023 0303 	bic.w	r3, r3, #3
 800ae8e:	f043 0301 	orr.w	r3, r3, #1
 800ae92:	81a3      	strh	r3, [r4, #12]
 800ae94:	89a3      	ldrh	r3, [r4, #12]
 800ae96:	431d      	orrs	r5, r3
 800ae98:	81a5      	strh	r5, [r4, #12]
 800ae9a:	e7cf      	b.n	800ae3c <__smakebuf_r+0x18>

0800ae9c <_fstat_r>:
 800ae9c:	b538      	push	{r3, r4, r5, lr}
 800ae9e:	4d07      	ldr	r5, [pc, #28]	@ (800aebc <_fstat_r+0x20>)
 800aea0:	2300      	movs	r3, #0
 800aea2:	4604      	mov	r4, r0
 800aea4:	4608      	mov	r0, r1
 800aea6:	4611      	mov	r1, r2
 800aea8:	602b      	str	r3, [r5, #0]
 800aeaa:	f7f6 fef7 	bl	8001c9c <_fstat>
 800aeae:	1c43      	adds	r3, r0, #1
 800aeb0:	d102      	bne.n	800aeb8 <_fstat_r+0x1c>
 800aeb2:	682b      	ldr	r3, [r5, #0]
 800aeb4:	b103      	cbz	r3, 800aeb8 <_fstat_r+0x1c>
 800aeb6:	6023      	str	r3, [r4, #0]
 800aeb8:	bd38      	pop	{r3, r4, r5, pc}
 800aeba:	bf00      	nop
 800aebc:	20006c14 	.word	0x20006c14

0800aec0 <_isatty_r>:
 800aec0:	b538      	push	{r3, r4, r5, lr}
 800aec2:	4d06      	ldr	r5, [pc, #24]	@ (800aedc <_isatty_r+0x1c>)
 800aec4:	2300      	movs	r3, #0
 800aec6:	4604      	mov	r4, r0
 800aec8:	4608      	mov	r0, r1
 800aeca:	602b      	str	r3, [r5, #0]
 800aecc:	f7f6 fef6 	bl	8001cbc <_isatty>
 800aed0:	1c43      	adds	r3, r0, #1
 800aed2:	d102      	bne.n	800aeda <_isatty_r+0x1a>
 800aed4:	682b      	ldr	r3, [r5, #0]
 800aed6:	b103      	cbz	r3, 800aeda <_isatty_r+0x1a>
 800aed8:	6023      	str	r3, [r4, #0]
 800aeda:	bd38      	pop	{r3, r4, r5, pc}
 800aedc:	20006c14 	.word	0x20006c14

0800aee0 <__assert_func>:
 800aee0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aee2:	4614      	mov	r4, r2
 800aee4:	461a      	mov	r2, r3
 800aee6:	4b09      	ldr	r3, [pc, #36]	@ (800af0c <__assert_func+0x2c>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4605      	mov	r5, r0
 800aeec:	68d8      	ldr	r0, [r3, #12]
 800aeee:	b14c      	cbz	r4, 800af04 <__assert_func+0x24>
 800aef0:	4b07      	ldr	r3, [pc, #28]	@ (800af10 <__assert_func+0x30>)
 800aef2:	9100      	str	r1, [sp, #0]
 800aef4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aef8:	4906      	ldr	r1, [pc, #24]	@ (800af14 <__assert_func+0x34>)
 800aefa:	462b      	mov	r3, r5
 800aefc:	f000 f862 	bl	800afc4 <fiprintf>
 800af00:	f000 fd3a 	bl	800b978 <abort>
 800af04:	4b04      	ldr	r3, [pc, #16]	@ (800af18 <__assert_func+0x38>)
 800af06:	461c      	mov	r4, r3
 800af08:	e7f3      	b.n	800aef2 <__assert_func+0x12>
 800af0a:	bf00      	nop
 800af0c:	2000001c 	.word	0x2000001c
 800af10:	0800bbed 	.word	0x0800bbed
 800af14:	0800bbfa 	.word	0x0800bbfa
 800af18:	0800bc28 	.word	0x0800bc28

0800af1c <_calloc_r>:
 800af1c:	b538      	push	{r3, r4, r5, lr}
 800af1e:	fba1 1502 	umull	r1, r5, r1, r2
 800af22:	b935      	cbnz	r5, 800af32 <_calloc_r+0x16>
 800af24:	f7fc fbfe 	bl	8007724 <_malloc_r>
 800af28:	4604      	mov	r4, r0
 800af2a:	b938      	cbnz	r0, 800af3c <_calloc_r+0x20>
 800af2c:	2400      	movs	r4, #0
 800af2e:	4620      	mov	r0, r4
 800af30:	bd38      	pop	{r3, r4, r5, pc}
 800af32:	f7fc fa95 	bl	8007460 <__errno>
 800af36:	230c      	movs	r3, #12
 800af38:	6003      	str	r3, [r0, #0]
 800af3a:	e7f7      	b.n	800af2c <_calloc_r+0x10>
 800af3c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800af40:	f022 0203 	bic.w	r2, r2, #3
 800af44:	3a04      	subs	r2, #4
 800af46:	2a24      	cmp	r2, #36	@ 0x24
 800af48:	d819      	bhi.n	800af7e <_calloc_r+0x62>
 800af4a:	2a13      	cmp	r2, #19
 800af4c:	d915      	bls.n	800af7a <_calloc_r+0x5e>
 800af4e:	2a1b      	cmp	r2, #27
 800af50:	e9c0 5500 	strd	r5, r5, [r0]
 800af54:	d806      	bhi.n	800af64 <_calloc_r+0x48>
 800af56:	f100 0308 	add.w	r3, r0, #8
 800af5a:	2200      	movs	r2, #0
 800af5c:	e9c3 2200 	strd	r2, r2, [r3]
 800af60:	609a      	str	r2, [r3, #8]
 800af62:	e7e4      	b.n	800af2e <_calloc_r+0x12>
 800af64:	2a24      	cmp	r2, #36	@ 0x24
 800af66:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800af6a:	bf11      	iteee	ne
 800af6c:	f100 0310 	addne.w	r3, r0, #16
 800af70:	6105      	streq	r5, [r0, #16]
 800af72:	f100 0318 	addeq.w	r3, r0, #24
 800af76:	6145      	streq	r5, [r0, #20]
 800af78:	e7ef      	b.n	800af5a <_calloc_r+0x3e>
 800af7a:	4603      	mov	r3, r0
 800af7c:	e7ed      	b.n	800af5a <_calloc_r+0x3e>
 800af7e:	4629      	mov	r1, r5
 800af80:	f7fc f9eb 	bl	800735a <memset>
 800af84:	e7d3      	b.n	800af2e <_calloc_r+0x12>

0800af86 <__ascii_mbtowc>:
 800af86:	b082      	sub	sp, #8
 800af88:	b901      	cbnz	r1, 800af8c <__ascii_mbtowc+0x6>
 800af8a:	a901      	add	r1, sp, #4
 800af8c:	b142      	cbz	r2, 800afa0 <__ascii_mbtowc+0x1a>
 800af8e:	b14b      	cbz	r3, 800afa4 <__ascii_mbtowc+0x1e>
 800af90:	7813      	ldrb	r3, [r2, #0]
 800af92:	600b      	str	r3, [r1, #0]
 800af94:	7812      	ldrb	r2, [r2, #0]
 800af96:	1e10      	subs	r0, r2, #0
 800af98:	bf18      	it	ne
 800af9a:	2001      	movne	r0, #1
 800af9c:	b002      	add	sp, #8
 800af9e:	4770      	bx	lr
 800afa0:	4610      	mov	r0, r2
 800afa2:	e7fb      	b.n	800af9c <__ascii_mbtowc+0x16>
 800afa4:	f06f 0001 	mvn.w	r0, #1
 800afa8:	e7f8      	b.n	800af9c <__ascii_mbtowc+0x16>

0800afaa <__ascii_wctomb>:
 800afaa:	4603      	mov	r3, r0
 800afac:	4608      	mov	r0, r1
 800afae:	b141      	cbz	r1, 800afc2 <__ascii_wctomb+0x18>
 800afb0:	2aff      	cmp	r2, #255	@ 0xff
 800afb2:	d904      	bls.n	800afbe <__ascii_wctomb+0x14>
 800afb4:	228a      	movs	r2, #138	@ 0x8a
 800afb6:	601a      	str	r2, [r3, #0]
 800afb8:	f04f 30ff 	mov.w	r0, #4294967295
 800afbc:	4770      	bx	lr
 800afbe:	700a      	strb	r2, [r1, #0]
 800afc0:	2001      	movs	r0, #1
 800afc2:	4770      	bx	lr

0800afc4 <fiprintf>:
 800afc4:	b40e      	push	{r1, r2, r3}
 800afc6:	b503      	push	{r0, r1, lr}
 800afc8:	4601      	mov	r1, r0
 800afca:	ab03      	add	r3, sp, #12
 800afcc:	4805      	ldr	r0, [pc, #20]	@ (800afe4 <fiprintf+0x20>)
 800afce:	f853 2b04 	ldr.w	r2, [r3], #4
 800afd2:	6800      	ldr	r0, [r0, #0]
 800afd4:	9301      	str	r3, [sp, #4]
 800afd6:	f000 f807 	bl	800afe8 <_vfiprintf_r>
 800afda:	b002      	add	sp, #8
 800afdc:	f85d eb04 	ldr.w	lr, [sp], #4
 800afe0:	b003      	add	sp, #12
 800afe2:	4770      	bx	lr
 800afe4:	2000001c 	.word	0x2000001c

0800afe8 <_vfiprintf_r>:
 800afe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afec:	b0bb      	sub	sp, #236	@ 0xec
 800afee:	460f      	mov	r7, r1
 800aff0:	4693      	mov	fp, r2
 800aff2:	461c      	mov	r4, r3
 800aff4:	461d      	mov	r5, r3
 800aff6:	9000      	str	r0, [sp, #0]
 800aff8:	b118      	cbz	r0, 800b002 <_vfiprintf_r+0x1a>
 800affa:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800affc:	b90b      	cbnz	r3, 800b002 <_vfiprintf_r+0x1a>
 800affe:	f7fc f8cf 	bl	80071a0 <__sinit>
 800b002:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b004:	07da      	lsls	r2, r3, #31
 800b006:	d405      	bmi.n	800b014 <_vfiprintf_r+0x2c>
 800b008:	89bb      	ldrh	r3, [r7, #12]
 800b00a:	059b      	lsls	r3, r3, #22
 800b00c:	d402      	bmi.n	800b014 <_vfiprintf_r+0x2c>
 800b00e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b010:	f7fc fa52 	bl	80074b8 <__retarget_lock_acquire_recursive>
 800b014:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b018:	049e      	lsls	r6, r3, #18
 800b01a:	d406      	bmi.n	800b02a <_vfiprintf_r+0x42>
 800b01c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b01e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b022:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b026:	81bb      	strh	r3, [r7, #12]
 800b028:	667a      	str	r2, [r7, #100]	@ 0x64
 800b02a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b02c:	0498      	lsls	r0, r3, #18
 800b02e:	d508      	bpl.n	800b042 <_vfiprintf_r+0x5a>
 800b030:	07d9      	lsls	r1, r3, #31
 800b032:	d512      	bpl.n	800b05a <_vfiprintf_r+0x72>
 800b034:	f04f 33ff 	mov.w	r3, #4294967295
 800b038:	9303      	str	r3, [sp, #12]
 800b03a:	9803      	ldr	r0, [sp, #12]
 800b03c:	b03b      	add	sp, #236	@ 0xec
 800b03e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b042:	89bb      	ldrh	r3, [r7, #12]
 800b044:	071a      	lsls	r2, r3, #28
 800b046:	d501      	bpl.n	800b04c <_vfiprintf_r+0x64>
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	b96b      	cbnz	r3, 800b068 <_vfiprintf_r+0x80>
 800b04c:	9800      	ldr	r0, [sp, #0]
 800b04e:	4639      	mov	r1, r7
 800b050:	f7fe fa82 	bl	8009558 <__swsetup_r>
 800b054:	b140      	cbz	r0, 800b068 <_vfiprintf_r+0x80>
 800b056:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b058:	e7ea      	b.n	800b030 <_vfiprintf_r+0x48>
 800b05a:	89bb      	ldrh	r3, [r7, #12]
 800b05c:	059b      	lsls	r3, r3, #22
 800b05e:	d4e9      	bmi.n	800b034 <_vfiprintf_r+0x4c>
 800b060:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b062:	f7fc fa2a 	bl	80074ba <__retarget_lock_release_recursive>
 800b066:	e7e5      	b.n	800b034 <_vfiprintf_r+0x4c>
 800b068:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b06c:	f003 021a 	and.w	r2, r3, #26
 800b070:	2a0a      	cmp	r2, #10
 800b072:	d114      	bne.n	800b09e <_vfiprintf_r+0xb6>
 800b074:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b078:	2a00      	cmp	r2, #0
 800b07a:	db10      	blt.n	800b09e <_vfiprintf_r+0xb6>
 800b07c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b07e:	07d6      	lsls	r6, r2, #31
 800b080:	d404      	bmi.n	800b08c <_vfiprintf_r+0xa4>
 800b082:	059d      	lsls	r5, r3, #22
 800b084:	d402      	bmi.n	800b08c <_vfiprintf_r+0xa4>
 800b086:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b088:	f7fc fa17 	bl	80074ba <__retarget_lock_release_recursive>
 800b08c:	9800      	ldr	r0, [sp, #0]
 800b08e:	4623      	mov	r3, r4
 800b090:	465a      	mov	r2, fp
 800b092:	4639      	mov	r1, r7
 800b094:	b03b      	add	sp, #236	@ 0xec
 800b096:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b09a:	f000 bc2d 	b.w	800b8f8 <__sbprintf>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800b0a4:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800b0a8:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b0ac:	ae11      	add	r6, sp, #68	@ 0x44
 800b0ae:	960e      	str	r6, [sp, #56]	@ 0x38
 800b0b0:	9303      	str	r3, [sp, #12]
 800b0b2:	465b      	mov	r3, fp
 800b0b4:	461c      	mov	r4, r3
 800b0b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0ba:	b10a      	cbz	r2, 800b0c0 <_vfiprintf_r+0xd8>
 800b0bc:	2a25      	cmp	r2, #37	@ 0x25
 800b0be:	d1f9      	bne.n	800b0b4 <_vfiprintf_r+0xcc>
 800b0c0:	ebb4 080b 	subs.w	r8, r4, fp
 800b0c4:	d00d      	beq.n	800b0e2 <_vfiprintf_r+0xfa>
 800b0c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b0c8:	4443      	add	r3, r8
 800b0ca:	9310      	str	r3, [sp, #64]	@ 0x40
 800b0cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0ce:	3301      	adds	r3, #1
 800b0d0:	2b07      	cmp	r3, #7
 800b0d2:	e9c6 b800 	strd	fp, r8, [r6]
 800b0d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0d8:	dc75      	bgt.n	800b1c6 <_vfiprintf_r+0x1de>
 800b0da:	3608      	adds	r6, #8
 800b0dc:	9b03      	ldr	r3, [sp, #12]
 800b0de:	4443      	add	r3, r8
 800b0e0:	9303      	str	r3, [sp, #12]
 800b0e2:	7823      	ldrb	r3, [r4, #0]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	f000 83c9 	beq.w	800b87c <_vfiprintf_r+0x894>
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b0f0:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800b0f4:	3401      	adds	r4, #1
 800b0f6:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800b0fa:	469a      	mov	sl, r3
 800b0fc:	46a3      	mov	fp, r4
 800b0fe:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800b102:	f1a3 0220 	sub.w	r2, r3, #32
 800b106:	2a5a      	cmp	r2, #90	@ 0x5a
 800b108:	f200 8312 	bhi.w	800b730 <_vfiprintf_r+0x748>
 800b10c:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b110:	0310009a 	.word	0x0310009a
 800b114:	00a20310 	.word	0x00a20310
 800b118:	03100310 	.word	0x03100310
 800b11c:	00820310 	.word	0x00820310
 800b120:	03100310 	.word	0x03100310
 800b124:	00af00a5 	.word	0x00af00a5
 800b128:	00ac0310 	.word	0x00ac0310
 800b12c:	031000b1 	.word	0x031000b1
 800b130:	00d000cd 	.word	0x00d000cd
 800b134:	00d000d0 	.word	0x00d000d0
 800b138:	00d000d0 	.word	0x00d000d0
 800b13c:	00d000d0 	.word	0x00d000d0
 800b140:	00d000d0 	.word	0x00d000d0
 800b144:	03100310 	.word	0x03100310
 800b148:	03100310 	.word	0x03100310
 800b14c:	03100310 	.word	0x03100310
 800b150:	03100310 	.word	0x03100310
 800b154:	00f60310 	.word	0x00f60310
 800b158:	03100103 	.word	0x03100103
 800b15c:	03100310 	.word	0x03100310
 800b160:	03100310 	.word	0x03100310
 800b164:	03100310 	.word	0x03100310
 800b168:	03100310 	.word	0x03100310
 800b16c:	01510310 	.word	0x01510310
 800b170:	03100310 	.word	0x03100310
 800b174:	01980310 	.word	0x01980310
 800b178:	02770310 	.word	0x02770310
 800b17c:	03100310 	.word	0x03100310
 800b180:	03100297 	.word	0x03100297
 800b184:	03100310 	.word	0x03100310
 800b188:	03100310 	.word	0x03100310
 800b18c:	03100310 	.word	0x03100310
 800b190:	03100310 	.word	0x03100310
 800b194:	00f60310 	.word	0x00f60310
 800b198:	03100105 	.word	0x03100105
 800b19c:	03100310 	.word	0x03100310
 800b1a0:	010500df 	.word	0x010500df
 800b1a4:	031000f0 	.word	0x031000f0
 800b1a8:	031000ea 	.word	0x031000ea
 800b1ac:	01530131 	.word	0x01530131
 800b1b0:	00f00188 	.word	0x00f00188
 800b1b4:	01980310 	.word	0x01980310
 800b1b8:	02790098 	.word	0x02790098
 800b1bc:	03100310 	.word	0x03100310
 800b1c0:	03100065 	.word	0x03100065
 800b1c4:	0098      	.short	0x0098
 800b1c6:	9800      	ldr	r0, [sp, #0]
 800b1c8:	aa0e      	add	r2, sp, #56	@ 0x38
 800b1ca:	4639      	mov	r1, r7
 800b1cc:	f7fd ff66 	bl	800909c <__sprint_r>
 800b1d0:	2800      	cmp	r0, #0
 800b1d2:	f040 8332 	bne.w	800b83a <_vfiprintf_r+0x852>
 800b1d6:	ae11      	add	r6, sp, #68	@ 0x44
 800b1d8:	e780      	b.n	800b0dc <_vfiprintf_r+0xf4>
 800b1da:	4a98      	ldr	r2, [pc, #608]	@ (800b43c <_vfiprintf_r+0x454>)
 800b1dc:	9205      	str	r2, [sp, #20]
 800b1de:	f01a 0220 	ands.w	r2, sl, #32
 800b1e2:	f000 822e 	beq.w	800b642 <_vfiprintf_r+0x65a>
 800b1e6:	3507      	adds	r5, #7
 800b1e8:	f025 0507 	bic.w	r5, r5, #7
 800b1ec:	46a8      	mov	r8, r5
 800b1ee:	686d      	ldr	r5, [r5, #4]
 800b1f0:	f858 4b08 	ldr.w	r4, [r8], #8
 800b1f4:	f01a 0f01 	tst.w	sl, #1
 800b1f8:	d009      	beq.n	800b20e <_vfiprintf_r+0x226>
 800b1fa:	ea54 0205 	orrs.w	r2, r4, r5
 800b1fe:	bf1f      	itttt	ne
 800b200:	2230      	movne	r2, #48	@ 0x30
 800b202:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800b206:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800b20a:	f04a 0a02 	orrne.w	sl, sl, #2
 800b20e:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800b212:	e111      	b.n	800b438 <_vfiprintf_r+0x450>
 800b214:	9800      	ldr	r0, [sp, #0]
 800b216:	f7fe fa23 	bl	8009660 <_localeconv_r>
 800b21a:	6843      	ldr	r3, [r0, #4]
 800b21c:	9308      	str	r3, [sp, #32]
 800b21e:	4618      	mov	r0, r3
 800b220:	f7f4 ffe6 	bl	80001f0 <strlen>
 800b224:	9007      	str	r0, [sp, #28]
 800b226:	9800      	ldr	r0, [sp, #0]
 800b228:	f7fe fa1a 	bl	8009660 <_localeconv_r>
 800b22c:	6883      	ldr	r3, [r0, #8]
 800b22e:	9306      	str	r3, [sp, #24]
 800b230:	9b07      	ldr	r3, [sp, #28]
 800b232:	b12b      	cbz	r3, 800b240 <_vfiprintf_r+0x258>
 800b234:	9b06      	ldr	r3, [sp, #24]
 800b236:	b11b      	cbz	r3, 800b240 <_vfiprintf_r+0x258>
 800b238:	781b      	ldrb	r3, [r3, #0]
 800b23a:	b10b      	cbz	r3, 800b240 <_vfiprintf_r+0x258>
 800b23c:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800b240:	465c      	mov	r4, fp
 800b242:	e75b      	b.n	800b0fc <_vfiprintf_r+0x114>
 800b244:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d1f9      	bne.n	800b240 <_vfiprintf_r+0x258>
 800b24c:	2320      	movs	r3, #32
 800b24e:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800b252:	e7f5      	b.n	800b240 <_vfiprintf_r+0x258>
 800b254:	f04a 0a01 	orr.w	sl, sl, #1
 800b258:	e7f2      	b.n	800b240 <_vfiprintf_r+0x258>
 800b25a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b25e:	9302      	str	r3, [sp, #8]
 800b260:	2b00      	cmp	r3, #0
 800b262:	daed      	bge.n	800b240 <_vfiprintf_r+0x258>
 800b264:	425b      	negs	r3, r3
 800b266:	9302      	str	r3, [sp, #8]
 800b268:	f04a 0a04 	orr.w	sl, sl, #4
 800b26c:	e7e8      	b.n	800b240 <_vfiprintf_r+0x258>
 800b26e:	232b      	movs	r3, #43	@ 0x2b
 800b270:	e7ed      	b.n	800b24e <_vfiprintf_r+0x266>
 800b272:	465a      	mov	r2, fp
 800b274:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b278:	2b2a      	cmp	r3, #42	@ 0x2a
 800b27a:	d113      	bne.n	800b2a4 <_vfiprintf_r+0x2bc>
 800b27c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b280:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b284:	9301      	str	r3, [sp, #4]
 800b286:	4693      	mov	fp, r2
 800b288:	e7da      	b.n	800b240 <_vfiprintf_r+0x258>
 800b28a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b28e:	fb04 0101 	mla	r1, r4, r1, r0
 800b292:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800b296:	2809      	cmp	r0, #9
 800b298:	d9f7      	bls.n	800b28a <_vfiprintf_r+0x2a2>
 800b29a:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800b29e:	9101      	str	r1, [sp, #4]
 800b2a0:	4693      	mov	fp, r2
 800b2a2:	e72e      	b.n	800b102 <_vfiprintf_r+0x11a>
 800b2a4:	2100      	movs	r1, #0
 800b2a6:	240a      	movs	r4, #10
 800b2a8:	e7f3      	b.n	800b292 <_vfiprintf_r+0x2aa>
 800b2aa:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800b2ae:	e7c7      	b.n	800b240 <_vfiprintf_r+0x258>
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	9202      	str	r2, [sp, #8]
 800b2b4:	210a      	movs	r1, #10
 800b2b6:	9a02      	ldr	r2, [sp, #8]
 800b2b8:	3b30      	subs	r3, #48	@ 0x30
 800b2ba:	fb01 3302 	mla	r3, r1, r2, r3
 800b2be:	9302      	str	r3, [sp, #8]
 800b2c0:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800b2c4:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800b2c8:	2a09      	cmp	r2, #9
 800b2ca:	d9f4      	bls.n	800b2b6 <_vfiprintf_r+0x2ce>
 800b2cc:	e719      	b.n	800b102 <_vfiprintf_r+0x11a>
 800b2ce:	f89b 3000 	ldrb.w	r3, [fp]
 800b2d2:	2b68      	cmp	r3, #104	@ 0x68
 800b2d4:	bf06      	itte	eq
 800b2d6:	f10b 0b01 	addeq.w	fp, fp, #1
 800b2da:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800b2de:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800b2e2:	e7ad      	b.n	800b240 <_vfiprintf_r+0x258>
 800b2e4:	f89b 3000 	ldrb.w	r3, [fp]
 800b2e8:	2b6c      	cmp	r3, #108	@ 0x6c
 800b2ea:	d104      	bne.n	800b2f6 <_vfiprintf_r+0x30e>
 800b2ec:	f10b 0b01 	add.w	fp, fp, #1
 800b2f0:	f04a 0a20 	orr.w	sl, sl, #32
 800b2f4:	e7a4      	b.n	800b240 <_vfiprintf_r+0x258>
 800b2f6:	f04a 0a10 	orr.w	sl, sl, #16
 800b2fa:	e7a1      	b.n	800b240 <_vfiprintf_r+0x258>
 800b2fc:	46a8      	mov	r8, r5
 800b2fe:	2400      	movs	r4, #0
 800b300:	f858 3b04 	ldr.w	r3, [r8], #4
 800b304:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800b308:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800b30c:	2301      	movs	r3, #1
 800b30e:	9301      	str	r3, [sp, #4]
 800b310:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800b314:	e0a9      	b.n	800b46a <_vfiprintf_r+0x482>
 800b316:	f04a 0a10 	orr.w	sl, sl, #16
 800b31a:	f01a 0f20 	tst.w	sl, #32
 800b31e:	d011      	beq.n	800b344 <_vfiprintf_r+0x35c>
 800b320:	3507      	adds	r5, #7
 800b322:	f025 0507 	bic.w	r5, r5, #7
 800b326:	46a8      	mov	r8, r5
 800b328:	686d      	ldr	r5, [r5, #4]
 800b32a:	f858 4b08 	ldr.w	r4, [r8], #8
 800b32e:	2d00      	cmp	r5, #0
 800b330:	da06      	bge.n	800b340 <_vfiprintf_r+0x358>
 800b332:	4264      	negs	r4, r4
 800b334:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800b338:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800b33c:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800b340:	2301      	movs	r3, #1
 800b342:	e048      	b.n	800b3d6 <_vfiprintf_r+0x3ee>
 800b344:	46a8      	mov	r8, r5
 800b346:	f01a 0f10 	tst.w	sl, #16
 800b34a:	f858 5b04 	ldr.w	r5, [r8], #4
 800b34e:	d002      	beq.n	800b356 <_vfiprintf_r+0x36e>
 800b350:	462c      	mov	r4, r5
 800b352:	17ed      	asrs	r5, r5, #31
 800b354:	e7eb      	b.n	800b32e <_vfiprintf_r+0x346>
 800b356:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800b35a:	d003      	beq.n	800b364 <_vfiprintf_r+0x37c>
 800b35c:	b22c      	sxth	r4, r5
 800b35e:	f345 35c0 	sbfx	r5, r5, #15, #1
 800b362:	e7e4      	b.n	800b32e <_vfiprintf_r+0x346>
 800b364:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800b368:	d0f2      	beq.n	800b350 <_vfiprintf_r+0x368>
 800b36a:	b26c      	sxtb	r4, r5
 800b36c:	f345 15c0 	sbfx	r5, r5, #7, #1
 800b370:	e7dd      	b.n	800b32e <_vfiprintf_r+0x346>
 800b372:	f01a 0f20 	tst.w	sl, #32
 800b376:	d007      	beq.n	800b388 <_vfiprintf_r+0x3a0>
 800b378:	9a03      	ldr	r2, [sp, #12]
 800b37a:	682b      	ldr	r3, [r5, #0]
 800b37c:	9903      	ldr	r1, [sp, #12]
 800b37e:	17d2      	asrs	r2, r2, #31
 800b380:	e9c3 1200 	strd	r1, r2, [r3]
 800b384:	3504      	adds	r5, #4
 800b386:	e694      	b.n	800b0b2 <_vfiprintf_r+0xca>
 800b388:	f01a 0f10 	tst.w	sl, #16
 800b38c:	d003      	beq.n	800b396 <_vfiprintf_r+0x3ae>
 800b38e:	682b      	ldr	r3, [r5, #0]
 800b390:	9a03      	ldr	r2, [sp, #12]
 800b392:	601a      	str	r2, [r3, #0]
 800b394:	e7f6      	b.n	800b384 <_vfiprintf_r+0x39c>
 800b396:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800b39a:	d003      	beq.n	800b3a4 <_vfiprintf_r+0x3bc>
 800b39c:	682b      	ldr	r3, [r5, #0]
 800b39e:	9a03      	ldr	r2, [sp, #12]
 800b3a0:	801a      	strh	r2, [r3, #0]
 800b3a2:	e7ef      	b.n	800b384 <_vfiprintf_r+0x39c>
 800b3a4:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800b3a8:	d0f1      	beq.n	800b38e <_vfiprintf_r+0x3a6>
 800b3aa:	682b      	ldr	r3, [r5, #0]
 800b3ac:	9a03      	ldr	r2, [sp, #12]
 800b3ae:	701a      	strb	r2, [r3, #0]
 800b3b0:	e7e8      	b.n	800b384 <_vfiprintf_r+0x39c>
 800b3b2:	f04a 0a10 	orr.w	sl, sl, #16
 800b3b6:	f01a 0320 	ands.w	r3, sl, #32
 800b3ba:	d01f      	beq.n	800b3fc <_vfiprintf_r+0x414>
 800b3bc:	3507      	adds	r5, #7
 800b3be:	f025 0507 	bic.w	r5, r5, #7
 800b3c2:	46a8      	mov	r8, r5
 800b3c4:	686d      	ldr	r5, [r5, #4]
 800b3c6:	f858 4b08 	ldr.w	r4, [r8], #8
 800b3ca:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800b3d6:	9a01      	ldr	r2, [sp, #4]
 800b3d8:	2a00      	cmp	r2, #0
 800b3da:	f2c0 825c 	blt.w	800b896 <_vfiprintf_r+0x8ae>
 800b3de:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800b3e2:	9204      	str	r2, [sp, #16]
 800b3e4:	ea54 0205 	orrs.w	r2, r4, r5
 800b3e8:	f040 825b 	bne.w	800b8a2 <_vfiprintf_r+0x8ba>
 800b3ec:	9a01      	ldr	r2, [sp, #4]
 800b3ee:	2a00      	cmp	r2, #0
 800b3f0:	f000 8195 	beq.w	800b71e <_vfiprintf_r+0x736>
 800b3f4:	2b01      	cmp	r3, #1
 800b3f6:	f040 8257 	bne.w	800b8a8 <_vfiprintf_r+0x8c0>
 800b3fa:	e139      	b.n	800b670 <_vfiprintf_r+0x688>
 800b3fc:	46a8      	mov	r8, r5
 800b3fe:	f01a 0510 	ands.w	r5, sl, #16
 800b402:	f858 4b04 	ldr.w	r4, [r8], #4
 800b406:	d001      	beq.n	800b40c <_vfiprintf_r+0x424>
 800b408:	461d      	mov	r5, r3
 800b40a:	e7de      	b.n	800b3ca <_vfiprintf_r+0x3e2>
 800b40c:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800b410:	d001      	beq.n	800b416 <_vfiprintf_r+0x42e>
 800b412:	b2a4      	uxth	r4, r4
 800b414:	e7d9      	b.n	800b3ca <_vfiprintf_r+0x3e2>
 800b416:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800b41a:	d0d6      	beq.n	800b3ca <_vfiprintf_r+0x3e2>
 800b41c:	b2e4      	uxtb	r4, r4
 800b41e:	e7f3      	b.n	800b408 <_vfiprintf_r+0x420>
 800b420:	46a8      	mov	r8, r5
 800b422:	f647 0330 	movw	r3, #30768	@ 0x7830
 800b426:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800b42a:	f858 4b04 	ldr.w	r4, [r8], #4
 800b42e:	4b03      	ldr	r3, [pc, #12]	@ (800b43c <_vfiprintf_r+0x454>)
 800b430:	9305      	str	r3, [sp, #20]
 800b432:	2500      	movs	r5, #0
 800b434:	f04a 0a02 	orr.w	sl, sl, #2
 800b438:	2302      	movs	r3, #2
 800b43a:	e7c9      	b.n	800b3d0 <_vfiprintf_r+0x3e8>
 800b43c:	0800baf0 	.word	0x0800baf0
 800b440:	9b01      	ldr	r3, [sp, #4]
 800b442:	46a8      	mov	r8, r5
 800b444:	2500      	movs	r5, #0
 800b446:	42ab      	cmp	r3, r5
 800b448:	f858 9b04 	ldr.w	r9, [r8], #4
 800b44c:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800b450:	f2c0 80d0 	blt.w	800b5f4 <_vfiprintf_r+0x60c>
 800b454:	461a      	mov	r2, r3
 800b456:	4629      	mov	r1, r5
 800b458:	4648      	mov	r0, r9
 800b45a:	f7f4 fed1 	bl	8000200 <memchr>
 800b45e:	4604      	mov	r4, r0
 800b460:	b118      	cbz	r0, 800b46a <_vfiprintf_r+0x482>
 800b462:	eba0 0309 	sub.w	r3, r0, r9
 800b466:	9301      	str	r3, [sp, #4]
 800b468:	462c      	mov	r4, r5
 800b46a:	9b01      	ldr	r3, [sp, #4]
 800b46c:	42a3      	cmp	r3, r4
 800b46e:	bfb8      	it	lt
 800b470:	4623      	movlt	r3, r4
 800b472:	9304      	str	r3, [sp, #16]
 800b474:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b478:	b113      	cbz	r3, 800b480 <_vfiprintf_r+0x498>
 800b47a:	9b04      	ldr	r3, [sp, #16]
 800b47c:	3301      	adds	r3, #1
 800b47e:	9304      	str	r3, [sp, #16]
 800b480:	f01a 0302 	ands.w	r3, sl, #2
 800b484:	9309      	str	r3, [sp, #36]	@ 0x24
 800b486:	bf1e      	ittt	ne
 800b488:	9b04      	ldrne	r3, [sp, #16]
 800b48a:	3302      	addne	r3, #2
 800b48c:	9304      	strne	r3, [sp, #16]
 800b48e:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800b492:	930a      	str	r3, [sp, #40]	@ 0x28
 800b494:	d11f      	bne.n	800b4d6 <_vfiprintf_r+0x4ee>
 800b496:	9b02      	ldr	r3, [sp, #8]
 800b498:	9a04      	ldr	r2, [sp, #16]
 800b49a:	1a9d      	subs	r5, r3, r2
 800b49c:	2d00      	cmp	r5, #0
 800b49e:	dd1a      	ble.n	800b4d6 <_vfiprintf_r+0x4ee>
 800b4a0:	4ba8      	ldr	r3, [pc, #672]	@ (800b744 <_vfiprintf_r+0x75c>)
 800b4a2:	6033      	str	r3, [r6, #0]
 800b4a4:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800b4a8:	2d10      	cmp	r5, #16
 800b4aa:	f102 0201 	add.w	r2, r2, #1
 800b4ae:	f106 0008 	add.w	r0, r6, #8
 800b4b2:	f300 814d 	bgt.w	800b750 <_vfiprintf_r+0x768>
 800b4b6:	6075      	str	r5, [r6, #4]
 800b4b8:	2a07      	cmp	r2, #7
 800b4ba:	4465      	add	r5, ip
 800b4bc:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800b4c0:	f340 8159 	ble.w	800b776 <_vfiprintf_r+0x78e>
 800b4c4:	9800      	ldr	r0, [sp, #0]
 800b4c6:	aa0e      	add	r2, sp, #56	@ 0x38
 800b4c8:	4639      	mov	r1, r7
 800b4ca:	f7fd fde7 	bl	800909c <__sprint_r>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	f040 81b3 	bne.w	800b83a <_vfiprintf_r+0x852>
 800b4d4:	ae11      	add	r6, sp, #68	@ 0x44
 800b4d6:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800b4da:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800b4de:	b161      	cbz	r1, 800b4fa <_vfiprintf_r+0x512>
 800b4e0:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	6031      	str	r1, [r6, #0]
 800b4e8:	2101      	movs	r1, #1
 800b4ea:	440a      	add	r2, r1
 800b4ec:	2b07      	cmp	r3, #7
 800b4ee:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800b4f2:	6071      	str	r1, [r6, #4]
 800b4f4:	f300 8141 	bgt.w	800b77a <_vfiprintf_r+0x792>
 800b4f8:	3608      	adds	r6, #8
 800b4fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b4fc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800b500:	b159      	cbz	r1, 800b51a <_vfiprintf_r+0x532>
 800b502:	a90d      	add	r1, sp, #52	@ 0x34
 800b504:	3301      	adds	r3, #1
 800b506:	6031      	str	r1, [r6, #0]
 800b508:	2102      	movs	r1, #2
 800b50a:	440a      	add	r2, r1
 800b50c:	2b07      	cmp	r3, #7
 800b50e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800b512:	6071      	str	r1, [r6, #4]
 800b514:	f300 813a 	bgt.w	800b78c <_vfiprintf_r+0x7a4>
 800b518:	3608      	adds	r6, #8
 800b51a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b51c:	2b80      	cmp	r3, #128	@ 0x80
 800b51e:	d11f      	bne.n	800b560 <_vfiprintf_r+0x578>
 800b520:	9b02      	ldr	r3, [sp, #8]
 800b522:	9a04      	ldr	r2, [sp, #16]
 800b524:	1a9d      	subs	r5, r3, r2
 800b526:	2d00      	cmp	r5, #0
 800b528:	dd1a      	ble.n	800b560 <_vfiprintf_r+0x578>
 800b52a:	4b87      	ldr	r3, [pc, #540]	@ (800b748 <_vfiprintf_r+0x760>)
 800b52c:	6033      	str	r3, [r6, #0]
 800b52e:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800b532:	2d10      	cmp	r5, #16
 800b534:	f102 0201 	add.w	r2, r2, #1
 800b538:	f106 0008 	add.w	r0, r6, #8
 800b53c:	f300 812f 	bgt.w	800b79e <_vfiprintf_r+0x7b6>
 800b540:	6075      	str	r5, [r6, #4]
 800b542:	2a07      	cmp	r2, #7
 800b544:	4465      	add	r5, ip
 800b546:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800b54a:	f340 813b 	ble.w	800b7c4 <_vfiprintf_r+0x7dc>
 800b54e:	9800      	ldr	r0, [sp, #0]
 800b550:	aa0e      	add	r2, sp, #56	@ 0x38
 800b552:	4639      	mov	r1, r7
 800b554:	f7fd fda2 	bl	800909c <__sprint_r>
 800b558:	2800      	cmp	r0, #0
 800b55a:	f040 816e 	bne.w	800b83a <_vfiprintf_r+0x852>
 800b55e:	ae11      	add	r6, sp, #68	@ 0x44
 800b560:	9b01      	ldr	r3, [sp, #4]
 800b562:	1ae4      	subs	r4, r4, r3
 800b564:	2c00      	cmp	r4, #0
 800b566:	dd1a      	ble.n	800b59e <_vfiprintf_r+0x5b6>
 800b568:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800b56c:	4876      	ldr	r0, [pc, #472]	@ (800b748 <_vfiprintf_r+0x760>)
 800b56e:	6030      	str	r0, [r6, #0]
 800b570:	2c10      	cmp	r4, #16
 800b572:	f103 0301 	add.w	r3, r3, #1
 800b576:	f106 0108 	add.w	r1, r6, #8
 800b57a:	f300 8125 	bgt.w	800b7c8 <_vfiprintf_r+0x7e0>
 800b57e:	6074      	str	r4, [r6, #4]
 800b580:	2b07      	cmp	r3, #7
 800b582:	4414      	add	r4, r2
 800b584:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800b588:	f340 812f 	ble.w	800b7ea <_vfiprintf_r+0x802>
 800b58c:	9800      	ldr	r0, [sp, #0]
 800b58e:	aa0e      	add	r2, sp, #56	@ 0x38
 800b590:	4639      	mov	r1, r7
 800b592:	f7fd fd83 	bl	800909c <__sprint_r>
 800b596:	2800      	cmp	r0, #0
 800b598:	f040 814f 	bne.w	800b83a <_vfiprintf_r+0x852>
 800b59c:	ae11      	add	r6, sp, #68	@ 0x44
 800b59e:	9b01      	ldr	r3, [sp, #4]
 800b5a0:	9a01      	ldr	r2, [sp, #4]
 800b5a2:	6073      	str	r3, [r6, #4]
 800b5a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5a6:	f8c6 9000 	str.w	r9, [r6]
 800b5aa:	4413      	add	r3, r2
 800b5ac:	9310      	str	r3, [sp, #64]	@ 0x40
 800b5ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5b0:	3301      	adds	r3, #1
 800b5b2:	2b07      	cmp	r3, #7
 800b5b4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b5b6:	f300 811a 	bgt.w	800b7ee <_vfiprintf_r+0x806>
 800b5ba:	f106 0308 	add.w	r3, r6, #8
 800b5be:	f01a 0f04 	tst.w	sl, #4
 800b5c2:	f040 811c 	bne.w	800b7fe <_vfiprintf_r+0x816>
 800b5c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5ca:	9904      	ldr	r1, [sp, #16]
 800b5cc:	428a      	cmp	r2, r1
 800b5ce:	bfac      	ite	ge
 800b5d0:	189b      	addge	r3, r3, r2
 800b5d2:	185b      	addlt	r3, r3, r1
 800b5d4:	9303      	str	r3, [sp, #12]
 800b5d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5d8:	b13b      	cbz	r3, 800b5ea <_vfiprintf_r+0x602>
 800b5da:	9800      	ldr	r0, [sp, #0]
 800b5dc:	aa0e      	add	r2, sp, #56	@ 0x38
 800b5de:	4639      	mov	r1, r7
 800b5e0:	f7fd fd5c 	bl	800909c <__sprint_r>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	f040 8128 	bne.w	800b83a <_vfiprintf_r+0x852>
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b5ee:	4645      	mov	r5, r8
 800b5f0:	ae11      	add	r6, sp, #68	@ 0x44
 800b5f2:	e55e      	b.n	800b0b2 <_vfiprintf_r+0xca>
 800b5f4:	4648      	mov	r0, r9
 800b5f6:	f7f4 fdfb 	bl	80001f0 <strlen>
 800b5fa:	9001      	str	r0, [sp, #4]
 800b5fc:	e734      	b.n	800b468 <_vfiprintf_r+0x480>
 800b5fe:	f04a 0a10 	orr.w	sl, sl, #16
 800b602:	f01a 0320 	ands.w	r3, sl, #32
 800b606:	d008      	beq.n	800b61a <_vfiprintf_r+0x632>
 800b608:	3507      	adds	r5, #7
 800b60a:	f025 0507 	bic.w	r5, r5, #7
 800b60e:	46a8      	mov	r8, r5
 800b610:	686d      	ldr	r5, [r5, #4]
 800b612:	f858 4b08 	ldr.w	r4, [r8], #8
 800b616:	2301      	movs	r3, #1
 800b618:	e6da      	b.n	800b3d0 <_vfiprintf_r+0x3e8>
 800b61a:	46a8      	mov	r8, r5
 800b61c:	f01a 0510 	ands.w	r5, sl, #16
 800b620:	f858 4b04 	ldr.w	r4, [r8], #4
 800b624:	d001      	beq.n	800b62a <_vfiprintf_r+0x642>
 800b626:	461d      	mov	r5, r3
 800b628:	e7f5      	b.n	800b616 <_vfiprintf_r+0x62e>
 800b62a:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800b62e:	d001      	beq.n	800b634 <_vfiprintf_r+0x64c>
 800b630:	b2a4      	uxth	r4, r4
 800b632:	e7f0      	b.n	800b616 <_vfiprintf_r+0x62e>
 800b634:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800b638:	d0ed      	beq.n	800b616 <_vfiprintf_r+0x62e>
 800b63a:	b2e4      	uxtb	r4, r4
 800b63c:	e7f3      	b.n	800b626 <_vfiprintf_r+0x63e>
 800b63e:	4a43      	ldr	r2, [pc, #268]	@ (800b74c <_vfiprintf_r+0x764>)
 800b640:	e5cc      	b.n	800b1dc <_vfiprintf_r+0x1f4>
 800b642:	46a8      	mov	r8, r5
 800b644:	f01a 0510 	ands.w	r5, sl, #16
 800b648:	f858 4b04 	ldr.w	r4, [r8], #4
 800b64c:	d001      	beq.n	800b652 <_vfiprintf_r+0x66a>
 800b64e:	4615      	mov	r5, r2
 800b650:	e5d0      	b.n	800b1f4 <_vfiprintf_r+0x20c>
 800b652:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800b656:	d001      	beq.n	800b65c <_vfiprintf_r+0x674>
 800b658:	b2a4      	uxth	r4, r4
 800b65a:	e5cb      	b.n	800b1f4 <_vfiprintf_r+0x20c>
 800b65c:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800b660:	f43f adc8 	beq.w	800b1f4 <_vfiprintf_r+0x20c>
 800b664:	b2e4      	uxtb	r4, r4
 800b666:	e7f2      	b.n	800b64e <_vfiprintf_r+0x666>
 800b668:	2c0a      	cmp	r4, #10
 800b66a:	f175 0300 	sbcs.w	r3, r5, #0
 800b66e:	d206      	bcs.n	800b67e <_vfiprintf_r+0x696>
 800b670:	3430      	adds	r4, #48	@ 0x30
 800b672:	b2e4      	uxtb	r4, r4
 800b674:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800b678:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800b67c:	e130      	b.n	800b8e0 <_vfiprintf_r+0x8f8>
 800b67e:	ab3a      	add	r3, sp, #232	@ 0xe8
 800b680:	9309      	str	r3, [sp, #36]	@ 0x24
 800b682:	9b04      	ldr	r3, [sp, #16]
 800b684:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b688:	f04f 0a00 	mov.w	sl, #0
 800b68c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b68e:	220a      	movs	r2, #10
 800b690:	2300      	movs	r3, #0
 800b692:	4620      	mov	r0, r4
 800b694:	4629      	mov	r1, r5
 800b696:	f7f5 fa97 	bl	8000bc8 <__aeabi_uldivmod>
 800b69a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b69c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b69e:	3230      	adds	r2, #48	@ 0x30
 800b6a0:	f801 2c01 	strb.w	r2, [r1, #-1]
 800b6a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	f101 39ff 	add.w	r9, r1, #4294967295
 800b6ac:	f10a 0a01 	add.w	sl, sl, #1
 800b6b0:	b312      	cbz	r2, 800b6f8 <_vfiprintf_r+0x710>
 800b6b2:	9a06      	ldr	r2, [sp, #24]
 800b6b4:	7812      	ldrb	r2, [r2, #0]
 800b6b6:	4552      	cmp	r2, sl
 800b6b8:	d11e      	bne.n	800b6f8 <_vfiprintf_r+0x710>
 800b6ba:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800b6be:	d01b      	beq.n	800b6f8 <_vfiprintf_r+0x710>
 800b6c0:	2c0a      	cmp	r4, #10
 800b6c2:	f175 0500 	sbcs.w	r5, r5, #0
 800b6c6:	f0c0 810b 	bcc.w	800b8e0 <_vfiprintf_r+0x8f8>
 800b6ca:	9b07      	ldr	r3, [sp, #28]
 800b6cc:	9009      	str	r0, [sp, #36]	@ 0x24
 800b6ce:	eba9 0903 	sub.w	r9, r9, r3
 800b6d2:	461a      	mov	r2, r3
 800b6d4:	9908      	ldr	r1, [sp, #32]
 800b6d6:	4648      	mov	r0, r9
 800b6d8:	f7fd ffae 	bl	8009638 <strncpy>
 800b6dc:	9b06      	ldr	r3, [sp, #24]
 800b6de:	785a      	ldrb	r2, [r3, #1]
 800b6e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6e2:	b112      	cbz	r2, 800b6ea <_vfiprintf_r+0x702>
 800b6e4:	9a06      	ldr	r2, [sp, #24]
 800b6e6:	3201      	adds	r2, #1
 800b6e8:	9206      	str	r2, [sp, #24]
 800b6ea:	f04f 0a00 	mov.w	sl, #0
 800b6ee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b6f0:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 800b6f4:	461c      	mov	r4, r3
 800b6f6:	e7ca      	b.n	800b68e <_vfiprintf_r+0x6a6>
 800b6f8:	2c0a      	cmp	r4, #10
 800b6fa:	f175 0500 	sbcs.w	r5, r5, #0
 800b6fe:	d2f6      	bcs.n	800b6ee <_vfiprintf_r+0x706>
 800b700:	e0ee      	b.n	800b8e0 <_vfiprintf_r+0x8f8>
 800b702:	f004 030f 	and.w	r3, r4, #15
 800b706:	9a05      	ldr	r2, [sp, #20]
 800b708:	0924      	lsrs	r4, r4, #4
 800b70a:	5cd3      	ldrb	r3, [r2, r3]
 800b70c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b710:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800b714:	092d      	lsrs	r5, r5, #4
 800b716:	ea54 0305 	orrs.w	r3, r4, r5
 800b71a:	d1f2      	bne.n	800b702 <_vfiprintf_r+0x71a>
 800b71c:	e0e0      	b.n	800b8e0 <_vfiprintf_r+0x8f8>
 800b71e:	b923      	cbnz	r3, 800b72a <_vfiprintf_r+0x742>
 800b720:	f01a 0f01 	tst.w	sl, #1
 800b724:	d001      	beq.n	800b72a <_vfiprintf_r+0x742>
 800b726:	2430      	movs	r4, #48	@ 0x30
 800b728:	e7a4      	b.n	800b674 <_vfiprintf_r+0x68c>
 800b72a:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800b72e:	e0d7      	b.n	800b8e0 <_vfiprintf_r+0x8f8>
 800b730:	2b00      	cmp	r3, #0
 800b732:	f000 80a3 	beq.w	800b87c <_vfiprintf_r+0x894>
 800b736:	2400      	movs	r4, #0
 800b738:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800b73c:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800b740:	46a8      	mov	r8, r5
 800b742:	e5e3      	b.n	800b30c <_vfiprintf_r+0x324>
 800b744:	0800be59 	.word	0x0800be59
 800b748:	0800be49 	.word	0x0800be49
 800b74c:	0800bb01 	.word	0x0800bb01
 800b750:	2110      	movs	r1, #16
 800b752:	6071      	str	r1, [r6, #4]
 800b754:	2a07      	cmp	r2, #7
 800b756:	4461      	add	r1, ip
 800b758:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b75c:	dd08      	ble.n	800b770 <_vfiprintf_r+0x788>
 800b75e:	9800      	ldr	r0, [sp, #0]
 800b760:	aa0e      	add	r2, sp, #56	@ 0x38
 800b762:	4639      	mov	r1, r7
 800b764:	f7fd fc9a 	bl	800909c <__sprint_r>
 800b768:	2800      	cmp	r0, #0
 800b76a:	d166      	bne.n	800b83a <_vfiprintf_r+0x852>
 800b76c:	4b60      	ldr	r3, [pc, #384]	@ (800b8f0 <_vfiprintf_r+0x908>)
 800b76e:	a811      	add	r0, sp, #68	@ 0x44
 800b770:	3d10      	subs	r5, #16
 800b772:	4606      	mov	r6, r0
 800b774:	e695      	b.n	800b4a2 <_vfiprintf_r+0x4ba>
 800b776:	4606      	mov	r6, r0
 800b778:	e6ad      	b.n	800b4d6 <_vfiprintf_r+0x4ee>
 800b77a:	9800      	ldr	r0, [sp, #0]
 800b77c:	aa0e      	add	r2, sp, #56	@ 0x38
 800b77e:	4639      	mov	r1, r7
 800b780:	f7fd fc8c 	bl	800909c <__sprint_r>
 800b784:	2800      	cmp	r0, #0
 800b786:	d158      	bne.n	800b83a <_vfiprintf_r+0x852>
 800b788:	ae11      	add	r6, sp, #68	@ 0x44
 800b78a:	e6b6      	b.n	800b4fa <_vfiprintf_r+0x512>
 800b78c:	9800      	ldr	r0, [sp, #0]
 800b78e:	aa0e      	add	r2, sp, #56	@ 0x38
 800b790:	4639      	mov	r1, r7
 800b792:	f7fd fc83 	bl	800909c <__sprint_r>
 800b796:	2800      	cmp	r0, #0
 800b798:	d14f      	bne.n	800b83a <_vfiprintf_r+0x852>
 800b79a:	ae11      	add	r6, sp, #68	@ 0x44
 800b79c:	e6bd      	b.n	800b51a <_vfiprintf_r+0x532>
 800b79e:	2110      	movs	r1, #16
 800b7a0:	6071      	str	r1, [r6, #4]
 800b7a2:	2a07      	cmp	r2, #7
 800b7a4:	4461      	add	r1, ip
 800b7a6:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b7aa:	dd08      	ble.n	800b7be <_vfiprintf_r+0x7d6>
 800b7ac:	9800      	ldr	r0, [sp, #0]
 800b7ae:	aa0e      	add	r2, sp, #56	@ 0x38
 800b7b0:	4639      	mov	r1, r7
 800b7b2:	f7fd fc73 	bl	800909c <__sprint_r>
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	d13f      	bne.n	800b83a <_vfiprintf_r+0x852>
 800b7ba:	4b4e      	ldr	r3, [pc, #312]	@ (800b8f4 <_vfiprintf_r+0x90c>)
 800b7bc:	a811      	add	r0, sp, #68	@ 0x44
 800b7be:	3d10      	subs	r5, #16
 800b7c0:	4606      	mov	r6, r0
 800b7c2:	e6b3      	b.n	800b52c <_vfiprintf_r+0x544>
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	e6cb      	b.n	800b560 <_vfiprintf_r+0x578>
 800b7c8:	2010      	movs	r0, #16
 800b7ca:	4402      	add	r2, r0
 800b7cc:	2b07      	cmp	r3, #7
 800b7ce:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800b7d2:	6070      	str	r0, [r6, #4]
 800b7d4:	dd06      	ble.n	800b7e4 <_vfiprintf_r+0x7fc>
 800b7d6:	9800      	ldr	r0, [sp, #0]
 800b7d8:	aa0e      	add	r2, sp, #56	@ 0x38
 800b7da:	4639      	mov	r1, r7
 800b7dc:	f7fd fc5e 	bl	800909c <__sprint_r>
 800b7e0:	bb58      	cbnz	r0, 800b83a <_vfiprintf_r+0x852>
 800b7e2:	a911      	add	r1, sp, #68	@ 0x44
 800b7e4:	3c10      	subs	r4, #16
 800b7e6:	460e      	mov	r6, r1
 800b7e8:	e6be      	b.n	800b568 <_vfiprintf_r+0x580>
 800b7ea:	460e      	mov	r6, r1
 800b7ec:	e6d7      	b.n	800b59e <_vfiprintf_r+0x5b6>
 800b7ee:	9800      	ldr	r0, [sp, #0]
 800b7f0:	aa0e      	add	r2, sp, #56	@ 0x38
 800b7f2:	4639      	mov	r1, r7
 800b7f4:	f7fd fc52 	bl	800909c <__sprint_r>
 800b7f8:	b9f8      	cbnz	r0, 800b83a <_vfiprintf_r+0x852>
 800b7fa:	ab11      	add	r3, sp, #68	@ 0x44
 800b7fc:	e6df      	b.n	800b5be <_vfiprintf_r+0x5d6>
 800b7fe:	9a02      	ldr	r2, [sp, #8]
 800b800:	9904      	ldr	r1, [sp, #16]
 800b802:	1a54      	subs	r4, r2, r1
 800b804:	2c00      	cmp	r4, #0
 800b806:	f77f aede 	ble.w	800b5c6 <_vfiprintf_r+0x5de>
 800b80a:	4d39      	ldr	r5, [pc, #228]	@ (800b8f0 <_vfiprintf_r+0x908>)
 800b80c:	2610      	movs	r6, #16
 800b80e:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800b812:	2c10      	cmp	r4, #16
 800b814:	f102 0201 	add.w	r2, r2, #1
 800b818:	601d      	str	r5, [r3, #0]
 800b81a:	dc1d      	bgt.n	800b858 <_vfiprintf_r+0x870>
 800b81c:	605c      	str	r4, [r3, #4]
 800b81e:	2a07      	cmp	r2, #7
 800b820:	440c      	add	r4, r1
 800b822:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800b826:	f77f aece 	ble.w	800b5c6 <_vfiprintf_r+0x5de>
 800b82a:	9800      	ldr	r0, [sp, #0]
 800b82c:	aa0e      	add	r2, sp, #56	@ 0x38
 800b82e:	4639      	mov	r1, r7
 800b830:	f7fd fc34 	bl	800909c <__sprint_r>
 800b834:	2800      	cmp	r0, #0
 800b836:	f43f aec6 	beq.w	800b5c6 <_vfiprintf_r+0x5de>
 800b83a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b83c:	07d9      	lsls	r1, r3, #31
 800b83e:	d405      	bmi.n	800b84c <_vfiprintf_r+0x864>
 800b840:	89bb      	ldrh	r3, [r7, #12]
 800b842:	059a      	lsls	r2, r3, #22
 800b844:	d402      	bmi.n	800b84c <_vfiprintf_r+0x864>
 800b846:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b848:	f7fb fe37 	bl	80074ba <__retarget_lock_release_recursive>
 800b84c:	89bb      	ldrh	r3, [r7, #12]
 800b84e:	065b      	lsls	r3, r3, #25
 800b850:	f57f abf3 	bpl.w	800b03a <_vfiprintf_r+0x52>
 800b854:	f7ff bbee 	b.w	800b034 <_vfiprintf_r+0x4c>
 800b858:	3110      	adds	r1, #16
 800b85a:	2a07      	cmp	r2, #7
 800b85c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800b860:	605e      	str	r6, [r3, #4]
 800b862:	dc02      	bgt.n	800b86a <_vfiprintf_r+0x882>
 800b864:	3308      	adds	r3, #8
 800b866:	3c10      	subs	r4, #16
 800b868:	e7d1      	b.n	800b80e <_vfiprintf_r+0x826>
 800b86a:	9800      	ldr	r0, [sp, #0]
 800b86c:	aa0e      	add	r2, sp, #56	@ 0x38
 800b86e:	4639      	mov	r1, r7
 800b870:	f7fd fc14 	bl	800909c <__sprint_r>
 800b874:	2800      	cmp	r0, #0
 800b876:	d1e0      	bne.n	800b83a <_vfiprintf_r+0x852>
 800b878:	ab11      	add	r3, sp, #68	@ 0x44
 800b87a:	e7f4      	b.n	800b866 <_vfiprintf_r+0x87e>
 800b87c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b87e:	b913      	cbnz	r3, 800b886 <_vfiprintf_r+0x89e>
 800b880:	2300      	movs	r3, #0
 800b882:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b884:	e7d9      	b.n	800b83a <_vfiprintf_r+0x852>
 800b886:	9800      	ldr	r0, [sp, #0]
 800b888:	aa0e      	add	r2, sp, #56	@ 0x38
 800b88a:	4639      	mov	r1, r7
 800b88c:	f7fd fc06 	bl	800909c <__sprint_r>
 800b890:	2800      	cmp	r0, #0
 800b892:	d0f5      	beq.n	800b880 <_vfiprintf_r+0x898>
 800b894:	e7d1      	b.n	800b83a <_vfiprintf_r+0x852>
 800b896:	ea54 0205 	orrs.w	r2, r4, r5
 800b89a:	f8cd a010 	str.w	sl, [sp, #16]
 800b89e:	f43f ada9 	beq.w	800b3f4 <_vfiprintf_r+0x40c>
 800b8a2:	2b01      	cmp	r3, #1
 800b8a4:	f43f aee0 	beq.w	800b668 <_vfiprintf_r+0x680>
 800b8a8:	2b02      	cmp	r3, #2
 800b8aa:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800b8ae:	f43f af28 	beq.w	800b702 <_vfiprintf_r+0x71a>
 800b8b2:	f004 0307 	and.w	r3, r4, #7
 800b8b6:	08e4      	lsrs	r4, r4, #3
 800b8b8:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800b8bc:	08ed      	lsrs	r5, r5, #3
 800b8be:	3330      	adds	r3, #48	@ 0x30
 800b8c0:	ea54 0105 	orrs.w	r1, r4, r5
 800b8c4:	464a      	mov	r2, r9
 800b8c6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b8ca:	d1f2      	bne.n	800b8b2 <_vfiprintf_r+0x8ca>
 800b8cc:	9904      	ldr	r1, [sp, #16]
 800b8ce:	07c8      	lsls	r0, r1, #31
 800b8d0:	d506      	bpl.n	800b8e0 <_vfiprintf_r+0x8f8>
 800b8d2:	2b30      	cmp	r3, #48	@ 0x30
 800b8d4:	d004      	beq.n	800b8e0 <_vfiprintf_r+0x8f8>
 800b8d6:	2330      	movs	r3, #48	@ 0x30
 800b8d8:	f809 3c01 	strb.w	r3, [r9, #-1]
 800b8dc:	f1a2 0902 	sub.w	r9, r2, #2
 800b8e0:	ab3a      	add	r3, sp, #232	@ 0xe8
 800b8e2:	eba3 0309 	sub.w	r3, r3, r9
 800b8e6:	9c01      	ldr	r4, [sp, #4]
 800b8e8:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b8ec:	9301      	str	r3, [sp, #4]
 800b8ee:	e5bc      	b.n	800b46a <_vfiprintf_r+0x482>
 800b8f0:	0800be59 	.word	0x0800be59
 800b8f4:	0800be49 	.word	0x0800be49

0800b8f8 <__sbprintf>:
 800b8f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8fa:	461f      	mov	r7, r3
 800b8fc:	898b      	ldrh	r3, [r1, #12]
 800b8fe:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800b902:	f023 0302 	bic.w	r3, r3, #2
 800b906:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b90a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800b90c:	9319      	str	r3, [sp, #100]	@ 0x64
 800b90e:	89cb      	ldrh	r3, [r1, #14]
 800b910:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b914:	69cb      	ldr	r3, [r1, #28]
 800b916:	9307      	str	r3, [sp, #28]
 800b918:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800b91a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b91c:	ab1a      	add	r3, sp, #104	@ 0x68
 800b91e:	9300      	str	r3, [sp, #0]
 800b920:	9304      	str	r3, [sp, #16]
 800b922:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b926:	4615      	mov	r5, r2
 800b928:	4606      	mov	r6, r0
 800b92a:	9302      	str	r3, [sp, #8]
 800b92c:	9305      	str	r3, [sp, #20]
 800b92e:	a816      	add	r0, sp, #88	@ 0x58
 800b930:	2300      	movs	r3, #0
 800b932:	460c      	mov	r4, r1
 800b934:	9306      	str	r3, [sp, #24]
 800b936:	f7fb fdbd 	bl	80074b4 <__retarget_lock_init_recursive>
 800b93a:	462a      	mov	r2, r5
 800b93c:	463b      	mov	r3, r7
 800b93e:	4669      	mov	r1, sp
 800b940:	4630      	mov	r0, r6
 800b942:	f7ff fb51 	bl	800afe8 <_vfiprintf_r>
 800b946:	1e05      	subs	r5, r0, #0
 800b948:	db07      	blt.n	800b95a <__sbprintf+0x62>
 800b94a:	4669      	mov	r1, sp
 800b94c:	4630      	mov	r0, r6
 800b94e:	f7fd fc91 	bl	8009274 <_fflush_r>
 800b952:	2800      	cmp	r0, #0
 800b954:	bf18      	it	ne
 800b956:	f04f 35ff 	movne.w	r5, #4294967295
 800b95a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b95e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800b960:	065b      	lsls	r3, r3, #25
 800b962:	bf42      	ittt	mi
 800b964:	89a3      	ldrhmi	r3, [r4, #12]
 800b966:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800b96a:	81a3      	strhmi	r3, [r4, #12]
 800b96c:	f7fb fda3 	bl	80074b6 <__retarget_lock_close_recursive>
 800b970:	4628      	mov	r0, r5
 800b972:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800b976:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b978 <abort>:
 800b978:	b508      	push	{r3, lr}
 800b97a:	2006      	movs	r0, #6
 800b97c:	f000 f82c 	bl	800b9d8 <raise>
 800b980:	2001      	movs	r0, #1
 800b982:	f7f6 f957 	bl	8001c34 <_exit>

0800b986 <_raise_r>:
 800b986:	291f      	cmp	r1, #31
 800b988:	b538      	push	{r3, r4, r5, lr}
 800b98a:	4605      	mov	r5, r0
 800b98c:	460c      	mov	r4, r1
 800b98e:	d904      	bls.n	800b99a <_raise_r+0x14>
 800b990:	2316      	movs	r3, #22
 800b992:	6003      	str	r3, [r0, #0]
 800b994:	f04f 30ff 	mov.w	r0, #4294967295
 800b998:	bd38      	pop	{r3, r4, r5, pc}
 800b99a:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
 800b99e:	b112      	cbz	r2, 800b9a6 <_raise_r+0x20>
 800b9a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b9a4:	b94b      	cbnz	r3, 800b9ba <_raise_r+0x34>
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	f000 f830 	bl	800ba0c <_getpid_r>
 800b9ac:	4622      	mov	r2, r4
 800b9ae:	4601      	mov	r1, r0
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9b6:	f000 b817 	b.w	800b9e8 <_kill_r>
 800b9ba:	2b01      	cmp	r3, #1
 800b9bc:	d00a      	beq.n	800b9d4 <_raise_r+0x4e>
 800b9be:	1c59      	adds	r1, r3, #1
 800b9c0:	d103      	bne.n	800b9ca <_raise_r+0x44>
 800b9c2:	2316      	movs	r3, #22
 800b9c4:	6003      	str	r3, [r0, #0]
 800b9c6:	2001      	movs	r0, #1
 800b9c8:	e7e6      	b.n	800b998 <_raise_r+0x12>
 800b9ca:	2100      	movs	r1, #0
 800b9cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	4798      	blx	r3
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	e7df      	b.n	800b998 <_raise_r+0x12>

0800b9d8 <raise>:
 800b9d8:	4b02      	ldr	r3, [pc, #8]	@ (800b9e4 <raise+0xc>)
 800b9da:	4601      	mov	r1, r0
 800b9dc:	6818      	ldr	r0, [r3, #0]
 800b9de:	f7ff bfd2 	b.w	800b986 <_raise_r>
 800b9e2:	bf00      	nop
 800b9e4:	2000001c 	.word	0x2000001c

0800b9e8 <_kill_r>:
 800b9e8:	b538      	push	{r3, r4, r5, lr}
 800b9ea:	4d07      	ldr	r5, [pc, #28]	@ (800ba08 <_kill_r+0x20>)
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	4604      	mov	r4, r0
 800b9f0:	4608      	mov	r0, r1
 800b9f2:	4611      	mov	r1, r2
 800b9f4:	602b      	str	r3, [r5, #0]
 800b9f6:	f7f6 f90d 	bl	8001c14 <_kill>
 800b9fa:	1c43      	adds	r3, r0, #1
 800b9fc:	d102      	bne.n	800ba04 <_kill_r+0x1c>
 800b9fe:	682b      	ldr	r3, [r5, #0]
 800ba00:	b103      	cbz	r3, 800ba04 <_kill_r+0x1c>
 800ba02:	6023      	str	r3, [r4, #0]
 800ba04:	bd38      	pop	{r3, r4, r5, pc}
 800ba06:	bf00      	nop
 800ba08:	20006c14 	.word	0x20006c14

0800ba0c <_getpid_r>:
 800ba0c:	f7f6 b8fa 	b.w	8001c04 <_getpid>

0800ba10 <_init>:
 800ba10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba12:	bf00      	nop
 800ba14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba16:	bc08      	pop	{r3}
 800ba18:	469e      	mov	lr, r3
 800ba1a:	4770      	bx	lr

0800ba1c <_fini>:
 800ba1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba1e:	bf00      	nop
 800ba20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba22:	bc08      	pop	{r3}
 800ba24:	469e      	mov	lr, r3
 800ba26:	4770      	bx	lr
