# Sequential Matcher Showcase Circuit
load("@stdlib/interfaces.zen", "Power", "Ground")

Resistor = Module("@stdlib/generics/Resistor.zen")
Capacitor = Module("@stdlib/generics/Capacitor.zen")
Inductor = Module("@stdlib/generics/Inductor.zen")

vcc = Power("VCC")
gnd = Ground("GND")

# Create several test patterns:

# Pattern 1: Simple RC filter - VCC -> R1 -> C1 -> GND  
Resistor(name="R1", value="1kOhm", package="0603", P1=vcc.NET, P2=Net("RC_MID"))
Capacitor(name="C1", value="100nF", package="0402", P1=Net("RC_MID"), P2=gnd.NET)

# Pattern 2: Direct decoupling caps - VCC -> C2/C3 -> GND
Capacitor(name="C2", value="10uF", package="0805", P1=vcc.NET, P2=gnd.NET)
Capacitor(name="C3", value="1uF", package="0603", P1=vcc.NET, P2=gnd.NET)

# Pattern 3: Voltage divider - VCC -> R2 -> R3 -> GND
Resistor(name="R2", value="2.2kOhm", package="0402", P1=vcc.NET, P2=Net("DIV_MID"))
Resistor(name="R3", value="1kOhm", package="0402", P1=Net("DIV_MID"), P2=gnd.NET)

# Pattern 4: Multi-stage filter - VCC -> R4 -> L1 -> R5 -> C4 -> GND
Resistor(name="R4", value="100Ohm", package="0603", P1=vcc.NET, P2=Net("FILT1"))
Inductor(name="L1", value="10uH", package="0805", P1=Net("FILT1"), P2=Net("FILT2"))
Resistor(name="R5", value="10kOhm", package="0603", P1=Net("FILT2"), P2=Net("FILT3"))
Capacitor(name="C4", value="470nF", package="0603", P1=Net("FILT3"), P2=gnd.NET)

VCC = io("VCC", Power, default=vcc)
GND = io("GND", Ground, default=gnd)
