/* SPDX-License-Identifier: Apache-2.0 */

#include <arm/armv6-m.dtsi>
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/adc/mspm0_adc.h>
#include <zephyr/dt-bindings/clock/mspm0_defines.h>

/ {

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-m0plus";
			reg = <0>;
		};
	};

	sram0: memory@20200000 {
		compatible = "mmio-sram";
	};

	flash0: serial-flash@0 {
		compatible = "serial-flash";
	};

	sysclk: system-clock {
		compatible = "fixed-clock";
		clock-frequency = <32000000>;
		#clock-cells = <0>;
	};

	soc {
		pinctrl: pin-controller@400a0000{
			compatible = "ti,mspm0g3xxx-pinctrl";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x400a0000 0x4000>;

			gpioa: gpio@400a0000 {
				compatible = "ti,mspm0g3xxx-gpio";
				reg = <0x400a0000 0x2000>;
				interrupts = <1 0>;
				status = "disabled";
				ngpios = <32>;
				gpio-controller;
				#gpio-cells = <2>;
			};

			gpiob: gpio@400a2000 {
				compatible = "ti,mspm0g3xxx-gpio";
				reg = <0x400a2000 0x2000>;
				interrupts = <1 0>;
				status = "disabled";
				ngpios = <28>;
				gpio-controller;
				#gpio-cells = <2>;
			};
		};
		                
		timg0: timg0@40084000 {
                    compatible = "ti,mspm0-counter";
                    status = "disabled";
                    clock-frequency = <32000000>;
                    prescaler = <255>;
                    reg = <0x40084000 0x2000>;
                    divide-ratio = <RATE_2>;
                    interrupts = <16 0>;
                    resolution = <16>;
                    mode = <PERIODIC_DOWN>;
                };

                timg6: timg6@40868000 {
                    compatible = "ti,mspm0-counter";
                    status = "disabled";
                    clock-frequency = <32000000>;
                    prescaler = <255>;
                    reg = <0x40868000 0x2000>;
                    divide-ratio = <RATE_1>;
                    interrupts = <17 0>;
                    resolution = <16>;
                    mode = <PERIODIC_DOWN>;
                };

                timg7: timg7@4086a000 {
                    compatible = "ti,mspm0-counter";
                    status = "disabled";
                    prescaler = <255>;
                    clock-frequency = <32000000>;
                    reg = <0x4086a000 0x2000>;
                    divide-ratio = <RATE_1>;
                    interrupts = <20 0>;
                    resolution = <16>;
                    mode = <PERIODIC_DOWN>;
                };

                timg12: timg12@40870000 {
                    compatible = "ti,mspm0-counter";
                    status = "disabled";
                    clock-frequency = <32000000>;
                    prescaler = <0>; // prescaler is unused
                    reg = <0x40870000 0x2000>;
                    divide-ratio = <RATE_1>;
                    interrupts = <21 0>;
                    resolution = <32>;
                    mode = <PERIODIC_DOWN>;
                };

		uart0: uart@40108000 {
			compatible = "ti,mspm0g3xxx-uart";
			reg = <0x40108000 0x2000>;
			interrupts = <15 0>;
			clocks = <&sysclk>;
			status = "disabled";
		};

		i2c0: i2c@400f0000 {
		    compatible = "ti,mspm0g3xxx-i2c";
		    clocks = <&sysclk>;
		    clock-frequency = <I2C_BITRATE_STANDARD>;
		    #address-cells = <1>;
		    #size-cells = <0>;
		    reg = <0x400f0000 0x2000>;
		    interrupts = <24 0>;
		    status = "disabled";
		};

		i2c1: i2c@400f2000 {
			compatible = "ti,mspm0g3xxx-i2c";
			clocks = <&sysclk>;
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400f2000 0x2000>;
			interrupts = <25 0>;
			status = "disabled";
		};

		adc0: adc@40000000 {
			compatible = "ti,mspm0g3xxx-adc";
			reg = <0x40000000 0x1000>;
			interrupts = <4 0>;
			status = "disabled";
			#io-channel-cells = <1>;
		};

		adc1: adc@40002000 {
			compatible = "ti,mspm0g3xxx-adc";
			reg = <0x40002000 0x1000>;
			interrupts = <5 0>;
			status = "disabled";
			#io-channel-cells = <1>;
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <2>;
};
