{"Source Block": ["hdl/library/axi_dmac/dest_axi_mm.v@96:106@HdlIdDef", "parameter C_ID_WIDTH = 3;\nparameter C_DMA_DATA_WIDTH = 64;\nparameter C_BYTES_PER_BEAT_WIDTH = $clog2(C_DMA_DATA_WIDTH/8);\nparameter C_BEATS_PER_BURST_WIDTH = 4;\n\nreg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_axi_mm.v@98:108", "parameter C_BYTES_PER_BEAT_WIDTH = $clog2(C_DMA_DATA_WIDTH/8);\nparameter C_BEATS_PER_BURST_WIDTH = 4;\n\nreg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\n"], ["hdl/library/axi_dmac/dest_axi_mm.v@99:109", "parameter C_BEATS_PER_BURST_WIDTH = 4;\n\nreg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\n"]], "Diff Content": {"Delete": [[101, "reg [(C_DMA_DATA_WIDTH/8)-1:0] wstrb;\n"]], "Add": [[101, "reg [(DMA_DATA_WIDTH/8)-1:0] wstrb;\n"]]}}