# 1 "../arch/arm64/boot/dts/vendor/qcom/blair-moto-rhodep-base.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/vendor/qcom/blair-moto-rhodep-base.dts" 2
# 13 "../arch/arm64/boot/dts/vendor/qcom/blair-moto-rhodep-base.dts"
/dts-v1/;


# 1 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-blair.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-blair.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-blair.h" 1
# 4 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 5 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,cpucp-l3.h" 1
# 6 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,holi.h" 1
# 7 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 8 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,dcc_v2.h" 1
# 10 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,ipcc.h" 1
# 11 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator-levels.h" 1
# 13 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2




/ {
 model = "Qualcomm Technologies, Inc. Blair ";
 compatible = "qcom,blair";
 qcom,msm-id = <507 0x10000>, <578 0x10000>;
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen {
  bootargs = "log_buf_len=256K rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
 };

 memory {
  device_type = "memory";
  reg = <0 0 0 0>;
 };

 reserved_memory: reserved-memory { };

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x40000000>,
    <0x1 0xc0000000 0x0 0x80000000>,
    <0x2 0xc0000000 0x1 0x40000000>;
  granule = <512>;
 };

 aliases {
  ufshc1 = &ufshc_mem;

  sdhc0 = &sdhc_1;
  sdhc1 = &sdhc_2;
  serial0 = &qupv3_se9_2uart;
  hsuart0 = &qupv3_se1_4uart;
  swr0 = &swr0;
  swr1 = &swr1;
 };

 firmware: firmware {};

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   cpu-idle-states = <&SLVR_PC &SLVR_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0 6>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;

    L3_0: l3-cache {
          compatible = "arm,arch-cache";
          cache-level = <3>;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   cpu-idle-states = <&SLVR_PC &SLVR_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 0 6>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x200>;
   cpu-idle-states = <&SLVR_PC &SLVR_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_2>;
   qcom,freq-domain = <&cpufreq_hw 0 6>;
   L2_2: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x300>;
   cpu-idle-states = <&SLVR_PC &SLVR_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_3>;
   qcom,freq-domain = <&cpufreq_hw 0 6>;
   L2_3: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x400>;
   cpu-idle-states = <&SLVR_PC &SLVR_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_4>;
   qcom,freq-domain = <&cpufreq_hw 0 6>;
   L2_4: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x500>;
   cpu-idle-states = <&SLVR_PC &SLVR_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_5>;
   qcom,freq-domain = <&cpufreq_hw 0 6>;
   L2_5: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x600>;
   cpu-idle-states = <&GOLD_PC &GOLD_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <520>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_6>;
   qcom,freq-domain = <&cpufreq_hw 1 2>;
   #cooling-cells = <2>;
   L2_6: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x700>;
   cpu-idle-states = <&GOLD_PC &GOLD_RAIL_OFF>;
   enable-method = "psci";
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <520>;
   cpu-release-addr = <0x0 0x50000000>;
   next-level-cache = <&L2_7>;
   qcom,freq-domain = <&cpufreq_hw 1 2>;
   L2_7: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU6>;
    };

    core1 {
     cpu = <&CPU7>;
    };
   };

  };
 };

 soc: soc { };
};

&firmware {
 scm {
  compatible = "qcom,scm";
 };

 android {
  compatible = "android,firmware";
  vbmeta {
   compatible = "android,vbmeta";
   parts = "vbmeta,boot,system,vendor,dtbo";
  };

  fstab {
   compatible = "android,fstab";
   vendor {
    compatible = "android,vendor";
    dev = "/dev/block/platform/soc/4744000.sdhci/by-name/vendor";
    type = "ext4";
    mnt_flags = "ro,barrier=1,discard";
    fsmgr_flags = "wait,slotselect,avb";
    status = "ok";
   };
  };
 };
};

&reserved_memory {
 #address-cells = <2>;
 #size-cells = <2>;
 ranges;

 hyp_mem: hyp@80000000 {
  no-map;
  reg = <0x0 0x80000000 0x0 0x600000>;
 };

 xbl_aop_mem: xbl_aop_mem@80700000 {
  no-map;
  reg = <0x0 0x80700000 0x0 0x100000>;
 };

 reserved_xbl_uefi: reserved_xbl_uefi@80880000 {
  no-map;
  reg = <0x0 0x80880000 0x0 0x14000>;
 };

 smem_mem: smem@80900000 {
  no-map;
  reg = <0x0 0x80900000 0x0 0x200000>;
 };

 fw_mem: fw_mem@80b00000 {
  no-map;
  reg = <0x0 0x80b00000 0x0 0x100000>;
 };

 cdsp_secure_heap_mem: cdsp_secure_heap_mem@80c00000 {
  no-map;
  reg = <0x0 0x80c00000 0x0 0x1e00000>;
 };

 pil_wlan_mem: wlan@86500000 {
  no-map;
  reg = <0x0 0x86500000 0x0 0x200000>;
 };

 pil_adsp_mem: adsp@86700000 {
  no-map;
  reg = <0x0 0x86700000 0x0 0x2000000>;
 };

 pil_cdsp_mem: cdsp@88700000 {
  no-map;
  reg = <0x0 0x88700000 0x0 0x1e00000>;
 };

 pil_video_mem: video@8a500000 {
  no-map;
  reg = <0x0 0x8a500000 0x0 0x500000>;
 };

 pil_ipa_fw_mem: ipa_fw@8aa00000 {
  no-map;
  reg = <0x0 0x8aa00000 0x0 0x10000>;
 };

 pil_ipa_gsi_mem: ipa_gsi@8aa10000 {
  no-map;
  reg = <0x0 0x8aa10000 0x0 0xa000>;
 };

 pil_gpu_micro_code_mem: gpu_micro_code@8aa1a000 {
  no-map;
  reg = <0x0 0x8aa1a000 0x0 0x2000>;
 };

 pil_mpss_wlan_mem: mpss_wlan@8b800000 {
  no-map;
  reg = <0x0 0x8b800000 0x0 0x10000000>;
 };

 removed_mem: removed_region@c0000000 {
  no-map;
  reg = <0x0 0xc0000000 0x0 0x5100000>;
 };

 secure_display_memory: secure_display_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0 0x00000000 0 0xffffffff>;
  reusable;
  alignment = <0 0x400000>;
  size = <0 0x5c00000>;
 };

 dump_mem: mem_dump_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  size = <0 0x800000>;
 };

 splash_memory: splash_region@0x85200000 {
  reg = <0x0 0x85200000 0x0 0x00c00000>;
  label = "cont_splash_region";
 };

 dfps_data_memory: dfps_data_region@85e00000 {
  reg = <0x0 0x85e00000 0x0 0x00100000>;
  label = "dfps_data_region";
 };

 qcom: ramoops {
  compatible = "ramoops";
  reg = <0x0 0xd0000000 0x0 0x200000>;
  pmsg-size = <0x200000>;
  mem-type = <2>;
 };


 linux,cma {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x2000000>;
  linux,cma-default;
 };

 adsp_mem: adsp_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0 0x00000000 0 0xffffffff>;
  reusable;
  alignment = <0 0x400000>;
  size = <0 0x800000>;
 };

 user_contig_mem: user_contig_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x1000000>;
 };

 qseecom_mem: qseecom_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x2000000>;
 };

 qseecom_ta_mem: qseecom_ta_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x1000000>;
 };

 memshare_mem: memshare_region {
  compatible = "shared-dma-pool";
  no-map;
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  alignment = <0x0 0x100000>;
  size = <0x0 0x800000>;
 };
};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 #gpio-cells = <2>;
 compatible = "simple-bus";

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 slim_aud: slim@a5c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xa5c0000 0x2c000>,
   <0xa584000 0x20000>, <0xa66e000 0x2000>;
  reg-names = "slimbus_physical",
    "slimbus_bam_physical", "slimbus_lpass_mem";
  interrupts = <0 283 4>,
    <0 284 4>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x0>;
  qcom,ea-pc = <0x3b0>;
  status = "ok";


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 intc: interrupt-controller@f200000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0xf200000 0x10000>,
        <0xf240000 0x100000>;
  interrupts = <1 8 4>;
  #gpio-cells = <0>;
 };

 spmi_bus: qcom,spmi@1c40000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x1c40000 0x1100>,
   <0x1e00000 0x2000000>,
   <0x3e00000 0x100000>,
   <0x3f00000 0xa0000>,
   <0x1c0a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts-extended = <&wakegic 86 4>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 thermal_zones: thermal-zones {};

 arch_timer: timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 0 ((((1 << (8)) - 1) << 8) | 8)>;
  clock-frequency = <19200000>;
 };

 memtimer: timer@f420000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x0f420000 0x1000>;
  clock-frequency = <19200000>;

  frame@f421000 {
   frame-number = <0>;
   interrupts = <0 8 4>,
         <0 6 4>;
   reg = <0x0f421000 0x1000>,
         <0x0f422000 0x1000>;
  };

  frame@f423000 {
   frame-number = <1>;
   interrupts = <0 9 4>;
   reg = <0xf243000 0x1000>;
   status = "disabled";
  };

  frame@f425000 {
   frame-number = <2>;
   interrupts = <0 10 4>;
   reg = <0xf425000 0x1000>;
   status = "disabled";
  };

  frame@f427000 {
   frame-number = <3>;
   interrupts = <0 11 4>;
   reg = <0xf427000 0x1000>;
   status = "disabled";
  };

  frame@f429000 {
   frame-number = <4>;
   interrupts = <0 12 4>;
   reg = <0xf429000 0x1000>;
   status = "disabled";
  };

  frame@f42b000 {
   frame-number = <5>;
   interrupts = <0 13 4>;
   reg = <0xf42b000 0x1000>;
   status = "disabled";
  };

  frame@f42d000 {
   frame-number = <6>;
   interrupts = <0 14 4>;
   reg = <0xf42d000 0x1000>;
   status = "disabled";
  };
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 5 4>;
 };

 qcom-secure-buffer {
  compatible = "qcom,secure-buffer";
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  c0_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x0>;
  };

  c1_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x1>;
  };

  c2_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x2>;
  };

  c3_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x3>;
  };

  c100_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x4>;
  };

  c101_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x5>;
  };

  c102_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x6>;
  };

  c103_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x7>;
  };

  c0_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x130>;
  };

  c1_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x131>;
  };

  c2_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x132>;
  };

  c3_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x133>;
  };

  c100_scandump: c100_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x134>;
  };

  c101_scandump: c101_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x135>;
  };

  c102_scandump: c102_scandump {
   qcom,dump-size = <0x40000>;
   qcom,dump-id = <0x136>;
  };

  c103_scandump: c103_scandump {
   qcom,dump-size = <0x40000>;
   qcom,dump-id = <0x137>;
  };

  l1_icache0 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x60>;
  };

  l1_icache1 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x61>;
  };

  l1_icache2 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x62>;
  };

  l1_icache3 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x63>;
  };

  l1_icache100 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x64>;
  };

  l1_icache101 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x65>;
  };

  l1_icache102 {
   qcom,dump-size = <0x15100>;
   qcom,dump-id = <0x66>;
  };

  l1_icache103 {
   qcom,dump-size = <0x15100>;
   qcom,dump-id = <0x67>;
  };

  l1_dcache0 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x80>;
  };

  l1_dcache1 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x81>;
  };

  l1_dcache2 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x82>;
  };

  l1_dcache3 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x83>;
  };

  l1_dcache100 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x84>;
  };

  l1_dcache101 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x85>;
  };

  l1_dcache102 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x86>;
  };

  l1_dcache103 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x87>;
  };

  l1_itlb102 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x26>;
  };

  l1_itlb103 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x27>;
  };

  l1_dtlb102 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x46>;
  };

  l1_dtlb103 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x47>;
  };

  l2_cache102 {
   qcom,dump-size = <0x48100>;
   qcom,dump-id = <0xc6>;
  };

  l2_cache103 {
   qcom,dump-size = <0x48100>;
   qcom,dump-id = <0xc7>;
  };

  l2_tlb0 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x120>;
  };

  l2_tlb1 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x121>;
  };

  l2_tlb2 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x122>;
  };

  l2_tlb3 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x123>;
  };

  l2_tlb100 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x124>;
  };

  l2_tlb101 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x125>;
  };

  l2_tlb102 {
   qcom,dump-size = <0x6100>;
   qcom,dump-id = <0x126>;
  };

  l2_tlb103 {
   qcom,dump-size = <0x6100>;
   qcom,dump-id = <0x127>;
  };

  cpuss_reg {
   qcom,dump-size = <0x30000>;
   qcom,dump-id = <0xef>;
  };

  rpm_sw {
   qcom,dump-size = <0x2c000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x200000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  tmc_etf {
   qcom,dump-size = <0x8000>;
   qcom,dump-id = <0xf0>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etf_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };

  etf_lpass {
   qcom,dump-size = <0x4000>;
   qcom,dump-id = <0xf4>;
  };

  etflpass_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x104>;
  };

  osm_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x163>;
  };

  pcu_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x164>;
  };

  fsm_data {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x165>;
  };
 };

 qcom,msm-imem@c125000 {
  compatible = "qcom,msm-imem";
  reg = <0xc125000 0x1000>;
  ranges = <0x0 0xc125000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 0x8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 0x4>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 0x20>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 0xc>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 0xc8>;
  };

  pil@6dc {
   compatible = "qcom,msm-imem-pil-disable-timeout";
   reg = <0x6dc 0x4>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 0xc8>;
  };
 };

 restart@440b000 {
  compatible = "qcom,pshold";
  reg = <0x440b000 0x4>, <0x03d3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 pil_scm_pas {
  compatible = "qcom,pil-tz-scm-pas";
  interconnects = <&system_noc 9 &bimc 512>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,mpm2-sleep-counter@0x4403000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4403000 0x1000>;
  clock-frequency = <32768>;
 };

 wdog: qcom,wdt@f410000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xf410000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 0 4>,
     <0 1 4>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
 };

 wakegic: wake-gic {
  compatible = "qcom,mpm-gic-blair", "qcom,mpm";
  interrupts = <0 197 1>;
  reg = <0x45f01b8 0x1000>,
   <0x0f40000c 0x4>;
  reg-names = "vmpm", "ipc";
  qcom,num-mpm-irqs = <96>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <2>;
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <0
         0
         1>;
  rpm-channel-type = <15>;
 };

 system_pm_rpm {
  compatible = "qcom,system-pm-rpm";
 };

 ipcc_mproc: qcom,ipcc@208000 {
  compatible = "qcom,ipcc";
  reg = <0x208000 0x1000>;
  interrupts = <0 334 4>;
  interrupt-controller;
  #interrupt-cells = <3>;
  #mbox-cells = <2>;
 };

 clk_virt: interconnect {
  compatible = "qcom,holi-clk_virt";
  #interconnect-cells = <1>;
  qcom,keepalive;
  clock-names = "bus", "bus_a";
  clocks = <&rpmcc 12>,
   <&rpmcc 13>;
 };

 mmnrt_virt: interconnect@0 {
  compatible = "qcom,holi-mmnrt_virt";
  #interconnect-cells = <1>;
  qcom,util-factor = <142>;
  qcom,keepalive;
  clock-names = "bus", "bus_a";
  clocks = <&rpmcc 16>,
   <&rpmcc 17>;
 };

 mmrt_virt: interconnect@1 {
  compatible = "qcom,holi-mmrt_virt";
  #interconnect-cells = <1>;
  qcom,util-factor = <142>;
  qcom,keepalive;
  clock-names = "bus", "bus_a";
  clocks = <&rpmcc 14>,
   <&rpmcc 15>;
 };

 system_noc: interconnect@1880000 {
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x01880000 0x5f080>;
  compatible = "qcom,holi-system_noc";
  #interconnect-cells = <1>;
  qcom,keepalive;
  clock-names = "bus", "bus_a";
  clocks = <&rpmcc 4>,
   <&rpmcc 5>,
   <&gcc 79>,
   <&gcc 155>;
 };

 config_noc: interconnect@1900000 {
  reg = <0x01900000 0x6200>;
  compatible = "qcom,holi-config_noc";
  #interconnect-cells = <1>;
  qcom,keepalive;
  clock-names = "bus", "bus_a";
  clocks = <&rpmcc 40>,
   <&rpmcc 41>;
 };

 bimc: interconnect@4480000 {
  reg = <0x04480000 0x80000>;
  compatible = "qcom,holi-bimc";
  #interconnect-cells = <1>;
  qcom,util-factor = <151>;
  qcom,keepalive;
  clock-names = "bus", "bus_a";
  clocks = <&rpmcc 6>,
   <&rpmcc 7>;
 };

 cpucp_l3_cpu: l3_cpu@fd90000 {
  reg = <0x0fd90000 0x3000>;
  compatible = "qcom,holi-cpucp-l3-cpu";
  #interconnect-cells = <1>;
  clock-names = "xo", "alternate";
  clocks = <&rpmcc 0>, <&gcc 0>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <2>;
   label = "modem";
  };

  qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   memory-region = <&memshare_mem>;
   qcom,client-id = <1>;
   qcom,allocate-on-request;
   label = "modem";
  };
 };

 jtag_mm0: jtagmm@9040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@9140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@9240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@9340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@9440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@9540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@9640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@9740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   clock-output-names = "chip_sleep_clk";
   #clock-cells = <0>;
  };
 };

 rpmcc: clock-controller {
  compatible = "qcom,rpmcc-holi";
  qcom,bimc-log-stop;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 gcc: clock-controller@1400000 {
  compatible = "qcom,blair-gcc", "syscon";
  reg = <0x1400000 0x1f0000>;
  reg_names = "cc_base";
  vdd_cx-supply = <&S2E_LEVEL>;
  vdd_mx-supply = <&S1E_LEVEL>;
  clocks = <&rpmcc 0>,
    <&rpmcc 1>,
    <&sleep_clk>;
  clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 dispcc: clock-controller@5f00000 {
  compatible = "qcom,blair-dispcc", "syscon";
  reg = <0x5f00000 0x20000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&S2E_LEVEL>;
  clocks = <&rpmcc 0>,
    <&gcc 85>;
  clock-names = "bi_tcxo", "gcc_disp_gpll0_clk";
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 gpucc: clock-controller@5990000 {
  compatible = "qcom,blair-gpucc", "syscon";
  reg = <0x5990000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&S2E_LEVEL>;
  vdd_mx-supply = <&S1E_LEVEL>;
  vdd_gx-supply = <&S8A_LEVEL>;
  clocks = <&rpmcc 0>, <&gcc 97>,
   <&gcc 98>,
   <&gcc 100>;
  clock-names = "bi_tcxo", "gcc_gpu_gpll0_clk_src",
    "gcc_gpu_gpll0_div_clk_src",
    "gcc_gpu_snoc_dvm_gfx_clk";
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 cpucc: syscon@faa0018 {
  compatible = "syscon";
  reg = <0x0faa0018 0x4>;
 };

 mccc: syscon@0447d200 {
  compatible = "syscon";
  reg = <0x0447d200 0x100>;
 };

 debugcc: clock-controller@0 {
  compatible = "qcom,blair-debugcc";
  qcom,gcc = <&gcc>;
  qcom,dispcc = <&dispcc>;
  qcom,gpucc = <&gpucc>;
  qcom,cpucc = <&cpucc>;
  qcom,mccc = <&mccc>;
  clocks = <&rpmcc 0>;
  clock-names = "xo_clk_src";
  #clock-cells = <1>;
 };

 cpufreq_hw: qcom,cpufreq-hw {
  compatible = "qcom,cpufreq-hw-epss";
  reg = <0x0fd91000 0x1000>, <0x0fd92000 0x1000>;
  reg-names = "freq-domain0", "freq-domain1";
  clocks = <&rpmcc 0>, <&gcc 0>;
  clock-names = "xo", "alternate";
  qcom,lut-row-size = <4>;
  qcom,max-lut-entries = <12>;
  qcom,skip-enable-check;
  interrupts = <0 30 4>,
    <0 31 4>;
  interrupt-names = "dcvsh0_int", "dcvsh1_int";
  #freq-domain-cells = <2>;
 };

 qcom,cpufreq-hw-debug@0fd91000 {
  compatible = "qcom,cpufreq-hw-epss-debug";
  reg = <0x0fd91000 0x800>;
  reg-names = "domain-top";
  qcom,freq-hw-domain = <&cpufreq_hw 0>, <&cpufreq_hw 1>;
 };

 ddr_bw_opp_table: ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 4) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1017 {opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1353 {opp-hz = /bits/ 64 <((1353 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1555 {opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>;};
  opp-1804 {opp-hz = /bits/ 64 <((1804 * 1000000 * 4) / (1024 * 1024))>;};
  opp-2092 {opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>;};
 };

 cpu_cpu_ddr_bw: qcom,cpu-cpu-ddr-bw {
  compatible = "qcom,devfreq-icc";
  governor = "bw_hwmon";
  interconnects = <&bimc 0 &bimc 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu_cpu_ddr_bwmon: qcom,cpu-cpu-ddr-bwmon@4520300 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x4520300 0x300>, <0x4520200 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 421 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu0_cpu_l3_lat: qcom,cpu0-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 1>;
 };

 cpu1_cpu_l3_lat: qcom,cpu1-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 2>;
 };

 cpu2_cpu_l3_lat: qcom,cpu2-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 3>;
 };

 cpu3_cpu_l3_lat: qcom,cpu3-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 4>;
 };

 cpu4_cpu_l3_lat: qcom,cpu4-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 5>;
 };

 cpu5_cpu_l3_lat: qcom,cpu5-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 6>;
 };

 cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {
  compatible = "qcom,devfreq-icc";
  governor = "compute";
  interconnects = <&bimc 0 &bimc 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu0_cpu_ddr_lat: qcom,cpu0-cpu-ddr-lat {
  compatible = "qcom,devfreq-icc";
  governor = "mem_latency";
  interconnects = <&bimc 0 &bimc 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu6_cpu_l3_lat: qcom,cpu6-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 7>;
 };

 cpu7_cpu_l3_lat: qcom,cpu7-cpu-l3-lat {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0xFD90100 0xa0>;
  reg-names = "ftbl-base";
  governor = "mem_latency";
  interconnects =
   <&cpucp_l3_cpu 0
    &cpucp_l3_cpu 8>;
 };

 cpu6_cpu_ddr_lat: qcom,cpu6-cpu-ddr-lat {
  compatible = "qcom,devfreq-icc";
  governor = "mem_latency";
  interconnects = <&bimc 0 &bimc 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu6_cpu_ddr_latfloor: qcom,cpu6-cpu-ddr-latfloor {
  compatible = "qcom,devfreq-icc";
  governor = "compute";
  interconnects = <&bimc 0 &bimc 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu0_cpu_l3_tbl: qcom,cpu0-cpu-l3-tbl {
  qcom,core-dev-table =
   < 691200 300000000 >,
   < 940800 556800000 >,
   < 1113600 768000000 >,
   < 1516800 921600000 >,
   < 1651200 1382400000 >,
   < 1804800 1497600000 >;
 };

 cpu6_cpu_l3_tbl: qcom,cpu6-cpu-l3-tbl {
  qcom,core-dev-table =
   < 940800 556800000 >,
   < 1228800 768000000 >,
   < 1516800 921600000 >,
   < 1651200 1171200000 >,
   < 1900800 1382400000 >,
   < 2054400 1497600000 >;
 };

 cpu_memlat_cpugrp: qcom,cpu-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5 &CPU6 &CPU7>;

  cpu0_cpu_l3_latmon: qcom,cpu0-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU0>;
   qcom,target-dev = <&cpu0_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table = <&cpu0_cpu_l3_tbl>;
  };

  cpu1_cpu_l3_latmon: qcom,cpu1-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU1>;
   qcom,target-dev = <&cpu1_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table = <&cpu0_cpu_l3_tbl>;
  };

  cpu2_cpu_l3_latmon: qcom,cpu2-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU2>;
   qcom,target-dev = <&cpu2_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table = <&cpu0_cpu_l3_tbl>;
  };

  cpu3_cpu_l3_latmon: qcom,cpu3-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU3>;
   qcom,target-dev = <&cpu3_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table = <&cpu0_cpu_l3_tbl>;
  };

  cpu4_cpu_l3_latmon: qcom,cpu4-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4>;
   qcom,target-dev = <&cpu4_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table = <&cpu0_cpu_l3_tbl>;
  };

  cpu5_cpu_l3_latmon: qcom,cpu5-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU5>;
   qcom,target-dev = <&cpu5_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table = <&cpu0_cpu_l3_tbl>;
  };

  cpu0_cpu_ddr_latmon: qcom,cpu0-cpu-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;
   qcom,target-dev = <&cpu0_cpu_ddr_lat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
     < 691200 ((300 * 1000000 * 4) / (1024 * 1024)) >,
     < 940800 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1113600 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((1017 * 1000000 * 4) / (1024 * 1024)) >;
  };

  cpu0_computemon: qcom,cpu0-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;
   qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;
   qcom,core-dev-table =
     < 691200 ((300 * 1000000 * 4) / (1024 * 1024)) >,
     < 1113600 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((768 * 1000000 * 4) / (1024 * 1024)) >;
  };

  cpu6_cpu_l3_latmon: qcom,cpu6-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU6>;
   qcom,target-dev = <&cpu6_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,access-ev = <0x2B>;
   qcom,wb-ev = <0x18>;
   qcom,core-dev-table = <&cpu6_cpu_l3_tbl>;
  };

  cpu7_cpu_l3_latmon: qcom,cpu7-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU7>;
   qcom,target-dev = <&cpu7_cpu_l3_lat>;
   qcom,cachemiss-ev = <0x17>;
   qcom,access-ev = <0x2B>;
   qcom,wb-ev = <0x18>;
   qcom,core-dev-table = <&cpu6_cpu_l3_tbl>;
  };

  cpu6_cpu_ddr_latmon: qcom,cpu6-cpu-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU6 &CPU7>;
   qcom,target-dev = <&cpu6_cpu_ddr_lat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
     < 940800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 1900800 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
     < 2054400 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
  };

  cpu6_computemon: qcom,cpu6-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,cpulist = <&CPU6 &CPU7>;
   qcom,target-dev = <&cpu6_cpu_ddr_latfloor>;
   qcom,core-dev-table =
     < 1248800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1401600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1651200 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 1900800 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
     < 2054400 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
  };
 };

 tcsr_mutex_block: syscon@340000 {
  compatible = "syscon";
  reg = <0x340000 0x20000>;
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <3 2
         1>;
  mboxes = <&ipcc_mproc 3
     2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 dcc: dcc_v2@16db000 {
  compatible = "qcom,dcc-v2";
  reg = <0x16db000 0x1000>,
        <0x1662000 0x2000>;

  qcom,transaction_timeout = <0>;
  reg-names = "dcc-base", "dcc-ram-base";
  dcc-ram-offset = <0x6000>;

  link_list1 {
   qcom,curr-link-list = <6>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0xF80005C 1 0>,
    <0 0xF81005C 1 0>,
    <0 0xF82005C 1 0>,
    <0 0xF83005C 1 0>,
    <0 0xF84005C 1 0>,
    <0 0xF85005C 1 0>,
    <0 0xF86005C 1 0>,
    <0 0xF87005C 1 0>,
    <0 0xF40003C 1 0>,
    <0 0xFB00000 1 0>,
    <0 0xF800040 1 0>,
    <0 0xF80004c 1 0>,
    <0 0xF800024 1 0>,
    <0 0xF810024 1 0>,
    <0 0xF810040 1 0>,
    <0 0xF81004C 1 0>,
    <0 0xF820024 1 0>,
    <0 0xF820040 1 0>,
    <0 0xF82004C 1 0>,
    <0 0xF830024 1 0>,
    <0 0xF830040 1 0>,
    <0 0xF83004C 1 0>,
    <0 0xF840024 1 0>,
    <0 0xF840040 1 0>,
    <0 0xF84004C 1 0>,
    <0 0xF850024 1 0>,
    <0 0xF850040 1 0>,
    <0 0xF85004C 1 0>,
    <0 0xF860024 1 0>,
    <0 0xF860040 1 0>,
    <0 0xF86004C 1 0>,
    <0 0xF870024 1 0>,
    <0 0xF870040 1 0>,
    <0 0xF87004C 1 0>,
    <0 0xF880024 1 0>,
    <0 0xF880040 1 0>,
    <0 0xF8801B4 3 0>,
    <0 0xF880200 1 0>,
    <0 0xFA80000 2 0>,
    <0 0xFA82000 2 0>,
    <0 0xFA84000 2 0>,
    <0 0xF880044 3 0>,
    <0 0xF880054 1 0>,
    <0 0xF88006C 5 0>,
    <0 0x1B60100 11 0>,
    <0 0xFBA0C50 1 0>,
    <0 0xFBA1090 1 0>,
    <0 0xFB90008 1 0>,
    <0 0xFB90020 2 0>,
    <0 0xFB90070 1 0>,
    <0 0xFB90810 1 0>,
    <0 0xFB93500 1 0>,
    <0 0xFB93A84 1 0>,
    <0 0xFBA0008 1 0>,
    <0 0xFBA0020 2 0>,
    <0 0xFBA0070 1 0>,
    <0 0xFBA0810 1 0>,
    <0 0xFBA3500 1 0>,
    <0 0xFBA3A84 2 0>,
    <0 0xF900C14 2 0>,
    <0 0xF901C14 2 0>,

    <0 0xFD80110 9 0>,
    <0 0xFD9001C 3 0>,
    <0 0xFD90090 1 0>,
    <0 0xFD900B0 2 0>,
    <0 0xFD900D8 1 0>,
    <0 0xFD900E8 1 0>,
    <0 0xFD90300 1 0>,
    <0 0xFD90320 1 0>,
    <0 0xFD90348 3 0>,
    <0 0xFD90360 1 0>,
    <0 0xFD90368 2 0>,
    <0 0xFD9101C 3 0>,
    <0 0xFD91090 1 0>,
    <0 0xFD910B0 2 0>,
    <0 0xFD910D8 1 0>,
    <0 0xFD910E8 1 0>,
    <0 0xFD91300 1 0>,
    <0 0xFD91320 1 0>,
    <0 0xFD91348 3 0>,
    <0 0xFD91360 1 0>,
    <0 0xFD91368 2 0>,
    <0 0xFD9201C 3 0>,
    <0 0xFD92090 1 0>,
    <0 0xFD920B0 2 0>,
    <0 0xFD920D8 1 0>,
    <0 0xFD920E8 1 0>,
    <0 0xFD92300 1 0>,
    <0 0xFD92320 1 0>,
    <0 0xFD92348 4 0>,
    <0 0xFD92360 1 0>,
    <0 0xFD92368 2 0>,
    <0 0xFD98004 1 0>,
    <0 0xFD98018 3 0>,

    <0 0x1880240 1 0>,
    <0 0x1880248 1 0>,
    <0 0x1880300 8 0>,
    <0 0x1880700 4 0>,
    <0 0x1880714 3 0>,
    <0 0x1881100 2 0>,
    <0 0x1880104 2 0>,
    <0 0x1880110 1 0>,
    <0 0x1880120 8 0>,
    <0 0x1900240 5 0>,
    <0 0x1900258 1 0>,
    <0 0x1900500 8 0>,
    <0 0x1900900 1 0>,
    <0 0x1900D00 2 0>,
    <0 0x1900000 1 0>,
    <0 0x1900010 1 0>,
    <0 0x1900020 8 0>,
    <0 0x1480014 1 0>,
    <0 0x1480140 1 0>,
    <0 0x1481140 1 0>,

    <0 0xF400038 1 0>,
    <0 0xF41000C 1 0>,
    <0 0xF400438 1 0>,
    <0 0xF800058 1 0>,
    <0 0xF810058 1 0>,
    <0 0xF820058 1 0>,
    <0 0xF830058 1 0>,
    <0 0xF840058 1 0>,
    <0 0xF850058 1 0>,
    <0 0xF860058 1 0>,
    <0 0xF870058 1 0>,
    <0 0xF800060 1 0>,
    <0 0xF810060 1 0>,
    <0 0xF820060 1 0>,
    <0 0xF830060 1 0>,
    <0 0xF840060 1 0>,
    <0 0xF850060 1 0>,
    <0 0xF860060 1 0>,
    <0 0xF870060 1 0>,
    <0 0xF600440 1 0>,
    <0 0xF60043C 1 0>,
    <0 0xF600404 1 0>,
    <0 0x4407000 5 0>,
    <0 0x4402000 2 0>,
    <0 0xF200104 29 0>,
    <0 0xF200184 29 0>,
    <0 0xF200204 29 0>,
    <0 0xF200284 29 0>,
    <0 0xF25C000 1 0>,
    <0 0xF27C000 1 0>,
    <0 0xF29C000 1 0>,
    <0 0xF2BC000 1 0>,
    <0 0xF2DC000 1 0>,
    <0 0xF2FC000 1 0>,
    <0 0xF31C000 1 0>,
    <0 0xF33C000 1 0>;
  };

  link_list2 {
   qcom,curr-link-list = <4>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x4480040 2 0>,
    <0 0x4480810 2 0>,
    <0 0x4488100 1 0>,
    <0 0x4488400 2 0>,
    <0 0x4488410 1 0>,
    <0 0x4488420 2 0>,
    <0 0x4488430 2 0>,
    <0 0x4488440 2 0>,
    <0 0x4488450 1 0>,
    <0 0x448c100 1 0>,
    <0 0x448c400 2 0>,
    <0 0x448c410 1 0>,
    <0 0x448c420 2 0>,
    <0 0x448c430 2 0>,
    <0 0x448c440 2 0>,
    <0 0x448c450 1 0>,
    <0 0x4490100 1 0>,
    <0 0x4490400 2 0>,
    <0 0x4490410 1 0>,
    <0 0x4490420 2 0>,
    <0 0x4490430 2 0>,
    <0 0x4490440 2 0>,
    <0 0x4490450 1 0>,
    <0 0x4494100 1 0>,
    <0 0x4494400 2 0>,
    <0 0x4494410 1 0>,
    <0 0x4494420 2 0>,
    <0 0x4494430 2 0>,
    <0 0x4494440 2 0>,
    <0 0x4494450 1 0>,
    <0 0x4498100 1 0>,
    <0 0x4498400 2 0>,
    <0 0x4498410 1 0>,
    <0 0x4498420 2 0>,
    <0 0x4498430 2 0>,
    <0 0x4498440 2 0>,
    <0 0x4498450 1 0>,
    <0 0x449c400 2 0>,
    <0 0x449c420 2 0>,
    <0 0x449c430 1 0>,
    <0 0x449c440 2 0>,
    <0 0x449c450 1 0>,
    <0 0x44a0400 2 0>,
    <0 0x44a0420 2 0>,
    <0 0x44a0430 1 0>,
    <0 0x44a0440 2 0>,
    <0 0x44a0450 1 0>,
    <0 0x44a4100 1 0>,
    <0 0x44a4400 2 0>,
    <0 0x44a4410 1 0>,
    <0 0x44a4420 2 0>,
    <0 0x44a4430 2 0>,
    <0 0x44a4440 2 0>,
    <0 0x44a4450 1 0>,
    <0 0x44b0020 1 0>,
    <0 0x44b0100 1 0>,
    <0 0x44b0120 5 0>,
    <0 0x44b0140 1 0>,
    <0 0x44b0450 1 0>,
    <0 0x44b0500 1 0>,
    <0 0x44b0520 1 0>,
    <0 0x44b0560 1 0>,
    <0 0x44b05a0 1 0>,
    <0 0x44b0710 1 0>,
    <0 0x44b0720 1 0>,
    <0 0x44b0a40 1 0>,
    <0 0x44b1800 1 0>,
    <0 0x44b408c 1 0>,
    <0 0x44b409c 3 0>,
    <0 0x44b40b8 1 0>,
    <0 0x44b5070 2 0>,
    <0 0x44bc020 1 0>,
    <0 0x44bc100 1 0>,
    <0 0x44bc120 4 0>,
    <0 0x44bc140 1 0>,
    <0 0x44bc450 1 0>,
    <0 0x44bc500 1 0>,
    <0 0x44bc520 1 0>,
    <0 0x44bc560 1 0>,
    <0 0x44bc5a0 1 0>,
    <0 0x44bc710 1 0>,
    <0 0x44bc720 1 0>,
    <0 0x44bca40 1 0>,
    <0 0x44bd800 1 0>,
    <0 0x44c008c 1 0>,
    <0 0x44c009c 3 0>,
    <0 0x44c00b8 1 0>,
    <0 0x44c1070 2 0>,
    <0 0x44c8220 1 0>,
    <0 0x44c8400 7 0>,
    <0 0x44c8420 9 0>,
    <0 0x44c9800 1 0>,
    <0 0x44d0000 1 0>,
    <0 0x44d0020 1 0>,
    <0 0x44d0030 1 0>,
    <0 0x44d0100 1 0>,
    <0 0x44d0108 2 0>,
    <0 0x44d0400 1 0>,
    <0 0x44d0410 1 0>,
    <0 0x44d0420 1 0>,
    <0 0x44d1800 1 0>,
    <0 0x450002c 2 0>,
    <0 0x4500094 1 0>,
    <0 0x450009c 1 0>,
    <0 0x45000c4 2 0>,
    <0 0x45003dc 1 0>,
    <0 0x45005d8 1 0>,
    <0 0x450202c 2 0>,
    <0 0x4502094 1 0>,
    <0 0x450209c 1 0>,
    <0 0x45020c4 2 0>,
    <0 0x45023dc 1 0>,
    <0 0x45025d8 1 0>,
    <0 0x450302c 2 0>,
    <0 0x4503094 1 0>,
    <0 0x450309c 1 0>,
    <0 0x45030c4 2 0>,
    <0 0x45033dc 1 0>,
    <0 0x45035d8 1 0>,
    <0 0x4506028 2 0>,
    <0 0x4506044 1 0>,
    <0 0x4506094 1 0>,
    <0 0x45061dc 1 0>,
    <0 0x45061ec 1 0>,
    <0 0x4506608 1 0>,
    <0 0x450702c 2 0>,
    <0 0x4507094 1 0>,
    <0 0x450709c 1 0>,
    <0 0x45070c4 2 0>,
    <0 0x45073dc 1 0>,
    <0 0x45075d8 1 0>,
    <0 0x450902c 2 0>,
    <0 0x4509094 1 0>,
    <0 0x450909c 1 0>,
    <0 0x45090c4 2 0>,
    <0 0x45093dc 1 0>,
    <0 0x45095d8 1 0>,
    <0 0x450a02c 2 0>,
    <0 0x450a094 3 0>,
    <0 0x450a0c4 2 0>,
    <0 0x450a3dc 1 0>,
    <0 0x450a5d8 1 0>,

    <0 0x1429024 1 0>,
    <0 0x143600C 1 0>,
    <0 0x145B1E8 1 0>,
    <0 0x1471154 1 0>,
    <0 0x147B03C 1 0>,
    <0 0x147C03C 1 0>,
    <0 0x147D070 1 0>,
    <0 0x147E0A4 1 0>,
    <0 0x1413004 1 0>,
    <0 0x5991004 1 0>,
    <0 0x599100C 2 0>,
    <0 0x5991054 1 0>,
    <0 0x599106C 2 0>,
    <0 0x5991078 1 0>,
    <0 0x5991098 2 0>,
    <0 0x5991540 1 0>,
    <0 0x5992004 1 0>,
    <0 0x5993004 1 0>,
    <0 0x5994000 2 0>,
    <0 0x5995004 1 0>,
    <0 0x5996004 1 0>,
    <0 0x5997004 1 0>,
    <0 0x593D000 1 0>,
    <0 0x593C000 1 0>,
    <0 0x5900800 1 0>,
    <0 0x5900840 4 0>,
    <0 0x5900804 1 0>,
    <0 0x598EC30 2 0>,
    <0 0x59000E0 1 0>,

    <0 0x1400000 1 0>,
    <0 0x1400038 1 0>,
    <0 0x1401000 1 0>,
    <0 0x1401038 1 0>,
    <0 0x1402000 1 0>,
    <0 0x1402038 1 0>,
    <0 0x1403000 1 0>,
    <0 0x1403038 1 0>,
    <0 0x1404000 1 0>,
    <0 0x1404038 1 0>,
    <0 0x1405000 1 0>,
    <0 0x1405038 1 0>,
    <0 0x1406000 1 0>,
    <0 0x1406038 1 0>,
    <0 0x1407000 1 0>,
    <0 0x1407038 1 0>,
    <0 0x1408000 1 0>,
    <0 0x1408038 1 0>,
    <0 0x1409000 1 0>,
    <0 0x1409028 1 0>,
    <0 0x140A000 1 0>,
    <0 0x140A038 1 0>,
    <0 0x140B000 1 0>,
    <0 0x140B038 1 0>,
    <0 0x140C000 1 0>,
    <0 0x140C038 1 0>,
    <0 0x1465000 1 0>,
    <0 0x440C040 1 0>,
    <0 0x440C080 1 0>,
    <0 0x141001C 1 0>,
    <0 0x14103EC 1 0>,
    <0 0x1414024 1 0>,
    <0 0x1415034 1 0>,
    <0 0x1416038 1 0>,
    <0 0x141F02C 1 0>,
    <0 0x141F15C 1 0>,
    <0 0x141F28C 1 0>,
    <0 0x141F3BC 1 0>,
    <0 0x141F4EC 1 0>,
    <0 0x141F61C 1 0>,
    <0 0x141F74C 1 0>,
    <0 0x1427024 1 0>,
    <0 0x1432034 1 0>,
    <0 0x1446024 1 0>,
    <0 0x1446150 1 0>,
    <0 0x1453030 1 0>,
    <0 0x1453160 1 0>,
    <0 0x1453290 1 0>,
    <0 0x14533C0 1 0>,
    <0 0x14534F0 1 0>,
    <0 0x1453620 1 0>,
    <0 0x146F024 1 0>,
    <0 0x1472024 1 0>,
    <0 0x146B000 1 0>,
    <0 0x146B004 1 0>,
    <0 0x146B008 1 0>,
    <0 0x146B00C 1 0>,
    <0 0x146B010 1 0>,
    <0 0x146B014 1 0>,
    <0 0x146B018 1 0>,
    <0 0x146B01C 1 0>,
    <0 0x146B020 1 0>,
    <0 0x146B024 1 0>,
    <0 0x146B028 1 0>,
    <0 0x1415004 1 0>,
    <0 0x1415008 1 0>,
    <0 0x141500C 1 0>,
    <0 0x1416004 1 0>,
    <0 0x1416008 1 0>,
    <0 0x141600C 1 0>,
    <0 0x142A000 1 0>,
    <0 0x1432004 1 0>,
    <0 0x1445004 1 0>,
    <0 0x1458004 1 0>,
    <0 0x145807C 1 0>,
    <0 0x1458098 1 0>,
    <0 0x141A004 1 0>,
    <0 0x1429004 1 0>,
    <0 0x1414004 1 0>,
    <0 0x1414008 1 0>,
    <0 0x1483140 1 0>,
    <0 0x1415010 1 0>,
    <0 0x1416010 1 0>,
    <0 0x142A00C 1 0>,
    <0 0x1447004 1 0>,
    <0 0x1449004 1 0>,
    <0 0x149E0C4 1 0>,
    <0 0x1457000 1 0>,
    <0 0x145A000 1 0>,
    <0 0x145B000 1 0>,
    <0 0x1469000 1 0>,
    <0 0x146C000 1 0>,
    <0 0x1475000 1 0>,
    <0 0x1477000 1 0>,
    <0 0x1479000 1 0>,
    <0 0x147A000 1 0>,
    <0 0x1482000 1 0>,
    <0 0x1495000 1 0>,
    <0 0x146D000 1 0>,
    <0 0x1457004 1 0>,
    <0 0x145700C 1 0>,
    <0 0x145A004 1 0>,
    <0 0x145A00C 1 0>,
    <0 0x145B004 1 0>,
    <0 0x145B00C 1 0>,
    <0 0x1469004 1 0>,
    <0 0x146900C 1 0>,
    <0 0x146C004 1 0>,
    <0 0x146C00C 1 0>,
    <0 0x1475004 1 0>,
    <0 0x147500C 1 0>,
    <0 0x1477004 1 0>,
    <0 0x147700C 1 0>,
    <0 0x1479004 1 0>,
    <0 0x147900C 1 0>,
    <0 0x147A004 1 0>,
    <0 0x147A00C 1 0>,
    <0 0x1482004 1 0>,
    <0 0x148200C 1 0>,
    <0 0x1495004 1 0>,
    <0 0x149500C 1 0>;
  };
 };

 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <2 2
         1>;
  mboxes = <&ipcc_mproc 2 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };


  smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <6 2
         1>;
  mboxes = <&ipcc_mproc 6 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 rpm_msg_ram: memory@045f0000 {
  compatible = "qcom,rpm-msg-ram";
  reg = <0x45f0000 0x7000>;
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&ipcc_mproc 0
     0>;
  mbox-names = "rpm_smem";
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <0
         0
         1>;

  qcom,rpm_glink_ssr {
   qcom,glink-channels = "glink_ssr";
   qcom,notify-edges = <&glink_modem>,
         <&glink_adsp>,
         <&glink_cdsp>;

  };
 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_modem: modem {
   qcom,remote-pid = <1>;
   transport = "smem";
   mboxes = <&ipcc_mproc 2
      0>;
   mbox-names = "mpss_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <2
          0
          1>;

   label = "modem";
   qcom,glink-label = "mpss";

   qcom,modem_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,modem_ds {
    qcom,glink-channels = "DS";
    qcom,intents = <0x4000 0x2>;
   };

   qcom,modem_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&ipcc_mproc 3
      0>;
   mbox-names = "adsp_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <3
          0
          1>;

   label = "adsp";
   qcom,glink-label = "lpass";

   qcom,adsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
    qcom,non-wake-svc = <0x51
          0x190>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_cdsp>;
   };

   qcom,pmic_glink_rpmsg {
    qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
   };

   qcom,pmic_glink_log_rpmsg {
    qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
    qcom,intents = <0x800 5
      0xc00 3>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&ipcc_mproc 6
      0>;
   mbox-names = "dsps_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <6
          0
          1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-cores = <0 1 2 3 4 5>;
     qcom,qos-latency-us = <70>;
     qcom,qos-maxhold-ms = <20>;
    };
   };
  };
 };

 qcom,glinkpkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 qcom,chd {
  compatible = "qcom,core-hang-detect";
  label = "core";
  qcom,threshold-arr = <0x0F800058 0x0F810058 0x0F820058 0x0F830058
   0x0F840058 0x0F850058 0x0F860058 0x0F870058>;
  qcom,config-arr = <0x0F800060 0x0F810060 0x0F820060 0x0F830060
   0x0F840060 0x0F850060 0x0F860060 0x0F870060>;
 };

 kryo-erp {
  compatible = "arm,arm64-kryo-cpu-erp";
  interrupts = <1 6 4>,
   <0 35 4>;
  interrupt-names = "l1-l2-faultirq","l3-scu-faultirq";
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };

 qcom,venus@5ab0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5ab0000 0x20000>;

  vdd-supply = <&gcc_venus_gdsc>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&gcc 186>,
   <&gcc 180>,
   <&gcc 181>,
   <&gcc 183>;
  clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
  qcom,proxy-clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";

  qcom,core-freq = <240000000>;
  qcom,ahb-freq = <240000000>;

  qcom,pas-id = <9>;
  interconnect-names = "pil-venus";
  interconnects = <&mmnrt_virt 15
     &bimc 512>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x280000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
  qcom,vm-nav-path;
 };

 ufsphy_mem: ufsphy_mem@4807000 {
  reg = <0x4807000 0xDDC>;
  reg-names = "phy_mem";
  #phy-cells = <0>;
  lanes-per-direction = <1>;
  clock-names = "ref_clk_src",
  "ref_clk",
  "ref_aux_clk";
  clocks = <&rpmcc 0>,
  <&gcc 156>,
  <&gcc 162>;
  resets = <&ufshc_mem 0>;
  status = "disabled";
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,rpc-latency-us = <611>;
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1001 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1002 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1003 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1004 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1005 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1006 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x1009 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   qcom,iommu-vmid = <0xA>;
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x00A3 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x00A4 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x00A5 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb13 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x00A6 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };

  qcom,msm_fastrpc_compute_cb14 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x00A7 0x0000>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
  };
 };

 ufshc_mem: ufshc@4804000 {
  compatible = "qcom,ufshc";
  reg = <0x4804000 0x3000>,
        <0x4808000 0x8000>,
        <0x4810000 0x9000>;
  reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
  interrupts = <0 356 4>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";
  #reset-cells = <1>;
  limit-phy-submode = <0>;
  spm-level = <5>;
  rpm-level = <3>;

  lanes-per-direction = <1>;
  dev-ref-clk-freq = <0>;
  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&gcc 158>,
   <&gcc 154>,
   <&gcc 157>,
   <&gcc 166>,
   <&gcc 160>,
   <&rpmcc 0>,
   <&gcc 165>,
   <&gcc 164>;
  freq-table-hz =
   <50000000 200000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;


  interconnects = <&system_noc 27 &bimc 512>,
   <&bimc 0 &config_noc 554>;
  interconnect-names = "ufs-ddr", "cpu-ufs";

  qcom,ufs-bus-bw,name = "ufshc_mem";
  qcom,ufs-bus-bw,num-cases = <12>;
  qcom,ufs-bus-bw,num-paths = <2>;
  qcom,ufs-bus-bw,vectors-KBps =
# 2641 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi"
  <0 0>, <0 0>,
  <922 0>, <1000 0>,
  <1844 0>, <1000 0>,
  <3688 0>, <1000 0>,
  <7376 0>, <1000 0>,
  <127796 0>, <1000 0>,
  <255591 0>, <1000 0>,
  <1492582 0>, <102400 0>,
  <149422 0>, <1000 0>,
  <298189 0>, <1000 0>,
  <1492582 0>, <102400 0>,
  <7643136 0>, <307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";

  iommus = <&apps_smmu 0x60 0x0>;
  qcom,iommu-dma = "fastmap";
# 2678 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi"
  qcom,iommu-dma-addr-pool = <0x40000000 0x40000000>;
  qcom,iommu-geometry = <0x40000000 0x40000000>;
  reset-gpios = <&tlmm 156 1>;

  resets = <&gcc 13>;
  reset-names = "rst";

  status = "disabled";

  qos0 {
   mask = <0x3f>;
   vote = <59>;
  };

  qos1 {
   mask = <0xc0>;
   vote = <65>;
  };
 };

 sdhc_1: sdhci@4744000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x04744000 0x1000>, <0x04745000 0x1000>,
   <0x04748000 0x8000>, <0x04750000 0x9000>;
  reg-names = "hc_mem", "cqhci_mem", "cqhci_ice",
       "cqhci_ice_hwkm";

  iommus = <&apps_smmu 0x20 0x0>;
  qcom,iommu-dma = "fastmap";
# 2723 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi"
  qcom,iommu-dma-addr-pool = <0x40000000 0x40000000>;
  qcom,iommu-geometry = <0x40000000 0x40000000>;

  interrupts = <0 348 4>,
    <0 352 4>;
  interrupt-names = "hc_irq", "pwr_irq";

  clocks = <&gcc 146>,
   <&gcc 145>,
   <&gcc 148>;
  clock-names = "core", "iface", "ice_core";

  qcom,ice-clk-rates = <300000000 100000000>;

  interconnects = <&system_noc 25 &bimc 512>,
   <&bimc 0 &config_noc 532>;
  interconnect-names = "sdhc-ddr","cpu-sdhc";
  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <0 0>, <0 0>,

   <1046 1600>, <1600 1600>,

   <25600 250000>, <50000 133320>,

   <51200 250000>, <65000 133320>,

   <102400 250000>, <65000 133320>,

   <204800 800000>, <200000 300000>,

   <204800 800000>, <200000 300000>,

   <1338562 4096000>, <1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 25000000 50000000
   100000000 200000000 400000000 4294967295>;


  qcom,dll-hsr-list = <0x000f642c 0x0 0x0 0x2C010800 0x80040868>;

  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  mmc-hs400-1_8v;
  mmc-hs400-enhanced-strobe;

  cap-mmc-hw-reset;

  bus-width = <8>;
  non-removable;
  supports-cqe;

  no-sd;
  no-sdio;

  qcom,devfreq,freq-table = <50000000 200000000>;
  qcom,scaling-lower-bus-speed-mode = "DDR52";


  resets = <&gcc 11>;
  reset-names = "core_reset";

  status = "disabled";

  qos0 {
   mask = <0x3f>;
   vote = <61>;
  };

  qos1 {
   mask = <0xc0>;
   vote = <67>;
  };
 };

 sdhc_2: sdhci@4784000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x04784000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 350 4>,
    <0 353 4>;
  interrupt-names = "hc_irq", "pwr_irq";

  clocks = <&gcc 151>, <&gcc 150>;
  clock-names = "core", "iface";

  interconnects = <&system_noc 26 &bimc 512>,
   <&bimc 0 &config_noc 549>;
  interconnect-names = "sdhc-ddr","cpu-sdhc";
  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <7>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <0 0>, <0 0>,

   <1046 3200>, <1600 1600>,

   <65360 250000>, <100000 133320>,

   <130718 250000>, <133320 133320>,

   <261438 250000>, <150000 133320>,

   <261438 800000>, <300000 300000>,

   <1338562 4096000>, <1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 25000000 50000000
   100000000 200000000 4294967295>;


  qcom,dll-hsr-list = <0x0007642c 0x0 0x10 0x2C010800 0x80040868>;

  bus-width = <4>;

  iommus = <&apps_smmu 0x40 0x0>;
  qcom,iommu-dma = "bypass";

  no-mmc;
  no-sdio;

  qcom,devfreq,freq-table = <50000000 202000000>;

  status = "disabled";

  qos0 {
   mask = <0x3f>;
   vote = <61>;
  };

  qos1 {
   mask = <0xc0>;
   vote = <67>;
  };
 };

 pil_lpass: qcom,lpass@a400000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xa400000 0x00100>;

  clocks = <&rpmcc 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  vdd_lpi_cx-supply = <&L1A_LEVEL>;
  qcom,vdd_lpi_cx-uV-uA = <384 0>;
  vdd_lpi_mx-supply = <&L17A_LEVEL>;
  qcom,vdd_lpi_mx-uV-uA = <384 0>;
  qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,minidump-id = <5>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,complete-ramdump;
  qcom,minidump-as-elf32;


  interrupts-extended = <&intc 0 282 4>,
   <&adsp_smp2p_in 0 0>,
   <&adsp_smp2p_in 2 0>,
   <&adsp_smp2p_in 1 0>,
   <&adsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
   "qcom,err-fatal",
   "qcom,proxy-unvote",
   "qcom,err-ready",
   "qcom,stop-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 pil_turing: qcom,turing@b000000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xb000000 0x100000>;

  vdd_cx-supply = <&S2E_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,proxy-reg-names = "vdd_cx";

  clocks = <&rpmcc 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,minidump-id = <7>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,complete-ramdump;
  qcom,minidump-as-elf32;


  interrupts-extended = <&intc 0 265 4>,
   <&cdsp_smp2p_in 0 0>,
   <&cdsp_smp2p_in 2 0>,
   <&cdsp_smp2p_in 1 0>,
   <&cdsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
   "qcom,err-fatal",
   "qcom,proxy-unvote",
   "qcom,err-ready",
   "qcom,stop-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 pil_modem: qcom,mss@06000000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x06000000 0x100>;

  clocks = <&rpmcc 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  vdd_cx-supply = <&S2E_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,proxy-reg-names = "vdd_cx";

  qcom,firmware-name = "modem";
  memory-region = <&pil_mpss_wlan_mem>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,pas-id = <4>;
  qcom,smem-id = <421>;
  qcom,minidump-id = <3>;
  qcom,aux-minidump-ids = <4>;
  qcom,complete-ramdump;

  interrupts-extended = <&intc 0 307 4>,
   <&modem_smp2p_in 0 0>,
   <&modem_smp2p_in 2 0>,
   <&modem_smp2p_in 1 0>,
   <&modem_smp2p_in 3 0>,
   <&modem_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
   "qcom,err-fatal",
   "qcom,proxy-unvote",
   "qcom,err-ready",
   "qcom,stop-ack",
   "qcom,shutdown-ack";


  qcom,smem-states = <&modem_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 qcom_qseecom: qseecom@c1800000 {
  compatible = "qcom,qseecom";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  interconnect-names = "data_path";
  interconnects = <&system_noc 9 &bimc 512>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>;
  qcom,ce-opp-freq = <192000000>;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_cedev: qcedev@1b20000 {
  compatible = "qcom,qcedev";
  reg = <0x1b20000 0x20000>,
   <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 4>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>;
  qcom,ce-opp-freq = <192000000>;
  qcom,smmu-s1-enable;
  interconnect-names = "data_path";
  interconnects = <&system_noc 9 &bimc 512>;
  iommus = <&apps_smmu 0x0486 0x0011>;
  qcom,iommu-dma = "atomic";

  qcom_cedev_ns_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "ns_context";
   iommus = <&apps_smmu 0x492 0>,
     <&apps_smmu 0x498 0x0001>,
     <&apps_smmu 0x49F 0>;
  };

  qcom_cedev_s_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "secure_context";
   iommus = <&apps_smmu 0x493 0>,
     <&apps_smmu 0x49C 0x0001>,
     <&apps_smmu 0x49E 0>;
   qcom,iommu-vmid = <0x9>;
   qcom,secure-context-bank;
  };
 };

 qcom_crypto: qcrypto@1b20000 {
  compatible = "qcom,qcrypto";
  reg = <0x1b20000 0x20000>,
   <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 4>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  interconnect-names = "data_path";
  interconnects = <&system_noc 9 &bimc 512>;
  iommus = <&apps_smmu 0x0484 0x0011>;
  qcom,iommu-dma = "atomic";
 };

 qcom_rng: qrng@4453000 {
  compatible = "qcom,msm-rng";
  reg = <0x4453000 0x1000>;
  qcom,no-qrng-config;
  interconnect-names = "data_path";
  interconnects = <&bimc 0 &config_noc 534>;
  clock-names = "km_clk_src";
  clocks = <&rpmcc 80>;
 };

 qcom_hwkm: hwkm@4440000 {
  compatible = "qcom,hwkm";
  reg = <0x4440000 0x9000>, <0x04810000 0x9000>;
  reg-names = "km_master", "ice_slave";
  qcom,enable-hwkm-clk;
  clock-names = "km_clk_src";
  clocks = <&rpmcc 80>;
  qcom,op-freq-hz = <75000000>;
 };

 qcom_tzlog: tz-log@c125720 {
  compatible = "qcom,tz-log";
  reg = <0xc125720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qtee_shmbridge {
  compatible = "qcom,tee-shared-memory-bridge";
 };

 qcom_smcinvoke {
  compatible = "qcom,smcinvoke";
 };

 mcd {
  compatible = "qcom,mcd";
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  interrupts = <0 472 0>;
  interrupt-names = "mcd_irq";
  clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
  clocks =
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>,
   <&rpmcc 78>;
  qcom,ce-opp-freq = <192000000>;
 };

 eud: qcom,msm-eud@1628000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupts = <0 189 4>;
  reg = <0x1628000 0x2000>,
   <0x162A000 0x1000>,
   <0x3E5018 0x4>;
  reg-names = "eud_base", "eud_mode_mgr2",
     "eud_tcsr_check_reg";
  qcom,secure-eud-en;
  qcom,eud-tcsr-check-enable;
  status = "ok";
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-platform-type-msm;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 ipa_hw: qcom,ipa@0x5800000 {
  compatible = "qcom,ipa";
  reg = <0x5800000 0x84000>,
   <0x5804000 0x23000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts = <0 257 4>,
   <0 259 4>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <20>;
  qcom,ipa-hw-mode = <0>;
  qcom,platform-type = <1>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi2;
  qcom,ipa-wdi2_over_gsi;
  qcom,arm-smmu;
  qcom,use-64-bit-dma-mask;
  qcom,lan-rx-napi;
  qcom,wan-use-skb-page;
  qcom,rmnet-ctl-enable;
  qcom,ipa-endp-delay-wa;
  qcom,tx-wrapper-cache-max-size = <400>;
  clock-names = "core_clk";
  clocks = <&rpmcc 10>;
  qcom,interconnect,num-cases = <5>;
  qcom,interconnect,num-paths = <3>;
  interconnects = <&system_noc 29 &bimc 512>,
   <&system_noc 29 &system_noc 562>,
   <&bimc 0 &config_noc 536>;
  interconnect-names = "ipa_to_ebi1", "ipa_to_imem", "appss_to_ipa";

  qcom,no-vote =
  <0 0 0 0 0 0>;


  qcom,svs2 =
  <80000 465000 80000 68570 80000 30>;


  qcom,svs =
  <80000 2000000 80000 267461 80000 109890>;


  qcom,nominal =
  <206000 4000000 206000 712961 206000 491520>;


  qcom,turbo =
  <206000 5598900 206000 1436481 206000 491520>;

  qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL",
   "TURBO";

  qcom,throughput-threshold = <600 2500 5000>;
  qcom,scaling-exceptions = <>;


  qcom,smp2p_map_ipa_1_out {
   compatible = "qcom,smp2p-map-ipa-1-out";
   qcom,smem-states = <&smp2p_ipa_1_out 0>;
   qcom,smem-state-names = "ipa-smp2p-out";
  };

  qcom,smp2p_map_ipa_1_in {
   compatible = "qcom,smp2p-map-ipa-1-in";
   interrupts-extended = <&smp2p_ipa_1_in 0 0>;
   interrupt-names = "ipa-smp2p-in";
  };

  ipa_smmu_ap: ipa_smmu_ap {
   compatible = "qcom,ipa-smmu-ap-cb";
   iommus = <&apps_smmu 0x04A0 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,additional-mapping =

   <0x0C123000 0x0C123000 0x2000>;
   qcom,iommu-dma = "fastmap";
   qcom,ipa-q6-smem-size = <36864>;
  };

  ipa_smmu_wlan: ipa_smmu_wlan {
   compatible = "qcom,ipa-smmu-wlan-cb";
   iommus = <&apps_smmu 0x04A1 0x0>;
   qcom,iommu-dma = "atomic";
  };

  ipa_smmu_uc: ipa_smmu_uc {
   compatible = "qcom,ipa-smmu-uc-cb";
   iommus = <&apps_smmu 0x04A2 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,iommu-dma = "atomic";
  };

  ipa_smmu_11ad: ipa_smmu_11ad {
   compatible = "qcom,ipa-smmu-11ad-cb";
   iommus = <&apps_smmu 0x04A3 0x0>;
   qcom,shared-cb;
   qcom,iommu-group = <>;
  };
 };

 qfprom: qfprom@1b40000 {
  compatible = "qcom,qfprom";
  reg = <0x1b40000 0x7000>;
  #address-cells = <1>;
  #size-cells = <1>;
  read-only;
  ranges;

  gpu_speed_bin: gpu_speed_bin@6015 {
   reg = <0x6015 0x1>;
   bits = <0 8>;
  };

  adsp_variant: adsp_variant@1E6 {
   reg = <0x1E6 0x2>;
   bits = <6 4>;
  };

  feat_conf8: feat_conf8@6024 {
   reg = <0x6024 0x4>;
  };

  gpu_gaming_bin: gpu_gaming_bin@6026 {
   reg = <0x6026 0x1>;
   bits = <5 1>;
  };

  feat_conf9: feat_conf9@6028 {
   reg = <0x6028 0x4>;
  };
 };

 qfprom_sys: qfprom@0 {
  compatible = "qcom,qfprom-sys";

  nvmem-cells = <&gpu_speed_bin>,
         <&adsp_variant>,
         <&feat_conf8>,
         <&gpu_gaming_bin>,
         <&feat_conf9>;
  nvmem-cell-names = "gpu_speed_bin",
       "adsp_variant",
       "feat_conf8",
       "gpu_gaming_bin",
       "feat_conf9";
 };

 cx_ipeak_lm: cx_ipeak@3ed000 {
  #size-cells = <1>;
  compatible = "qcom,cx-ipeak-v2";
  reg = <0x3ed000 0xe010>;
  status = "ok";
 };
};


# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-gpu.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/holi-gpu.dtsi" 2


&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a615_zap";
  memory-region = <&pil_gpu_micro_code_mem>;
 };

msm_gpu: qcom,kgsl-3d0@5900000 {
  compatible = "qcom,kgsl-3d0", "qcom,adreno-gpu-a619-holi";
  status = "ok";
  reg = <0x5900000 0x40000>,
      <0x5961000 0x800>,
      <0x0596A000 0x30000>,
      <0x599E000 0x1000>;
  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "gmu_wrapper", "cx_misc";
  interrupts = <0 177 4>;
  interrupt-names = "kgsl_3d0_irq";

  clocks = <&gpucc 15>,
   <&gpucc 12>,
   <&gcc 19>,
   <&gpucc 4>,
   <&gcc 99>,
   <&gpucc 9>;

  clock-names = "core_clk", "rbbmtimer_clk", "iface_clk",
    "ahb_clk", "mem_clk", "gmu_clk";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  vdd-parent-supply = <&S3A_LEVEL>;
  vdd-parent-min-corner = <16>;
  qcom,chipid = <0x06010900>;

  nvmem-cells = <&gpu_speed_bin>, <&gpu_gaming_bin>;
  nvmem-cell-names = "speed_bin", "gaming_bin";

  qcom,initial-pwrlevel = <4>;
  qcom,gpu-quirk-secvid-set-once;
  qcom,min-access-length = <32>;
  qcom,ubwc-mode = <2>;


  qcom,enable-ca-jump;


  qcom,ca-busy-penalty = <12000>;

  interconnects = <&bimc 4 &bimc 512>;
  interconnect-names = "gpu_icc_path";

  qcom,bus-table-ddr7 =
   <((0 * 1000000 * 4) / (1024))>,
   <((451 * 1000000 * 4) / (1024))>,
   <((547 * 1000000 * 4) / (1024))>,
   <((681 * 1000000 * 4) / (1024))>,
   <((768 * 1000000 * 4) / (1024))>,
   <((1017 * 1000000 * 4) / (1024))>,
   <((1353 * 1000000 * 4) / (1024))>,
   <((1555 * 1000000 * 4) / (1024))>,
   <((1804 * 1000000 * 4) / (1024))>,
   <((2092 * 1000000 * 4) / (1024))>;

  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };







  qcom,gpu-pwrlevel-bins {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevel-bins";

   qcom,gpu-pwrlevels-0 {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,speed-bin = <0>;
    qcom,ca-target-pwrlevel = <5>;
    qcom,initial-pwrlevel = <6>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <875000000>;
     qcom,level = <416>;

     qcom,bus-freq-ddr7 = <9>;
     qcom,bus-min-ddr7 = <8>;
     qcom,bus-max-ddr7 = <9>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <800000000>;
     qcom,level = <384>;

     qcom,bus-freq-ddr7 = <8>;
     qcom,bus-min-ddr7 = <7>;
     qcom,bus-max-ddr7 = <9>;

    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <650000000>;
     qcom,level = <320>;

     qcom,bus-freq-ddr7 = <7>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <9>;

    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <565000000>;
     qcom,level = <256>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <8>;

    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <430000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <5>;
     qcom,bus-min-ddr7 = <4>;
     qcom,bus-max-ddr7 = <7>;

    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <355000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <4>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7= <5>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <253000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <2>;
     qcom,bus-min-ddr7 = <1>;
     qcom,bus-max-ddr7 = <4>;
    };

   };

   qcom,gpu-pwrlevels-1 {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,speed-bin = <138>;
    qcom,ca-target-pwrlevel = <3>;
    qcom,initial-pwrlevel = <4>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <650000000>;
     qcom,level = <320>;

     qcom,bus-freq-ddr7 = <7>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <9>;

    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <565000000>;
     qcom,level = <256>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <8>;

    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <430000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <5>;
     qcom,bus-min-ddr7 = <4>;
     qcom,bus-max-ddr7 = <7>;

    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <355000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <4>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7= <5>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <253000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <2>;
     qcom,bus-min-ddr7 = <1>;
     qcom,bus-max-ddr7 = <4>;
    };

   };

   qcom,gpu-pwrlevels-2 {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,speed-bin = <92>;
    qcom,ca-target-pwrlevel = <2>;
    qcom,initial-pwrlevel = <1>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <430000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <5>;
     qcom,bus-min-ddr7 = <4>;
     qcom,bus-max-ddr7 = <7>;

    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <355000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <4>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7= <5>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <253000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <2>;
     qcom,bus-min-ddr7 = <1>;
     qcom,bus-max-ddr7 = <4>;
    };

   };

  };

  };

 kgsl_msm_iommu: qcom,kgsl-iommu@5940000 {
  compatible = "qcom,kgsl-smmu-v2";
  reg = <0x5940000 0x10000>;

  vddcx-supply = <&gpu_cx_gdsc>;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 0x0>;
   qcom,iommu-dma = "disabled";
  };

  gfx3d_secure: gfx3d_secure {
        compatible = "qcom,smmu-kgsl-cb";
        iommus = <&kgsl_smmu 0x2>;
        qcom,iommu-dma = "disabled";
  };
 };
};
# 3334 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/blair-pinctrl.dtsi" 1
&soc {
 tlmm: pinctrl@400000 {
  compatible = "qcom,blair-pinctrl";
  reg = <0x400000 0x800000>;
  interrupts = <0 227 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  wakeup-parent = <&wakegic>;

  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   nfc_enable_active: nfc_enable_active {
    mux {

     pins = "gpio6", "gpio8", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio8", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {
    mux {

     pins = "gpio6", "gpio8", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio8", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se1_4uart_pins: qupv3_se1_4uart_pins {
   qupv3_se1_default_cts:
    qupv3_se1_default_cts {
    mux {
     pins = "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se1_default_rtsrx:
    qupv3_se1_default_rtsrx {
    mux {
     pins = "gpio62", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio62", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se1_default_tx:
    qupv3_se1_default_tx {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se1_ctsrx: qupv3_se1_ctsrx {
    mux {
     pins = "gpio61", "gpio64";
     function = "qup01";
    };

    config {
     pins = "gpio61", "gpio64";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se1_rts: qupv3_se1_rts {
    mux {
     pins = "gpio62";
     function = "qup01";
    };

    config {
     pins = "gpio62";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se1_tx: qupv3_se1_tx {
    mux {
     pins = "gpio63";
     function = "qup01";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio45", "gpio46";
     function = "qup02";
    };

    config {
     pins = "gpio45", "gpio46";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio45", "gpio46";
     function = "gpio";
    };

    config {
     pins = "gpio45", "gpio46";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio45", "gpio46",
       "gpio56", "gpio57";
     function = "qup02";
    };

    config {
     pins = "gpio45", "gpio46",
       "gpio56", "gpio57";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio45", "gpio46",
       "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio45", "gpio46",
       "gpio56", "gpio57";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
     pins = "gpio13", "gpio14";
     function = "qup10";
    };

    config {
     pins = "gpio13", "gpio14";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
     pins = "gpio13", "gpio14";
     function = "gpio";
    };

    config {
     pins = "gpio13", "gpio14";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio13", "gpio14",
       "gpio15", "gpio16";
     function = "qup10";
    };

    config {
     pins = "gpio13", "gpio14",
       "gpio15", "gpio16";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio13", "gpio14",
       "gpio15", "gpio16";
     function = "gpio";
    };

    config {
     pins = "gpio13", "gpio14",
       "gpio15", "gpio16";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se7_i2c_pins: qupv3_se7_i2c_pins {
   qupv3_se7_i2c_active: qupv3_se7_i2c_active {
    mux {
     pins = "gpio27", "gpio28";
     function = "qup11_f1";
    };

    config {
     pins = "gpio27", "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se7_i2c_sleep: qupv3_se7_i2c_sleep {
    mux {
     pins = "gpio27", "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio27", "gpio28";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
     pins = "gpio19", "gpio20";
     function = "qup12";
    };

    config {
     pins = "gpio19", "gpio20";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
     pins = "gpio19", "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio19", "gpio20";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se9_2uart_pins: qupv3_se9_2uart_pins {
   qupv3_se9_2uart_active: qupv3_se9_2uart_active {
    mux {
     pins = "gpio25", "gpio26";
     function = "qup13_f2";
    };

    config {
     pins = "gpio25", "gpio26";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se9_2uart_sleep: qupv3_se9_2uart_sleep {
    mux {
     pins = "gpio25", "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio25", "gpio26";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {
   qupv3_se10_i2c_active: qupv3_se10_i2c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup14";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  sdc1_on: sdc1_on {
   clk {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };

   cmd {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };

   data {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };

   rclk {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_off: sdc1_off {
   clk {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };

   cmd {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };

   data {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };

   rclk {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_on: sdc2_on {
   clk {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };

   cmd {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };

   data {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };

   sd-cd {
    pins = "gpio94";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_off: sdc2_off {
   clk {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };

   cmd {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };

   data {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };

   sd-cd {
    pins = "gpio94";
    bias-disable;
    drive-strength = <2>;
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio86";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio11";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };


  wcd937x_reset_active: wcd937x_reset_active {
   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    drive-strength = <16>;
    output-high;
   };
  };

  wcd937x_reset_sleep: wcd937x_reset_sleep {
   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  pmx_sde_te: pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio23";
     function = "MDP_VSYNC";
    };

    config {
     pins = "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio23";
     function = "MDP_VSYNC";
    };

    config {
     pins = "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_active {
   ts_active: ts_active {
    mux {
     pins = "gpio21", "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio21", "gpio22";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio21";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   pmx_ts_release: pmx_ts_release {
    mux {
     pins = "gpio21", "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio21", "gpio22";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cci0_active: cci0_active {
   mux {

    pins = "gpio39", "gpio40";
    function = "CCI_I2C";
   };

   config {
    pins = "gpio39", "gpio40";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio39", "gpio40";
    function = "CCI_I2C";
   };

   config {
    pins = "gpio39", "gpio40";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio41", "gpio42";
    function = "CCI_I2C";
   };

   config {
    pins = "gpio41", "gpio42";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio41", "gpio42";
    function = "CCI_I2C";
   };

   config {
    pins = "gpio41", "gpio42";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci2_active: cci2_active {
   mux {

    pins = "gpio43", "gpio44";
    function = "CCI_I2C";
   };

   config {
    pins = "gpio43", "gpio44";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci2_suspend: cci2_suspend {
   mux {

    pins = "gpio43", "gpio44";
    function = "CCI_I2C";
   };

   config {
    pins = "gpio43", "gpio44";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio29";
    function = "cam_mclk";
   };

   config {
    pins = "gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio29";
    function = "cam_mclk";
   };

   config {
    pins = "gpio29";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio30";
    function = "cam_mclk";
   };

   config {
    pins = "gpio30";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio30";
    function = "cam_mclk";
   };

   config {
    pins = "gpio30";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio31";
    function = "cam_mclk";
   };

   config {
    pins = "gpio31";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio31";
    function = "cam_mclk";
   };

   config {
    pins = "gpio31";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {
    pins = "gpio32";
    function = "cam_mclk";
   };

   config {
    pins = "gpio32";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {
    pins = "gpio32";
    function = "cam_mclk";
   };

   config {
    pins = "gpio32";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk4_active: cam_sensor_mclk4_active {

   mux {
    pins = "gpio33";
    function = "cam_mclk";
   };

   config {
    pins = "gpio33";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk4_suspend: cam_sensor_mclk4_suspend {

   mux {
    pins = "gpio33";
    function = "cam_mclk";
   };

   config {
    pins = "gpio33";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear0_reset_active: cam_sensor_rear0_reset_active {

   mux {
    pins = "gpio34";
    function = "gpio";
   };

   config {
    pins = "gpio34";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear0_reset_suspend: cam_sensor_rear0_reset_suspend {

   mux {
    pins = "gpio34";
    function = "gpio";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear1_reset_active: cam_sensor_rear1_reset_active {

   mux {
    pins = "gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear1_reset_suspend: cam_sensor_rear1_reset_suspend {

   mux {
    pins = "gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio35";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear2_reset_active: cam_sensor_rear2_reset_active {

   mux {
    pins = "gpio36";
    function = "gpio";
   };

   config {
    pins = "gpio36";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_reset_suspend: cam_sensor_rear2_reset_suspend {

   mux {
    pins = "gpio36";
    function = "gpio";
   };

   config {
    pins = "gpio36";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_front0_reset_active: cam_sensor_front0_reset_active {

   mux {
    pins = "gpio37";
    function = "gpio";
   };

   config {
    pins = "gpio37";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front0_reset_suspend: cam_sensor_front0_reset_suspend {

   mux {
    pins = "gpio37";
    function = "gpio";
   };

   config {
    pins = "gpio37";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_reset4_active: cam_sensor_reset4_active {

   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_reset4_suspend: cam_sensor_reset4_suspend {

   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_flash_strobe_active: cam_flash_strobe_active {

   mux {
    pins = "gpio51";
    function = "gpio";
   };

   config {
    pins = "gpio51";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_flash_strobe_suspend: cam_flash_strobe_suspend {

   mux {
    pins = "gpio51";
    function = "gpio";
   };

   config {
    pins = "gpio51";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_flash_torch_active: cam_flash_torch_active {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_flash_torch_suspend: cam_flash_torch_suspend {

   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_flash_hwen_active: cam_flash_hwen_active {

   mux {
    pins = "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio52";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_flash_hwen_suspend: cam_flash_hwen_suspend {

   mux {
    pins = "gpio52";
    function = "gpio";
   };

   config {
    pins = "gpio52";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_flash_tx_active: cam_flash_tx_active {

   mux {
    pins = "gpio119";
    function = "gpio";
   };

   config {
    pins = "gpio119";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_flash_tx_suspend: cam_flash_tx_suspend {

   mux {
    pins = "gpio119";
    function = "gpio";
   };

   config {
    pins = "gpio119";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  pm8008_active: pm8008_active {
   mux {
    pins = "gpio58";
    function = "gpio";
   };

   config {
    pins = "gpio58";
    bias-pull-up;
    output-high;
    drive-strength = <2>;
   };
  };
 };
};
# 3335 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pm6125-rpm-regulator.dtsi" 1
&rpm_bus {

 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 3336 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pmr735a-rpm-regulator.dtsi" 1
&rpm_bus {
 rpm-regulator-smpe1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpe";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpe2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpe";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpe3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpe";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 3337 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-regulators-pm6125.dtsi" 1


&rpm_bus {

 /delete-node/ rpm-regulator-smpa1;
 /delete-node/ rpm-regulator-smpa2;
 /delete-node/ rpm-regulator-smpa3;
 /delete-node/ rpm-regulator-smpa5;
 /delete-node/ rpm-regulator-ldoa1;
 /delete-node/ rpm-regulator-ldoa2;
 /delete-node/ rpm-regulator-ldoa3;
 /delete-node/ rpm-regulator-ldoa4;
 /delete-node/ rpm-regulator-ldoa5;
 /delete-node/ rpm-regulator-ldoa6;
 /delete-node/ rpm-regulator-ldoa7;
 /delete-node/ rpm-regulator-ldoa8;
 /delete-node/ rpm-regulator-ldoa9;
 /delete-node/ rpm-regulator-ldoa10;
 /delete-node/ rpm-regulator-ldoa11;
 /delete-node/ rpm-regulator-ldoa12;
 /delete-node/ rpm-regulator-ldoa13;
 /delete-node/ rpm-regulator-ldoa14;
 /delete-node/ rpm-regulator-ldoa15;
 /delete-node/ rpm-regulator-ldoa16;
 /delete-node/ rpm-regulator-ldoa17;
 /delete-node/ rpm-regulator-ldoa18;
 /delete-node/ rpm-regulator-ldoa19;
 /delete-node/ rpm-regulator-ldoa20;
 /delete-node/ rpm-regulator-ldoa21;
 /delete-node/ rpm-regulator-ldoa22;
 /delete-node/ rpm-regulator-bobe;

 /delete-node/ rpm-regulator-smpe1;
 /delete-node/ rpm-regulator-smpe8;
 /delete-node/ rpm-regulator-ldoe1;
 /delete-node/ rpm-regulator-ldoe2;
 /delete-node/ rpm-regulator-ldoe3;
 /delete-node/ rpm-regulator-ldoe4;
 /delete-node/ rpm-regulator-ldoe5;
 /delete-node/ rpm-regulator-ldoe7;





 rpm-regulator-smpa1 {
  status = "disabled";

  regulator-s1 {
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  status = "disabled";

  regulator-s2 {
   status = "disabled";
  };
 };


 rpm-regulator-smpa3 {
  status = "disabled";

  regulator-s3 {
   status = "disabled";
  };

  regulator-s3-level {
   status = "disabled";
  };

  regulator-s3-level-ao {
   status = "disabled";
  };
 };


 rpm-regulator-smpa5 {
  status = "disabled";

  regulator-s5 {
   status = "disabled";
  };

  regulator-s5-level {
   status = "disabled";
  };

  regulator-s5-floor-level {
   status = "disabled";
  };

  regulator-s5-level-ao {
   status = "disabled";
  };

  mx-cdev-lvl {
   status = "disabled";
  };
 };

 rpm-regulator-bobe {
  status = "disabled";

  regulator-pm6150a-bob {
   status = "disabled";
  };

  regulator-pm6150a-bob-ao {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  status = "disabled";
  regulator-l1 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  status = "disabled";
  regulator-l2 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  status = "disabled";
  regulator-l3 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  status = "disabled";
  regulator-l4 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  status = "disabled";
  regulator-l5 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  status = "disabled";
  regulator-l6 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  status = "disabled";
  regulator-l7 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  status = "disabled";
  regulator-l8 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  status = "disabled";
  regulator-l9 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  status = "disabled";
  regulator-l10 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  status = "disabled";
  regulator-l11 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  status = "disabled";
  regulator-l12 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  status = "disabled";
  regulator-l13 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  status = "disabled";
  regulator-l14 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  status = "disabled";
  regulator-l15 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  status = "disabled";
  regulator-l16 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  status = "disabled";
  regulator-l17 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  status = "disabled";
  regulator-l18 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  status = "disabled";
  regulator-l19 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  status = "disabled";
  regulator-l20 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  status = "disabled";
  regulator-l21 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  status = "disabled";
  regulator-l22 {
   status = "disabled";
  };
 };


 rpm-regulator-smpe1 {
  status = "disabled";

  regulator-s1 {
   status = "disabled";
  };

  cx-cdev-lvl {
   status = "disabled";
  };
 };

 rpm-regulator-smpe8 {
  status = "disabled";
  regulator-s8 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe1 {
  status = "disabled";
  regulator-l1 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe2 {
  status = "disabled";
  regulator-l2 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe3 {
  status = "disabled";
  regulator-l3 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe4 {
  status = "disabled";
  regulator-l4 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe5 {
  status = "disabled";
  regulator-l5 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe6 {
  status = "disabled";
  regulator-l6 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe7 {
  status = "disabled";
  regulator-l7 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe8 {
  status = "disabled";
  regulator-l8 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe9 {
  status = "disabled";
  regulator-l9 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe10 {
  status = "disabled";
  regulator-l10 {
   status = "disabled";
  };
 };

 rpm-regulator-ldoe11 {
  status = "disabled";
  regulator-l11 {
   status = "disabled";
  };
 };
};


# 1 "../arch/arm64/boot/dts/vendor/qcom/pm6125-rpm-regulator.dtsi" 1
&rpm_bus {

 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 369 "../arch/arm64/boot/dts/vendor/qcom/holi-regulators-pm6125.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pmr735a-rpm-regulator.dtsi" 1
&rpm_bus {
 rpm-regulator-smpe1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpe";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpe2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpe";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpe3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpe";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoe7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoe";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 370 "../arch/arm64/boot/dts/vendor/qcom/holi-regulators-pm6125.dtsi" 2

&rpm_bus {
 rpm-regulator-smpa5 {
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  status = "okay";
  S5A: pm6125_s5: regulator-s5 {
   regulator-min-microvolt = <382000>;
   regulator-max-microvolt = <1120000>;
   qcom,init-voltage = <952000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa6 {
  status = "okay";
  S6A: pm6125_s6: regulator-s6 {
   regulator-min-microvolt = <382000>;
   regulator-max-microvolt = <1374000>;
   qcom,init-voltage = <1352000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa7 {
  status = "okay";
  S7A: pm6125_s7: regulator-s7 {
   regulator-min-microvolt = <1574000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <2040000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa8 {
  status = "okay";
  qcom,resource-name = "rwgx";
  qcom,resource-id = <0>;
  qcom,always-wait-for-ack;
  S8A_LEVEL: pm6125_s8_level: regulator-s8-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s8_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <0>;
   regulator-max-microvolt =
     <512>;
   qcom,init-voltage-level =
    <64>;
   qcom,use-voltage-level;
  };

  S8A_LEVEL_AO: pm6125_s8_level_ao: regulator-s8-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s8_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <0>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };
 };


 rpm-regulator-ldoa1 {
  status = "okay";
  qcom,resource-name = "rwlc";
  qcom,resource-id = <0>;
  L1A_LEVEL: pm6125_l1_level: regulator-l1-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l1_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  L2A: pm6125_l2: regulator-l2 {
   regulator-min-microvolt = <1170000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1170000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  L3A: pm6125_l3: regulator-l3 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1100000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  L4A: pm6125_l4: regulator-l4 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1232000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  L5A: pm6125_l5: regulator-l5 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <3050000>;
   qcom,init-voltage = <2960000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  L6A: pm6125_l6: regulator-l6 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1080000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  L7A: pm6125_l7: regulator-l7 {
   regulator-min-microvolt = <788000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <880000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  proxy-supply = <&pm6125_l8>;
  L8A: pm6125_l8: regulator-l8 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1200000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <857000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  L9A: pm6125_l9: regulator-l9 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  L10A: pm6125_l10: regulator-l10 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  L11A: pm6125_l11: regulator-l11 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  L12A: pm6125_l12: regulator-l12 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1620000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  proxy-supply = <&pm6125_l13>;
  L13A: pm6125_l13: regulator-l13 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1650000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <62000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  L14A: pm6125_l14: regulator-l14 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   qcom,init-voltage = <1700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  L15A: pm6125_l15: regulator-l15 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <1650000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  L16A: pm6125_l16: regulator-l16 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1620000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa17 {
  status = "okay";
  qcom,resource-name = "rwlm";
  qcom,resource-id = <0>;
  L17A_LEVEL: pm6125_l17_level: regulator-l17-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l17_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <512>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  L18A: pm6125_l18: regulator-l18 {
   regulator-min-microvolt = <830000>;
   regulator-max-microvolt = <920000>;
   qcom,init-voltage = <880000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  L19A: pm6125_l19: regulator-l19 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1620000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  L20A: pm6125_l20: regulator-l20 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1620000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  L21A: pm6125_l21: regulator-l21 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  L22A: pm6125_l22: regulator-l22 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <2960000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  L23A: pm6125_l23: regulator-l23 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  L24A: pm6125_l24: regulator-l24 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <2960000>;
   status = "okay";
  };
 };


 rpm-regulator-smpe1 {
  status = "okay";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  proxy-supply = <&pmr735a_s1_level>;
  S1E_LEVEL: pmr735a_s1_level: regulator-s1-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s1_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,init-voltage-level =
    <384>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage =
    <384
     512>;
   qcom,use-voltage-level;
  };

  S1E_FLOOR_LEVEL:
  pmr735a_s1_floor_level: regulator-s1-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s1_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  S1E_LEVEL_AO: pmr735a_s1_level_ao: regulator-s1-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s1_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  mx_cdev: mx-cdev-lvl {
   status = "okay";
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&S1E_LEVEL>;
   regulator-levels = <16
     192>;
   #cooling-cells = <2>;
  };
 };



 rpm-regulator-smpe2 {
  status = "okay";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  proxy-supply = <&pmr735a_s2_level>;
  S2E_LEVEL: pmr735a_s2_level: regulator-s2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,init-voltage-level =
    <384>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage =
    <384
     512>;
   qcom,use-voltage-level;
  };

  S2E_FLOOR_LEVEL:
  pmr735a_s2_floor_level: regulator-s2-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s2_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  S2E_LEVEL_AO: pmr735a_s2_level_ao: regulator-s2-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmr735a_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  cx_cdev: cx-cdev-lvl {
   status = "okay";
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&S2E_FLOOR_LEVEL>;
   regulator-levels = <16
     192>;
   #cooling-cells = <2>;
  };
 };

 rpm-regulator-ldoe1 {
  status = "okay";
  proxy-supply = <&pmr735a_l1>;
  L1E: pmr735a_l1: regulator-l1 {
   regulator-min-microvolt = <570000>;
   regulator-max-microvolt = <650000>;
   qcom,init-voltage = <600000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <62000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoe2 {
  status = "okay";
  L2E: pmr735a_l2: regulator-l2 {
   regulator-min-microvolt = <360000>;
   regulator-max-microvolt = <752000>;
   qcom,init-voltage = <704000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoe3 {
  status = "okay";
  L3E: pmr735a_l3: regulator-l3 {
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1128000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoe4 {
  status = "okay";
  L4E: pmr735a_l4: regulator-l4 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1504000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoe5 {
  status = "okay";
  L5E: pmr735a_l5: regulator-l5 {
   regulator-min-microvolt = <751000>;
   regulator-max-microvolt = <824000>;
   qcom,init-voltage = <751000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoe6 {
  status = "okay";
  L6E: pmr735a_l6: regulator-l6 {
   regulator-min-microvolt = <504000>;
   regulator-max-microvolt = <868000>;
   qcom,init-voltage = <504000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoe7 {
  status = "okay";
  L7E: pmr735a_l7: regulator-l7 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3080000>;
   status = "okay";
  };
 };
};

&soc {
 refgen: refgen-regulator@162F000 {
  compatible = "qcom,refgen-kona-regulator";
  reg = <0x162F000 0x84>;
  regulator-name = "refgen";
  regulator-enable-ramp-delay = <5>;
  proxy-supply = <&refgen>;
  qcom,proxy-consumer-enable;
 };
};
# 3338 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-gdsc.dtsi" 1
&soc {

 gcc_camss_top_gdsc: qcom,gdsc@1458004 {
  compatible = "qcom,gdsc";
  reg = <0x1458004 0x4>;
  regulator-name = "gcc_camss_top_gdsc";
  status = "disabled";
 };

 gcc_ufs_phy_gdsc: qcom,gdsc@1445004 {
  compatible = "qcom,gdsc";
  reg = <0x1445004 0x4>;
  regulator-name = "gcc_ufs_phy_gdsc";
  status = "disabled";
 };

 gcc_usb30_prim_gdsc: qcom,gdsc@141a004 {
  compatible = "qcom,gdsc";
  reg = <0x141a004 0x4>;
  regulator-name = "gcc_usb30_prim_gdsc";
  status = "disabled";
 };

 gcc_vcodec0_gdsc: qcom,gdsc@1458098 {
  compatible = "qcom,gdsc";
  reg = <0x1458098 0x4>;
  regulator-name = "gcc_vcodec0_gdsc";
  status = "disabled";
 };

 gcc_venus_gdsc: qcom,gdsc@145807c {
  compatible = "qcom,gdsc";
  reg = <0x145807c 0x4>;
  regulator-name = "gcc_venus_gdsc";
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc: qcom,gdsc@147d074 {
  compatible = "qcom,gdsc";
  reg = <0x147d074 0x4>;
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc: qcom,gdsc@147d078 {
  compatible = "qcom,gdsc";
  reg = <0x147d078 0x4>;
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@147d060 {
  compatible = "qcom,gdsc";
  reg = <0x147d060 0x4>;
  regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@147d07c {
  compatible = "qcom,gdsc";
  reg = <0x147d07c 0x4>;
  regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };


 mdss_core_gdsc: qcom,gdsc@5f01004 {
  compatible = "qcom,gdsc";
  reg = <0x5f01004 0x4>;
  regulator-name = "mdss_core_gdsc";
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
  status = "disabled";
 };


 gpu_gx_domain_addr: syscon@5991508 {
  compatible = "syscon";
  reg = <0x5991508 0x4>;
 };

 gpu_cx_hw_ctrl: syscon@5991540 {
  compatible = "syscon";
  reg = <0x5991540 0x4>;
 };

 gpu_gx_sw_reset: syscon@5991008 {
  compatible = "syscon";
  reg = <0x5991008 0x4>;
 };

 gpu_gx_acd_reset: syscon@5991160 {
  compatible = "syscon";
  reg = <0x5991160 0x4>;
 };

 gpu_gx_acd_misc_reset: syscon@5998004 {
  compatible = "syscon";
  reg = <0x5998004 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@599106c {
  compatible = "qcom,gdsc";
  reg = <0x599106c 0x4>;
  regulator-name = "gpu_cx_gdsc";
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  qcom,clk-dis-wait-val = <8>;
  status = "disabled";
 };

 gpu_gx_gdsc: qcom,gdsc@599100c {
  compatible = "qcom,gdsc";
  reg = <0x599100c 0x4>;
  regulator-name = "gpu_gx_gdsc";
  sw-reset = <&gpu_gx_sw_reset>;
  acd-reset = <&gpu_gx_acd_reset>;
  acd-misc-reset = <&gpu_gx_acd_misc_reset>;
  domain-addr = <&gpu_gx_domain_addr>;
  qcom,reset-aon-logic;
  status = "disabled";
 };
};
# 3339 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-ion.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/arm/msm/msm_ion_ids.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/holi-ion.dtsi" 2

&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <(1U << (25))>;
   qcom,ion-heap-type = "MSM_SYSTEM";
  };

  system_secure_heap: qcom,ion-heap@9 {
   reg = <(1U << (10))>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@10 {
   reg = <(1U << (11))>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@26 {
   reg = <(1U << (6))>;
   memory-region = <&user_contig_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <(1U << (7))>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <(1U << (1))>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 3340 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-arm-smmu-holi.dtsi" 1


&soc {
 kgsl_smmu: arm,smmu-kgsl@5940000 {
  compatible = "qcom,smmu-v2";
  reg = <0x5940000 0x10000>;
  #iommu-cells = <1>;
  qcom,use-3-lvl-tables;
  #global-interrupts = <2>;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;
  clock-names = "gcc_gpu_memnoc_gfx_clk";
  clocks = <&gcc 99>;
  interrupts = <0 379 4>,
    <0 381 4>,
    <0 457 4>,
    <0 458 4>,
    <0 459 4>,
    <0 460 4>,
    <0 461 4>,
    <0 462 4>,
    <0 463 4>,
    <0 464 4>;
  attach-impl-defs =
    <0x6000 0x2378>,
    <0x6060 0x1055>,
    <0x678c 0x8>,
    <0x6794 0x28>,
    <0x6800 0x6>,
    <0x6900 0x3ff>,
    <0x6924 0x204>,
    <0x6928 0x11000>,
    <0x6930 0x800>,
    <0x6960 0xffffffff>,
    <0x6b64 0x1a5551>,
    <0x6b68 0x9a82a382>;
 };

 apps_smmu: apps-smmu@0c600000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x0c600000 0x100000>,
   <0x0c702000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 81 4>,
    <0 89 4>,
    <0 90 4>,
    <0 91 4>,
    <0 92 4>,
    <0 93 4>,
    <0 94 4>,
    <0 95 4>,
    <0 96 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 119 4>,
    <0 120 4>,
    <0 121 4>,
    <0 122 4>,
    <0 123 4>,
    <0 124 4>,
    <0 125 4>,
    <0 126 4>,
    <0 127 4>,
    <0 128 4>,
    <0 129 4>,
    <0 130 4>,
    <0 131 4>,
    <0 132 4>,
    <0 133 4>,
    <0 134 4>,
    <0 135 4>,
    <0 136 4>,
    <0 137 4>,
    <0 138 4>,
    <0 139 4>,
    <0 140 4>,
    <0 141 4>,
    <0 142 4>,
    <0 143 4>,
    <0 144 4>,
    <0 145 4>,
    <0 146 4>,
    <0 147 4>,
    <0 148 4>,
    <0 149 4>,
    <0 150 4>,
    <0 151 4>,
    <0 152 4>;

  interconnects = <&bimc 0
     &system_noc 576>;
  qcom,active-only;

  qcom,actlr =

   <0x800 0x3ff 0x103>,

   <0xc00 0x3ff 0x103>,

   <0x0 0x3ff 0x001>;

  anoc_1_tbu: anoc_1_tbu@0c705000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x0c705000 0x1000>,
    <0x0c702200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   interconnects = <&bimc 0
     &config_noc 535>,
     <&bimc 0
     &system_noc 576>;
   qcom,active-only;
  };

  anoc_2_tbu: anoc_2_tbu@0c709000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x0c709000 0x1000>,
    <0x0c702208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   interconnects = <&bimc 0
     &config_noc 535>,
     <&bimc 0
     &system_noc 576>;
   qcom,active-only;
  };

  mm_rt_tbu: mm_rt_tbu@0c70d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x0c70d000 0x1000>,
    <0x0c702210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc>;
   interconnects = <&mmrt_virt 14
      &bimc 512>,
     <&bimc 0
     &system_noc 576>;
   qcom,active-only;
  };

  mm_nrt_tbu: mm_nrt_tbu@0c711000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x0c711000 0x1000>,
    <0x0c702218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc>;
   interconnects = <&mmnrt_virt 12
     &bimc 512>,
     <&bimc 0
     &system_noc 576>;
   qcom,active-only;
  };

  compute_dsp_tbu: compute_dsp_0_tbu@0c715000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x0c715000 0x1000>,
    <0x0c702220 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1000 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_turing_mmu_tbu0_gdsc>;
   interconnects = <&bimc 5
     &bimc 512>,
     <&bimc 0
     &system_noc 576>;
   qcom,active-only;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x7>;
  qcom,iommu-dma = "disabled";
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x100 0>;
  qcom,iommu-dma = "disabled";
 };
};
# 3341 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-coresight.dtsi" 1
&soc {
 csr: csr@8001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x8001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;
 };

 swao_csr: csr@8a03000 {
  compatible = "qcom,coresight-csr";
  reg = <0x8a03000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-swao-csr";

  qcom,timestamp-support;
  qcom,aodbg-csr-support;

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,blk-size = <1>;
 };

 hwevent {
  compatible = "qcom,coresight-hwevent";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;
  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

 };

 apss_tgu: tgu@9840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb999>;
  reg = <0x09840000 0x1000>;
  reg-names = "tgu-base";
  tgu-steps = <3>;
  tgu-conditions = <4>;
  tgu-regs = <8>;
  tgu-timer-counters = <8>;
  interrupts = <0 23 1>, <0 24 1>, <0 25 1>, <0 26 1>;
  coresight-name = "coresight-tgu-apss";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 stm: stm@8002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb962>;

  reg = <0x8002000 0x1000>,
        <0xe280000 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  coresight-name = "coresight-stm";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    stm_out_funnel_in0: endpoint {
     remote-endpoint = <&funnel_in0_in_stm>;
    };
   };
  };
 };

 etm0: etm@9040000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9040000 0x1000>;
  cpu = <&CPU0>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm0_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm0>;
    };
   };
  };
 };

 etm1: etm@9140000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9140000 0x1000>;
  cpu = <&CPU1>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm1_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm1>;
    };
   };
  };
 };

 etm2: etm@9240000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9240000 0x1000>;
  cpu = <&CPU2>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm2";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm2_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm2>;
    };
   };
  };
 };

 etm3: etm@9340000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9340000 0x1000>;
  cpu = <&CPU3>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm3";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm3_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm3>;
    };
   };
  };
 };

 etm4: etm@9440000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9440000 0x1000>;
  cpu = <&CPU4>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm4";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm4_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm4>;
    };
   };
  };
 };

 etm5: etm@9540000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9540000 0x1000>;
  cpu = <&CPU5>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm5";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm5_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm5>;
    };
   };
  };
 };

 etm6: etm@9640000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9640000 0x1000>;
  cpu = <&CPU6>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm6";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm6_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm6>;
    };
   };
  };
 };

 etm7: etm@9740000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;
  reg = <0x9740000 0x1000>;
  cpu = <&CPU7>;
  qcom,tupwr-disable;
  coresight-name = "coresight-etm7";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  out-ports {
   port {
    etm7_out_funnel_apss1: endpoint {
     remote-endpoint = <&funnel_apss1_in_etm7>;
    };
   };
  };
 };

 tpdm_mapss: tpdm@8a01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8a01000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mapss";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_mapss_out_tpda_mapss0: endpoint {
     remote-endpoint =
     <&tpda_mapss0_in_tpdm_mapss>;
    };
   };
  };
 };

 snoc: snoc {
  compatible = "qcom,coresight-dummy";
  coresight-name = "coresight-snoc";

  qcom,dummy-source;

  out-ports {
   port {
    snoc_out_funnel_in0: endpoint {
     remote-endpoint =
     <&funnel_in0_in_snoc>;
    };
   };
  };
 };

 audio_etm {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-audio-etm0";

  qcom,inst-id = <5>;

  out-ports {
   port {
    audio_etm_out_funnel_lpass: endpoint {
     remote-endpoint =
     <&funnel_lpass_in_audio_etm>;
    };
   };
  };
 };

 tpdm_lpass_lpi: tpdm@8a26000 {
  compatible = "qcom,coresight-dummy";
  coresight-name = "coresight-tpdm-lpass-lpi";
  qcom,dummy-source;

  out-ports {
   port {
    tpdm_lpass_lpi_out_funnel_lpass: endpoint {
     remote-endpoint =
     <&funnel_lpass_in_tpdm_lpass_lpi>;
    };
   };
  };
 };

 tpdm_wcss: tpdm@899c000 {
  compatible = "qcom,coresight-dummy";
  coresight-name = "coresight-tpdm-wcss";
  qcom,dummy-source;

  out-ports {
   port {
    tpdm_wcss_out_funnel_wcss: endpoint {
     remote-endpoint =
     <&funnel_wcss_in_tpdm_wcss>;
    };
   };
  };
 };

 tpdm_llm_silver: tpdm@98a0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x98a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-silver";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_llm_silver_out_tpda_apss0: endpoint {
     remote-endpoint =
     <&tpda_apss0_in_tpdm_llm_silver>;
    };
   };
  };
 };

 tpdm_llm_gold: tpdm@98b0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x98b0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-gold";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_llm_gold_out_tpda_apss1: endpoint {
     remote-endpoint =
     <&tpda_apss1_in_tpdm_llm_gold>;
    };
   };
  };
 };

 tpdm_actpm: tpdm@9860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x9860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-actpm";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_acptm_out_tpda_apss2: endpoint {
     remote-endpoint =
     <&tpda_apss2_in_tpdm_acptm>;
    };
   };
  };
 };

 tpdm_apss: tpdm@9861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x9861000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_apss_out_tpda_apss3: endpoint {
     remote-endpoint =
     <&tpda_apss3_in_tpdm_apss>;
    };
   };
  };
 };

 tpdm_modem0: tpdm@8800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8800000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_modem0_out_tpda_modem0: endpoint {
     remote-endpoint =
     <&tpda_modem0_in_tpdm_modem0>;
    };
   };
  };
 };

 tpdm_modem1: tpdm@8801000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8801000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  status = "disabled";
  out-ports {
   port {
    tpdm_modem1_out_tpda_modem1: endpoint {
     remote-endpoint =
     <&tpda_modem1_in_tpdm_modem1>;
    };
   };
  };
 };

 modem_etm1: modem_etm1 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-modem2-etm0";

  qcom,inst-id = <11>;

  out-ports {
   port {
    modem_etm0_out_funnel_modem0: endpoint {
     remote-endpoint =
     <&funnel_modem0_in_modem_etm0>;
    };
   };
  };
 };

 modem_etm0: modem_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-modem-etm0";

  qcom,inst-id = <2>;

  out-ports {
   port {
    modem_etm1_out_funnel_modem1: endpoint {
     remote-endpoint =
     <&funnel_modem1_in_modem_etm1>;
    };
   };
  };
 };

 modem_diag: dummy_source {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-modem-diag";
  qcom,dummy-source;


  out-ports {
   port {
    modem_diag_out_funnel_modem1_dup: endpoint {
     remote-endpoint =
      <&funnel_modem1_dup_in_modem_diag>;
    };
   };
  };
 };


 tpdm_center: tpdm@8b60000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8b60000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dlct";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_center_out_tpda_center27: endpoint {
     remote-endpoint =
     <&tpda_center27_in_tpdm_center>;
    };
   };
  };
 };

 tpdm_ipcc: tpdm@8b61000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8b61000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ipcc";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_ipcc_out_tpda_center28: endpoint {
     remote-endpoint =
     <&tpda_center28_in_tpdm_ipcc>;
    };
   };
  };
 };

 tpdm_dlct: tpdm@8b30000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8b30000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dlct-1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_dlct_out_tpda_center0: endpoint {
     remote-endpoint =
     <&tpda_center0_in_tpdm_dlct>;
    };
   };
  };
 };

 tpdm_gpu: tpdm@8940000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8940000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-gpu";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  status = "disabled";
  out-ports {
   port {
    tpdm_gpu_out_funnel_gpu: endpoint {
     remote-endpoint =
     <&funnel_gpu_in_tpdm_gpu>;
    };
   };
  };
 };

 tpdm_turing: tpdm@8860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-turing";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_turing_out_funnel_turing: endpoint {
     remote-endpoint =
     <&funnel_turing_in_tpdm_turing>;
    };
   };
  };
 };

 tpdm_turing_llm: tpdm@8861000 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-turing-llm";
  qcom,dummy-source;

  out-ports {
   port {
    tpdm_turing_llm_out_funnel_turing: endpoint {
     remote-endpoint =
     <&funnel_turing_in_tpdm_turing_llm>;
    };
   };
  };
 };

 turing_etm0: turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  out-ports {
   port {
    turing_etm0_out_funnel_turing: endpoint {
     remote-endpoint =
     <&funnel_turing_in_turing_etm0>;
    };
   };
  };
 };

 tpdm_ddr0: tpdm@8a58000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8a58000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  status = "disabled";
  out-ports {
   port {
    tpdm_ddr0_out_funnel_ddr: endpoint {
     remote-endpoint =
     <&funnel_ddr_in_tpdm_ddr0>;
    };
   };
  };
 };

 tpdm_ddr1: tpdm@8a59000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8a59000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-shrm";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  status = "disabled";
  out-ports {
   port {
    tpdm_ddr1_out_funnel_ddr: endpoint {
     remote-endpoint =
     <&funnel_ddr_in_tpdm_ddr1>;
    };
   };
  };
 };

 tpdm_vsense: tpdm@8840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8840000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-vsense";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  status = "disabled";

  out-ports {
   port {
    tpdm_vsense_out_tpda_qdss23: endpoint {
     remote-endpoint =
     <&tpda_qdss23_in_tpdm_vsense>;
    };
   };
  };
 };

 tpdm_dcc: tpdm@8870000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8870000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  qcom,hw-enable-check;

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_dcc_out_tpda_qdss24: endpoint {
     remote-endpoint =
     <&tpda_qdss24_in_tpdm_dcc>;
    };
   };
  };
 };

 tpdm_prng: tpdm@884c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x884c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_prng_out_tpda_qdss25: endpoint {
     remote-endpoint =
     <&tpda_qdss25_in_tpdm_prng>;
    };
   };
  };
 };

 tpdm_qm: tpdm@89d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x89d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_qm_out_tpda_qdss26: endpoint {
     remote-endpoint =
     <&tpda_qdss26_in_tpdm_qm>;
    };
   };
  };
 };

 tpdm_north: tpdm@89c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x89c0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dl-north";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_north_out_tpda_qdss27: endpoint {
     remote-endpoint =
     <&tpda_qdss27_in_tpdm_north>;
    };
   };
  };
 };

 tpdm_spdm: tpdm@800f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x800f000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-spdm";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_spdm_out_tpda_qdss28: endpoint {
     remote-endpoint =
     <&tpda_qdss28_in_tpdm_spdm>;
    };
   };
  };
 };

 tpdm_sdcc5_2: tpdm@8a68000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8a68000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-sdcc-2";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  qcom,cmb-msr-skip;
  status = "disabled";
  out-ports {
   port {
    tpdm_sdcc0_out_tpda_qdss29: endpoint {
     remote-endpoint =
     <&tpda_qdss29_in_tpdm_sdcc0>;
    };
   };
  };
 };

 tpdm_sdcc5_1: tpdm@8990000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8990000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-sdcc-1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  qcom,cmb-msr-skip;
  status = "disabled";
  out-ports {
   port {
    tpdm_sdcc1_out_tpda_qdss30: endpoint {
     remote-endpoint =
     <&tpda_qdss30_in_tpdm_sdcc1>;
    };
   };
  };
 };

 tpdm_pimem: tpdm@8850000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x8850000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_pimem_out_tpda_qdss31: endpoint {
     remote-endpoint =
     <&tpda_qdss31_in_tpdm_pimem>;
    };
   };
  };
 };

 funnel_apss1: funnel@9800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x09800000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_apss1_out_funnel_apps0: endpoint {
     remote-endpoint =
     <&funnel_apps0_in_funnel_apss1>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss1_in_etm0: endpoint {
     remote-endpoint =
     <&etm0_out_funnel_apss1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_apss1_in_etm1: endpoint {
     remote-endpoint =
     <&etm1_out_funnel_apss1>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_apss1_in_etm2: endpoint {
     remote-endpoint =
     <&etm2_out_funnel_apss1>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_apss1_in_etm3: endpoint {
     remote-endpoint =
     <&etm3_out_funnel_apss1>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_apss1_in_etm4: endpoint {
     remote-endpoint =
     <&etm4_out_funnel_apss1>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_apss1_in_etm5: endpoint {
     remote-endpoint =
     <&etm5_out_funnel_apss1>;
    };
   };

   port@6 {
    reg = <6>;
    funnel_apss1_in_etm6: endpoint {
     remote-endpoint =
     <&etm6_out_funnel_apss1>;
    };
   };

   port@7 {
    reg = <7>;
    funnel_apss1_in_etm7: endpoint {
     remote-endpoint =
     <&etm7_out_funnel_apss1>;
    };
   };

  };
 };

 tpda_apss: tpda@9863000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x09863000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <3 32>;
  qcom,cmb-elem-size = <0 32>,
         <1 32>,
         <2 64>;

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_apss_out_funnel_apps0: endpoint {
     remote-endpoint =
     <&funnel_apps0_in_tpda_apss>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss0_in_tpdm_llm_silver: endpoint {

     remote-endpoint =
     <&tpdm_llm_silver_out_tpda_apss0>;
    };
   };

   port@1 {
    reg = <1>;
    tpda_apss1_in_tpdm_llm_gold: endpoint {
     remote-endpoint =
     <&tpdm_llm_gold_out_tpda_apss1>;
    };
   };

   port@2 {
    reg = <2>;
    tpda_apss2_in_tpdm_acptm: endpoint {
     remote-endpoint =
     <&tpdm_acptm_out_tpda_apss2>;
    };
   };

   port@3 {
    reg = <3>;
    tpda_apss3_in_tpdm_apss: endpoint {
     remote-endpoint =
     <&tpdm_apss_out_tpda_apss3>;
    };
   };

  };
 };

 funnel_apps0: funnel@9810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x9810000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_apps0_out_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_in_funnel_apps0>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_apps0_in_funnel_apss1: endpoint {
     remote-endpoint =
     <&funnel_apss1_out_funnel_apps0>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_apps0_in_tpda_apss: endpoint {
     remote-endpoint =
     <&tpda_apss_out_funnel_apps0>;
    };
   };

  };
 };

 funnel_wcss: funnel@899e000 {
  compatible = "arm,coresight-static-funnel";
  coresight-name = "coresight-funnel-wcss";

  out-ports {
   port {
    funnel_wcss_out_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_in_funnel_wcss>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@1 {
    reg = <1>;
    funnel_wcss_in_tpdm_wcss: endpoint {
     remote-endpoint =
     <&tpdm_wcss_out_funnel_wcss>;
    };
   };

  };
 };

 tpda_mapss: tpda@8a04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x08a04000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-mapss";

  qcom,tpda-atid = <76>;
  qcom,cmb-elem-size = <0 32>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_mapss_out_funnel_in0: endpoint {
     remote-endpoint =
     <&funnel_in0_in_tpda_mapss>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tpda_mapss0_in_tpdm_mapss: endpoint {
     remote-endpoint =
     <&tpdm_mapss_out_tpda_mapss0>;
    };
   };

  };
 };

 funnel_gpu: funnel@8944000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08944000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-gpu";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  status = "disabled";
  out-ports {
   port {
    funnel_gpu_out_tpda_center2: endpoint {
     remote-endpoint =
     <&tpda_center2_in_funnel_gpu>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_gpu_in_tpdm_gpu: endpoint {
     remote-endpoint =
     <&tpdm_gpu_out_funnel_gpu>;
    };
   };
  };
 };

 funnel_turing: funnel@8863000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08863000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-turing";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port@0 {
    reg = <0>;
    funnel_turing_out_tpda_center11: endpoint {
     remote-endpoint =
     <&tpda_center11_in_funnel_turing>;
     source = <&tpdm_turing>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_turing_out_tpda_center12: endpoint {
     remote-endpoint =
     <&tpda_center12_in_funnel_turing>;
     source = <&tpdm_turing_llm>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_turing_out_funnel_center5: endpoint {
     remote-endpoint =
     <&funnel_center5_in_funnel_turing>;
     source = <&turing_etm0>;
    };
   };

  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_turing_in_tpdm_turing: endpoint {
     remote-endpoint =
     <&tpdm_turing_out_funnel_turing>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_turing_in_tpdm_turing_llm: endpoint {
     remote-endpoint =
     <&tpdm_turing_llm_out_funnel_turing>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_turing_in_turing_etm0: endpoint {
     remote-endpoint =
     <&turing_etm0_out_funnel_turing>;
    };
   };

  };
 };


 funnel_lpass: funnel@8a24000 {
  compatible = "arm,coresight-static-funnel";
  coresight-name = "coresight-funnel-lpass_lpi";

  out-ports {
   port {
    funnel_lpass_out_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_in_funnel_lpass>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_lpass_in_audio_etm: endpoint {
     remote-endpoint =
     <&audio_etm_out_funnel_lpass>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_lpass_in_tpdm_lpass_lpi: endpoint {
     remote-endpoint =
     <&tpdm_lpass_lpi_out_funnel_lpass>;
    };
   };

  };
 };

 tpda_modem: tpda@8803000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x08803000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <1 64>;

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_modem_out_funnel_modem0: endpoint {
     remote-endpoint =
     <&funnel_modem0_in_tpda_modem>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem0_in_tpdm_modem0: endpoint {

     remote-endpoint =
     <&tpdm_modem0_out_tpda_modem0>;
    };
   };

   port@1 {
    reg = <1>;
    tpda_modem1_in_tpdm_modem1: endpoint {

     remote-endpoint =
     <&tpdm_modem1_out_tpda_modem1>;
    };
   };

  };
 };

 funnel_modem1: funnel@880c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x0880c000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-modem1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_modem1_out_funnel_modem1_dup: endpoint {
     remote-endpoint =
     <&funnel_modem1_dup_in_funnel_modem1>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_modem1_in_modem_etm1: endpoint {
     remote-endpoint =
     <&modem_etm1_out_funnel_modem1>;
    };
   };
  };
 };

 funnel_modem1_dup: funnel@880d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x880d000 0x1000>,
   <0x0880c000 0x1000>;

  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-modem1_dup";


  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  qcom,duplicate-funnel;

  out-ports {
   port {
    funnel_modem1_dup_out_funnel_modem0: endpoint {
     remote-endpoint =
     <&funnel_modem0_in_funnel_modem1_dup>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@1 {
    reg = <1>;
    funnel_modem1_dup_in_funnel_modem1: endpoint {
     remote-endpoint =
     <&funnel_modem1_out_funnel_modem1_dup>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_modem1_dup_in_modem_diag: endpoint {
     remote-endpoint =
     <&modem_diag_out_funnel_modem1_dup>;
    };
   };
  };
 };

 funnel_modem0: funnel@8804000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08804000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-modem0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_modem0_out_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_in_funnel_modem0>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_modem0_in_tpda_modem: endpoint {
     remote-endpoint =
     <&tpda_modem_out_funnel_modem0>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_modem0_in_modem_etm0: endpoint {
     remote-endpoint =
     <&modem_etm0_out_funnel_modem0>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_modem0_in_funnel_modem1_dup: endpoint {
     remote-endpoint =
     <&funnel_modem1_dup_out_funnel_modem0>;
    };
   };

  };
 };


 funnel_ddr: funnel@8a5f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08a5f000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port@0 {
    reg = <0>;
    funnel_ddr_out_tpda_center14: endpoint {
     remote-endpoint =
     <&tpda_center14_in_funnel_ddr>;
     source = <&tpdm_ddr0>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_ddr_out_tpda_center15: endpoint {
     remote-endpoint =
     <&tpda_center15_in_funnel_ddr>;
     source = <&tpdm_ddr1>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@ {
    reg = <0>;
    funnel_ddr_in_tpdm_ddr0: endpoint {
     remote-endpoint =
     <&tpdm_ddr0_out_funnel_ddr>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_ddr_in_tpdm_ddr1: endpoint {
     remote-endpoint =
     <&tpdm_ddr1_out_funnel_ddr>;
    };
   };

  };
 };

 tpda_center: tpda@8b67000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x08b67000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-center";

  qcom,tpda-atid = <78>;
  qcom,dsb-elem-size = <0 32>,
       <2 32>,
       <11 32>;

  qcom,cmb-elem-size= <12 32>,
       <14 32>,
       <15 32>,
       <28 64>;
  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_center_out_funnel_center0: endpoint {
     remote-endpoint =
     <&funnel_center0_in_tpda_center>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_center0_in_tpdm_dlct: endpoint {
     remote-endpoint =
     <&tpdm_dlct_out_tpda_center0>;
    };
   };

   port@2 {
    reg = <2>;
    tpda_center2_in_funnel_gpu: endpoint {
     remote-endpoint =
     <&funnel_gpu_out_tpda_center2>;
    };
   };

   port@11 {
    reg = <11>;
    tpda_center11_in_funnel_turing: endpoint {
     remote-endpoint =
     <&funnel_turing_out_tpda_center11>;
    };
   };

   port@12 {
    reg = <12>;
    tpda_center12_in_funnel_turing: endpoint {
     remote-endpoint =
     <&funnel_turing_out_tpda_center12>;
    };
   };

   port@14 {
    reg = <14>;
    tpda_center14_in_funnel_ddr: endpoint {
     remote-endpoint =
     <&funnel_ddr_out_tpda_center14>;
    };
   };

   port@15 {
    reg = <15>;
    tpda_center15_in_funnel_ddr: endpoint {
     remote-endpoint =
     <&funnel_ddr_out_tpda_center15>;
    };
   };

   port@27 {
    reg = <27>;
    tpda_center27_in_tpdm_center: endpoint {
     remote-endpoint =
     <&tpdm_center_out_tpda_center27>;
    };
   };

   port@28 {
    reg = <28>;
    tpda_center28_in_tpdm_ipcc: endpoint {
     remote-endpoint =
     <&tpdm_ipcc_out_tpda_center28>;
    };
   };


  };
 };

 funnel_center: funnel@8b68000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08b68000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-center";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_center_out_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_in_funnel_center>;
    };
   };

  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_center0_in_tpda_center: endpoint {
     remote-endpoint =
     <&tpda_center_out_funnel_center0>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_center5_in_funnel_turing: endpoint {
     remote-endpoint =
     <&funnel_turing_out_funnel_center5>;
    };
   };

  };
 };

 tpda_qdss: tpda@8004000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x08004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-qdss";

  qcom,tpda-atid = <65>;

  qcom,cmb-elem-size = <23 32>,
       <24 32>,
       <25 32>,
       <28 32>,
       <29 32>,
       <30 32>,
       <31 64>;
  qcom,dsb-elem-size = <26 32>,
       <27 32>,
       <31 32>;

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_qdss_out_funnel_qatb: endpoint {
     remote-endpoint =
     <&funnel_qatb_in_tpda_qdss>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@23 {
    reg = <23>;
    tpda_qdss23_in_tpdm_vsense: endpoint {
     remote-endpoint =
     <&tpdm_vsense_out_tpda_qdss23>;
    };
   };

   port@24 {
    reg = <24>;
    tpda_qdss24_in_tpdm_dcc: endpoint {
     remote-endpoint =
     <&tpdm_dcc_out_tpda_qdss24>;
    };
   };

   port@25 {
    reg = <25>;
    tpda_qdss25_in_tpdm_prng: endpoint {
     remote-endpoint =
     <&tpdm_prng_out_tpda_qdss25>;
    };
   };

   port@26 {
    reg = <26>;
    tpda_qdss26_in_tpdm_qm: endpoint {
     remote-endpoint =
     <&tpdm_qm_out_tpda_qdss26>;
    };
   };

   port@27 {
    reg = <27>;
    tpda_qdss27_in_tpdm_north: endpoint {
     remote-endpoint =
     <&tpdm_north_out_tpda_qdss27>;
    };
   };

   port@28 {
    reg = <28>;
    tpda_qdss28_in_tpdm_spdm: endpoint {
     remote-endpoint =
     <&tpdm_spdm_out_tpda_qdss28>;
    };
   };

   port@29 {
    reg = <29>;
    tpda_qdss29_in_tpdm_sdcc0: endpoint {
     remote-endpoint =
     <&tpdm_sdcc0_out_tpda_qdss29>;
    };
   };

   port@30 {
    reg = <30>;
    tpda_qdss30_in_tpdm_sdcc1: endpoint {
     remote-endpoint =
     <&tpdm_sdcc1_out_tpda_qdss30>;
    };
   };

   port@31 {
    reg = <31>;
    tpda_qdss31_in_tpdm_pimem: endpoint {
     remote-endpoint =
     <&tpdm_pimem_out_tpda_qdss31>;
    };
   };

  };
 };

 funnel_qatb: funnel@8005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
     <&funnel_in0_in_funnel_qatb>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_qatb_in_tpda_qdss: endpoint {
     remote-endpoint =
     <&tpda_qdss_out_funnel_qatb>;
    };
   };

  };
 };

 funnel_in0: funnel@8041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_in0_out_funnel_merge: endpoint {
     remote-endpoint =
     <&funnel_merge_in_funnel_in0>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@2 {
    reg = <2>;
    funnel_in0_in_tpda_mapss: endpoint {
     remote-endpoint =
     <&tpda_mapss_out_funnel_in0>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_in0_in_snoc: endpoint {
     remote-endpoint =
     <&snoc_out_funnel_in0>;
    };
   };

   port@6 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     remote-endpoint =
     <&funnel_qatb_out_funnel_in0>;
    };
   };

   port@7 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     remote-endpoint =
     <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@8042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_in1_out_funnel_merge: endpoint {
     remote-endpoint =
     <&funnel_merge_in_funnel_in1>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_in1_in_funnel_lpass: endpoint {
     remote-endpoint =
     <&funnel_lpass_out_funnel_in1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_in1_in_funnel_wcss: endpoint {
     remote-endpoint =
     <&funnel_wcss_out_funnel_in1>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_in1_in_funnel_apps0: endpoint {
     remote-endpoint =
     <&funnel_apps0_out_funnel_in1>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_in1_in_funnel_modem0: endpoint {
     remote-endpoint =
     <&funnel_modem0_out_funnel_in1>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_in1_in_funnel_center: endpoint {
     remote-endpoint =
     <&funnel_center_out_funnel_in1>;
    };
   };

  };
 };

 funnel_merg: funnel@8045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x08045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_merge_out_tmc_etf: endpoint {
     remote-endpoint =
     <&tmc_etf_in_funnel_merge>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_merge_in_funnel_in0: endpoint {
     remote-endpoint =
     <&funnel_in0_out_funnel_merge>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_merge_in_funnel_in1: endpoint {
     remote-endpoint =
     <&funnel_in1_out_funnel_merge>;
    };
   };

  };
 };

 tmc_etf: tmc@8047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb961>;
  reg = <0x08047000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
  coresight-ctis = <&cti0 &cti6>;
  cti-reset-trig-num = <5>;
  cti-flush-trig-num = <1>;

  in-ports {
   port {
    tmc_etf_in_funnel_merge: endpoint {
     remote-endpoint =
     <&funnel_merge_out_tmc_etf>;
    };
   };
  };

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port {
    tmc_etf_out_replicator_qdss: endpoint {
     remote-endpoint =
     <&replicator_qdss_in_tmc_etf>;
    };
   };

  };
 };

 replicator_qdss: replicator@8046000 {
  compatible = "arm,coresight-dynamic-replicator",
     "arm,primecell";

  reg = <0x08046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-qdss";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  in-ports {
   port {
    replicator_qdss_in_tmc_etf: endpoint {
     remote-endpoint =
     <&tmc_etf_out_replicator_qdss>;
    };
   };
  };

  out-ports {
   port@0 {
    reg = <0>;
    replicator_qdss_out_tmc_etr: endpoint {
     remote-endpoint =
     <&tmc_etr_in_replicator_qdss>;
    };
   };
  };
 };

 tmc_etr: tmc@8048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb961>;

  reg = <0x08048000 0x1000>,
   <0x8064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  coresight-name = "coresight-tmc-etr";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";

  iommus = <&apps_smmu 0x0500 0>,
   <&apps_smmu 0x04e0 0>;
  qcom,iommu-dma = "bypass";
  qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  arm,buffer-size = <0x400000>;
  arm,scatter-gather;
  qcom,sw-usb;

  coresight-ctis = <&cti0 &cti6>;
  cti-reset-trig-num = <5>;
  cti-flush-trig-num = <3>;
  coresight-csr = <&csr>;
  interrupts = <0 429 1>;
  interrupt-names = "byte-cntr-irq";

  in-ports {
   port {
    tmc_etr_in_replicator_qdss: endpoint {
     remote-endpoint =
     <&replicator_qdss_out_tmc_etr>;
    };
   };

  };
 };

 cti_dlct_cti0: cti@8b31000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8b31000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_dlct_cti1: cti@8b32000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8b32000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_dlct_cti2: cti@8b33000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8b33000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti2";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_dlct_cti3: cti@8b34000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8b34000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti3";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti0: cti@8010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti1: cti@8011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti2: cti@8012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti3: cti@8013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti4: cti@8014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti5: cti@8015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti6: cti@8016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti7: cti@8017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti8: cti@8018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti9: cti@8019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti10: cti@801a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x801a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti11: cti@801b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x801b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti12: cti@801c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x801c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti13: cti@801d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x801d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti14: cti@801e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x801e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti15: cti@801f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x801f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cortex_m3: cti@8b40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8b40000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cortex_m3";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_apss_cti0: cti@98e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x98e0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti0";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_apss_cti1: cti@98f0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x98f0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_apss_cti2: cti@9900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x9900000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti2";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti0: cti@89a4000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x89a4000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti0";
  status = "disabled";
  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti1: cti@89a5000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x89a5000 0x1000>;
  reg-names = "cti-base";

  status = "disabled";
  coresight-name = "coresight-cti-wcss_cti1";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti2: cti@89a6000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x89a6000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti2";

  clocks = <&rpmcc 8>;
  status = "disabled";
  clock-names = "apb_pclk";
 };

 cti_lpass_lpi: cti@8a21000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8a21000 0x1000>;
  reg-names = "cti-base";
  status = "disabled";
  coresight-name = "coresight-cti-lpass_lpi_cti";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_lpass_q6: cti@8a2b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8a2b000 0x1000>;
  reg-names = "cti-base";
  status = "disabled";
  coresight-name = "coresight-cti-lpass_q6_cti";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_turing_q6: cti@886b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x886b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing_q6_cti";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_mss_q6: cti@880b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x880b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mss_q6_cti";

  status = "disabled";
  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_mss_vq6: cti@8813000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8813000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mss_vq6_cti";

  status = "disabled";
  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_gpu_isdb: cti@8941000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8941000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-gpu_isdb_cti";
  status = "disabled";
  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_gpu_cortex: cti@8942000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8942000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-gpu_cortex_m3";
  status = "disabled";
  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_mapss: cti@8a02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x8a02000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mapss_cti";

  clocks = <&rpmcc 8>;
  clock-names = "apb_pclk";
 };

};
# 3342 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-pm.dtsi" 1
&soc {
 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  reg = <0xfd91060 0x20>, <0xfd92060 0x20>;
  reg-names = "pwr", "perf";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   idle-state-name = "L3";
   qcom,clstr-tmr-add = <1000>;
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xfff>;

   CLUSTER_WFI: qcom,pm-cluster-level@0 {
    reg = <0>;
    compatible = "arm,idle-state";
    idle-state-name = "l3-wfi";
    entry-latency-us = <660>;
    exit-latency-us = <600>;
    min-residency-us = <1260>;
    arm,psci-suspend-param = <0x10>;
    qcom,psci-mode = <0x1>;
   };

   CLUSTER_OFF: qcom,pm-cluster-level@1 {
    reg = <1>;
    compatible = "arm,idle-state";
    idle-state-name = "l3-pc";
    entry-latency-us = <2752>;
    exit-latency-us = <3048>;
    min-residency-us = <6118>;
    arm,psci-suspend-param = <0x40>;
    qcom,psci-mode = <0x4>;
    qcom,notify-rpm;
    qcom,min-child-idx = <2>;
    qcom,is-reset;
   };

   qcom,pm-cpu@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    label = "pwr";
    qcom,ref-stddev = <500>;
    qcom,tmr-add = <1000>;
    qcom,ref-premature-cnt = <1>;
    qcom,disable-ipi-prediction;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4
         &CPU5>;

    SLVR_WFI: qcom,pm-cpu-level@0 {
     reg = <0>;
     compatible = "arm,idle-state";
     idle-state-name = "wfi";
     entry-latency-us = <61>;
     exit-latency-us = <60>;
     min-residency-us = <121>;
     arm,psci-suspend-param = <0x1>;
     qcom,psci-cpu-mode = <0x1>;
    };

    SLVR_PC: qcom,pm-cpu-level@1 {
     reg = <1>;
     compatible = "arm,idle-state";
     idle-state-name = "pc";
     entry-latency-us = <549>;
     exit-latency-us = <901>;
     min-residency-us = <1774>;
     qcom,psci-cpu-mode = <0x3>;
     arm,psci-suspend-param = <0x40000003>;
     local-timer-stop;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };

    SLVR_RAIL_OFF: qcom,pm-cpu-level@2 {
     reg = <2>;
     compatible = "arm,idle-state";
     idle-state-name = "rail-pc";
     entry-latency-us = <702>;
     exit-latency-us = <915>;
     min-residency-us = <4001>;
     qcom,psci-cpu-mode = <0x4>;
     arm,psci-suspend-param = <0x40000004>;
     local-timer-stop;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };

   qcom,pm-cpu@1 {
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    label = "perf";
    qcom,ref-stddev = <100>;
    qcom,tmr-add = <100>;
    qcom,ref-premature-cnt = <3>;
    qcom,cpu = <&CPU6 &CPU7>;

    GOLD_WFI: qcom,pm-cpu-level@0 {
     reg = <0>;
     idle-state-name = "wfi";
     compatible = "arm,idle-state";
     entry-latency-us = <55>;
     exit-latency-us = <66>;
     min-residency-us = <121>;
     qcom,psci-cpu-mode = <0x1>;
     arm,psci-suspend-param = <0x1>;
    };

    GOLD_PC: qcom,pm-cpu-level@1 {
     reg = <1>;
     compatible = "arm,idle-state";
     idle-state-name = "pc";
     entry-latency-us = <523>;
     exit-latency-us = <1244>;
     min-residency-us = <2207>;
     arm,psci-suspend-param = <0x40000003>;
     local-timer-stop;
     qcom,psci-cpu-mode = <0x3>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };

    GOLD_RAIL_OFF: qcom,pm-cpu-level@2 {
     reg = <2>;
     compatible = "arm,idle-state";
     idle-state-name = "rail-pc";
     entry-latency-us = <526>;
     exit-latency-us = <1854>;
     min-residency-us = <5555>;
     arm,psci-suspend-param = <0x40000004>;
     local-timer-stop;
     qcom,psci-cpu-mode = <0x4>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 rpm_sleep_stats: soc-sleep-stats@4690000 {
  compatible = "qcom,rpm-sleep-stats";
  reg = <0x04690000 0x400>;
 };

 rpmh-master-stats {
  compatible = "qcom,rpmh-master-stats-v1";
 };

 subsystem-sleep-stats {
  compatible = "qcom,subsystem-sleep-stats";
 };

 qcom,rpm-master-stats@45f0150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x45f0150 0x5000>;
  qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

};
# 3343 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-vidc.dtsi" 1
&soc {
 msm_vidc: qcom,vidc@5a00000 {
  compatible = "qcom,msm-vidc", "qcom,holi-vidc";
  status = "ok";
  reg = <0x5a00000 0x200000>;
  interrupts = <0 225 4>;


  #address-cells = <1>;
  #size-cells = <1>;


  venus-supply = <&gcc_venus_gdsc>;
  venus-core0-supply = <&gcc_vcodec0_gdsc>;


  clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk", "throttle_clk";
  clocks = <&gcc 186>,
   <&gcc 181>,
   <&gcc 180>,
   <&gcc 184>,
   <&gcc 178>,
   <&gcc 183>;
  qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk", "throttle_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x0>;
  qcom,allowed-clock-rates = <133000000 240000000 300000000
   384000000>;


  interconnect-names = "venus-cnoc", "venus-ddr";
  interconnects = <&bimc 0
     &config_noc 556>,
    <&mmnrt_virt 15
     &bimc 512>;

  qcom,bus-range-kbps = <1000 1000
     1000 6500000>;


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&apps_smmu 0xc60 0x00>,
    <&apps_smmu 0xc80 0x00>;
   qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
   qcom,iommu-faults = "non-fatal";
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x70800000 0x6f800000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus =
    <&apps_smmu 0xc61 0x04>;
   qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0x9>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x4b000000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus =
    <&apps_smmu 0xc63 0x0>;
   qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xA>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus =
    <&apps_smmu 0xc04 0xE0>;
   qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xB>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };
 };
};
# 3344 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/camera/blair-camera.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/msm/msm-camera.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/camera/blair-camera.dtsi" 2

&soc {
 qcom,cam-req-mgr {
  compatible = "qcom,cam-req-mgr";
  status = "ok";
 };

 cam_csiphy0: qcom,csiphy0 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0x05C52000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x52000>;
  interrupts = <0 72 1>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr", "mipi-csi-vdd1",
   "mipi-csi-vdd2";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  mipi-csi-vdd1-supply = <&L7A>;
  mipi-csi-vdd2-supply = <&L4A>;
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 880000 1200000>;
  rgltr-max-voltage = <0 1050000 1300000>;
  rgltr-load-current = <0 16200 9000>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clocks = <&gcc 76>,
   <&gcc 33>,
   <&gcc 38>,
   <&gcc 37>;
  clock-names = "cphy_rx_clk_src",
   "csiphy0_clk",
   "csi0phytimer_clk_src",
   "csi0phytimer_clk";
  src-clock-name = "csi0phytimer_clk_src";
  clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
  clock-rates =
   <256000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy1: qcom,csiphy1 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0x05C54000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x54000>;
  interrupts = <0 73 1>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr", "mipi-csi-vdd1",
   "mipi-csi-vdd2";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  mipi-csi-vdd1-supply = <&L7A>;
  mipi-csi-vdd2-supply = <&L4A>;
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 880000 1200000>;
  rgltr-max-voltage = <0 1050000 1300000>;
  rgltr-load-current = <0 16200 9000>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clocks = <&gcc 76>,
   <&gcc 34>,
   <&gcc 40>,
   <&gcc 39>;
  clock-names = "cphy_rx_clk_src",
   "csiphy1_clk",
   "csi1phytimer_clk_src",
   "csi1phytimer_clk";
  src-clock-name = "csi1phytimer_clk_src";
  clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
  clock-rates =
   <256000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy2: qcom,csiphy2 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0x05C56000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x56000>;
  interrupts = <0 74 1>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr", "mipi-csi-vdd1",
   "mipi-csi-vdd2";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  mipi-csi-vdd1-supply = <&L7A>;
  mipi-csi-vdd2-supply = <&L4A>;
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 880000 1200000>;
  rgltr-max-voltage = <0 1050000 1300000>;
  rgltr-load-current = <0 16200 9000>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clocks = <&gcc 76>,
   <&gcc 35>,
   <&gcc 42>,
   <&gcc 41>;
  clock-names = "cphy_rx_clk_src",
    "csiphy2_clk",
    "csi2phytimer_clk_src",
    "csi2phytimer_clk";
  src-clock-name = "csi2phytimer_clk_src";
  clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
  clock-rates =
   <256000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy3: qcom,csiphy3 {
  cell-index = <3>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0x05C58000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x58000>;
  interrupts = <0 312 1>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr", "mipi-csi-vdd1",
   "mipi-csi-vdd2";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  mipi-csi-vdd1-supply = <&L7A>;
  mipi-csi-vdd2-supply = <&L4A>;
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 880000 1200000>;
  rgltr-max-voltage = <0 1050000 1300000>;
  rgltr-load-current = <0 16200 9000>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clocks = <&gcc 76>,
   <&gcc 36>,
   <&gcc 44>,
   <&gcc 43>;
  clock-names = "cphy_rx_clk_src",
    "csiphy3_clk",
    "csi3phytimer_clk_src",
    "csi3phytimer_clk";
  src-clock-name = "csi3phytimer_clk_src";
  clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
  clock-rates =
   <256000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>,
   <384000000 0 300000000 0>;
  status = "ok";
 };

 cam_cci0: qcom,cci0 {
  cell-index = <0>;
  compatible = "qcom,cci", "simple-bus";
  reg = <0x05C1B000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x1B000>;
  interrupt-names = "cci";
  interrupts = <0 206 1>;
  status = "ok";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&gcc 29>,
   <&gcc 30>;
  clock-names = "cci_0_clk",
    "cci_0_clk_src";
  src-clock-name = "cci_0_clk_src";
  clock-cntl-level = "svs";
  clock-rates = <0 37500000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci0_active &cci1_active>;
  pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 39 0>,
   <&tlmm 40 0>,
   <&tlmm 41 0>,
   <&tlmm 42 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA0",
   "CCI_I2C_CLK0",
   "CCI_I2C_DATA1",
   "CCI_I2C_CLK1";

  i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci0: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 cam_cci1: qcom,cci1 {
  cell-index = <1>;
  compatible = "qcom,cci", "simple-bus";
  reg = <0x05C1C000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x1C000>;
  interrupt-names = "cci";
  interrupts = <0 214 1>;
  status = "ok";
  gdscr-supply = <&gcc_camss_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&gcc 31>,
   <&gcc 32>;
  clock-names = "cci_1_clk",
    "cci_1_clk_src";
  src-clock-name = "cci_1_clk_src";
  clock-cntl-level = "svs";
  clock-rates = <0 37500000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci2_active>;
  pinctrl-1 = <&cci2_suspend>;
  gpios = <&tlmm 43 0>,
   <&tlmm 44 0>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA2",
   "CCI_I2C_CLK2";

  i2c_freq_100Khz_cci1: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci1: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci1: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci1: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 qcom,cam-sync {
  compatible = "qcom,cam-sync";
  status = "ok";
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu", "simple-bus";
  status = "ok";

  msm_cam_smmu_tfe {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x800 0x000>;
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   cam-smmu-label = "tfe";
   tfe_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_ope {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0xc20 0x000>,
    <&apps_smmu 0xc40 0x000>;
   multiple-client-devices;
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   cam-smmu-label = "ope", "ope-cdm";
   ope_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_cpas_cdm {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0xc00 0x000>;
   cam-smmu-label = "cpas-cdm";
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   cpas_cdm_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_secure {
   compatible = "qcom,msm-cam-smmu-cb";
   cam-smmu-label = "cam-secure";
   qcom,secure-cb;
  };

 };

 qcom,cam-cpas@5c11000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas";
  label = "cpas";
  arch-compat = "cpas_top";
  status = "ok";
  reg-names = "cam_cpas_top", "cam_camnoc";
  reg = <0x5c11000 0x1000>,
   <0x5c13000 0x5800>;
  reg-cam-base = <0x11000 0x13000>;
  interrupt-names = "cpas_camnoc";
  interrupts = <0 161 1>;
  camnoc-axi-min-ib-bw = <3000000000>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "gcc_camss_ahb_clk",
   "gcc_camss_top_ahb_clk",
   "gcc_camss_top_ahb_clk_src",
   "gcc_camss_axi_clk",
   "gcc_camss_axi_clk_src",
   "gcc_camss_nrt_axi_clk",
   "gcc_camss_rt_axi_clk";
  clocks =
   <&gcc 23>,
   <&gcc 77>,
   <&gcc 78>,
   <&gcc 25>,
   <&gcc 26>,
   <&gcc 55>,
   <&gcc 60>;
  src-clock-name = "gcc_camss_axi_clk_src";
  clock-rates =
   <0 0 0 0 0 0 0>,
   <0 0 19200000 0 19200000 0 0>,
   <0 0 80000000 0 150000000 0 0>,
   <0 0 80000000 0 240000000 0 0>,
   <0 0 80000000 0 300000000 0 0>,
   <0 0 80000000 0 300000000 0 0>,
   <0 0 80000000 0 300000000 0 0>;
  clock-cntl-level = "suspend", "lowsvs", "svs",
   "svs_l1", "nominal", "nominal_l1", "turbo";
  control-camnoc-axi-clk;
  camnoc-bus-width = <32>;
  camnoc-axi-clk-bw-margin-perc = <20>;
  interconnect-names = "cam_ahb";
  interconnects =<&bimc 0
   &config_noc 521>;
  cam-ahb-num-cases = <7>;
  cam-ahb-bw-KBps =
   <0 0>, <0 133333>, <0 150000>, <0 150000>,
   <0 300000>, <0 300000>, <0 300000>;
  vdd-corners = <0
   16
   32
   48
   64
   128
   192
   256
   320
   384
   416
   512>;
  vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs",
   "lowsvs", "lowsvs", "svs", "svs_l1", "svs_l1",
   "svs_l1", "nominal", "nominal", "nominal",
   "turbo", "turbo";
  client-id-based;
  client-names =
   "csiphy0", "csiphy1", "csiphy2", "csiphy3",
   "cci0", "cci1", "csid0", "csid1", "csid2",
   "tfe0", "tfe1", "tfe2", "ope0", "cam-cdm-intf0",
   "cpas-cdm0", "ope-cdm0", "tpg0", "tpg1";

  camera-bus-nodes {
   level2-nodes {
    level-index = <2>;
    level2_rt0_rd_wr_sum: level2-rt0-rd-wr-sum {
     cell-index = <0>;
     node-name = "level2-rt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     ib-bw-voting-needed;
     qcom,axi-port-mnoc {
      interconnect-names = "cam_hf_0";
      interconnects =
      <&mmrt_virt 13
      &bimc 512>;
     };
    };

    level2_nrt0_rd_wr_sum: level2-nrt0-rd-wr-sum {
     cell-index = <1>;
     node-name = "level2-nrt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-mnoc {
      interconnect-names = "cam_sf_0";
      interconnects =
      <&mmnrt_virt 12
      &bimc 512>;
     };
    };
   };

   level1-nodes {
    level-index = <1>;
    camnoc-max-needed;
    level1_rt0_wr: level1-rt0-wr {
     cell-index = <2>;
     node-name = "level1-rt0-wr";
     parent-node = <&level2_rt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level1_nrt0_rd_wr: level1-nrt0-rd-wr {
     cell-index = <3>;
     node-name = "level1-nrt0-rd-wr";
     parent-node = <&level2_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };
   };

   level0-nodes {
    level-index = <0>;
    ope0_all_wr: ope0-all-wr {
     cell-index = <4>;
     node-name = "ope0-all-wr";
     client-name = "ope0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(64 + 2)
      (64 + 3)
      (64 + 4)>;
     parent-node = <&level1_nrt0_rd_wr>;
    };

    ope0_all_rd: ope0-all-rd {
     cell-index = <5>;
     node-name = "ope0-all-rd";
     client-name = "ope0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     constituent-paths =
      <(64 + 0)
      (64 + 1)>;
     parent-node = <&level1_nrt0_rd_wr>;
    };

    tfe0_all_wr: tfe0-all-wr {
     cell-index = <6>;
     node-name = "tfe0-all-wr";
     client-name = "tfe0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(0 + 4)
      (0 + 5)
      (0 + 6)
      (0 + 7)
      (0 + 1)
      (0 + 2)
      (0 + 3)>;
     parent-node = <&level1_rt0_wr>;
    };

    tfe1_all_wr: tfe1-all-wr {
     cell-index = <7>;
     node-name = "tfe1-all-wr";
     client-name = "tfe1";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(0 + 4)
      (0 + 5)
      (0 + 6)
      (0 + 7)
      (0 + 1)
      (0 + 2)
      (0 + 3)>;
     parent-node = <&level1_rt0_wr>;
    };

    tfe2_all_wr: tfe2-all-wr {
     cell-index = <8>;
     node-name = "tfe2-all-wr";
     client-name = "tfe2";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
      <(0 + 4)
      (0 + 5)
      (0 + 6)
      (0 + 7)
      (0 + 1)
      (0 + 2)
      (0 + 3)>;
     parent-node = <&level1_rt0_wr>;
    };

    cpas_cdm0_all_rd: cpas-cdm0-all-rd {
     cell-index = <9>;
     node-name = "cpas-cdm0-all-rd";
     client-name = "cpas-cdm0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd_wr>;
    };

    ope_cdm0_all_rd: ope-cdm0-all-rd {
     cell-index = <10>;
     node-name = "ope-cdm0-all-rd";
     client-name = "ope-cdm0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd_wr>;
    };
   };
  };
 };

 qcom,cam-cdm-intf {
  compatible = "qcom,cam-cdm-intf";
  cell-index = <0>;
  label = "cam-cdm-intf";
  num-hw-cdm = <2>;
  cdm-client-names = "vfe";
  status = "ok";
 };

 cam_cpas_cdm: qcom,cpas-cdm0@5c23000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas-cdm2_1";
  label = "cpas-cdm";
  reg = <0x5c23000 0x400>;
  reg-names = "cpas-cdm0";
  reg-cam-base = <0x23000>;
  interrupts = <0 207 1>;
  interrupt-names = "cpas-cdm0";
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names = "cam_cc_cpas_top_ahb_clk";
  clocks = <&gcc 77>;
  clock-rates = <0>;
  clock-cntl-level = "svs";
  cdm-priority-group = <0x3>;
  cdm-client-names = "tfe0", "tfe1", "tfe2";
  config-fifo;
  fifo-depths = <64 64 64 64>;
  status = "ok";
 };

 cam_ope_cdm: qcom,ope-cdm0@5c42000 {
  cell-index = <0>;
  compatible = "qcom,cam-ope-cdm2_1";
  label = "ope-cdm";
  reg = <0x5c42000 0x400>;
  reg-names = "ope-cdm0";
  reg-cam-base = <0x42000>;
  interrupts = <0 208 1>;
  interrupt-names = "ope-cdm0";
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "ope_ahb_clk",
   "ope_clk_src",
   "ope_clk";
  clocks =
   <&gcc 56>,
   <&gcc 59>,
   <&gcc 58>;
  clock-rates = <0 0 0>,
   <0 0 0>,
   <0 0 0>,
   <0 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  cdm-client-names = "ope";
  config-fifo;
  fifo-depths = <64 64 64 64>;
  status = "ok";
 };

 qcom,cam-isp {
  compatible = "qcom,cam-isp";
  arch-compat = "tfe";
  status = "ok";
 };

 cam_tfe_csid0: qcom,tfe_csid0@5c6e000 {
  cell-index = <0>;
  compatible = "qcom,csid530";
  reg-names = "csid", "top", "camnoc";
  reg = <0x5c6e000 0x1000>,
   <0x5c11000 0x1000>,
   <0x5c13000 0x5800>;
  reg-cam-base = <0x6e000 0x11000 0x13000>;
  interrupt-names = "csid0";
  interrupts = <0 210 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "tfe_csid_clk_src",
   "tfe_csid_clk",
   "cphy_rx_clk_src",
   "tfe_cphy_rx_clk",
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 65>,
   <&gcc 64>,
   <&gcc 76>,
   <&gcc 63>,
   <&gcc 62>,
   <&gcc 61>;
  clock-rates =
   <266571429 0 0 0 300000000 0>,
   <426400000 0 0 0 460800000 0>,
   <466500000 0 0 0 576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_csid_clk_src";
  clock-control-debugfs = "true";
  ppi-enable;
  status = "ok";
 };

 cam_tfe0: qcom,tfe0@5c6e000 {
  cell-index = <0>;
  compatible = "qcom,tfe530";
  reg-names = "tfe0";
  reg = <0x5c6e000 0x5000>;
  reg-cam-base = <0x6e000>;
  interrupt-names = "tfe0";
  interrupts = <0 211 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 62>,
   <&gcc 61>;
  clock-rates =
   <300000000 0>,
   <460800000 0>,
   <576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_clk_src";
  clock-control-debugfs = "true";
  cam_hw_pid = <4>;
  status = "ok";
 };

 cam_tfe_csid1: qcom,tfe_csid1@5c75000 {
  cell-index = <1>;
  compatible = "qcom,csid530";
  reg-names = "csid", "top", "camnoc";
  reg = <0x5c75000 0x1000>,
   <0x5c11000 0x1000>,
   <0x5c13000 0x5800>;
  reg-cam-base = <0x75000 0x11000 0x13000>;
  interrupt-names = "csid1";
  interrupts = <0 212 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "tfe_csid_clk_src",
   "tfe_csid_clk",
   "cphy_rx_clk_src",
   "tfe_cphy_rx_clk",
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 70>,
   <&gcc 69>,
   <&gcc 76>,
   <&gcc 68>,
   <&gcc 67>,
   <&gcc 66>;
  clock-rates =
   <266571429 0 0 0 300000000 0>,
   <426400000 0 0 0 460800000 0>,
   <466500000 0 0 0 576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_csid_clk_src";
  clock-control-debugfs = "true";
  ppi-enable;
  status = "ok";
 };

 cam_tfe1: qcom,tfe1@5c75000 {
  cell-index = <1>;
  compatible = "qcom,tfe530";
  reg-names = "tfe1";
  reg = <0x5c75000 0x5000>;
  reg-cam-base = <0x75000>;
  interrupt-names = "tfe1";
  interrupts = <0 213 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 67>,
   <&gcc 66>;
  clock-rates =
   <300000000 0>,
   <460800000 0>,
   <576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_clk_src";
  clock-control-debugfs = "true";
  cam_hw_pid = <5>;
  status = "ok";
 };

 cam_tfe_csid2: qcom,tfe_csid2@5c7c000 {
  cell-index = <2>;
  compatible = "qcom,csid530";
  reg-names = "csid", "top", "camnoc";
  reg = <0x5c7c000 0x1000>,
   <0x5c11000 0x1000>,
   <0x5c13000 0x5800>;
  reg-cam-base = <0x7c000 0x11000 0x13000>;
  interrupt-names = "csid2";
  interrupts = <0 77 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "tfe_csid_clk_src",
   "tfe_csid_clk",
   "cphy_rx_clk_src",
   "tfe_cphy_rx_clk",
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 75>,
   <&gcc 74>,
   <&gcc 76>,
   <&gcc 73>,
   <&gcc 72>,
   <&gcc 71>;
  clock-rates =
   <266571429 0 0 0 300000000 0>,
   <426400000 0 0 0 460800000 0>,
   <466500000 0 0 0 576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_csid_clk_src";
  clock-control-debugfs = "true";
  ppi-enable;
  status = "ok";
 };

 cam_tfe2: qcom,tfe2@5c7c000 {
  cell-index = <2>;
  compatible = "qcom,tfe530";
  reg-names = "tfe2";
  reg = <0x5c7c000 0x5000>;
  reg-cam-base = <0x7c000>;
  interrupt-names = "tfe2";
  interrupts = <0 78 1>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "tfe_clk_src",
   "tfe_clk";
  clocks =
   <&gcc 72>,
   <&gcc 71>;
  clock-rates =
   <300000000 0>,
   <460800000 0>,
   <576000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "tfe_clk_src";
  clock-control-debugfs = "true";
  cam_hw_pid = <6>;
  status = "ok";
 };

 cam_ppi0: qcom,ppi0@5cb3000 {
  cell-index = <0>;
  compatible = "qcom,ppi100";
  reg-names = "ppi0";
  reg = <0x5cb3000 0x200>;
  reg-cam-base = <0xb3000>;
  interrupt-names = "ppi0";
  interrupts = <0 215 1>;
  clocks = <&gcc 33>;
  clock-names = "gcc_camss_cphy_0_clk";
  clock-cntl-level = "svs";
  clock-rates = <0>;
  status = "ok";
 };

 cam_ppi1: qcom,ppi1@5cb3200 {
  cell-index = <1>;
  compatible = "qcom,ppi100";
  reg-names = "ppi1";
  reg = <0x5cb3200 0x200>;
  reg-cam-base = <0xb3200>;
  interrupt-names = "ppi1";
  interrupts = <0 216 1>;
  clocks = <&gcc 34>;
  clock-names = "gcc_camss_cphy_1_clk";
  clock-cntl-level = "svs";
  clock-rates = <0>;
  status = "ok";
 };

 cam_ppi2: qcom,ppi2@5cb3400 {
  cell-index = <2>;
  compatible = "qcom,ppi100";
  reg-names = "ppi2";
  reg = <0x5cb3400 0x200>;
  reg-cam-base = <0xb3400>;
  interrupt-names = "ppi2";
  interrupts = <0 217 1>;
  clocks = <&gcc 35>;
  clock-names = "gcc_camss_cphy_2_clk";
  clock-cntl-level = "svs";
  clock-rates = <0>;
  status = "ok";
 };

 cam_ppi3: qcom,ppi3@5cb3600 {
  cell-index = <3>;
  compatible = "qcom,ppi100";
  reg-names = "ppi3";
  reg = <0x5cb3600 0x200>;
  reg-cam-base = <0xb3600>;
  interrupt-names = "ppi3";
  interrupts = <0 218 1>;
  clocks = <&gcc 36>;
  clock-names = "gcc_camss_cphy_3_clk";
  clock-cntl-level = "svs";
  clock-rates = <0>;
  status = "ok";
 };

 cam_tfe_tpg0: qcom,tpg0@5c66000 {
  cell-index = <0>;
  compatible = "qcom,tpg101";
  reg-names = "tpg0", "top";
  reg = <0x5c66000 0x400>,
   <0x5c11000 0x1000>;
  reg-cam-base = <0x66000 0x11000>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "cphy_rx_clk_src",
   "tfe_0_cphy_rx_clk",
   "gcc_camss_cphy_0_clk";
  clocks =
   <&gcc 76>,
   <&gcc 63>,
   <&gcc 33>;
  clock-rates =
   <256000000 0 0>,
   <384000000 0 0>,
   <384000000 0 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "cphy_rx_clk_src";
  clock-control-debugfs = "false";
  status = "ok";
 };

 cam_tfe_tpg1: qcom,tpg0@5c68000 {
  cell-index = <1>;
  compatible = "qcom,tpg101";
  reg-names = "tpg1", "top";
  reg = <0x5c68000 0x400>,
   <0x5c11000 0x1000>;
  reg-cam-base = <0x68000 0x11000>;
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  clock-names =
   "cphy_rx_clk_src",
   "tfe_1_cphy_rx_clk",
   "gcc_camss_cphy_1_clk";
  clocks =
   <&gcc 76>,
   <&gcc 68>,
   <&gcc 34>;
  clock-rates =
   <256000000 0 0>,
   <384000000 0 0>,
   <384000000 0 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "cphy_rx_clk_src";
  clock-control-debugfs = "false";
  status = "ok";
 };

 qcom,cam-ope {
  compatible = "qcom,cam-ope";
  compat-hw-name = "qcom,ope";
  num-ope = <1>;
  status = "ok";
 };

 ope: qcom,ope@0x5c42000 {
  cell-index = <0>;
  compatible = "qcom,ope";
  reg =
   <0x5c42000 0x400>,
   <0x5c42400 0x200>,
   <0x5c42600 0x200>,
   <0x5c42800 0x4400>,
   <0x5c46c00 0x190>,
   <0x5c46d90 0xA00>;
  reg-names =
   "ope_cdm",
   "ope_top",
   "ope_qos",
   "ope_pp",
   "ope_bus_rd",
   "ope_bus_wr";
  reg-cam-base = <0x42000 0x42400 0x42600 0x42800 0x46c00 0x46d90>;
  interrupts = <0 209 1>;
  interrupt-names = "ope";
  regulator-names = "camss";
  camss-supply = <&gcc_camss_top_gdsc>;
  qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;
  clock-names =
   "ope_ahb_clk_src",
   "ope_ahb_clk",
   "ope_clk_src",
   "ope_clk";
  clocks =
   <&gcc 57>,
   <&gcc 56>,
   <&gcc 59>,
   <&gcc 58>;
  clock-rates =
   <171428571 0 200000000 0>,
   <171428571 0 266600000 0>,
   <240000000 0 480000000 0>,
   <240000000 0 580000000 0>;
  clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
  src-clock-name = "ope_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };
};
# 3345 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-thermal.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal_qti.h" 1




# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 6 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal_qti.h" 2
# 2 "../arch/arm64/boot/dts/vendor/qcom/holi-thermal.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-thermal-modem.dtsi" 1
&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  modem {
   qcom,instance-id = <0x0>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_pa_fr1: modem_pa_fr1 {
    qcom,qmi-dev-name = "pa_fr1";
    #cooling-cells = <2>;
   };

   modem_tj: modem_tj {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_bw_backoff: modem_bw_backoff {
    qcom,qmi-dev-name = "modem_bw_backoff";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_skin: modem_skin {
    qcom,qmi-dev-name = "modem_skin";
    #cooling-cells = <2>;
   };

   modem_mmw_skin0: modem_mmw_skin0 {
    qcom,qmi-dev-name = "mmw_skin0";
    #cooling-cells = <2>;
   };

   modem_mmw_skin1: modem_mmw_skin1 {
    qcom,qmi-dev-name = "mmw_skin1";
    #cooling-cells = <2>;
   };

   modem_mmw_skin2: modem_mmw_skin2 {
    qcom,qmi-dev-name = "mmw_skin2";
    #cooling-cells = <2>;
   };

   modem_mmw_skin3: modem_mmw_skin3 {
    qcom,qmi-dev-name = "mmw_skin3";
    #cooling-cells = <2>;
   };

   modem_mmw0: modem_mmw0 {
    qcom,qmi-dev-name = "mmw0";
    #cooling-cells = <2>;
   };

   modem_mmw1: modem_mmw1 {
    qcom,qmi-dev-name = "mmw1";
    #cooling-cells = <2>;
   };

   modem_mmw2: modem_mmw2 {
    qcom,qmi-dev-name = "mmw2";
    #cooling-cells = <2>;
   };

   modem_mmw3: modem_mmw3 {
    qcom,qmi-dev-name = "mmw3";
    #cooling-cells = <2>;
   };

   modem_bcl: modem_bcl {
    qcom,qmi-dev-name = "vbatt_low";
    #cooling-cells = <2>;
   };

   modem_charge_state: modem_charge_state {
    qcom,qmi-dev-name = "charge_state";
    #cooling-cells = <2>;
   };

   modem_vdd: modem_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };

   modem_wlan: modem_wlan {
    qcom,qmi-dev-name = "wlan";
    #cooling-cells = <2>;
   };

   modem_wlan_bw: modem_wlan_bw {
    qcom,qmi-dev-name = "wlan_bw";
    #cooling-cells = <2>;
   };
  };
 };

 qmi_sensor: qmi-ts-sensors {
  compatible = "qcom,qmi-sensors";
  #thermal-sensor-cells = <1>;

  modem {
   qcom,instance-id = <0x0>;
   qcom,qmi-sensor-names = "pa",
      "pa_1",
      "qfe_wtr0",
      "modem_tsens",
      "qfe_mmw0",
      "qfe_mmw1",
      "qfe_mmw2",
      "qfe_mmw3",
      "xo_therm",
      "qfe_mmw_streamer0",
      "qfe_mmw0_mod",
      "qfe_mmw1_mod",
      "qfe_mmw2_mod",
      "qfe_mmw3_mod",
      "qfe_ret_pa0",
      "qfe_wtr_pa0",
      "qfe_wtr_pa1",
      "qfe_wtr_pa2",
      "qfe_wtr_pa3",
      "modem_tsens1",
      "beamer_n_therm",
      "beamer_e_therm",
      "beamer_w_therm",
      "qfe_ret_pa0_fr1",
      "qfe_wtr_pa0_fr1",
      "mmw_pa1",
      "mmw_pa2",
      "mmw_pa3",
      "qfe_wtr0_fr1";
  };
 };
};

&thermal_zones {
 modem-mmw-pa1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&qmi_sensor
    (0x0 +26)>;
  trips {
   mmw_pa1_trip0: mmw-pa1-trip0 {
    temperature = <45000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mmw_pa1_trip1: mmw-pa1-trip1 {
    temperature = <47000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mmw_pa1_trip2: mmw-pa1-trip2 {
    temperature = <56000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };

  cooling-maps {
   mmw_skin0_cdev0 {
    trip = <&mmw_pa1_trip0>;
    cooling-device = <&modem_mmw_skin0 1 1>;
   };

   mmw_skin0_cdev1 {
    trip = <&mmw_pa1_trip1>;
    cooling-device = <&modem_mmw_skin0 2 2>;
   };

   mmw_skin0_cdev2 {
    trip = <&mmw_pa1_trip2>;
    cooling-device = <&modem_mmw_skin0 3 3>;
   };
  };
 };

 modem-mmw-pa2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&qmi_sensor
    (0x0 +27)>;
  trips {
   mmw_pa2_trip0: mmw-pa2-trip0 {
    temperature = <47000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mmw_pa2_trip1: mmw-pa2-trip1 {
    temperature = <50000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mmw_pa2_trip2: mmw-pa2-trip2 {
    temperature = <56000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };

  cooling-maps {
   mmw_skin1_cdev0 {
    trip = <&mmw_pa2_trip0>;
    cooling-device = <&modem_mmw_skin1 1 1>;
   };

   mmw_skin1_cdev1 {
    trip = <&mmw_pa2_trip1>;
    cooling-device = <&modem_mmw_skin1 2 2>;
   };

   mmw_skin1_cdev2 {
    trip = <&mmw_pa2_trip2>;
    cooling-device = <&modem_mmw_skin1 3 3>;
   };
  };
 };

 modem-mmw-pa3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&qmi_sensor
    (0x0 +28)>;
  trips {
   mmw_pa3_trip0: mmw-pa3-trip0 {
    temperature = <45000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mmw_pa3_trip1: mmw-pa3-trip1 {
    temperature = <47000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mmw_pa3_trip2: mmw-pa3-trip2 {
    temperature = <56000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };

  cooling-maps {
   mmw_skin2_cdev0 {
    trip = <&mmw_pa3_trip0>;
    cooling-device = <&modem_mmw_skin2 1 1>;
   };

   mmw_skin2_cdev1 {
    trip = <&mmw_pa3_trip1>;
    cooling-device = <&modem_mmw_skin2 2 2>;
   };

   mmw_skin2_cdev2 {
    trip = <&mmw_pa3_trip2>;
    cooling-device = <&modem_mmw_skin2 3 3>;
   };
  };
 };

 modem-lte-sub6-pa1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +0)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-lte-sub6-pa2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +1)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +6)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +7)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +8)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +9)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-skin-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +10)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +5)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +25)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-streamer-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +13)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +14)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +15)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +16)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +17)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 beamer-n-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +31)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 beamer-e-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +32)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 beamer-w-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +33)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw-pa1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +26)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw-pa2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +27)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw-pa3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +28)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };
};
# 3 "../arch/arm64/boot/dts/vendor/qcom/holi-thermal.dtsi" 2

&soc {
 tsens0:tsens@4410000 {
  compatible = "qcom,tsens26xx";
  reg = <0x04410000 0x20>,
   <0x04411000 0x140>;
  reg-names = "tsens_srot_physical",
   "tsens_tm_physical";
  interrupts-extended = <&intc 0 275 4>,
    <&intc 0 190 4>,
    <&wakegic 89 1>;
  interrupt-names = "tsens-upper-lower",
    "tsens-critical",
    "tsens-0C";
  tsens-reinit-wa;
  0C-sensor-num = <16>;
  #thermal-sensor-cells = <1>;
 };

 tsens1:tsens@4412000 {
  compatible = "qcom,tsens26xx";
  reg = <0x04412000 0x20>,
   <0x04413000 0x140>;
  reg-names = "tsens_srot_physical",
   "tsens_tm_physical";
  interrupts-extended = <&intc 0 293 4>,
    <&intc 0 316 4>,
    <&wakegic 90 1>;
  interrupt-names = "tsens-upper-lower",
    "tsens-critical",
    "tsens-0C";
  tsens-reinit-wa;
  0C-sensor-num = <16>;
  #thermal-sensor-cells = <1>;
 };

 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  cdsp {
   qcom,instance-id = <0x43>;

   cdsp_sw: cdsp {
    qcom,qmi-dev-name = "cdsp_sw";
    #cooling-cells = <2>;
   };

   cdsp_hw: cdsp_hw {
    qcom,qmi-dev-name = "cdsp_hw";
    #cooling-cells = <2>;
   };
  };

  adsp {
   qcom,instance-id = <0x1>;

   adsp_vdd: adsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };

 cxip_cdev: cxip-cdev@3ed000 {
  compatible = "qcom,cxip-lm-cooling-device";
  reg = <0x3ed000 0xe008>;
  qcom,thermal-client-offset = <0x8000>;

  qcom,bypass-client-list = <0x2004 0x4004 0x6004 0xc004 0xc008 0xe004>;
  #cooling-cells = <2>;
  status = "disabled";
 };

 devfreq_vdd_cdev: devfreq-vdd-cdev {
  compatible = "qcom,devfreq-vdd-cooling-device";
  devfreq = <&msm_gpu>;
  #cooling-cells = <2>;
 };
};

&rpm_bus {
 rpm_smd_cdev: rpm-smd-cdev {
  compatible = "qcom,rpm-smd-cooling-device";
  #cooling-cells = <2>;
 };
};

&msm_gpu {
 #cooling-cells = <2>;
};

&cpufreq_hw {
 qcom,cpu-isolation {
  compatible = "qcom,cpu-isolate";
  cpu0_isolate: cpu0-isolate {
   qcom,cpu = <&CPU0>;
   #cooling-cells = <2>;
  };

  cpu1_isolate: cpu1-isolate {
   qcom,cpu = <&CPU1>;
   #cooling-cells = <2>;
  };

  cpu2_isolate: cpu2-isolate {
   qcom,cpu = <&CPU2>;
   #cooling-cells = <2>;
  };

  cpu3_isolate: cpu3-isolate {
   qcom,cpu = <&CPU3>;
   #cooling-cells = <2>;
  };

  cpu4_isolate: cpu4-isolate {
   qcom,cpu = <&CPU4>;
   #cooling-cells = <2>;
  };

  cpu5_isolate: cpu5-isolate {
   qcom,cpu = <&CPU5>;
   #cooling-cells = <2>;
  };

  cpu6_isolate: cpu6-isolate {
   qcom,cpu = <&CPU6>;
   #cooling-cells = <2>;
  };

  cpu7_isolate: cpu7-isolate {
   qcom,cpu = <&CPU7>;
   #cooling-cells = <2>;
  };
 };
};

&thermal_zones {
 mdm-core0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 6>;
  trips {
   mdmss0_trip0: mdmss0-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss0_trip1: mdmss0-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss0_trip2: mdmss0-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss0_cdev0 {
    trip = <&mdmss0_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss0_cdev1 {
    trip = <&mdmss0_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss0_cdev2 {
    trip = <&mdmss0_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mdm-core1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 7>;
  trips {
   mdmss1_trip0: mdmss1-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss1_trip1: mdmss1-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss1_trip2: mdmss1-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss1_cdev0 {
    trip = <&mdmss1_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss1_cdev1 {
    trip = <&mdmss1_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss1_cdev2 {
    trip = <&mdmss1_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mdm-vec-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 8>;
  trips {
   mdmss2_trip0: mdmss2-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss2_trip1: mdmss2-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss2_trip2: mdmss2-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss2_cdev0 {
    trip = <&mdmss2_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss2_cdev1 {
    trip = <&mdmss2_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss2_cdev2 {
    trip = <&mdmss2_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mdm-scl-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 9>;
  trips {
   mdmss3_trip0: mdmss3-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss3_trip1: mdmss3-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss3_trip2: mdmss3-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss3_cdev0 {
    trip = <&mdmss3_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss3_cdev1 {
    trip = <&mdmss3_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss3_cdev2 {
    trip = <&mdmss3_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mapss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 4>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-4-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 5>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-5-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 6>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 7>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 8>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 9>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 10>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 11>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 12>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 gpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 13>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 gpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 14>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mapss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 0>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cwlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 1>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 audio-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 2>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 ddr-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 3>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 q6-hvx-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 4>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 5>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdm-core0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 6>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdm-core1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 7>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdm-vec-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 8>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 msm-scl-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 9>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 10>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 1>;
  trips {
   cpu00_config: cpu00-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu00_cdev {
    trip = <&cpu00_config>;
    cooling-device = <&cpu0_isolate 1 1>;
   };
  };
 };

 cpu-0-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 2>;
  trips {
   cpu01_config: cpu01-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu01_cdev {
    trip = <&cpu01_config>;
    cooling-device = <&cpu1_isolate 1 1>;
   };
  };
 };

 cpu-0-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 3>;
  trips {
   cpu02_config: cpu02-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu02_cdev {
    trip = <&cpu02_config>;
    cooling-device = <&cpu2_isolate 1 1>;
   };
  };
 };

 cpu-0-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  trips {
   cpu03_config: cpu03-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu03_cdev {
    trip = <&cpu03_config>;
    cooling-device = <&cpu3_isolate 1 1>;
   };
  };
 };

 cpu-0-4-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "step_wise";
  trips {
   cpu04_config: cpu04-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu04_cdev {
    trip = <&cpu04_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };
  };
 };

 cpu-0-5-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "step_wise";
  trips {
   cpu05_config: cpu05-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu05_cdev {
    trip = <&cpu05_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "step_wise";
  trips {
   cpu10_config: cpu10-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu10_cdev {
    trip = <&cpu10_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   cpu10_cdev1 {
    trip = <&cpu10_config>;
    cooling-device = <&CPU6 ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "step_wise";
  trips {
   cpu11_config: cpu11-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu11_cdev {
    trip = <&cpu11_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   cpu11_cdev1 {
    trip = <&cpu11_config>;
    cooling-device = <&CPU6 ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "step_wise";
  trips {
   cpu12_config: cpu12-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu12_cdev {
    trip = <&cpu12_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };

   cpu12_cdev1 {
    trip = <&cpu12_config>;
    cooling-device = <&CPU6 ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "step_wise";
  trips {
   cpu13_config: cpu13-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu13_cdev {
    trip = <&cpu13_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };

   cpu13_cdev1 {
    trip = <&cpu13_config>;
    cooling-device = <&CPU6 ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 gpuss-max-step {
  polling-delay-passive = <10>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 13>, <&tsens0 14>;
  sensor-aggregation = <1>;
  trips {
   gpuss_config: active-config0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   gpu_cdev {
    trip = <&gpuss_config>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };
  };
 };

 q6-hvx-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "step_wise";

  trips {
   q6_hvx_trip0: q6-hvx-trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   q6_hvx_cxip: q6-hvx-cxip-trip {
    temperature = <95000>;
    hysteresis = <20000>;
    type = "passive";
   };

   q6_hvx_cx_mon: q6-hvx-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   q6-hvx-cdev0 {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&cdsp_sw (~0)
       (~0)>;
   };

   q6-hvx-cxip-cdev {
    trip = <&q6_hvx_cxip>;
    cooling-device = <&cxip_cdev 1 1>;
   };

   q6-hvx-cx-cdev0 {
    trip = <&q6_hvx_cx_mon>;

    cooling-device = <&msm_gpu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };

   q6-hvx-cx-cdev1 {
    trip = <&q6_hvx_cx_mon>;
    cooling-device = <&modem_skin 3 3>;
   };

   q6-hvx-cx-cdev2 {
    trip = <&q6_hvx_cx_mon>;
    cooling-device = <&cdsp_sw 4 4>;
   };
  };
 };

 zeroc-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 16>;
  thermal-governor = "step_wise";

  trips {
   zeroc_0_trip: active-config0 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };

  cooling-maps {
   rpm_smd_cdev {
    trip = <&zeroc_0_trip>;
    cooling-device = <&rpm_smd_cdev 2 2>;
   };

   cx_vdd_cdev {
    trip = <&zeroc_0_trip>;
    cooling-device = <&cx_cdev 1 1>;
   };

   mx_vdd_cdev {
    trip = <&zeroc_0_trip>;
    cooling-device = <&mx_cdev 1 1>;
   };

   devfreq_vdd_cdev {
    trip = <&zeroc_0_trip>;
    cooling-device = <&devfreq_vdd_cdev 2 2>;
   };

   adsp_vdd_cdev {
    trip = <&zeroc_0_trip>;
    cooling-device = <&adsp_vdd 1 1>;
   };

   modem_vdd_cdev {
    trip = <&zeroc_0_trip>;
    cooling-device = <&modem_vdd 1 1>;
   };
  };
 };

 zeroc-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 16>;
  thermal-governor = "step_wise";

  trips {
   zeroc_1_trip: active-config0 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };

  cooling-maps {
   rpm_smd_cdev {
    trip = <&zeroc_1_trip>;
    cooling-device = <&rpm_smd_cdev 2 2>;
   };

   cx_vdd_cdev {
    trip = <&zeroc_1_trip>;
    cooling-device = <&cx_cdev 1 1>;
   };

   mx_vdd_cdev {
    trip = <&zeroc_1_trip>;
    cooling-device = <&mx_cdev 1 1>;
   };

   devfreq_vdd_cdev {
    trip = <&zeroc_1_trip>;
    cooling-device = <&devfreq_vdd_cdev 2 2>;
   };

   adsp_vdd_cdev {
    trip = <&zeroc_1_trip>;
    cooling-device = <&adsp_vdd 1 1>;
   };

   modem_vdd_cdev {
    trip = <&zeroc_1_trip>;
    cooling-device = <&modem_vdd 1 1>;
   };
  };
 };
};
# 3346 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-qupv3.dtsi" 1


&soc {
# 20 "../arch/arm64/boot/dts/vendor/qcom/holi-qupv3.dtsi"
 qupv3_0: qcom,qupv3_0_geni_se@4ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x4ac0000 0x2000>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <7 515>,
   <23 512>;
  qcom,vote-for-bw;
  iommus = <&apps_smmu 0x0003 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
  qcom,iommu-geometry = <0x40000000 0x10000000>;
  qcom,iommu-dma = "fastmap";
  status = "ok";
 };


 gpi_dma0: qcom,gpi-dma@4a00000 {
  compatible = "qcom,gpi-dma";
  #dma-cells = <5>;
  reg = <0x4a00000 0x60000>;
  reg-names = "gpi-top";
  iommus = <&apps_smmu 0x0016 0x0>;
  qcom,max-num-gpii = <10>;
  interrupts = <0 335 4>,
   <0 336 4>,
   <0 337 4>,
   <0 338 4>,
   <0 339 4>,
   <0 340 4>,
   <0 341 4>,
   <0 342 4>,
   <0 343 4>,
   <0 344 4>;
  qcom,gpii-mask = <0x1f>;
  qcom,ev-factor = <2>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  qcom,gpi-ee-offset = <0x10000>;
  status = "ok";
 };


 qupv3_se9_2uart: qcom,qup_uart@4c8c000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x4c8c000 0x4000>;
  reg-names = "se_phys";
  interrupts = <0 510 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 134>,
   <&gcc 142>,
   <&gcc 143>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_2uart_active>;
  pinctrl-1 = <&qupv3_se9_2uart_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se0_i2c: i2c@4a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4a80000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 327 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 114>,
   <&gcc 140>,
   <&gcc 141>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se0_spi: spi@4a80000 {
  compatible = "qcom,spi-geni";
  reg = <0x4a80000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 327 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 114>,
   <&gcc 140>,
   <&gcc 141>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se1_4uart: qcom,qup_uart@4a84000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4a84000 0x4000>;
  reg-names = "se_phys";
  interrupts-extended = <&intc 0 328 4>,
    <&tlmm 64 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 116>,
   <&gcc 140>,
   <&gcc 141>;
  pinctrl-names = "default", "active", "sleep", "shutdown";
  pinctrl-0 = <&qupv3_se1_default_cts>,
   <&qupv3_se1_default_rtsrx>, <&qupv3_se1_default_tx>;
  pinctrl-1 = <&qupv3_se1_ctsrx>, <&qupv3_se1_rts>,
      <&qupv3_se1_tx>;
  pinctrl-2 = <&qupv3_se1_ctsrx>, <&qupv3_se1_rts>,
      <&qupv3_se1_tx>;
  pinctrl-3 = <&qupv3_se1_default_cts>,
   <&qupv3_se1_default_rtsrx>, <&qupv3_se1_default_tx>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@4a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4a88000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 329 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 118>,
   <&gcc 140>,
   <&gcc 141>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  qcom,rtl_se;
  status = "disabled";
 };

 qupv3_se2_spi: spi@4a88000 {
  compatible = "qcom,spi-geni";
  reg = <0x4a88000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 329 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 118>,
   <&gcc 140>,
   <&gcc 141>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_1: qcom,qupv3_1_geni_se@4cc0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x4cc0000 0x2000>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <8 516>,
   <24 512>;
  qcom,vote-for-bw;
  iommus = <&apps_smmu 0x00c3 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
  qcom,iommu-geometry = <0x40000000 0x10000000>;
  qcom,iommu-dma = "fastmap";
  status = "ok";
 };


 gpi_dma1: qcom,gpi-dma@4c00000 {
  compatible = "qcom,gpi-dma";
  #dma-cells = <5>;
  reg = <0x4c00000 0x60000>;
  reg-names = "gpi-top";
  iommus = <&apps_smmu 0x00d6 0x0>;
  qcom,max-num-gpii = <10>;
  interrupts = <0 497 4>,
   <0 498 4>,
   <0 499 4>,
   <0 500 4>,
   <0 501 4>,
   <0 502 4>,
   <0 503 4>,
   <0 504 4>,
   <0 505 4>,
   <0 506 4>;
  qcom,gpii-mask = <0x1f>;
  qcom,ev-factor = <2>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  qcom,gpi-ee-offset = <0x10000>;
  status = "ok";
 };

 qupv3_se6_i2c: i2c@4c80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4c80000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 507 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 128>,
   <&gcc 142>,
   <&gcc 143>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  qcom,rtl_se;
  status = "disabled";
 };

 qupv3_se6_spi: spi@4c80000 {
  compatible = "qcom,spi-geni";
  reg = <0x4c80000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 507 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 128>,
   <&gcc 142>,
   <&gcc 143>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@4c84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4c84000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 508 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 130>,
   <&gcc 142>,
   <&gcc 143>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  qcom,rtl_se;
  status = "disabled";
 };

 qupv3_se8_i2c: i2c@4c88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4c88000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 509 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 132>,
   <&gcc 142>,
   <&gcc 143>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  qcom,rtl_se;
  status = "disabled";
 };

 qupv3_se10_i2c: i2c@4c90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x4c90000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 511 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 136>,
   <&gcc 142>,
   <&gcc 143>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_i2c_active>;
  pinctrl-1 = <&qupv3_se10_i2c_sleep>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  qcom,shared;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

};
# 3347 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/display/blair-sde.dtsi" 1
# 1 "../arch/arm64/boot/dts/vendor/qcom/display/holi-sde.dtsi" 1
# 1 "../arch/arm64/boot/dts/vendor/qcom/display/holi-sde-common.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mdss-10nm-pll-clk.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/display/holi-sde-common.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@5e00000 {
  compatible = "qcom,sde-kms";
  reg = <0x05e00000 0x8f030>,
        <0x05eb0000 0x2008>,
        <0x05e8f000 0x030>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "sid_phys";

  clock-rate = <0 0 0 0 0 448000000 19200000 448000000 200000000>;
  clock-max-rate = <0 0 0 0 0 560000000 19200000 560000000
     560000000>;


  interrupts = <0 186 4>;
  interrupt-controller;
  #interrupt-cells = <1>;

  #power-domain-cells = <0>;
  #list-cells = <1>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x494>;

  qcom,sde-ctl-off = <0x2000>;
  qcom,sde-ctl-size = <0x1dc>;
  qcom,sde-ctl-display-pref = "primary";

  qcom,sde-mixer-off = <0x45000>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary";

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000>;
  qcom,sde-dspp-size = <0x1800>;

  qcom,sde-dspp-rc-version = <0x00010000>;
  qcom,sde-dspp-rc-off = <0x15800>;
  qcom,sde-dspp-rc-size = <0x100>;
  qcom,sde-dspp-rc-mem-size = <2720>;

  qcom,sde-intf-off = <0x0 0x6b800>;
  qcom,sde-intf-size = <0x2c0>;
  qcom,sde-intf-type = "none", "dsi";
  qcom,sde-intf-tear-irq-off = <0 0x6e800>;

  qcom,sde-pp-off = <0x71000>;
  qcom,sde-pp-size = <0xd4>;

  qcom,sde-dsc-off = <0x81000>;
  qcom,sde-dsc-size = <0x140>;

  qcom,sde-dither-off = <0x30e0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "dma";

  qcom,sde-sspp-off = <0x5000 0x25000>;
  qcom,sde-sspp-src-size = <0x1f8>;

  qcom,sde-sspp-xin-id = <0 1>;
  qcom,sde-sspp-excl-rect = <1 1>;
  qcom,sde-sspp-smart-dma-priority = <2 1>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <0>;
  qcom,sde-mixer-stage-base-layer;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-max-per-pipe-bw-kbps = <4100000 4100000>;

  qcom,sde-max-per-pipe-bw-high-kbps = <4100000 4100000>;


  qcom,sde-sspp-clk-ctrl = <0x2ac 0>, <0x2ac 8>;
  qcom,sde-sspp-clk-status = <0x2b0 0>, <0x2b0 12>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
  qcom,sde-qseed-scalar-version = <0x3000>;
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-sspp-linewidth = <2160>;
  qcom,sde-vig-sspp-linewidth = <4096>;
  qcom,sde-scaling-linewidth = <2560>;
  qcom,sde-mixer-linewidth = <2048>;
  qcom,sde-mixer-blendstages = <0x4>;
  qcom,sde-highest-bank-bit = <0x0 0x1>;
  qcom,sde-ubwc-version = <0x200>;
  qcom,sde-ubwc-swizzle = <0x6>;
  qcom,sde-ubwc-bw-calc-version = <0x1>;
  qcom,sde-ubwc-static = <0x1e>;
  qcom,sde-macrotile-mode = <0x0>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;
  qcom,sde-has-dim-layer;
  qcom,sde-max-bw-low-kbps = <5200000>;
  qcom,sde-max-bw-high-kbps = <6200000>;
  qcom,sde-min-core-ib-kbps = <2500000>;
  qcom,sde-min-llcc-ib-kbps = <0>;
  qcom,sde-min-dram-ib-kbps = <1600000>;
  qcom,sde-dram-channels = <1>;
  qcom,sde-num-nrt-paths = <0>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x2008>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;

  qcom,sde-qos-refresh-rates = <60 120>;
  qcom,sde-danger-lut = <0xffff 0xffff 0x0
   0x0 0xffff 0xffff>, <0x3ffff 0x3ffff 0x0
   0x0 0x3ffff 0x3ffff>;

  qcom,sde-safe-lut = <0xff00 0xff00 0xffff 0x0000 0xff00 0xff00>,
    <0xfe00 0xfe00 0xffff 0x0000 0xfe00 0xfe00>;

  qcom,sde-qos-lut-linear = <0x00112233 0x44556677>, <0x00112234 0x45566777>;
  qcom,sde-qos-lut-macrotile = <0x00112233 0x44556677>, <0x00112234 0x45566777>;
  qcom,sde-qos-lut-macrotile-qseed = <0x00112233 0x66777777>, <0x00112236 0x67777777>;
  qcom,sde-qos-lut-linear-qseed = <0x00112233 0x66777777>, <0x00112236 0x67777777>;
  qcom,sde-qos-lut-nrt = <0x0 0x0>, <0x0 0x0>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-dma-latency = <300>;
  qcom,sde-qos-cpu-irq-latency = <300>;


  qcom,sde-secure-sid-mask = <0x821>;
  qcom,sde-num-mnoc-ports = <1>;
  qcom,sde-axi-bus-width = <32>;

  qcom,sde-reg-bus,vectors-KBps = <0 0>,
    <0 76800>,
    <0 150000>,
    <0 300000>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
  };

  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@5e94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.4";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  frame-threshold-time-us = <1000>;
  reg = <0x05e94000 0x400>,
   <0x05f08000 0x4>,
   <0x05e6b800 0x300>;
  reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@5e94900 {
  compatible = "qcom,dsi-phy-v3.0";
  label = "dsi-phy-0";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0x05e94400 0x800>,
        <0x05e94a00 0x1e0>,
        <0x05f01004 0x8>,
        <0x05e94200 0x100>;
  reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
  pll-label = "dsi_pll_10nm";

  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-lane-config = [00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 80];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage =
     <256>;
    qcom,supply-max-voltage =
     <416>;
    qcom,supply-off-min-voltage =
     <16>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

};
# 2 "../arch/arm64/boot/dts/vendor/qcom/display/holi-sde.dtsi" 2


&soc {
 disp_rdump_memory: disp_rdump_region@85200000 {
  reg = <0x85200000 0x00c00000>;
  label = "disp_rdump_region";
 };

 smmu_sde_unsec: qcom,smmu_sde_unsec_cb {
  compatible = "qcom,smmu_sde_unsec";
  iommus = <&apps_smmu 0x820 0x2>;
  qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
  qcom,iommu-faults = "non-fatal";
  qcom,iommu-earlymap;
 };

 smmu_sde_sec: qcom,smmu_sde_sec_cb {
  compatible = "qcom,smmu_sde_sec";
  iommus = <&apps_smmu 0x821 0x0>;
  qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
  qcom,iommu-faults = "non-fatal";
  qcom,iommu-vmid = <0xa>;
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,sde_rotator";
  reg = <0x5e00000 0xac000>,
   <0x5eb0000 0x2008>;

  reg-names = "mdp_phys",
    "rot_vbif_phys";

  #list-cells = <1>;
  qcom,mdss-rot-mode = <1>;

  clocks =
   <&gcc 83>,
   <&dispcc 1>,
   <&dispcc 15>;
  clock-names = "gcc_iface",
   "iface_clk", "rot_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

  power-domains = <&mdss_mdp>;

  interconnects = <&mmrt_virt 14 &bimc 512>,
    <&bimc 0
     &config_noc 530>;
  interconnect-names = "qcom,rot-data-bus0",
    "qcom,sde-reg-bus";
  qcom,sde-reg-bus,vectors-KBps = <0 0>,
    <0 76800>;


  qcom,mdss-rot-parent = <&mdss_mdp 0>;
  qcom,mdss-rot-xin-id = <10 11>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 3 3 3 3 3 3>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x83C 0x0>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_sde_rot_sec";
   iommus = <&apps_smmu 0x83D 0x0>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xa>;
  };
 };
};

&mdss_mdp {

 #cooling-cells = <2>;

 clocks =
  <&gcc 83>,
  <&gcc 86>,
  <&gcc 88>,
  <&gcc 85>,
  <&dispcc 1>,
  <&dispcc 9>,
  <&dispcc 19>,
  <&dispcc 11>,
  <&dispcc 15>;
 clock-names = "gcc_iface", "gcc_bus", "throttle_clk",
    "div_clk", "iface_clk", "core_clk",
   "vsync_clk", "lut_clk", "rot_clk";
 sde-vdd-supply = <&mdss_core_gdsc>;

 interconnects = <&mmrt_virt 14 &bimc 512>,
   <&bimc 0
    &config_noc 530>;
 interconnect-names = "qcom,sde-data-bus0",
    "qcom,sde-reg-bus";
 qcom,sde-has-idle-pc;
 qcom,sde-wakeup-with-touch;

 qcom,platform-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,platform-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "sde-vdd";
   qcom,supply-min-voltage = <0>;
   qcom,supply-max-voltage = <0>;
   qcom,supply-enable-load = <0>;
   qcom,supply-disable-load = <0>;
  };
 };
};

&mdss_dsi0 {
 vdda-1p2-supply = <&L22A>;
 refgen-supply = <&refgen>;
 clocks = <&dispcc 3>,
  <&dispcc 4>,
  <&dispcc 6>,
  <&dispcc 13>,
  <&dispcc 14>,
  <&dispcc 7>;
 clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
   "pixel_clk", "pixel_clk_rcg", "esc_clk";
};

&mdss_dsi_phy0 {
 vdda-0p9-supply = <&S5A_LEVEL>;
 qcom,panel-allow-phy-poweroff;
 qcom,dsi-pll-ssc-en;
 qcom,dsi-pll-ssc-mode = "down-spread";
 memory-region = <&dfps_data_memory>;
};
# 2 "../arch/arm64/boot/dts/vendor/qcom/display/blair-sde.dtsi" 2

&mdss_dsi0 {
 vdda-1p2-supply = <&L4A>;
};

&mdss_dsi_phy0 {
 compatible = "qcom,dsi-phy-v4.1";
 reg = <0x05e94400 0x800>,
       <0x05e94900 0x264>,
       <0x05f01004 0x8>,
       <0x05e94200 0x100>;
 reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
 pll-label = "dsi_pll_5nm";

 qcom,platform-lane-config = [00 00 0a 0a
         00 00 0a 0a
         00 00 0a 0a
         00 00 0a 0a
         00 00 8a 8a];

 vdda-0p9-supply = <&S1E_LEVEL>;
 qcom,phy-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,phy-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdda-0p9";
   qcom,supply-min-voltage =
    <192>;
   qcom,supply-max-voltage =
    <416>;
   qcom,supply-off-min-voltage =
    <16>;
   qcom,supply-enable-load = <0>;
   qcom,supply-disable-load = <0>;
  };
 };
};
# 3348 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-audio.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,audio-ext-clk.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/holi-audio.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-audio-lpass.dtsi" 1
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <0>;
 };

 dai_dp1: qcom,msm-dai-q6-dp1 {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <1>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0_rx: qcom,msm-dai-q6-mi2s-prim-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-lines = <3>;
  };

  dai_mi2s0_tx: qcom,msm-dai-q6-mi2s-prim-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s1_rx: qcom,msm-dai-q6-mi2s-sec-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-lines = <1>;
  };

  dai_mi2s1_tx: qcom,msm-dai-q6-mi2s-sec-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s2_rx: qcom,msm-dai-q6-mi2s-tert-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s2_tx: qcom,msm-dai-q6-mi2s-tert-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-lines = <3>;
  };

  dai_mi2s3_rx: qcom,msm-dai-q6-mi2s-quat-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-lines = <1>;
  };

  dai_mi2s3_tx: qcom,msm-dai-q6-mi2s-quat-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <7>;
   qcom,msm-mi2s-lines = <2>;
  };

  dai_mi2s4_rx: qcom,msm-dai-q6-mi2s-quin-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <8>;
   qcom,msm-mi2s-lines = <1>;
  };

  dai_mi2s4_tx: qcom,msm-dai-q6-mi2s-quin-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <9>;
   qcom,msm-mi2s-lines = <2>;
  };

  dai_mi2s5_rx: qcom,msm-dai-q6-mi2s-senary-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <10>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s5_tx: qcom,msm-dai-q6-mi2s-senary-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <11>;
   qcom,msm-mi2s-lines = <3>;
  };
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45093>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
   qcom,msm-cdc-dma-data-align = <1>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  afe_proxy_tx_1: qcom,msm-dai-q6-afe-proxy-tx-1 {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <242>;
  };

  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1801 0x0>;
   qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sen_auxpcm: qcom,msm-sen-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "senary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 adsp_loader: qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37200>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36944>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36944>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37201>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36945>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36945>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sep_rx: qcom,msm-dai-tdm-sep-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37216>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36960>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sep_tdm_rx_0: qcom,msm-dai-q6-tdm-sep-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36960>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sep_tx: qcom,msm-dai-tdm-sep-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37217>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36961>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sep_tdm_tx_0: qcom,msm-dai-q6-tdm-sep-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36961>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif0_rx: qcom,msm-dai-tdm-hsif0-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37232>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36976>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif0_tdm_rx_0: qcom,msm-dai-q6-tdm-hsif0-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36976>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif0_tx: qcom,msm-dai-tdm-hsif0-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37231>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36977>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif0_tdm_tx_0: qcom,msm-dai-q6-tdm-hsif0-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36977>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif1_rx: qcom,msm-dai-tdm-hsif1-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37248>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36992>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif1_tdm_rx_0: qcom,msm-dai-q6-tdm-hsif1-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36992>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif1_tx: qcom,msm-dai-tdm-hsif1-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37249>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36993>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif1_tdm_tx_0: qcom,msm-dai-q6-tdm-hsif1-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36993>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif2_rx: qcom,msm-dai-tdm-hsif2-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37264>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <37008>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif2_tdm_rx_0: qcom,msm-dai-q6-tdm-hsif2-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <37008>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif2_tx: qcom,msm-dai-tdm-hsif2-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37265>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <37009>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif2_tdm_tx_0: qcom,msm-dai-q6-tdm-hsif2-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <37009>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };
};
# 3 "../arch/arm64/boot/dts/vendor/qcom/holi-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x00A1 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&audio_apr {
 q6core: qcom,q6core-audio {
  compatible = "qcom,q6core-audio";
  #address-cells = <1>;
  #size-cells = <1>;

  lpass_audio_hw_vote: vote_lpass_audio_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <11>;
   #clock-cells = <1>;
  };

  lpi_tlmm: lpi_pinctrl@a7c0000 {
   compatible = "qcom,lpi-pinctrl";
   reg = <0xa7c0000 0x0>;
   qcom,slew-reg = <0x0a95a000 0x0>;
   clock-names = "lpass_audio_hw_vote";
   clocks = <&lpass_audio_hw_vote 0>;
   qcom,gpios-count = <19>;
   gpio-controller;
   #gpio-cells = <2>;
   qcom,lpi-offset-tbl = <0x00000000>, <0x00001000>,
           <0x00002000>, <0x00003000>,
           <0x00004000>, <0x00005000>,
           <0x00006000>, <0x00007000>,
           <0x00008000>, <0x00009000>,
           <0x0000A000>, <0x0000B000>,
           <0x0000C000>, <0x0000D000>,
           <0x0000E000>, <0x0000F000>,
           <0x00010000>, <0x00011000>,
           <0x00012000>;
   qcom,lpi-slew-offset-tbl = <0x00000000>, <0x00000002>,
         <0x00000004>, <0x00000008>,
         <0x0000000A>, <0x0000000C>,
         <0x00000000>, <0x00000000>,
         <0x00000000>, <0x00000000>,
         <0x00000010>, <0x00000012>,
         <0x00000000>, <0x00000000>,
         <0x00000000>, <0x00000000>,
         <0x00000000>, <0x00000000>,
         <0x00000014>;

  };
 };
};


# 1 "../arch/arm64/boot/dts/vendor/qcom/holi-lpi.dtsi" 1
&lpi_tlmm {
 quat_mi2s_sck {
  quat_mi2s_sck_sleep: quat_mi2s_sck_sleep {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sck_active: quat_mi2s_sck_active {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_ws {
  quat_mi2s_ws_sleep: quat_mi2s_ws_sleep {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_ws_active: quat_mi2s_ws_active {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd0 {
  quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd0_active: quat_mi2s_sd0_active {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd1 {
  quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd1_active: quat_mi2s_sd1_active {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd2 {
  quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd2_active: quat_mi2s_sd2_active {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd3 {
  quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd3_active: quat_mi2s_sd3_active {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_sck {
  lpi_i2s1_sck_sleep: lpi_i2s1_sck_sleep {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_sck_active: lpi_i2s1_sck_active {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_ws {
  lpi_i2s1_ws_sleep: lpi_i2s1_ws_sleep {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_ws_active: lpi_i2s1_ws_active {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_sd0 {
  lpi_i2s1_sd0_sleep: lpi_i2s1_sd0_sleep {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_sd0_active: lpi_i2s1_sd0_active {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_sd1 {
  lpi_i2s1_sd1_sleep: lpi_i2s1_sd1_sleep {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_sd1_active: lpi_i2s1_sd1_active {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_sck {
  lpi_i2s2_sck_sleep: lpi_i2s2_sck_sleep {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_sck_active: lpi_i2s2_sck_active {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_ws {
  lpi_i2s2_ws_sleep: lpi_i2s2_ws_sleep {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_ws_active: lpi_i2s2_ws_active {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_sd0 {
  lpi_i2s2_sd0_sleep: lpi_i2s2_sd0_sleep {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_sd0_active: lpi_i2s2_sd0_active {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_sd1 {
  lpi_i2s2_sd1_sleep: lpi_i2s2_sd1_sleep {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_sd1_active: lpi_i2s2_sd1_active {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sck {
  quat_tdm_sck_sleep: quat_tdm_sck_sleep {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sck_active: quat_tdm_sck_active {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_ws {
  quat_tdm_ws_sleep: quat_tdm_ws_sleep {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_ws_active: quat_tdm_ws_active {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd0 {
  quat_tdm_sd0_sleep: quat_tdm_sd0_sleep {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd0_active: quat_tdm_sd0_active {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd1 {
  quat_tdm_sd1_sleep: quat_tdm_sd1_sleep {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd1_active: quat_tdm_sd1_active {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd2 {
  quat_tdm_sd2_sleep: quat_tdm_sd2_sleep {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd2_active: quat_tdm_sd2_active {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd3 {
  quat_tdm_sd3_sleep: quat_tdm_sd3_sleep {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd3_active: quat_tdm_sd3_active {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_sck {
  lpi_tdm1_sck_sleep: lpi_tdm1_sck_sleep {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_sck_active: lpi_tdm1_sck_active {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_ws {
  lpi_tdm1_ws_sleep: lpi_tdm1_ws_sleep {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_ws_active: lpi_tdm1_ws_active {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_sd0 {
  lpi_tdm1_sd0_sleep: lpi_tdm1_sd0_sleep {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_sd0_active: lpi_tdm1_sd0_active {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_sd1 {
  lpi_tdm1_sd1_sleep: lpi_tdm1_sd1_sleep {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_sd1_active: lpi_tdm1_sd1_active {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_sck {
  lpi_tdm2_sck_sleep: lpi_tdm2_sck_sleep {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_sck_active: lpi_tdm2_sck_active {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_ws {
  lpi_tdm2_ws_sleep: lpi_tdm2_ws_sleep {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_ws_active: lpi_tdm2_ws_active {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_sd0 {
  lpi_tdm2_sd0_sleep: lpi_tdm2_sd0_sleep {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_sd0_active: lpi_tdm2_sd0_active {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_sd1 {
  lpi_tdm2_sd1_sleep: lpi_tdm2_sd1_sleep {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_sd1_active: lpi_tdm2_sd1_active {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sck {
  quat_aux_sck_sleep: quat_aux_sck_sleep {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sck_active: quat_aux_sck_active {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_ws {
  quat_aux_ws_sleep: quat_aux_ws_sleep {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_ws_active: quat_aux_ws_active {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd0 {
  quat_aux_sd0_sleep: quat_aux_sd0_sleep {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd0_active: quat_aux_sd0_active {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd1 {
  quat_aux_sd1_sleep: quat_aux_sd1_sleep {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd1_active: quat_aux_sd1_active {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd2 {
  quat_aux_sd2_sleep: quat_aux_sd2_sleep {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd2_active: quat_aux_sd2_active {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd3 {
  quat_aux_sd3_sleep: quat_aux_sd3_sleep {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd3_active: quat_aux_sd3_active {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_sck {
  lpi_aux1_sck_sleep: lpi_aux1_sck_sleep {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_sck_active: lpi_aux1_sck_active {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_ws {
  lpi_aux1_ws_sleep: lpi_aux1_ws_sleep {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_ws_active: lpi_aux1_ws_active {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_sd0 {
  lpi_aux1_sd0_sleep: lpi_aux1_sd0_sleep {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_sd0_active: lpi_aux1_sd0_active {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_sd1 {
  lpi_aux1_sd1_sleep: lpi_aux1_sd1_sleep {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_sd1_active: lpi_aux1_sd1_active {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_sck {
  lpi_aux2_sck_sleep: lpi_aux2_sck_sleep {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_sck_active: lpi_aux2_sck_active {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_ws {
  lpi_aux2_ws_sleep: lpi_aux2_ws_sleep {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_ws_active: lpi_aux2_ws_active {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_sd0 {
  lpi_aux2_sd0_sleep: lpi_aux2_sd0_sleep {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_sd0_active: lpi_aux2_sd0_active {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_sd1 {
  lpi_aux2_sd1_sleep: lpi_aux2_sd1_sleep {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_sd1_active: lpi_aux2_sd1_active {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 tx_swr_clk_sleep: tx_swr_clk_sleep {
  mux {
   pins = "gpio0";
   function = "func1";
   input-enable;
   bias-pull-down;
  };

  config {
   pins = "gpio0";
   drive-strength = <10>;
  };
 };

 tx_swr_clk_active: tx_swr_clk_active {
  mux {
   pins = "gpio0";
   function = "func1";
  };

  config {
   pins = "gpio0";
   drive-strength = <10>;
   slew-rate = <1>;
   bias-disable;
  };
 };

 tx_swr_data0_sleep: tx_swr_data0_sleep {
  mux {
   pins = "gpio1";
   function = "func1";
  };

  config {
   pins = "gpio1";
   drive-strength = <10>;
   input-enable;
   bias-bus-hold;
  };
 };

 tx_swr_data0_active: tx_swr_data0_active {
  mux {
   pins = "gpio1";
   function = "func1";
  };

  config {
   pins = "gpio1";
   drive-strength = <10>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 tx_swr_data1_sleep: tx_swr_data1_sleep {
  mux {
   pins = "gpio2";
   function = "func1";
  };

  config {
   pins = "gpio2";
   drive-strength = <10>;
   input-enable;
   bias-pull-down;
  };
 };

 tx_swr_data1_active: tx_swr_data1_active {
  mux {
   pins = "gpio2";
   function = "func1";
  };

  config {
   pins = "gpio2";
   drive-strength = <10>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 tx_swr_data2_sleep: tx_swr_data2_sleep {
  mux {
   pins = "gpio18";
   function = "func2";
  };

  config {
   pins = "gpio18";
   drive-strength = <10>;
   input-enable;
   bias-pull-down;
  };
 };

 tx_swr_data2_active: tx_swr_data2_active {
  mux {
   pins = "gpio18";
   function = "func2";
  };

  config {
   pins = "gpio18";
   drive-strength = <10>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 rx_swr_clk_sleep: rx_swr_clk_sleep {
  mux {
   pins = "gpio3";
   function = "func1";
  };

  config {
   pins = "gpio3";
   drive-strength = <10>;
   input-enable;
   bias-pull-down;
  };
 };

 rx_swr_clk_active: rx_swr_clk_active {
  mux {
   pins = "gpio3";
   function = "func1";
  };

  config {
   pins = "gpio3";
   drive-strength = <10>;
   slew-rate = <1>;
   bias-disable;
  };
 };

 rx_swr_data_sleep: rx_swr_data_sleep {
  mux {
   pins = "gpio4";
   function = "func1";
  };

  config {
   pins = "gpio4";
   drive-strength = <10>;
   input-enable;
   bias-pull-down;
  };
 };

 rx_swr_data_active: rx_swr_data_active {
  mux {
   pins = "gpio4";
   function = "func1";
  };

  config {
   pins = "gpio4";
   drive-strength = <10>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 rx_swr_data1_sleep: rx_swr_data1_sleep {
  mux {
   pins = "gpio5";
   function = "func1";
  };

  config {
   pins = "gpio5";
   drive-strength = <10>;
   input-enable;
   bias-pull-down;
  };
 };

 rx_swr_data1_active: rx_swr_data1_active {
  mux {
   pins = "gpio5";
   function = "func1";
  };

  config {
   pins = "gpio5";
   drive-strength = <10>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 cdc_dmic01_clk_active: dmic01_clk_active {
  mux {
   pins = "gpio6";
   function = "func1";
  };

  config {
   pins = "gpio6";
   drive-strength = <8>;
   output-high;
  };
 };

 cdc_dmic01_clk_sleep: dmic01_clk_sleep {
  mux {
   pins = "gpio6";
   function = "func1";
  };

  config {
   pins = "gpio6";
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 cdc_dmic01_data_active: dmic01_data_active {
  mux {
   pins = "gpio7";
   function = "func1";
  };

  config {
   pins = "gpio7";
   drive-strength = <8>;
   input-enable;
  };
 };

 cdc_dmic01_data_sleep: dmic01_data_sleep {
  mux {
   pins = "gpio7";
   function = "func1";
  };

  config {
   pins = "gpio7";
   drive-strength = <2>;
   pull-down;
   input-enable;
  };
 };

 cdc_dmic23_clk_active: dmic23_clk_active {
  mux {
   pins = "gpio8";
   function = "func1";
  };

  config {
   pins = "gpio8";
   drive-strength = <8>;
   output-high;
  };
 };

 cdc_dmic23_clk_sleep: dmic23_clk_sleep {
  mux {
   pins = "gpio8";
   function = "func1";
  };

  config {
   pins = "gpio8";
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 cdc_dmic23_data_active: dmic23_data_active {
  mux {
   pins = "gpio9";
   function = "func1";
  };

  config {
   pins = "gpio9";
   drive-strength = <8>;
   input-enable;
  };
 };

 cdc_dmic23_data_sleep: dmic23_data_sleep {
  mux {
   pins = "gpio9";
   function = "func1";
  };

  config {
   pins = "gpio9";
   drive-strength = <2>;
   pull-down;
   input-enable;
  };
 };

 cdc_dmic45_clk_active: dmic45_clk_active {
  mux {
   pins = "gpio12";
   function = "func1";
  };

  config {
   pins = "gpio12";
   drive-strength = <8>;
   output-high;
  };
 };

 cdc_dmic45_clk_sleep: dmic45_clk_sleep {
  mux {
   pins = "gpio12";
   function = "func1";
  };

  config {
   pins = "gpio12";
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 cdc_dmic45_data_active: dmic45_data_active {
  mux {
   pins = "gpio13";
   function = "func1";
  };

  config {
   pins = "gpio13";
   drive-strength = <8>;
   input-enable;
  };
 };

 cdc_dmic45_data_sleep: dmic45_data_sleep {
  mux {
   pins = "gpio13";
   function = "func1";
  };

  config {
   pins = "gpio13";
   drive-strength = <2>;
   pull-down;
   input-enable;
  };
 };

 wsa_mclk_active: wsa_mclk_active {
  mux {
   pins = "gpio17";
   function = "func2";
  };

  config {
   pins = "gpio17";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 wsa_mclk_sleep: wsa_mclk_sleep {
  mux {
   pins = "gpio17";
   function = "func2";
  };

  config {
   pins = "gpio17";
   drive-strength = <2>;
   bias-pull-down;
  };
 };
};
# 56 "../arch/arm64/boot/dts/vendor/qcom/holi-audio.dtsi" 2
&q6core {
 rx_swr_gpios: rx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&rx_swr_clk_active &rx_swr_data_active
    &rx_swr_data1_active>;
  pinctrl-1 = <&rx_swr_clk_sleep &rx_swr_data_sleep
    &rx_swr_data1_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <131>;
  #gpio-cells = <0>;
 };

 va_swr_gpios: va_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&tx_swr_clk_active &tx_swr_data0_active
       &tx_swr_data1_active &tx_swr_data2_active>;
  pinctrl-1 = <&tx_swr_clk_sleep &tx_swr_data0_sleep
       &tx_swr_data1_sleep &tx_swr_data2_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <128 129>;
  #gpio-cells = <0>;
 };

 cdc_dmic01_gpios: cdc_dmic01_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
  pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <133 134>;
  #gpio-cells = <0>;
 };

 cdc_dmic23_gpios: cdc_dmic23_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
  pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <136>;
  #gpio-cells = <0>;
 };

 wsa881x_analog_clk_gpio: wsa_clk {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_mclk_active>;
  pinctrl-1 = <&wsa_mclk_sleep>;
  qcom,lpi-gpios;
  #gpio-cells = <0>;
 };
};

&q6core {
 bolero: bolero-cdc {
  compatible = "qcom,bolero-codec";
  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;
  bolero-clk-rsc-mngr {
   compatible = "qcom,bolero-clk-rsc-mngr";
  };

  va_macro: va-macro@A730000 {
   swr0: va_swr_master {
   };
  };

  rx_macro: rx-macro@A600000 {
   swr1: rx_swr_master {
   };
  };

 };
};

&q6core {
 holi_snd: sound {
  compatible = "qcom,holi-asoc-snd";
  qcom,mi2s-audio-intf = <1>;
  qcom,auxpcm-audio-intf = <1>;
  qcom,wcn-btfm = <0>;
  qcom,afe-rxtx-lb = <0>;
  qcom,is-wcd937x-codec = <1>;

  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_mi2s0_rx>, <&dai_mi2s0_tx>,
    <&dai_mi2s1_rx>, <&dai_mi2s1_tx>,
    <&dai_mi2s2_rx>, <&dai_mi2s2_tx>,
    <&dai_mi2s3_rx>, <&dai_mi2s3_tx>,
    <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&afe_proxy_tx_1>,
    <&proxy_rx>, <&proxy_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&va_cdc_dma_0_tx>, <&va_cdc_dma_1_tx>,
    <&va_cdc_dma_2_tx>,
    <&rx_cdc_dma_0_rx>, <&tx_cdc_dma_0_tx>,
    <&rx_cdc_dma_1_rx>, <&tx_cdc_dma_1_tx>,
    <&rx_cdc_dma_2_rx>, <&tx_cdc_dma_2_tx>,
    <&rx_cdc_dma_3_rx>, <&tx_cdc_dma_3_tx>,
    <&rx_cdc_dma_4_rx>, <&tx_cdc_dma_4_tx>,
    <&rx_cdc_dma_5_rx>, <&tx_cdc_dma_5_tx>,
    <&rx_cdc_dma_7_rx>,<&afe_loopback_tx>;
  asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-mi2s.6", "msm-dai-q6-mi2s.7",
    "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4",
    "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.242",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
    "msm-dai-q6-dev.16401",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-cdc-dma-dev.45089",
    "msm-dai-cdc-dma-dev.45091",
    "msm-dai-cdc-dma-dev.45093",
    "msm-dai-cdc-dma-dev.45104",
    "msm-dai-cdc-dma-dev.45105",
    "msm-dai-cdc-dma-dev.45106",
    "msm-dai-cdc-dma-dev.45107",
    "msm-dai-cdc-dma-dev.45108",
    "msm-dai-cdc-dma-dev.45109",
    "msm-dai-cdc-dma-dev.45110",
    "msm-dai-cdc-dma-dev.45111",
    "msm-dai-cdc-dma-dev.45112",
    "msm-dai-cdc-dma-dev.45113",
    "msm-dai-cdc-dma-dev.45114",
    "msm-dai-cdc-dma-dev.45115",
    "msm-dai-cdc-dma-dev.45118",
    "msm-dai-q6-dev.24577";
 };
};
# 3349 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/blair-usb.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/phy/qcom,blair-qmp-usb3.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/blair-usb.dtsi" 2

&soc {

 usb0: ssusb@4e00000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x4e00000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0xe0 0x0>;
  qcom,iommu-dma = "atomic";
  qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts-extended = <&intc 0 302 4>,
    <&wakegic 12 4>,
    <&wakegic 93 1>,
    <&wakegic 94 1>;
  interrupt-names = "pwr_event_irq", "ss_phy_irq",
    "dm_hs_phy_irq", "dp_hs_phy_irq";

  clocks = <&gcc 168>,
   <&gcc 155>,
   <&gcc 79>,
   <&gcc 174>,
   <&gcc 173>,
   <&gcc 170>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "xo", "sleep_clk", "utmi_clk";

  resets = <&gcc 14>;
  reset-names = "core_reset";

  USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
  dpdm-supply = <&usb2_phy0>;
  qcom,usb-charger;

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <66666667>;

  interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
  interconnects = <&system_noc 31 &bimc 512>,
    <&system_noc 31 &config_noc 536>,
    <&bimc 0 &config_noc 555>;

  qcom,interconnect-values-nom =
      <1000000 1550000>,
      <0 2400>,
      <0 40000>;
  qcom,interconnect-values-svs =
      <240000 700000>,
      <0 2400>,
      <0 40000>;

  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,pm-qos-latency = <61>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  qcom,gsi-disable-io-coherency;

  dwc3@4e00000 {
   compatible = "snps,dwc3";
   reg = <0x4e00000 0xcd00>;
   interrupt-parent = <&intc>;
   interrupts = <0 255 4>;
   usb-phy = <&usb2_phy0>, <&usb_qmp_dp_phy>;
   tx-fifo-resize;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,is-utmi-l1-suspend;
   snps,usb2-gadget-lpm-disable;
   snps,dis-u1-entry-quirk;
   snps,dis-u2-entry-quirk;
   snps,dis_u2_susphy_quirk;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };
 };


 usb2_phy0: hsphy@162b000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x162B000 0x114>,
   <0x0162A000 0x1000>;
  reg-names = "hsusb_phy_base",
   "eud_enable_reg";

  vdd-supply = <&L7A>;
  vdda18-supply = <&L10A>;
  vdda33-supply = <&L7E>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&rpmcc 0>;
  clock-names = "ref_clk_src";

  resets = <&gcc 9>;
  reset-names = "phy_reset";
  qcom,param-override-seq =
   <0xa6 0x6c
    0x85 0x70
    0x16 0x74>;
 };


 usb_qmp_dp_phy: ssphy@1630000 {
  compatible = "qcom,usb-ssphy-qmp-dp-combo";
  reg = <0x1630000 0x3000>;
  reg-names = "qmp_phy_base";
  vdd-supply = <&L18A>;
  qcom,vdd-voltage-level = <0 880000 880000>;
  core-supply = <&L4A>;
  qcom,qmp-phy-init-seq =

   <0x1010 0x01 0
   0x101C 0x31 0
   0x1020 0x01 0
   0x1024 0xDE 0
   0x1028 0x07 0
   0x1030 0xDE 0
   0x1034 0x07 0
   0x1050 0x0A 0
   0x1060 0x20 0
   0x1074 0x06 0
   0x1078 0x06 0
   0x107C 0x16 0
   0x1080 0x16 0
   0x1084 0x36 0
   0x1088 0x36 0
   0x1094 0x1A 0
   0x10A4 0x04 0
   0x10AC 0x14 0
   0x10B0 0x34 0
   0x10B4 0x34 0
   0x10B8 0x82 0
   0x10BC 0x82 0
   0x10C4 0x82 0
   0x10CC 0xAB 0
   0x10D0 0xEA 0
   0x10D4 0x02 0
   0x10D8 0xAB 0
   0x10DC 0xEA 0
   0x10E0 0x02 0
   0x110C 0x02 0
   0x1110 0x24 0
   0x1118 0x24 0
   0x111C 0x02 0
   0x1158 0x01 0
   0x116C 0x08 0
   0x11AC 0xCA 0
   0x11B0 0x1E 0
   0x11B4 0xCA 0
   0x11B8 0x1E 0
   0x11BC 0x11 0
   0x1234 0x60 0
   0x1238 0x60 0
   0x123C 0x11 0
   0x1240 0x02 0
   0x1284 0xD5 0
   0x1288 0x00 0
   0x129C 0x12 0
   0x1304 0x40 0
   0x1408 0x09 0
   0x1414 0x05 0
   0x1430 0x2F 0
   0x1434 0x7F 0
   0x143C 0xFF 0
   0x1440 0x0F 0
   0x1444 0x99 0
   0x144C 0x08 0
   0x1450 0x08 0
   0x1454 0x00 0
   0x1458 0x04 0
   0x14D4 0x54 0
   0x14D8 0x0C 0
   0x14EC 0x0F 0
   0x14F0 0x4A 0
   0x14F4 0x0A 0
   0x14F8 0xC0 0
   0x14FC 0x00 0
   0x1510 0x77 0
   0x151C 0x04 0
   0x1524 0x0E 0
   0x1570 0xFF 0
   0x1574 0x7F 0
   0x1578 0x7F 0
   0x157C 0x7F 0
   0x1580 0x97 0
   0x1584 0xDC 0
   0x1588 0xDC 0
   0x158C 0x5C 0
   0x1590 0x7B 0
   0x1594 0xB4 0
   0x15B4 0x04 0
   0x15B8 0x38 0
   0x1460 0xA0 0
   0x15BC 0x0C 0
   0x14DC 0x1F 0
   0x15C4 0x10 0
   0x1634 0x60 0
   0x1638 0x60 0
   0x163C 0x11 0
   0x1640 0x02 0
   0x1684 0xD5 0
   0x1688 0x00 0
   0x169C 0x12 0
   0x1704 0x54 0
   0x1808 0x09 0
   0x1814 0x05 0
   0x1830 0x2F 0
   0x1834 0x7F 0
   0x183C 0xFF 0
   0x1840 0x0F 0
   0x1844 0x99 0
   0x184C 0x08 0
   0x1850 0x08 0
   0x1854 0x00 0
   0x1858 0x04 0
   0x18D4 0x54 0
   0x18D8 0x0C 0
   0x18EC 0x0F 0
   0x18F0 0x4A 0
   0x18F4 0x0A 0
   0x18F8 0xC0 0
   0x18FC 0x00 0
   0x1910 0x77 0
   0x191C 0x04 0
   0x1924 0x0E 0
   0x1970 0x7F 0
   0x1974 0xFF 0
   0x1978 0x3F 0
   0x197C 0x7F 0
   0x1980 0xA6 0
   0x1984 0xDC 0
   0x1988 0xDC 0
   0x198C 0x5C 0
   0x1990 0x7B 0
   0x1994 0xB4 0
   0x19B4 0x04 0
   0x19B8 0x38 0
   0x1860 0xA0 0
   0x19BC 0x0C 0
   0x18DC 0x1F 0
   0x19C4 0x10 0
   0x1CC4 0xD0 0
   0x1CC8 0x07 0
   0x1CCC 0x20 0
   0x1CD8 0x13 0
   0x1CDC 0x21 0
   0x1D88 0xA9 0
   0x1DB0 0x0A 0
   0x1DC0 0x88 0
   0x1DC4 0x13 0
   0x1DD0 0x0C 0
   0x1DDC 0x4B 0
   0x1DEC 0x10 0
   0x1F18 0xF8 0
   0x1F38 0x07 0
   0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
   <0x1C14
    0x1F08
    0x1F14
    0x1C40
    0x1C00
    0x1C44
    0xffff
    0x0008
    0x0004
    0x001C
    0x0000
    0x0010
    0x1C8C
    0x0024>;

  clocks = <&gcc 176>,
   <&gcc 177>,
   <&rpmcc 0>,
   <&gcc 174>,
   <&gcc 176>;
  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "com_aux_clk";

  resets = <&gcc 19>,
   <&gcc 20>;
  reset-names = "global_phy_reset", "phy_reset";
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x0af 0x0>;
  qcom,iommu-dma = "disabled";
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };
};
# 3350 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/ipcc-test-holi.dtsi" 1
# 1 "../arch/arm64/boot/dts/vendor/qcom/ipcc-test.dtsi" 1


&soc {
 ipcc_self_ping_apss: ipcc-self-ping-apss {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 8
   2 4>;
  mboxes = <&ipcc_mproc 8 2>;
 };

 ipcc_self_ping_cdsp: ipcc-self-ping-cdsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 6
    3 4>;
  mboxes = <&ipcc_mproc 6 3>;
 };

 ipcc_self_ping_adsp: ipcc-self-ping-adsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 3
    3 4>;
  mboxes = <&ipcc_mproc 3 3>;
 };

 ipcc_self_ping_slpi: ipcc-self-ping-slpi {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 4
    3 4>;
  mboxes = <&ipcc_mproc 4 3>;
 };
};
# 2 "../arch/arm64/boot/dts/vendor/qcom/ipcc-test-holi.dtsi" 2

&soc {
 /delete-node/ ipcc-self-ping-slpi;
};
# 3351 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2

&L7A {
 regulator-min-microvolt = <720000>;
};

&L2E {
 regulator-min-microvolt = <352000>;
 regulator-max-microvolt = <796000>;
};

&L3E {
 regulator-min-microvolt = <1000000>;
};

&L7E {
 regulator-max-microvolt = <3544000>;
};

&gcc_camss_top_gdsc {
 status = "ok";
};

&gcc_ufs_phy_gdsc {
 status = "ok";
};

&gcc_usb30_prim_gdsc {
 status = "ok";
};

&gcc_vcodec0_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&gcc_venus_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu1_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu0_gdsc {
 status = "ok";
};

&mdss_core_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&gpu_cx_gdsc {
 parent-supply = <&S2E_LEVEL>;
 status = "ok";
};

&gpu_gx_gdsc {
 parent-supply = <&S8A_LEVEL>;
 status = "ok";
};

&qupv3_se1_4uart {
 status = "ok";
};

&qupv3_se9_2uart {
 status = "ok";
};

&msm_gpu {
 qcom,chipid = <0x06010901>;
 vdd-parent-supply = <&S8A_LEVEL>;
 qcom,no-nap;

 /delete-node/qcom,gpu-pwrlevel-bins;







 qcom,gpu-pwrlevel-bins {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "qcom,gpu-pwrlevel-bins";

  qcom,gpu-pwrlevels-0 {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,speed-bin = <0>;
   qcom,ca-target-pwrlevel = <5>;
   qcom,initial-pwrlevel = <6>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <900000000>;
    qcom,level = <416>;

    qcom,bus-freq-ddr7 = <9>;
    qcom,bus-min-ddr7 = <8>;
    qcom,bus-max-ddr7 = <9>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <840000000>;
    qcom,level = <384>;

    qcom,bus-freq-ddr7 = <8>;
    qcom,bus-min-ddr7 = <7>;
    qcom,bus-max-ddr7 = <9>;

   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <770000000>;
    qcom,level = <320>;

    qcom,bus-freq-ddr7 = <7>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <9>;

   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <650000000>;
    qcom,level = <256>;

    qcom,bus-freq-ddr7 = <6>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <8>;

   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <490000000>;
    qcom,level = <192>;

    qcom,bus-freq-ddr7 = <5>;
    qcom,bus-min-ddr7 = <4>;
    qcom,bus-max-ddr7 = <7>;

   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <390000000>;
    qcom,level = <128>;

    qcom,bus-freq-ddr7 = <4>;
    qcom,bus-min-ddr7 = <2>;
    qcom,bus-max-ddr7= <5>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <266000000>;
    qcom,level = <64>;

    qcom,bus-freq-ddr7 = <2>;
    qcom,bus-min-ddr7 = <1>;
    qcom,bus-max-ddr7 = <4>;
   };

  };

  qcom,gpu-pwrlevels-1 {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,speed-bin = <190>;
   qcom,ca-target-pwrlevel = <5>;
   qcom,initial-pwrlevel = <6>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <900000000>;
    qcom,level = <416>;

    qcom,bus-freq-ddr7 = <9>;
    qcom,bus-min-ddr7 = <8>;
    qcom,bus-max-ddr7 = <9>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <840000000>;
    qcom,level = <384>;

    qcom,bus-freq-ddr7 = <8>;
    qcom,bus-min-ddr7 = <7>;
    qcom,bus-max-ddr7 = <9>;

   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <770000000>;
    qcom,level = <320>;

    qcom,bus-freq-ddr7 = <7>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <9>;

   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <650000000>;
    qcom,level = <256>;

    qcom,bus-freq-ddr7 = <6>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <8>;

   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <490000000>;
    qcom,level = <192>;

    qcom,bus-freq-ddr7 = <5>;
    qcom,bus-min-ddr7 = <4>;
    qcom,bus-max-ddr7 = <7>;

   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <390000000>;
    qcom,level = <128>;

    qcom,bus-freq-ddr7 = <4>;
    qcom,bus-min-ddr7 = <2>;
    qcom,bus-max-ddr7= <5>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <266000000>;
    qcom,level = <64>;

    qcom,bus-freq-ddr7 = <2>;
    qcom,bus-min-ddr7 = <1>;
    qcom,bus-max-ddr7 = <4>;
   };

  };

  qcom,gpu-pwrlevels-2 {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,speed-bin = <177>;
   qcom,ca-target-pwrlevel = <4>;
   qcom,initial-pwrlevel = <5>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <840000000>;
    qcom,level = <384>;

    qcom,bus-freq-ddr7 = <8>;
    qcom,bus-min-ddr7 = <7>;
    qcom,bus-max-ddr7 = <9>;

   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <770000000>;
    qcom,level = <320>;

    qcom,bus-freq-ddr7 = <7>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <9>;

   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <650000000>;
    qcom,level = <256>;

    qcom,bus-freq-ddr7 = <6>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <8>;

   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <490000000>;
    qcom,level = <192>;

    qcom,bus-freq-ddr7 = <5>;
    qcom,bus-min-ddr7 = <4>;
    qcom,bus-max-ddr7 = <7>;

   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <390000000>;
    qcom,level = <128>;

    qcom,bus-freq-ddr7 = <4>;
    qcom,bus-min-ddr7 = <2>;
    qcom,bus-max-ddr7= <5>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <266000000>;
    qcom,level = <64>;

    qcom,bus-freq-ddr7 = <2>;
    qcom,bus-min-ddr7 = <1>;
    qcom,bus-max-ddr7 = <4>;
   };
  };

  qcom,gpu-pwrlevels-3 {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,speed-bin = <148>;
   qcom,ca-target-pwrlevel = <3>;
   qcom,initial-pwrlevel = <4>;



   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <700000000>;
    qcom,level = <320>;

    qcom,bus-freq-ddr7 = <9>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <9>;

   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <650000000>;
    qcom,level = <256>;

    qcom,bus-freq-ddr7 = <6>;
    qcom,bus-min-ddr7 = <5>;
    qcom,bus-max-ddr7 = <8>;

   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <490000000>;
    qcom,level = <192>;

    qcom,bus-freq-ddr7 = <5>;
    qcom,bus-min-ddr7 = <4>;
    qcom,bus-max-ddr7 = <7>;

   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <390000000>;
    qcom,level = <128>;

    qcom,bus-freq-ddr7 = <4>;
    qcom,bus-min-ddr7 = <2>;
    qcom,bus-max-ddr7= <5>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <266000000>;
    qcom,level = <64>;

    qcom,bus-freq-ddr7 = <2>;
    qcom,bus-min-ddr7 = <1>;
    qcom,bus-max-ddr7 = <4>;
   };
  };
 };
};

&soc {
 icnss: qcom,icnss@C800000 {
  compatible = "qcom,icnss";
  reg = <0xC800000 0x800000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_ipa";
  iommus = <&apps_smmu 0x80 0x1>;
  interrupts = <0 358 4 >,
        <0 359 4 >,
        <0 360 4 >,
        <0 361 4 >,
        <0 362 4 >,
        <0 363 4 >,
        <0 364 4 >,
        <0 365 4 >,
        <0 366 4 >,
        <0 367 4 >,
        <0 368 4 >,
        <0 369 4 >;
  qcom,iommu-dma = "fastmap";
  qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
  qcom,wlan-msa-fixed-region = <&pil_wlan_mem>;
  qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
  qcom,iommu-geometry = <0xa0000000 0x10010000>;
  vdd-cx-mx-supply = <&L2E>;
  vdd-1.8-xo-supply = <&L16A>;
  vdd-1.3-rfa-supply = <&L2A>;
  vdd-3.3-ch1-supply = <&L21A>;
  vdd-3.3-ch0-supply = <&L23A>;
  vdd-smps-supply = <&S5A>;
  qcom,vdd-cx-mx-config = <640000 640000>;
  qcom,vdd-3.3-ch1-config = <3000000 3312000>;
  qcom,vdd-3.3-ch0-config = <3000000 3312000>;
  qcom,smp2p_map_wlan_1_in {
   interrupts-extended = <&smp2p_wlan_1_in 0 0>,
           <&smp2p_wlan_1_in 1 0>;
   interrupt-names = "qcom,smp2p-force-fatal-error",
       "qcom,smp2p-early-crash-ind";
  };
 };

 bluetooth: bt_wcn3990 {
  compatible = "qcom,wcn3990";
  qcom,bt-sw-ctrl-gpio = <&tlmm 69 0>;
  qcom,bt-vdd-smps-supply = <&S5A>;
  qcom,bt-vdd-io-supply = <&L9A>;
  qcom,bt-vdd-core-supply = <&L2A>;
  qcom,bt-vdd-pa-supply = <&L23A>;
  qcom,bt-vdd-xtal-supply = <&L16A>;

  qcom,bt-vdd-smps-config = <984000 984000 1 0>;
  qcom,bt-vdd-io-config = <1700000 1900000 1 0>;
  qcom,bt-vdd-core-config = <1304000 1304000 1 0>;
  qcom,bt-vdd-pa-config = <3000000 3312000 1 0>;
  qcom,bt-vdd-xtal-config = <1700000 1900000 1 0>;
 };

 cxip-cdev@3ed000 {
  status = "disabled";
 };
};

&thermal_zones {
 /delete-node/ q6-hvx-step;

 q6-hvx-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "step_wise";

  trips {
   q6_hvx_trip0: q6-hvx-trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   q6_hvx_cx_mon: q6-hvx-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   q6-hvx-cdev0 {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&cdsp_sw (~0)
       (~0)>;
   };

   q6-hvx-cx-cdev0 {
    trip = <&q6_hvx_cx_mon>;

    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   q6-hvx-cx-cdev1 {
    trip = <&q6_hvx_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };

   q6-hvx-cx-cdev2 {
    trip = <&q6_hvx_cx_mon>;
    cooling-device = <&cdsp_sw 4 4>;
   };
  };
 };
};

&msm_vidc {
 qcom,cx-ipeak-data = <&cx_ipeak_lm 6>;
 qcom,clock-freq-threshold = <300000000>;
};


# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-rdbg.dtsi" 1
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };

 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 3892 "../arch/arm64/boot/dts/vendor/qcom/blair.dtsi" 2
# 16 "../arch/arm64/boot/dts/vendor/qcom/blair-moto-rhodep-base.dts" 2

/ {
 qcom,board-id = <0 0>;
 channel-id-map = "";



 chosen: chosen { };
 aliases: aliases { };
 reserved_memory: reserved-memory { };
 mot_batterydata: qcom,battery-data { };
 utags: utags { };
 hw: hw { };
};

&reserved_memory {
        /delete-node/ ramoops;
};

&tlmm {
 /delete-node/ nfc;
};

&firmware {
        /delete-node/ android;
};

&mdss_dsi_phy0 {
 /delete-property/ qcom,dsi-pll-ssc-en;
};

&soc {
 icnss: qcom,icnss@C800000 {
  /delete-property/ vdd-3.3-ch1-supply;
  /delete-property/ qcom,vdd-3.3-ch1-config;
 };
};
