05/10/25 11:21:31 ########################################################################
05/10/25 11:21:31 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../verilog.xls
05/10/25 11:21:32 
#######################################################################
##### mix_0.pl (Revision: 1.38 )
#####
##### MIX  
#####   MixUtils    1.83 $
#####   MixUtils::IO    1.32 $
#####   MixParser   1.60 $
#####   MixWriter   1.66 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.14 $
#####   MixReport 1.6 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/10/25 11:21:32 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/verilog/../verilog.xls
05/10/25 11:21:32 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/verilog/../verilog.xls
05/10/25 11:21:32 WARNING: INFO: Not all lowercase in new inst element TESTBENCH!
05/10/25 11:21:32 Add_port: signal sig_i_ae adds port sig_i_ae to instance inst_t
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_i_ae!
05/10/25 11:21:32 Add_port: signal sig_i_ae adds port p_mix_sig_i_ae_gi to instance inst_a
05/10/25 11:21:32 Add_port: signal sig_i_a adds port sig_i_a to instance inst_t
05/10/25 11:21:32 Add_port: signal sig_o_ae adds port sig_o_ae to instance inst_t
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_o_ae!
05/10/25 11:21:32 Add_port: signal sig_o_ae adds port p_mix_sig_o_ae_go to instance inst_a
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_01!
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_01!
05/10/25 11:21:32 Add_port: signal sig_01 adds port p_mix_sig_01_go to instance inst_a
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_06!
05/10/25 11:21:32 WARNING: WARNING: Signal sig_06 has mixed links into instance inst_b!
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_06!
05/10/25 11:21:32 WARNING: WARNING: Possible io mode conflict for sig_06 at inst_a
05/10/25 11:21:32 Add_port: signal sig_06 adds port p_mix_sig_06_gi to instance inst_a
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_04!
05/10/25 11:21:32 Add_port: signal sig_04 adds port p_mix_sig_04_gi to instance inst_a
05/10/25 11:21:32 Add_port: signal sig_i_a2 adds port sig_i_a2 to instance inst_t
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_03!
05/10/25 11:21:32 Add_port: signal sig_03 adds port p_mix_sig_03_go to instance inst_a
05/10/25 11:21:32 Add_port: signal sig_o_a adds port sig_o_a to instance inst_t
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_05!
05/10/25 11:21:32 Adding port to hierachy module inst_a for signal sig_05!
05/10/25 11:21:32 Add_port: signal sig_05 adds port p_mix_sig_05_2_1_go to instance inst_a
05/10/25 11:21:32 Add_port: signal sig_o_a2 adds port sig_o_a2 to instance inst_t
05/10/25 11:21:32 Autoreducing port type for signal sig_02 to std_ulogic
05/10/25 11:21:32 Autoreducing port type for signal sig_02 to std_ulogic
05/10/25 11:21:32 Autoreducing port type for signal sig_02 to std_ulogic
05/10/25 11:21:32 Autoreducing port type for signal sig_02 to std_ulogic
05/10/25 11:21:32 Autoreducing port type for signal sig_05 to std_ulogic
05/10/25 11:21:33 WARNING: File verilog-mixed.xls already exists! Contents will be changed
05/10/25 11:21:34 WARNING: Rotating 3 old sheets of CONF!
05/10/25 11:21:35 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/verilog/verilog-mixed.xls
05/10/25 11:21:36 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/10/25 11:21:36 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/verilog/verilog-mixed.xls
05/10/25 11:21:36 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/10/25 11:21:37 INFO: Port port_aa_2 of entity ent_aa one bit wide, reduce to signal

05/10/25 11:21:37 INFO: Port port_ab_2 of entity ent_ab one bit wide, reduce to signal

05/10/25 11:21:37 INFO: Port port_ac_2 of entity ent_ac one bit wide, reduce to signal

05/10/25 11:21:37 INFO: Port port_ad_2 of entity ent_ad one bit wide, reduce to signal

05/10/25 11:21:37 INFO: Port port_b_5_1 of entity ent_b one bit wide, reduce to signal

05/10/25 11:21:37 INFO: Port port_b_5_2 of entity ent_b one bit wide, reduce to signal

05/10/25 11:21:37 WARNING: ERROR: Detected missing bits in spliced port port_ae_2!
05/10/25 11:21:37 Warning: Signal sig_o_a2 does not have a driver in instance inst_a!
05/10/25 11:21:37 Signal sig_i_a does not have a load in instance inst_a!
05/10/25 11:21:37 Signal sig_i_a2 does not have a load in instance inst_a!
05/10/25 11:21:37 Warning: Signal sig_o_a does not have a driver in instance inst_a!
05/10/25 11:21:37 Info: unchanged file ent_a.v
05/10/25 11:21:37 Info: unchanged file ent_aa.v
05/10/25 11:21:37 Info: unchanged file ent_ab.v
05/10/25 11:21:38 Info: unchanged file ent_ac.v
05/10/25 11:21:38 Info: unchanged file ent_ad.v
05/10/25 11:21:38 Info: unchanged file ent_ae.v
05/10/25 11:21:38 Signal sig_08 does not have a load in instance inst_b!
05/10/25 11:21:38 Signal sig_01 does not have a load in instance inst_b!
05/10/25 11:21:38 Warning: Signal sig_04 does not have a driver in instance inst_b!
05/10/25 11:21:38 Signal sig_07 does not have a load in instance inst_b!
05/10/25 11:21:38 Signal sig_03 does not have a load in instance inst_b!
05/10/25 11:21:38 Signal sig_05 does not have a load in instance inst_b!
05/10/25 11:21:38 Info: unchanged file ent_b.v
05/10/25 11:21:38 Info: unchanged file ent_ba.v
05/10/25 11:21:39 Info: unchanged file ent_bb.v
05/10/25 11:21:39 Warning: Signal sig_07 does not have a driver in instance inst_t!
05/10/25 11:21:39 Signal sig_13 does not have a load in instance inst_t!
05/10/25 11:21:39 Leave unloaded port sig_13 open at instance inst_t
05/10/25 11:21:39 Info: unchanged file ent_t.v
05/10/25 11:21:39 WARNING: ============= SUMMARY =================
05/10/25 11:21:39 WARNING: SUM: Summary of checks and created items:
05/10/25 11:21:39 WARNING: SUM: checkforce 0
05/10/25 11:21:39 WARNING: SUM: checkunique 0
05/10/25 11:21:39 WARNING: SUM: checkwarn 0
05/10/25 11:21:39 WARNING: SUM: cmacros 0
05/10/25 11:21:39 WARNING: SUM: conn 16
05/10/25 11:21:39 WARNING: SUM: error 1
05/10/25 11:21:39 WARNING: SUM: errors 0
05/10/25 11:21:39 WARNING: SUM: genport 13
05/10/25 11:21:39 WARNING: SUM: hdlfiles 10
05/10/25 11:21:39 WARNING: SUM: inst 16
05/10/25 11:21:39 WARNING: SUM: multdriver 4
05/10/25 11:21:39 WARNING: SUM: nodriver 4
05/10/25 11:21:39 WARNING: SUM: noload 8
05/10/25 11:21:39 WARNING: SUM: openports 1
05/10/25 11:21:39 WARNING: SUM: warnings 2
05/10/25 11:21:39 WARNING: SUM: === Number of parsed input tables: ===
05/10/25 11:21:39 WARNING: SUM: conf 0
05/10/25 11:21:39 WARNING: SUM: hier 1
05/10/25 11:21:39 WARNING: SUM: conn 1
05/10/25 11:21:39 WARNING: SUM: io 0
05/10/25 11:21:39 WARNING: SUM: i2c 0
05/10/25 11:21:39 WARNING: SUM: Number of changes in intermediate: 0
05/10/25 11:21:39 WARNING: SUM: Number of changed files: 0
