
---------- Begin Simulation Statistics ----------
final_tick                               1229216939000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83734                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702088                       # Number of bytes of host memory used
host_op_rate                                    83982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14655.42                       # Real time elapsed on the host
host_tick_rate                               83874574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227162140                       # Number of instructions simulated
sim_ops                                    1230787543                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.229217                       # Number of seconds simulated
sim_ticks                                1229216939000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.937249                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              159232660                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           187470940                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16463743                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        247315861                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25818985                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25972048                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          153063                       # Number of indirect misses.
system.cpu0.branchPred.lookups              317653683                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900248                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811492                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10084129                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274882194                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35449276                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441461                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      185622690                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132243009                       # Number of instructions committed
system.cpu0.commit.committedOps            1134057027                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2067537624                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.347197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1537365981     74.36%     74.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    309295994     14.96%     89.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80301054      3.88%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     63315091      3.06%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27973715      1.35%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7770406      0.38%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2590195      0.13%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3475912      0.17%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35449276      1.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2067537624                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23207063                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097908236                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345547554                       # Number of loads committed
system.cpu0.commit.membars                    3625385                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625391      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630174498     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347359038     30.63%     87.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141480627     12.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1134057027                       # Class of committed instruction
system.cpu0.commit.refs                     488839693                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132243009                       # Number of Instructions Simulated
system.cpu0.committedOps                   1134057027                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.168350                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.168350                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            404758040                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6385399                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           154510470                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1343906044                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               741879436                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                933045176                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10099695                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18702104                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8006792                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  317653683                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240598837                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1336887666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5533869                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1394497035                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               32958650                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129385                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         744421928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         185051645                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568000                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2097789139                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.667109                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902742                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1099717042     52.42%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               741312180     35.34%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               159135680      7.59%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71441555      3.41%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11585526      0.55%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10198065      0.49%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2583536      0.12%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1812284      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3271      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2097789139                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      357310256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10196121                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               295593994                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.520567                       # Inst execution rate
system.cpu0.iew.exec_refs                   576425933                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 175263991                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              314089901                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            407762409                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3607085                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3752750                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           185892838                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1319650957                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            401161942                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6907060                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1278043376                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3390011                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12203953                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10099695                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17818139                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       527455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27819422                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9979                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17678                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7633043                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62214855                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     42600688                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17678                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       917569                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9278552                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                559241457                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1262641414                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838445                       # average fanout of values written-back
system.cpu0.iew.wb_producers                468893378                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.514293                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1262754019                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1578706064                       # number of integer regfile reads
system.cpu0.int_regfile_writes              803565438                       # number of integer regfile writes
system.cpu0.ipc                              0.461180                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.461180                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626891      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            691065543     53.78%     54.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564208      0.67%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860486      0.22%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           404807137     31.50%     86.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          174026120     13.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1284950437                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4923765                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003832                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 828411     16.82%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   354      0.01%     16.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1095664     22.25%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     39.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2573638     52.27%     91.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               425694      8.65%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1286247255                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4673037906                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1262641362                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1505261215                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1308836995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1284950437                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10813962                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      185593845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           424237                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5372501                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     62852909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2097789139                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612526                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848371                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1183971176     56.44%     56.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          630859704     30.07%     86.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224323898     10.69%     97.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           40199639      1.92%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12178357      0.58%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2382515      0.11%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3105763      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             561257      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             206830      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2097789139                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.523380                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         30487064                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        14572837                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           407762409                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          185892838                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1513                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2455099395                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4304923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              342442016                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724732030                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10489687                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               754873652                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22629628                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24722                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1652875835                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1334981523                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          853484278                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                926617930                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29627913                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10099695                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             63616840                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               128752181                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1652875788                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        139006                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4784                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26103725                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4773                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3351748903                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2669641195                       # The number of ROB writes
system.cpu0.timesIdled                       21696782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1479                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.977417                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13189310                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15705782                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2144145                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21027799                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1281328                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1549141                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          267813                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25178766                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23396                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811207                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1216924                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17170571                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4258171                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434302                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23991084                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94919131                       # Number of instructions committed
system.cpu1.commit.committedOps              96730516                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    416610661                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.232184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.028638                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    381388269     91.55%     91.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16518661      3.97%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6157405      1.48%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3440221      0.83%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2302286      0.55%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1398212      0.34%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       721242      0.17%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       426194      0.10%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4258171      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    416610661                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2259346                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92305898                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24476392                       # Number of loads committed
system.cpu1.commit.membars                    3622534                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622534      3.74%      3.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56347772     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26287599     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9327031      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96730516                       # Class of committed instruction
system.cpu1.commit.refs                      35614642                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94919131                       # Number of Instructions Simulated
system.cpu1.committedOps                     96730516                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.450639                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.450639                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            340422631                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               938952                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11958174                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             127774623                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19534454                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54865062                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1217394                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1692566                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4436676                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25178766                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18502456                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    395373626                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               183075                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     141442781                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4289230                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.059602                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22957975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14470638                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.334815                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         420476217                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.344192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.825813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               331726564     78.89%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55550871     13.21%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21235461      5.05%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6352419      1.51%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1562409      0.37%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2895521      0.69%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1152746      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     219      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           420476217                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1974554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1282681                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19774391                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.252014                       # Inst execution rate
system.cpu1.iew.exec_refs                    37972552                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11464244                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              285822391                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30006352                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2534202                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1181045                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14008411                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          120711038                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26508308                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1124395                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106463478                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1799682                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4487679                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1217394                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8727723                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44321                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1348808                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11174                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          524                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          516                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5529960                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2870161                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           524                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       174371                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1108310                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62749919                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105603506                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.806372                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50599799                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.249978                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105647793                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               135887626                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73743692                       # number of integer regfile writes
system.cpu1.ipc                              0.224687                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.224687                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622642      3.37%      3.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64591712     60.04%     63.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383184      0.36%     63.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762612      0.71%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28536448     26.52%     90.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9691263      9.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107587873                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3557989                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.033071                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 490372     13.78%     13.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 10061      0.28%     14.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 824382     23.17%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1943870     54.63%     91.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               289300      8.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107523204                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         639447797                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105603494                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        144692031                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 113109505                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107587873                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7601533                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23980521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           237873                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2167231                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16751092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    420476217                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.255871                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.733529                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          353565506     84.09%     84.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44392287     10.56%     94.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13372390      3.18%     97.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3287008      0.78%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4235660      1.01%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             572584      0.14%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             651156      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             319722      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              79904      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      420476217                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.254676                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15586574                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3552390                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30006352                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14008411                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       422450771                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2035965435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              305330396                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67723466                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11588532                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22734225                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3618128                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19357                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            159852957                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             125094783                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           87523503                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54887811                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20328024                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1217394                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36280734                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19800037                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       159852945                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25657                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               652                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23656689                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           653                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   533073752                       # The number of ROB reads
system.cpu1.rob.rob_writes                  245320251                       # The number of ROB writes
system.cpu1.timesIdled                         185583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9647943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19201632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1437703                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       809591                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65795422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     14371524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131573974                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15181115                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5324531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4691028                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4862573                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              352                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4322701                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4322696                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5324531                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28848859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28848859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    917648320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               917648320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              535                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9648031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9648031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9648031                       # Request fanout histogram
system.membus.respLayer1.occupancy        51380733750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40928116501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    269058187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   447701248.109155                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       172000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1249453500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1227064473500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2152465500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212566865                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212566865                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212566865                       # number of overall hits
system.cpu0.icache.overall_hits::total      212566865                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28031972                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28031972                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28031972                       # number of overall misses
system.cpu0.icache.overall_misses::total     28031972                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 493217015997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 493217015997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 493217015997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 493217015997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240598837                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240598837                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240598837                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240598837                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.116509                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.116509                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.116509                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.116509                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17594.802677                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17594.802677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17594.802677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17594.802677                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2271                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.850000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25208803                       # number of writebacks
system.cpu0.icache.writebacks::total         25208803                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2823135                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2823135                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2823135                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2823135                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25208837                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25208837                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25208837                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25208837                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 443075495997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 443075495997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 443075495997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 443075495997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104775                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104775                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104775                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104775                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17576.197426                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17576.197426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17576.197426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17576.197426                       # average overall mshr miss latency
system.cpu0.icache.replacements              25208803                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212566865                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212566865                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28031972                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28031972                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 493217015997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 493217015997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240598837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240598837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.116509                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.116509                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17594.802677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17594.802677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2823135                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2823135                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25208837                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25208837                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 443075495997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 443075495997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104775                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104775                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17576.197426                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17576.197426                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          237775584                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25208804                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.432244                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        506406510                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       506406510                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    441557531                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       441557531                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    441557531                       # number of overall hits
system.cpu0.dcache.overall_hits::total      441557531                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     63215118                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      63215118                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     63215118                       # number of overall misses
system.cpu0.dcache.overall_misses::total     63215118                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1984101481682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1984101481682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1984101481682                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1984101481682                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    504772649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    504772649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    504772649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    504772649                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.125235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.125235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125235                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31386.502857                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31386.502857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31386.502857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31386.502857                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25425572                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       169805                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1606707                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3308                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.824648                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.331620                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     38039422                       # number of writebacks
system.cpu0.dcache.writebacks::total         38039422                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25929006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25929006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25929006                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25929006                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37286112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37286112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37286112                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37286112                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 824926497538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 824926497538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 824926497538                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 824926497538                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073867                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073867                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073867                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073867                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22124.229459                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22124.229459                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22124.229459                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22124.229459                       # average overall mshr miss latency
system.cpu0.dcache.replacements              38039422                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    324276764                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      324276764                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39018337                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39018337                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1123810868500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1123810868500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    363295101                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    363295101                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107401                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107401                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28802.121128                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28802.121128                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10321525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10321525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28696812                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28696812                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 580938102000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 580938102000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078990                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20243.994420                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20243.994420                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    117280767                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     117280767                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24196781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24196781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 860290613182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 860290613182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141477548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141477548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.171029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.171029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35553.928152                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35553.928152                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     15607481                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15607481                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      8589300                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      8589300                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 243988395538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 243988395538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28406.086123                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28406.086123                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1762                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442052                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442052                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6877.507163                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6877.507163                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1385                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1385                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003483                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003483                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42954.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42954.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       726500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       726500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052003                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052003                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4512.422360                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4512.422360                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       565500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       565500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.052003                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052003                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3512.422360                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3512.422360                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049105                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049105                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762387                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762387                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67718259500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67718259500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811492                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811492                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420861                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420861                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88823.995556                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88823.995556                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762387                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762387                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66955872500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66955872500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420861                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420861                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87823.995556                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87823.995556                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990388                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          480660210                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         38048198                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.632930                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990388                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999700                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999700                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1051229020                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1051229020                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23334173                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32357696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              197841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              240322                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56130032                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23334173                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32357696                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             197841                       # number of overall hits
system.l2.overall_hits::.cpu1.data             240322                       # number of overall hits
system.l2.overall_hits::total                56130032                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1874662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5681347                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2085562                       # number of demand (read+write) misses
system.l2.demand_misses::total                9647542                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1874662                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5681347                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5971                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2085562                       # number of overall misses
system.l2.overall_misses::total               9647542                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 153778784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 455267917500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    520689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 206635496500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     816202887500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 153778784500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 455267917500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    520689000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 206635496500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    816202887500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25208835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        38039043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          203812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2325884                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65777574                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25208835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       38039043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         203812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2325884                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65777574                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.074365                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.149356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.029297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.896675                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146669                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.074365                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.149356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.029297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.896675                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146669                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82030.139033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80133.798816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87202.981075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99079.047518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84602.159545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82030.139033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80133.798816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87202.981075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99079.047518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84602.159545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4691028                       # number of writebacks
system.l2.writebacks::total                   4691028                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 311                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                311                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1874648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5681275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2085372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9647231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1874648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5681275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2085372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9647231                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 135031236500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 398450641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    458607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 185771367000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 719711851500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 135031236500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 398450641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    458607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 185771367000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 719711851500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.074365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.149354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.029125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.896593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146664                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.074365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.149354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.029125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.896593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146664                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72030.181933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70134.017628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77258.591644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89083.083018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74602.945809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72030.181933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70134.017628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77258.591644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89083.083018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74602.945809                       # average overall mshr miss latency
system.l2.replacements                       23806705                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11244649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11244649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11244649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11244649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54256663                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54256663                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54256663                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54256663                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 82                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1581000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       183000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1764000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.806452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.411765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.745455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        21080                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21512.195122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1525500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       143500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1669000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.411765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.745455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20353.658537                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.636364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6313922                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           129329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6443251                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3031243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1291456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4322699                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 227493951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 130052996000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  357546947000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9345165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1420785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10765950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.324365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.401516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 75049.724156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100702.614723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82713.820000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      3031243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1291456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4322699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 197181551000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 117138436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 314319987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.324365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.908974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.401516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 65049.734053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90702.614723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72713.826940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23334173                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        197841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23532014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1874662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1880633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 153778784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    520689000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 154299473500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25208835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       203812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25412647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.074365                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.029297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.074004                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82030.139033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87202.981075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82046.562780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1874648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1880584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 135031236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    458607000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 135489843500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.074365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.029125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.074002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72030.181933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77258.591644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72046.685232                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26043774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       110993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26154767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2650104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       794106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3444210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 227773966500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76582500500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 304356467000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28693878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       905099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29598977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.092358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.877369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.116362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85949.067093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96438.637285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88367.569631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           72                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          262                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2650032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       793916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3443948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 201269090000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68632931000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 269902021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.092355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.877159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.116354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75949.682872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86448.605394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78369.946643                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          176                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             178                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           179                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.994350                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.994413                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          178                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3424500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3462500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.994350                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.994413                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19457.386364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19452.247191                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   131278598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23806706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.514354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.834423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.269150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.805123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.049148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.434913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.450080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1074040258                       # Number of tag accesses
system.l2.tags.data_accesses               1074040258                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     119977408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     363601472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        379904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     133463808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          617422592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    119977408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       379904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     120357312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    300225792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       300225792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1874647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5681273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2085372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9647228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4691028                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4691028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         97604747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        295799269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           309062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        108576284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             502289362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     97604747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       309062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97913809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      244241502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            244241502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      244241502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        97604747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       295799269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          309062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       108576284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746530864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3508916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1874647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4440944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2047328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009893202750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       214063                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       214063                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19994987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3302203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9647228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4691028                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9647228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4691028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1278373                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1182112                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            247938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            248965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            282768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            298595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1342571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1461562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            359231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            412973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            363729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            354343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           350681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           478556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           448272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1206418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           252956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           259297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            192360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            218430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            270311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            312201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            267905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            263299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           261513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           272414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           174764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162973                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 176390294000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41844275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            333306325250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21076.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39826.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4997719                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2263272                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9647228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4691028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5980413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1591655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  460664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  207800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   28186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  99196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 174640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 221576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 223605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 229474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 228709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 228783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 229572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 222928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 219770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 218147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4616752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.655630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.752480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.134347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2876788     62.31%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       901527     19.53%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       285114      6.18%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       168392      3.65%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       172540      3.74%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28834      0.62%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19600      0.42%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16227      0.35%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       147730      3.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4616752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       214063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.095262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    374.574260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       214062    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        214063                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       214063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.391871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.368571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           176046     82.24%     82.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5391      2.52%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22245     10.39%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8174      3.82%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1775      0.83%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              300      0.14%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               78      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        214063                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              535606720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                81815872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               224569152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               617422592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            300225792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       435.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    502.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    244.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1229216907500                       # Total gap between requests
system.mem_ctrls.avgGap                      85729.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    119977408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    284220416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       379904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    131028992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    224569152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 97604746.724044278264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 231220712.131758213043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 309061.800197011442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 106595498.193016678095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182692854.999779641628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1874647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5681273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2085372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4691028                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  57817367500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175691700500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    209638500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99587618750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29789964334500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30841.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30924.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35316.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47755.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6350412.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14799020880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7865850960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26519759280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9508146480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     97033216800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     527902471020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27469855680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       711098321100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.497008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66074472000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41046200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1122096267000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18164624100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9654722880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33233865420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8808274980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     97033216800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     539461296390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17736108000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       724092108570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.067792                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40863992500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41046200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1147306746500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12410139432.926828                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54627068220.426903                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 396598148000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   211585505500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1017631433500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18295580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18295580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18295580                       # number of overall hits
system.cpu1.icache.overall_hits::total       18295580                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       206876                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        206876                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       206876                       # number of overall misses
system.cpu1.icache.overall_misses::total       206876                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3311082000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3311082000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3311082000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3311082000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18502456                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18502456                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18502456                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18502456                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011181                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011181                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011181                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011181                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16005.152845                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16005.152845                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16005.152845                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16005.152845                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           99                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       203780                       # number of writebacks
system.cpu1.icache.writebacks::total           203780                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3064                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3064                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3064                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3064                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       203812                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       203812                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       203812                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       203812                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3039359500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3039359500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3039359500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3039359500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.011015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.011015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.011015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.011015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14912.564030                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14912.564030                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14912.564030                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14912.564030                       # average overall mshr miss latency
system.cpu1.icache.replacements                203780                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18295580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18295580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       206876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       206876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3311082000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3311082000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18502456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18502456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011181                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011181                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16005.152845                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16005.152845                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3064                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3064                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       203812                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       203812                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3039359500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3039359500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.011015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.011015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14912.564030                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14912.564030                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990593                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18436678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           203780                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            90.473442                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360175000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990593                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999706                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37208724                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37208724                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     26873818                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26873818                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     26873818                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26873818                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7403927                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7403927                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7403927                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7403927                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 702694385331                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 702694385331                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 702694385331                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 702694385331                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34277745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34277745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34277745                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34277745                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215998                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215998                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215998                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215998                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94908.335176                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94908.335176                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94908.335176                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94908.335176                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2848517                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       237211                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            44514                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3557                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.991486                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.688502                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2325677                       # number of writebacks
system.cpu1.dcache.writebacks::total          2325677                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5781133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5781133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5781133                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5781133                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1622794                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1622794                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1622794                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1622794                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 151900491657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 151900491657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 151900491657                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 151900491657                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047342                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047342                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047342                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047342                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93604.297069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93604.297069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93604.297069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93604.297069                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2325677                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20667572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20667572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4283583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4283583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 343409560000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 343409560000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24951155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24951155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.171679                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.171679                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80168.765260                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80168.765260                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3378170                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3378170                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       905413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       905413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79663394500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79663394500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036287                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036287                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87985.697687                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87985.697687                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6206246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6206246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3120344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3120344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 359284825331                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 359284825331                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9326590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9326590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.334564                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.334564                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115142.697514                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115142.697514                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2402963                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2402963                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       717381                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       717381                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  72237097157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  72237097157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076918                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076918                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100695.581786                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100695.581786                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5894000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5894000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36837.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36837.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006342                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006342                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       616000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       616000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       504000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       504000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099132                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099132                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712075                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712075                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62864634000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62864634000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811207                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811207                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88283.725731                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88283.725731                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712075                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712075                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62152559000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62152559000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87283.725731                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87283.725731                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.812681                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30305042                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2334741                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.980044                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360186500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.812681                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.931646                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931646                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74514522                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74514522                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1229216939000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55012395                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15935677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54533021                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19115677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             379                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10783077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10783074                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25412649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29599747                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          179                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75626474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    114127402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       611404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6986564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197351844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3226728768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4869021248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26085888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    297699456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8419535360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23825135                       # Total snoops (count)
system.tol2bus.snoopTraffic                 301371328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         89603009                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.194704                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72966531     81.43%     81.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15826887     17.66%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 809591      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           89603009                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131564658996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       57117776532                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38261934840                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3503407696                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         305802331                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2204737793000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225394                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729080                       # Number of bytes of host memory used
host_op_rate                                   226552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7201.74                       # Real time elapsed on the host
host_tick_rate                              135456353                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623230412                       # Number of instructions simulated
sim_ops                                    1631567392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.975521                       # Number of seconds simulated
sim_ticks                                975520854000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.866173                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25392872                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27945352                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4040901                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         53786569                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1024326                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1275066                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          250740                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59718831                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       151243                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201522                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3413099                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  33842012                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11003735                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5347176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84115337                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           194071449                       # Number of instructions committed
system.cpu0.commit.committedOps             196558353                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1194519025                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.164550                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.917618                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1131181312     94.70%     94.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27500395      2.30%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6916219      0.58%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     11719079      0.98%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2473094      0.21%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1135297      0.10%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1659716      0.14%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       930178      0.08%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11003735      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1194519025                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     29167                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1950702                       # Number of function calls committed.
system.cpu0.commit.int_insts                190636730                       # Number of committed integer instructions.
system.cpu0.commit.loads                     65163980                       # Number of loads committed
system.cpu0.commit.membars                    3799671                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3806370      1.94%      1.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       112085247     57.02%     58.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2343350      1.19%     60.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1161156      0.59%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4466      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         13399      0.01%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2233      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2267      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       65360982     33.25%     94.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11772081      5.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4520      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2266      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        196558353                       # Class of committed instruction
system.cpu0.commit.refs                      77139849                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  194071449                       # Number of Instructions Simulated
system.cpu0.committedOps                    196558353                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.967353                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.967353                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1002365836                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               632929                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20612647                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             299835058                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100497263                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 90257682                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3453747                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1394052                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11058009                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59718831                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18834007                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1089328861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               847169                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        13841                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     359485424                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1940                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         6084                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8164952                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038622                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         114199335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26417198                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.232491                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1207632537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.301100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.851672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1007097685     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               124481958     10.31%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26967114      2.23%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22123448      1.83%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22098034      1.83%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2607266      0.22%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  283414      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   86066      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1887552      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1207632537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    25044                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   18136                       # number of floating regfile writes
system.cpu0.idleCycles                      338603208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3643292                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                39520086                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.175257                       # Inst execution rate
system.cpu0.iew.exec_refs                   125321980                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12702865                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29774142                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             98420320                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2109862                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           771228                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13628872                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          278444113                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            112619115                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2048038                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            270989181                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                292429                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            317295607                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3453747                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            317183002                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5398010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          394837                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         5066                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3857                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          539                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33256340                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1653014                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3857                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1546918                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2096374                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                200952633                       # num instructions consuming a value
system.cpu0.iew.wb_count                    241305599                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.777031                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156146499                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.156060                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     242048203                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               350280085                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188823601                       # number of integer regfile writes
system.cpu0.ipc                              0.125512                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.125512                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3846227      1.41%      1.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            138119412     50.59%     51.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3312366      1.21%     53.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1161968      0.43%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 43      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4466      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              13399      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             69      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2233      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2267      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113983802     41.75%     95.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12583735      4.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4834      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2397      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             273037218                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  29771                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              59486                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        29410                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             30499                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4366210                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015991                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1001731     22.94%     22.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4103      0.09%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     14      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3150589     72.16%     95.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               209710      4.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               63      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             273527430                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1758914265                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    241276189                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        360302005                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 271505676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                273037218                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6938437                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81885844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           900567                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1591261                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47675055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1207632537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.226093                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.746251                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1061773400     87.92%     87.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           78497079      6.50%     94.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35273584      2.92%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14817571      1.23%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10801872      0.89%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3583656      0.30%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2121718      0.18%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             425074      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             338583      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1207632537                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.176582                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6076805                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          860608                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            98420320                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13628872                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  72077                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 22381                       # number of misc regfile writes
system.cpu0.numCycles                      1546235745                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   404806226                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              355271746                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            149502405                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4943398                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107544488                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             237794392                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               442835                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            378154625                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             284860126                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          222707317                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 93356450                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6391688                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3453747                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            248135762                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73204979                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            25157                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       378129468                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     399870344                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1905082                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 59781402                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1939322                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1463842439                       # The number of ROB reads
system.cpu0.rob.rob_writes                  574468180                       # The number of ROB writes
system.cpu0.timesIdled                        3848335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                38431                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.657280                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26033689                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29364412                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4158993                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         54008780                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1459634                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1761757                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          302123                       # Number of indirect misses.
system.cpu1.branchPred.lookups               60535903                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       237359                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        182663                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3527772                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  35582027                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11002775                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4821779                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       82451755                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           201996823                       # Number of instructions committed
system.cpu1.commit.committedOps             204221496                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1146433703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178136                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942101                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1078466190     94.07%     94.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30053470      2.62%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8328244      0.73%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     12014022      1.05%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2806568      0.24%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1237661      0.11%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1640716      0.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       884057      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11002775      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1146433703                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     95052                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2707984                       # Number of function calls committed.
system.cpu1.commit.int_insts                198779706                       # Number of committed integer instructions.
system.cpu1.commit.loads                     65776781                       # Number of loads committed
system.cpu1.commit.membars                    3388288                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3410212      1.67%      1.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       118113292     57.84%     59.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2293129      1.12%     60.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1077702      0.53%     61.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         14616      0.01%     61.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         43848      0.02%     61.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7308      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7308      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       65944796     32.29%     93.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13287313      6.51%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        14648      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7324      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204221496                       # Class of committed instruction
system.cpu1.commit.refs                      79254081                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  201996823                       # Number of Instructions Simulated
system.cpu1.committedOps                    204221496                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.959132                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.959132                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            924247940                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               636722                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21425188                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             305447235                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               123218247                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 97645400                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3589316                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1344019                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10771483                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   60535903                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20574928                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1017829870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1028173                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        29427                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     362998200                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1875                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3856                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8442292                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037653                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         137386212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27493323                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.225785                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1159472386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316226                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.865812                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               955363180     82.40%     82.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127907877     11.03%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27561613      2.38%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21860855      1.89%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21961372      1.89%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2490438      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  369326      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  134184      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1823541      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1159472386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    80585                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   58601                       # number of floating regfile writes
system.cpu1.idleCycles                      448246993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3747263                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                41097168                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.172367                       # Inst execution rate
system.cpu1.iew.exec_refs                   126620176                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14157506                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29103351                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             98510792                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1937255                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           897112                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15031017                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          284478919                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            112462670                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2211731                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            277117550                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                289228                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            310984147                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3589316                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            310874435                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5278700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          716058                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8250                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3980                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          455                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32734011                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1553717                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3980                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1633608                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2113655                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                198465340                       # num instructions consuming a value
system.cpu1.iew.wb_count                    247810881                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781400                       # average fanout of values written-back
system.cpu1.iew.wb_producers                155080912                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.154138                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     248564738                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               358024321                       # number of integer regfile reads
system.cpu1.int_regfile_writes              192892022                       # number of integer regfile writes
system.cpu1.ipc                              0.125642                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125642                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3470568      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            143519931     51.38%     52.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3241432      1.16%     53.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1080368      0.39%     54.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  9      0.00%     54.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              14616      0.01%     54.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              43848      0.02%     54.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             32      0.00%     54.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7308      0.00%     54.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7308      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           113856984     40.76%     94.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14064625      5.04%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          14838      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7414      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             279329281                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  95380                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             190758                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        95219                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             95756                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4457663                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015958                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1015872     22.79%     22.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6398      0.14%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     34      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3201059     71.81%     94.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               234293      5.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             280220996                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1723283430                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    247715662                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        364643196                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 278245788                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                279329281                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6233131                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       80257423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           885577                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1411352                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     47096650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1159472386                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.240911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766776                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1009195705     87.04%     87.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           82199919      7.09%     94.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35505811      3.06%     97.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14955161      1.29%     98.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10925178      0.94%     99.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3751542      0.32%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2134277      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             450171      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             354622      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1159472386                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.173743                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5521914                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          805462                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            98510792                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15031017                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 169110                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 73080                       # number of misc regfile writes
system.cpu1.numCycles                      1607719379                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   343234543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              348286413                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154545453                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5090554                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               130140403                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             228883156                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               414203                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            385827100                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             291138931                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          226691074                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                100609042                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5423466                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3589316                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            238028597                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                72145621                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            80640                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       385746460                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     338818615                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1731734                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 57407549                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1760632                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1421541708                       # The number of ROB reads
system.cpu1.rob.rob_writes                  586390695                       # The number of ROB writes
system.cpu1.timesIdled                        4826961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33175599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      64233910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3516836                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2150076                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38270344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     23734598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76609477                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25884674                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29829274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7469796                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23613596                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           142381                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81664                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3083044                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3078175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29829275                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         14154                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     97141359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               97141359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2584143680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2584143680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           177561                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33150518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33150518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33150518                       # Request fanout histogram
system.membus.respLayer1.occupancy       176235911000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        102694382380                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   975520854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   975520854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23866                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11933                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16962128.509176                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   59539058.989117                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11933    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1788010000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11933                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   773111774500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 202409079500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15088953                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15088953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15088953                       # number of overall hits
system.cpu0.icache.overall_hits::total       15088953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3745047                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3745047                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3745047                       # number of overall misses
system.cpu0.icache.overall_misses::total      3745047                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 256360828741                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 256360828741                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 256360828741                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 256360828741                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18834000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18834000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18834000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18834000                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.198845                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.198845                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.198845                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.198845                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68453.300784                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68453.300784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68453.300784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68453.300784                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       338356                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3786                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    89.370312                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3483757                       # number of writebacks
system.cpu0.icache.writebacks::total          3483757                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       260035                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       260035                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       260035                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       260035                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3485012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3485012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3485012                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3485012                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 236841400247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 236841400247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 236841400247                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 236841400247                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.185038                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.185038                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.185038                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.185038                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67959.995618                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67959.995618                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67959.995618                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67959.995618                       # average overall mshr miss latency
system.cpu0.icache.replacements               3483757                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15088953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15088953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3745047                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3745047                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 256360828741                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 256360828741                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18834000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18834000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.198845                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.198845                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68453.300784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68453.300784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       260035                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       260035                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3485012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3485012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 236841400247                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 236841400247                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.185038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.185038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67959.995618                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67959.995618                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993243                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18574081                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3485043                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.329656                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993243                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999789                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         41153011                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        41153011                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65494818                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65494818                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65494818                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65494818                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32016746                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32016746                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32016746                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32016746                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2669549409369                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2669549409369                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2669549409369                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2669549409369                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     97511564                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     97511564                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     97511564                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97511564                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328338                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328338                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83379.785359                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83379.785359                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83379.785359                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83379.785359                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    354794716                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       142699                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5919564                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2237                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.935954                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.790344                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15215071                       # number of writebacks
system.cpu0.dcache.writebacks::total         15215071                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16654800                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16654800                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16654800                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16654800                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15361946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15361946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15361946                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15361946                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1443945794903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1443945794903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1443945794903                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1443945794903                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157540                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157540                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157540                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157540                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93994.979211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93994.979211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93994.979211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93994.979211                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15215036                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     59046103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59046103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27991967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27991967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2356818337000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2356818337000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     87038070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     87038070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.321606                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.321606                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84196.238764                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84196.238764                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14389427                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14389427                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13602540                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13602540                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1286155651500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1286155651500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156283                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156283                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94552.609402                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94552.609402                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6448715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6448715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4024779                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4024779                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 312731072369                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 312731072369                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10473494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10473494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.384282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.384282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77701.427176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77701.427176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2265373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2265373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1759406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1759406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 157790143403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 157790143403                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.167987                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.167987                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89683.758838                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89683.758838                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1273305                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1273305                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        63163                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        63163                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2347967500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2347967500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1336468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1336468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.047261                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047261                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37173.147254                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37173.147254                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        42565                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        42565                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20598                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20598                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    336964000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    336964000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16359.063987                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16359.063987                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1249591                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1249591                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        49530                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        49530                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    540834500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    540834500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1299121                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1299121                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10919.331718                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10919.331718                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        49310                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        49310                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    491761500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    491761500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037956                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037956                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9972.855405                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9972.855405                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      3837500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      3837500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      3600500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      3600500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       134034                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         134034                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        67488                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        67488                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1819123409                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1819123409                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201522                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201522                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.334891                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.334891                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26954.768388                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26954.768388                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        67485                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        67485                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1751635409                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1751635409                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.334877                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.334877                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25955.922190                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25955.922190                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.837580                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           83684850                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15363454                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.447008                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.837580                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994924                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994924                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        216060772                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       216060772                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1005546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1380575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1113616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1458018                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4957755                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1005546                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1380575                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1113616                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1458018                       # number of overall hits
system.l2.overall_hits::total                 4957755                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2479167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13810493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3351241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13352144                       # number of demand (read+write) misses
system.l2.demand_misses::total               32993045                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2479167                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13810493                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3351241                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13352144                       # number of overall misses
system.l2.overall_misses::total              32993045                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 220091215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1400848119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 289094548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1353941051499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3263974934499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 220091215500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1400848119000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 289094548500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1353941051499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3263974934499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3484713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15191068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4464857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14810162                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37950800                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3484713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15191068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4464857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14810162                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37950800                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.711441                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.909119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.750582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901553                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869364                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.711441                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.909119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.750582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901553                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869364                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88776.276669                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101433.606968                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86264.923501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101402.520187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98929.181423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88776.276669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101433.606968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86264.923501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101402.520187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98929.181423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             7469796                       # number of writebacks
system.l2.writebacks::total                   7469796                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          23266                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          15438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          24802                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          20314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               83820                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         23266                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         15438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         24802                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         20314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              83820                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2455901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13795055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3326439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13331830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          32909225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2455901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13795055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3326439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13331830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32909225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 193920204560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1261928804676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 254093859557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1219338337172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2929281205965                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 193920204560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1261928804676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 254093859557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1219338337172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2929281205965                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.704764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.908103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.745027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.900181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.867155                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.704764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.908103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.745027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.900181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.867155                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78960.920884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91476.895502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76386.147336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91460.687480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89010.944681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78960.920884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91476.895502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76386.147336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91460.687480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89010.944681                       # average overall mshr miss latency
system.l2.replacements                       56561205                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8214566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8214566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8214566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8214566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27083257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27083257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27083257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27083257                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           10256                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3742                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13998                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         22452                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12849                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              35301                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    254722500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    179155500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    433878000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32708                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16591                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49299                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.686438                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.774456                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.716059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11345.203100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13943.147327                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12290.813291                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           43                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           33                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              76                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        22409                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         35225                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    455679999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    260465496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    716145495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.685123                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.772467                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20334.686912                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20323.462547                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20330.603123                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          8614                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          3394                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              12008                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8927                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5365                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            14292                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    126131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     47657500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    173788500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        17541                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8759                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          26300                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.508922                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.612513                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.543422                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14129.158732                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8883.038211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12159.844668                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           42                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            48                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8885                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5359                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        14244                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    180539447                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    108342977                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    288882424                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.506528                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.611828                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.541597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20319.577603                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20217.013809                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20280.990171                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           121820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           151369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                273189                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1585662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1494337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3079999                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 153946256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 142604297500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  296550553500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1707482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1645706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3353188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.928655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97086.425733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95429.811013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96282.678501                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           32                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           34                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               66                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1585630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1494303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3079933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 138088180514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 127659970017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 265748150531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.928636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.908001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87087.265323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85431.114049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86283.744007                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1005546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1113616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2119162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2479167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3351241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5830408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 220091215500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 289094548500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 509185764000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3484713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4464857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7949570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.711441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.750582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.733424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88776.276669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86264.923501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87332.784258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        23266                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        24802                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         48068                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2455901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3326439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5782340                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 193920204560                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 254093859557                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 448014064117                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.704764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.745027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.727378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78960.920884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76386.147336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77479.716536                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1258755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1306649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2565404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     12224831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11857807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        24082638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1246901863000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1211336753999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2458238616999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13483586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13164456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26648042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.906645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.900744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.903730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101997.472439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102155.209138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102075.138820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20280                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        35686                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     12209425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11837527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     24046952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1123840624162                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1091678367155                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2215518991317                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.905503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.899204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92046.973888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92221.827004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92133.048351                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4492                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1113                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5605                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         7762                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6392                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14154                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data        29500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        29500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        12254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7505                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19759                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.633426                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.851699                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.716332                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data     4.615144                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total     2.084216                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7762                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6392                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14154                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    154691500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    125007000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    279698500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.633426                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.851699                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.716332                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19929.335223                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19556.789737                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19761.092271                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997568                       # Cycle average of tags in use
system.l2.tags.total_refs                    73216327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  56566875                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.294332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.535857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.302761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.345575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.457674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.355701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.398998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.224150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.100901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.208683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999962                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 643320131                       # Number of tag accesses
system.l2.tags.data_accesses                643320131                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     157177664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     882774080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     212892096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     853232832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2106076672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    157177664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    212892096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     370069760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    478066944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       478066944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2455901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13793345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3326439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13331763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32907448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7469796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7469796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        161121788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        904925893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        218234285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        874643354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2158925320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    161121788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    218234285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        379356073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      490063274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            490063274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      490063274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       161121788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       904925893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       218234285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       874643354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2648988595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7307714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2455881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13467052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3326430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13007929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000299380000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       451367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       451367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            60666059                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6875310                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32907449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7469796                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32907449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7469796                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 650157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                162082                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            931390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            759084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1842162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1078571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1229375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2911564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3208376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3331772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2663372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2812883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2718947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3613160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1612435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1474401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           953761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1116039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            376660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            240174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            450357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            446679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            421581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            682367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            506762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            545247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            468915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           575384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           647297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           619237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           250092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           279418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           472904                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 961920273497                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               161286460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1566744498497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29820.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48570.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16007651                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4513526                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32907449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7469796                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8841172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7712756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6315455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4723359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2708390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1281564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  504293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  165253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 220387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 364222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 439358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 469411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 481187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 484675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 489866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 488814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 488608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 492879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 478467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 472190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 467506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 463757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 461306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 463109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19043816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.964921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.243407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.357525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11786159     61.89%     61.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4801664     25.21%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1197602      6.29%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       547629      2.88%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       270883      1.42%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       148197      0.78%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        92002      0.48%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54124      0.28%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       145556      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19043816                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       451367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.465626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.920973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.368593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         287029     63.59%     63.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       103058     22.83%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        34166      7.57%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        17151      3.80%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         6344      1.41%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         2002      0.44%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          853      0.19%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          422      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          169      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           97      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           46      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        451367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       451367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           411643     91.20%     91.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7829      1.73%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20707      4.59%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8717      1.93%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2031      0.45%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              336      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               91      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        451367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2064466688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                41610048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               467693376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2106076736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            478066944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2116.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       479.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2158.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    490.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  975520839000                       # Total gap between requests
system.mem_ctrls.avgGap                      24160.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    157176384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    861891328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    212891520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    832507456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    467693376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 161120475.646951168776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 883519121.570721387863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 218233694.469026684761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 853397907.985675930977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 479429398.236113965511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2455902                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13793345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3326439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13331763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7469796                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  92045905750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 690780124999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 116323103250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 667595364498                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24215001314000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37479.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50080.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34969.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50075.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3241721.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73764103980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39206547270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        121130085720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        20141338680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77006401680.002258                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     439163170140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4778390880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       775190038350.031250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        794.642201                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8791794250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32574620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 934154439750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          62208799380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33064734450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        109186979160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        18004902300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77006401680.002258                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     440492645550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3658832640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       743623295160.031250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        762.283340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5860171750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32574620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 937086062250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32514                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16258                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10559067.997294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62934592.830912                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16258    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2175392000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16258                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   803851526500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 171669327500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15799534                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15799534                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15799534                       # number of overall hits
system.cpu1.icache.overall_hits::total       15799534                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4775391                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4775391                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4775391                       # number of overall misses
system.cpu1.icache.overall_misses::total      4775391                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 333005910863                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 333005910863                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 333005910863                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 333005910863                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20574925                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20574925                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20574925                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20574925                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.232098                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.232098                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.232098                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.232098                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69733.747637                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69733.747637                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69733.747637                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69733.747637                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1148603                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             9574                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   119.971067                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4464139                       # number of writebacks
system.cpu1.icache.writebacks::total          4464139                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       310386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       310386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       310386                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       310386                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4465005                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4465005                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4465005                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4465005                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 308674399871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 308674399871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 308674399871                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 308674399871                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.217012                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.217012                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.217012                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.217012                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69131.927035                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69131.927035                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69131.927035                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69131.927035                       # average overall mshr miss latency
system.cpu1.icache.replacements               4464139                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15799534                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15799534                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4775391                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4775391                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 333005910863                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 333005910863                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20574925                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20574925                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.232098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.232098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69733.747637                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69733.747637                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       310386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       310386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4465005                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4465005                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 308674399871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 308674399871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.217012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.217012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69131.927035                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69131.927035                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988893                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20327253                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4465037                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.552539                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988893                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999653                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999653                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45614855                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45614855                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     67589659                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67589659                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     67589659                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67589659                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31573040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31573040                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31573040                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31573040                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2598600798027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2598600798027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2598600798027                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2598600798027                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99162699                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99162699                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99162699                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99162699                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.318396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.318396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.318396                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.318396                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82304.421685                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82304.421685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82304.421685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82304.421685                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    346868272                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       148644                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5781080                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2227                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.000601                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.746295                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14865678                       # number of writebacks
system.cpu1.dcache.writebacks::total         14865678                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16594854                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16594854                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16594854                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16594854                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14978186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14978186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14978186                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14978186                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1395613272580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1395613272580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1395613272580                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1395613272580                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151047                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151047                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151047                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151047                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93176.388154                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93176.388154                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93176.388154                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93176.388154                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14865677                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59518189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59518189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27519315                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27519315                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2297889130000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2297889130000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     87037504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     87037504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.316178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.316178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83500.956692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83500.956692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14239682                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14239682                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13279633                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13279633                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1248414712500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1248414712500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152574                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152574                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94009.729975                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94009.729975                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8071470                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8071470                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4053725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4053725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 300711668027                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 300711668027                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12125195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12125195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.334322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.334322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74181.565850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74181.565850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2355172                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2355172                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1698553                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1698553                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 147198560080                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 147198560080                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86661.152216                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86661.152216                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1123976                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1123976                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        88960                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        88960                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4371708500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4371708500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1212936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1212936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.073343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.073343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49142.406700                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49142.406700                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        50653                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        50653                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2615137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2615137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.041761                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.041761                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 51628.472154                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51628.472154                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1118184                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1118184                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        45383                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        45383                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    367148000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    367148000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1163567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1163567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.039003                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.039003                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8089.989644                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8089.989644                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        45363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        45363                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    322538000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    322538000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.038986                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.038986                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7110.155854                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7110.155854                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      9281000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      9281000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      8528000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      8528000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       125312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         125312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        57351                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        57351                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1307575983                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1307575983                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       182663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       182663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.313972                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.313972                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22799.532406                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22799.532406                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          314                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          314                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        57037                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        57037                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1244294483                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1244294483                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.312253                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.312253                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21815.566790                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21815.566790                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.834160                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           85117102                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15019134                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.667244                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.834160                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994817                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994817                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        218462835                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       218462835                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 975520854000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34903394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15684362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29814042                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        49091409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          154607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         93683                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         248290                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3408434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3408437                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7950016                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26953379                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19759                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19759                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     10453481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45968072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13394001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44840082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114655636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    445982080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1945992256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    571455744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1899252160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4862682240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        57095915                       # Total snoops (count)
system.tol2bus.snoopTraffic                 501236160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         95142074                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.334039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.517395                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65512512     68.86%     68.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27478460     28.88%     97.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2150578      2.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    524      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           95142074                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76333944801                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23116646091                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5241814325                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22594050358                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6712168105                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
