Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu4_testbench_behav xil_defaultlib.cpu4_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'SWFlag' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:109]
ERROR: [VRFC 10-3180] cannot find port 'LWFlag' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:108]
ERROR: [VRFC 10-3180] cannot find port 'SWFlag' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:64]
ERROR: [VRFC 10-3180] cannot find port 'LWFlag' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:63]
ERROR: [VRFC 10-3180] cannot find port 'dbus' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:60]
ERROR: [VRFC 10-3180] cannot find port 'bbus' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:59]
ERROR: [VRFC 10-3180] cannot find port 'abus' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:58]
ERROR: [VRFC 10-3180] cannot find port 'SWflag' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regalu.v:43]
ERROR: [VRFC 10-3180] cannot find port 'LWflag' on this module [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regalu.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
