# Verilog-Design-Examples

•	Use Verilog/System Verilog for design.
•	Always write a Testbench for a design.
•	Testbench should be self-checking test bench.
•	Testbench should use task for sending input data to the DUT.
•	Simulate the design only using scripts.
•	Follow the coding guidelines, if specified.
