V3 6
FL C:/hlocal/EjerciciosTOC/Practica1/reg_paralelo.vhd 2017/10/02.19:56:56 P.20131013
EN work/reg_paralelo 1506967029 \
      FL C:/hlocal/EjerciciosTOC/Practica1/reg_paralelo.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/reg_paralelo/circuito 1506967030 \
      FL C:/hlocal/EjerciciosTOC/Practica1/reg_paralelo.vhd EN work/reg_paralelo 1506967029
FL C:/hlocal/EjerciciosTOC/Practica1/sumador.vhd 2017/10/02.19:31:25 P.20131013
EN work/sumador 1506966903 FL C:/hlocal/EjerciciosTOC/Practica1/sumador.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/sumador/Behavioral 1506966904 \
      FL C:/hlocal/EjerciciosTOC/Practica1/sumador.vhd EN work/sumador 1506966903
