<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vga_periph.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/vga_periph_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/vga_periph_synthesis.v"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="top.tfi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="top.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="user_logic.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="user_logic.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="user_logic.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_periph.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_periph.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_periph.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_periph.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_periph.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_periph.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_periph.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_periph.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_periph.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_periph.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_periph.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_periph.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_periph.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_periph.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_periph.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_periph.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_periph.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_periph.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_periph.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_periph_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_periph_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_periph_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_periph_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_periph_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_periph_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_periph_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_periph_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_periph_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_periph_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_periph_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_periph_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_periph_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_periph_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_periph_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_top.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vga_top.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553509401" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553509401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553509401" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3331866004306321497" xil_pn:start_ts="1553509401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553509535" xil_pn:in_ck="-6378296806376383675" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8332983182915203062" xil_pn:start_ts="1553509401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553509535" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2932937912277609125" xil_pn:start_ts="1553509535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553509535" xil_pn:in_ck="-8675607417938256863" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1553509535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553509535" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8868065364468370452" xil_pn:start_ts="1553509535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553511751" xil_pn:in_ck="-3912673514669013899" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8038503775903257959" xil_pn:start_ts="1553511741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_periph.lso"/>
      <outfile xil_pn:name="vga_periph.ngc"/>
      <outfile xil_pn:name="vga_periph.ngr"/>
      <outfile xil_pn:name="vga_periph.prj"/>
      <outfile xil_pn:name="vga_periph.stx"/>
      <outfile xil_pn:name="vga_periph.syr"/>
      <outfile xil_pn:name="vga_periph.xst"/>
      <outfile xil_pn:name="vga_periph_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1553509789" xil_pn:in_ck="4507905794499175701" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8049448723543605370" xil_pn:start_ts="1553509788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553511787" xil_pn:in_ck="-1287102234052553148" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-266231413719924821" xil_pn:start_ts="1553511778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_periph.bld"/>
      <outfile xil_pn:name="vga_periph.ngd"/>
      <outfile xil_pn:name="vga_periph_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553511816" xil_pn:in_ck="-6113533948206798580" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2489532510156203999" xil_pn:start_ts="1553511787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_periph.pcf"/>
      <outfile xil_pn:name="vga_periph_map.map"/>
      <outfile xil_pn:name="vga_periph_map.mrp"/>
      <outfile xil_pn:name="vga_periph_map.ncd"/>
      <outfile xil_pn:name="vga_periph_map.ngm"/>
      <outfile xil_pn:name="vga_periph_map.xrpt"/>
      <outfile xil_pn:name="vga_periph_summary.xml"/>
      <outfile xil_pn:name="vga_periph_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553511831" xil_pn:in_ck="-7576611055494619611" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1553511816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_periph.ncd"/>
      <outfile xil_pn:name="vga_periph.pad"/>
      <outfile xil_pn:name="vga_periph.par"/>
      <outfile xil_pn:name="vga_periph.ptwx"/>
      <outfile xil_pn:name="vga_periph.unroutes"/>
      <outfile xil_pn:name="vga_periph.xpi"/>
      <outfile xil_pn:name="vga_periph_pad.csv"/>
      <outfile xil_pn:name="vga_periph_pad.txt"/>
      <outfile xil_pn:name="vga_periph_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553511831" xil_pn:in_ck="-6113533948206798712" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1553511826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_periph.twr"/>
      <outfile xil_pn:name="vga_periph.twx"/>
    </transform>
    <transform xil_pn:end_ts="1553509884" xil_pn:in_ck="-1287102234052553148" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-6104260326241704583" xil_pn:start_ts="1553509881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/vga_periph_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/vga_periph_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
