INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
