DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
instances [
(Instance
name "U_39"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 64923,0
)
(Instance
name "U_40"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 64943,0
)
(Instance
name "Uhost_interface"
duLibraryName "ethernet_v4"
duName "host_interface"
elements [
]
mwi 0
uid 72019,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 79059,0
)
(Instance
name "U_41"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 79880,0
)
(Instance
name "U_42"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 79900,0
)
(Instance
name "Ueth2xllmux"
duLibraryName "ethernet_v4"
duName "eth2x16_locallink_muxed"
elements [
]
mwi 0
uid 82388,0
)
(Instance
name "U_87"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82409,0
)
(Instance
name "U_82"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82429,0
)
(Instance
name "U_81"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82449,0
)
(Instance
name "U_85"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82469,0
)
(Instance
name "U_84"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82613,0
)
(Instance
name "U_86"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82633,0
)
(Instance
name "U_83"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82653,0
)
(Instance
name "U_88"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 82673,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 85197,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb0"
number "6"
)
(EmbeddedInstance
name "eb1"
number "7"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "1"
insts [
(Instance
name "Uethstatdec"
duLibraryName "ethernet_v4"
duName "eth_stat_decoder"
elements [
]
mwi 0
uid 83681,0
)
(Instance
name "Ustatwrdbld"
duLibraryName "ethernet_v4"
duName "statword_build"
elements [
]
mwi 0
uid 83754,0
)
]
)
]
libraryRefs [
"ieee"
"utils"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x16_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x16_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x16_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x16_top"
)
(vvPair
variable "date"
value "12/12/13"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "eth2x16_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ethernet_v4"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ethernet_v4/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ethernet_v4/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../ethernet_v4/ps"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "eth2x16_top"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x16_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth2x16_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:37:53"
)
(vvPair
variable "unit"
value "eth2x16_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1652,0
optionalChildren [
*1 (PortIoIn
uid 401,0
shape (CompositeShape
uid 402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 403,0
sl 0
ro 270
xt "110000,36625,111500,37375"
)
(Line
uid 404,0
sl 0
ro 270
xt "111500,37000,112000,37000"
pts [
"111500,37000"
"112000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 405,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
isHidden 1
)
xt "103800,36450,109000,37450"
st "clk_25_50_i"
ju 2
blo "109000,37250"
tm "WireNameMgr"
)
)
)
*2 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "148000,-10000,181000,-4000"
)
text (MLText
uid 1500,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "148200,-9800,178200,-5000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:44:55 01/17/07
from - /home/warren/odr/Stage1/Coregen/e0_basex_simple/example_design/e0_basex_simple_example_design.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*3 (Grouping
uid 1501,0
optionalChildren [
*4 (CommentText
uid 1503,0
shape (Rectangle
uid 1504,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,152000,257000,153000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1505,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "240200,152050,252700,152950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 1506,0
shape (Rectangle
uid 1507,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,148000,261000,149000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1508,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "257200,148050,261200,148950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 1509,0
shape (Rectangle
uid 1510,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,150000,257000,151000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1511,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "240200,150050,250200,150950"
st "
EthernetInterface2X
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 1512,0
shape (Rectangle
uid 1513,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,150000,240000,151000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1514,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "236200,150050,239200,150950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 1515,0
shape (Rectangle
uid 1516,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,149000,277000,153000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1517,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "257200,149200,267700,150100"
st "
Comments go here ...

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 1518,0
shape (Rectangle
uid 1519,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "261000,148000,277000,149000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1520,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "261200,148050,263200,148950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 1521,0
shape (Rectangle
uid 1522,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,148000,257000,150000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1523,0
va (VaSet
fg "32768,0,0"
)
xt "244650,148500,248350,149500"
st "
UCL HEP
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 1524,0
shape (Rectangle
uid 1525,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,151000,240000,152000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1526,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "236200,151050,238700,151950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 1527,0
shape (Rectangle
uid 1528,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,152000,240000,153000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1529,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "236200,152050,239700,152950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 1530,0
shape (Rectangle
uid 1531,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,151000,257000,152000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1532,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "240200,151050,255700,151950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1502,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "236000,148000,277000,153000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 21890,0
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 49
suid 49,0
)
declText (MLText
uid 21891,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,38100,303000,39300"
st "signal PHYAD_0                   : std_logic_vector(4 downto 0)"
)
)
*15 (Net
uid 26508,0
decl (Decl
n "syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 28
suid 65,0
)
declText (MLText
uid 26509,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,5700,299600,8100"
st "--EMAC-MGT link status
signal EMAC0CLIENTSYNCACQSTATUS  : std_logic"
)
)
*16 (Net
uid 27042,0
decl (Decl
n "rx_dvld"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 80
suid 72,0
)
declText (MLText
uid 27043,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,10200,296800,12600"
st "-- Client Receiver Interface - EMAC0
signal EMAC0CLIENTRXDVLD         : std_logic"
)
)
*17 (Net
uid 29456,0
decl (Decl
n "hostclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 120,0
)
declText (MLText
uid 29457,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,5700,290600,6900"
st "hostclk_125_i             : std_logic"
)
)
*18 (PortIoIn
uid 31573,0
shape (CompositeShape
uid 31574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 31575,0
sl 0
ro 270
xt "110000,34625,111500,35375"
)
(Line
uid 31576,0
sl 0
ro 270
xt "111500,35000,112000,35000"
pts [
"111500,35000"
"112000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 31577,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31578,0
va (VaSet
isHidden 1
)
xt "107100,34500,109000,35500"
st "init_i"
ju 2
blo "109000,35300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 31579,0
decl (Decl
n "host_reset_i"
t "std_logic"
preAdd 0
o 8
suid 174,0
)
declText (MLText
uid 31580,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,35400,296900,42600"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

 -- Global asynchronous reset
reset_i                   : std_logic"
)
)
*20 (PortIoIn
uid 35548,0
shape (CompositeShape
uid 35549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35550,0
sl 0
ro 270
xt "110000,35625,111500,36375"
)
(Line
uid 35551,0
sl 0
ro 270
xt "111500,36000,112000,36000"
pts [
"111500,36000"
"112000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35552,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35553,0
va (VaSet
isHidden 1
)
xt "105600,35500,109000,36500"
st "hostclk_i"
ju 2
blo "109000,36300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 41281,0
decl (Decl
n "EMACCLIENTRXFRAMEDROP"
t "slv2"
preAdd 0
posAdd 0
o 79
suid 315,0
)
declText (MLText
uid 41282,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*22 (Net
uid 41283,0
decl (Decl
n "RX_LL_FIFO_STATUS"
t "slv4_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 60
suid 316,0
)
declText (MLText
uid 41284,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*23 (Net
uid 41792,0
decl (Decl
n "EMACCLIENTRXSTATS"
t "slv7_array"
b "(1 DOWNTO 0)"
o 58
suid 353,0
)
declText (MLText
uid 41793,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*24 (Net
uid 41800,0
decl (Decl
n "EMACCLIENTRXSTATSVLD"
t "slv2"
o 67
suid 354,0
)
declText (MLText
uid 41801,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*25 (Net
uid 41808,0
decl (Decl
n "EMACCLIENTRXSTATSBYTEVLD"
t "slv2"
o 66
suid 355,0
)
declText (MLText
uid 41809,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*26 (Net
uid 41816,0
decl (Decl
n "EMACCLIENTTXSTATS"
t "slv2"
o 64
suid 356,0
)
declText (MLText
uid 41817,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*27 (Net
uid 41824,0
decl (Decl
n "EMACCLIENTTXSTATSVLD"
t "slv2"
o 65
suid 357,0
)
declText (MLText
uid 41825,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*28 (Net
uid 41832,0
decl (Decl
n "EMACCLIENTTXSTATSBYTEVLD"
t "slv2"
o 68
suid 358,0
)
declText (MLText
uid 41833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*29 (Net
uid 43416,0
lang 2
decl (Decl
n "rx_status"
t "slv28_array"
b "(1 DOWNTO 0)"
o 63
suid 407,0
)
declText (MLText
uid 43417,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*30 (Net
uid 43582,0
decl (Decl
n "rx_overflow"
t "slv2"
o 73
suid 418,0
)
declText (MLText
uid 43583,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*31 (Net
uid 43606,0
decl (Decl
n "tx_fifo_stat"
t "slv4_array"
b "(1 DOWNTO 0)"
o 59
suid 421,0
)
declText (MLText
uid 43607,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*32 (Net
uid 43614,0
decl (Decl
n "tx_overflow"
t "slv2"
o 74
suid 422,0
)
declText (MLText
uid 43615,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*33 (Net
uid 47145,0
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 4
suid 437,0
)
declText (MLText
uid 47146,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*34 (Net
uid 47153,0
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 3
suid 438,0
)
declText (MLText
uid 47154,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*35 (PortIoIn
uid 47161,0
shape (CompositeShape
uid 47162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 47163,0
sl 0
ro 270
xt "110000,41625,111500,42375"
)
(Line
uid 47164,0
sl 0
ro 270
xt "111500,42000,112000,42000"
pts [
"111500,42000"
"112000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 47165,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47166,0
va (VaSet
isHidden 1
)
xt "104400,41500,109000,42500"
st "REFCLK1_i"
ju 2
blo "109000,42300"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 47167,0
shape (CompositeShape
uid 47168,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 47169,0
sl 0
ro 270
xt "110000,42625,111500,43375"
)
(Line
uid 47170,0
sl 0
ro 270
xt "111500,43000,112000,43000"
pts [
"111500,43000"
"112000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 47171,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47172,0
va (VaSet
isHidden 1
)
xt "104400,42500,109000,43500"
st "REFCLK2_i"
ju 2
blo "109000,43300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 49787,0
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 47
suid 462,0
)
declText (MLText
uid 49788,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*38 (Net
uid 49795,0
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 53
suid 463,0
)
declText (MLText
uid 49796,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*39 (Net
uid 49803,0
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 52
suid 464,0
)
declText (MLText
uid 49804,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*40 (Net
uid 49811,0
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 46
suid 465,0
)
declText (MLText
uid 49812,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*41 (Net
uid 49819,0
decl (Decl
n "HOSTREQ"
t "std_logic"
o 51
suid 466,0
)
declText (MLText
uid 49820,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*42 (Net
uid 49827,0
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 45
suid 467,0
)
declText (MLText
uid 49828,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*43 (Net
uid 50771,0
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 44
suid 480,0
)
declText (MLText
uid 50772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*44 (Net
uid 50779,0
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 50
suid 481,0
)
declText (MLText
uid 50780,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*45 (PortIoIn
uid 51435,0
shape (CompositeShape
uid 51436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 51437,0
sl 0
ro 270
xt "69000,150625,70500,151375"
)
(Line
uid 51438,0
sl 0
ro 270
xt "70500,151000,71000,151000"
pts [
"70500,151000"
"71000,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 51439,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51440,0
va (VaSet
isHidden 1
)
xt "61500,150500,68000,151500"
st "machost_addr_i"
ju 2
blo "68000,151300"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 51463,0
shape (CompositeShape
uid 51464,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 51465,0
sl 0
ro 270
xt "69000,153625,70500,154375"
)
(Line
uid 51466,0
sl 0
ro 270
xt "70500,154000,71000,154000"
pts [
"70500,154000"
"71000,154000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 51467,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51468,0
va (VaSet
isHidden 1
)
xt "61600,153500,68000,154500"
st "machost_data_i"
ju 2
blo "68000,154300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 51533,0
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 2
suid 499,0
)
declText (MLText
uid 51534,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*48 (Net
uid 52409,0
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
suid 512,0
)
declText (MLText
uid 52410,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*49 (Net
uid 56449,0
decl (Decl
n "pause_req"
t "slv2"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 78
suid 542,0
)
declText (MLText
uid 56450,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*50 (Net
uid 56453,0
decl (Decl
n "pause_val"
t "slv16_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 81
suid 544,0
)
declText (MLText
uid 56454,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*51 (Net
uid 56882,0
decl (Decl
n "tx_ack_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 77
suid 549,0
)
declText (MLText
uid 56883,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*52 (Net
uid 56898,0
decl (Decl
n "tx_collision"
t "slv2"
o 76
suid 550,0
)
declText (MLText
uid 56899,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*53 (Net
uid 56906,0
decl (Decl
n "tx_retransmit"
t "slv2"
o 75
suid 551,0
)
declText (MLText
uid 56907,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*54 (Frame
uid 57080,0
shape (RectFrame
uid 57081,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "252000,33000,303000,98000"
)
title (TextAssociate
uid 57082,0
ps "TopLeftStrategy"
text (MLText
uid 57083,0
va (VaSet
font "charter,10,0"
)
xt "252300,31400,267700,32600"
st "g0: FOR i IN 0 TO 1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 57084,0
ps "TopLeftStrategy"
shape (Rectangle
uid 57085,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "252500,33300,253500,34700"
)
num (Text
uid 57086,0
va (VaSet
font "charter,10,0"
)
xt "252700,33400,253300,34600"
st "1"
blo "252700,34400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 57087,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 57088,0
va (VaSet
font "charter,10,1"
)
xt "294000,98000,305200,99300"
st "Frame Declarations"
blo "294000,99000"
)
*56 (MLText
uid 57089,0
va (VaSet
font "charter,10,0"
)
xt "294000,99300,294000,99300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "1"
)
*57 (Net
uid 57122,0
decl (Decl
n "rxdcount"
t "slv32_array"
b "(1 DOWNTO 0)"
o 62
suid 558,0
)
declText (MLText
uid 57123,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*58 (Net
uid 57154,0
lang 2
decl (Decl
n "tx_status"
t "slv32_array"
b "(1 DOWNTO 0)"
o 61
suid 560,0
)
declText (MLText
uid 57155,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*59 (Net
uid 58042,0
decl (Decl
n "tx_fifo_clk_i"
t "std_logic"
preAdd 0
o 9
suid 577,0
)
declText (MLText
uid 58043,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*60 (Net
uid 61192,0
decl (Decl
n "mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 22
suid 628,0
)
declText (MLText
uid 61193,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*61 (Net
uid 61194,0
decl (Decl
n "stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 21
suid 629,0
)
declText (MLText
uid 61195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*62 (Net
uid 61720,0
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 27
suid 654,0
)
declText (MLText
uid 61721,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*63 (Net
uid 61722,0
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
suid 655,0
)
declText (MLText
uid 61723,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*64 (Net
uid 61724,0
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
suid 656,0
)
declText (MLText
uid 61725,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*65 (Net
uid 64903,0
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 722,0
)
declText (MLText
uid 64904,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*66 (Net
uid 64911,0
decl (Decl
n "LO"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 723,0
)
declText (MLText
uid 64912,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*67 (SaComponent
uid 64923,0
optionalChildren [
*68 (CptPort
uid 64933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64934,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,89625,190000,90375"
)
tg (CPTG
uid 64935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64936,0
va (VaSet
isHidden 1
)
xt "190000,89500,190200,90500"
st "i"
blo "190000,90300"
)
s (Text
uid 64937,0
va (VaSet
isHidden 1
)
xt "190000,90500,190000,90500"
blo "190000,90500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*69 (CptPort
uid 64938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64939,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,89625,192750,90375"
)
tg (CPTG
uid 64940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64941,0
va (VaSet
isHidden 1
)
xt "191500,89500,192000,90500"
st "o"
ju 2
blo "192000,90300"
)
s (Text
uid 64942,0
va (VaSet
isHidden 1
)
xt "192000,90500,192000,90500"
ju 2
blo "192000,90500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 64924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,89000,192000,91000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 64925,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 64926,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,113000,204200,114000"
st "utils"
blo "202500,113800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 64927,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,113900,205300,114900"
st "m_buff"
blo "202500,114700"
tm "CptNameMgr"
)
*72 (Text
uid 64928,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,114000,204600,115000"
st "U_39"
blo "202500,114800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 64929,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64930,0
text (MLText
uid 64931,0
va (VaSet
font "clean,8,0"
)
xt "189000,87000,189000,87000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*73 (SaComponent
uid 64943,0
optionalChildren [
*74 (CptPort
uid 64953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64954,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,88625,190000,89375"
)
tg (CPTG
uid 64955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64956,0
va (VaSet
isHidden 1
)
xt "190000,88500,190200,89500"
st "i"
blo "190000,89300"
)
s (Text
uid 64957,0
va (VaSet
isHidden 1
)
xt "190000,89500,190000,89500"
blo "190000,89500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*75 (CptPort
uid 64958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64959,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,88625,192750,89375"
)
tg (CPTG
uid 64960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64961,0
va (VaSet
isHidden 1
)
xt "191500,88500,192000,89500"
st "o"
ju 2
blo "192000,89300"
)
s (Text
uid 64962,0
va (VaSet
isHidden 1
)
xt "192000,89500,192000,89500"
ju 2
blo "192000,89500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 64944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,88000,192000,90000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 64945,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 64946,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,112000,204200,113000"
st "utils"
blo "202500,112800"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 64947,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,112900,205300,113900"
st "m_buff"
blo "202500,113700"
tm "CptNameMgr"
)
*78 (Text
uid 64948,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,113000,204600,114000"
st "U_40"
blo "202500,113800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 64949,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64950,0
text (MLText
uid 64951,0
va (VaSet
font "clean,8,0"
)
xt "189000,86000,189000,86000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*79 (PortIoOut
uid 66009,0
shape (CompositeShape
uid 66010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66011,0
sl 0
ro 270
xt "268500,133625,270000,134375"
)
(Line
uid 66012,0
sl 0
ro 270
xt "268000,134000,268500,134000"
pts [
"268000,134000"
"268500,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66013,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66014,0
va (VaSet
isHidden 1
)
xt "271000,133500,274500,134500"
st "spare_o0"
blo "271000,134300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 66023,0
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 14
suid 749,0
)
declText (MLText
uid 66024,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*81 (PortIoOut
uid 66025,0
shape (CompositeShape
uid 66026,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66027,0
sl 0
ro 270
xt "268500,143625,270000,144375"
)
(Line
uid 66028,0
sl 0
ro 270
xt "268000,144000,268500,144000"
pts [
"268000,144000"
"268500,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66029,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66030,0
va (VaSet
isHidden 1
)
xt "271000,143500,274500,144500"
st "spare_o1"
blo "271000,144300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 66037,0
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 16
suid 750,0
)
declText (MLText
uid 66038,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*83 (Net
uid 67459,0
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 18
suid 754,0
)
declText (MLText
uid 67460,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*84 (PortIoIn
uid 67477,0
shape (CompositeShape
uid 67478,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67479,0
sl 0
ro 270
xt "236000,38625,237500,39375"
)
(Line
uid 67480,0
sl 0
ro 270
xt "237500,39000,238000,39000"
pts [
"237500,39000"
"238000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67481,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67482,0
va (VaSet
isHidden 1
)
xt "227200,38500,235000,39500"
st "quanta_timer_tick_i"
ju 2
blo "235000,39300"
tm "WireNameMgr"
)
)
)
*85 (PortIoIn
uid 67826,0
shape (CompositeShape
uid 67827,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67828,0
sl 0
ro 270
xt "245000,133625,246500,134375"
)
(Line
uid 67829,0
sl 0
ro 270
xt "246500,134000,247000,134000"
pts [
"246500,134000"
"247000,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67830,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67831,0
va (VaSet
isHidden 1
)
xt "240800,133500,244000,134500"
st "spare_i0"
ju 2
blo "244000,134300"
tm "WireNameMgr"
)
)
)
*86 (PortIoIn
uid 67832,0
shape (CompositeShape
uid 67833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67834,0
sl 0
ro 270
xt "245000,143625,246500,144375"
)
(Line
uid 67835,0
sl 0
ro 270
xt "246500,144000,247000,144000"
pts [
"246500,144000"
"247000,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67836,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67837,0
va (VaSet
isHidden 1
)
xt "240800,143500,244000,144500"
st "spare_i1"
ju 2
blo "244000,144300"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 67840,0
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 15
suid 756,0
)
declText (MLText
uid 67841,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*88 (Net
uid 67842,0
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 17
suid 757,0
)
declText (MLText
uid 67843,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*89 (Net
uid 68534,0
decl (Decl
n "ext_pause_clr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 29
suid 761,0
)
declText (MLText
uid 68535,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*90 (Net
uid 68536,0
decl (Decl
n "ext_pause_req"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 30
suid 762,0
)
declText (MLText
uid 68537,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*91 (SaComponent
uid 72019,0
optionalChildren [
*92 (CptPort
uid 71947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,154625,125750,155375"
)
tg (CPTG
uid 71949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71950,0
va (VaSet
)
xt "115500,154500,124000,155500"
st "HOSTADDR_o : (9:0)"
ju 2
blo "124000,155300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTADDR_o"
t "std_logic_vector"
b "(9 downto 0)"
o 11
suid 39,0
)
)
)
*93 (CptPort
uid 71951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,147625,100000,148375"
)
tg (CPTG
uid 71953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71954,0
va (VaSet
)
xt "101000,147500,106900,148500"
st "hostclk_125_i"
blo "101000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "hostclk_125_i"
t "std_logic"
o 18
suid 40,0
)
)
)
*94 (CptPort
uid 71955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,155625,125750,156375"
)
tg (CPTG
uid 71957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71958,0
va (VaSet
)
xt "115600,155500,124000,156500"
st "HOSTEMAC1SEL_o"
ju 2
blo "124000,156300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTEMAC1SEL_o"
t "std_logic"
o 12
suid 41,0
)
)
)
*95 (CptPort
uid 71959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71960,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,161625,125750,162375"
)
tg (CPTG
uid 71961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71962,0
va (VaSet
)
xt "117000,161500,124000,162500"
st "HOSTMIIMRDY_i"
ju 2
blo "124000,162300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMRDY_i"
t "std_logic"
o 9
suid 42,0
)
)
)
*96 (CptPort
uid 71963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,156625,125750,157375"
)
tg (CPTG
uid 71965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71966,0
va (VaSet
)
xt "116800,156500,124000,157500"
st "HOSTMIIMSEL_o"
ju 2
blo "124000,157300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMSEL_o"
t "std_logic"
o 13
suid 43,0
)
)
)
*97 (CptPort
uid 71967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,152625,125750,153375"
)
tg (CPTG
uid 71969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71970,0
va (VaSet
)
xt "114300,152500,124000,153500"
st "HOSTOPCODE_o : (1:0)"
ju 2
blo "124000,153300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTOPCODE_o"
t "std_logic_vector"
b "(1 downto 0)"
o 14
suid 44,0
)
)
)
*98 (CptPort
uid 71971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71972,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,160625,125750,161375"
)
tg (CPTG
uid 71973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71974,0
va (VaSet
)
xt "114300,160500,124000,161500"
st "HOSTRDDATA_i : (31:0)"
ju 2
blo "124000,161300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTRDDATA_i"
t "std_logic_vector"
b "(31 downto 0)"
o 10
suid 45,0
)
)
)
*99 (CptPort
uid 71975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,157625,125750,158375"
)
tg (CPTG
uid 71977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71978,0
va (VaSet
)
xt "119000,157500,124000,158500"
st "HOSTREQ_o"
ju 2
blo "124000,158300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTREQ_o"
t "std_logic"
o 15
suid 46,0
)
)
)
*100 (CptPort
uid 71979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,153625,125750,154375"
)
tg (CPTG
uid 71981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71982,0
va (VaSet
)
xt "113900,153500,124000,154500"
st "HOSTWRDATA_o : (31:0)"
ju 2
blo "124000,154300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTWRDATA_o"
t "std_logic_vector"
b "(31 downto 0)"
o 16
suid 47,0
)
)
)
*101 (CptPort
uid 71983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,150625,100000,151375"
)
tg (CPTG
uid 71985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71986,0
va (VaSet
)
xt "101000,150500,108600,151500"
st "odr_addr_i : (10:0)"
blo "101000,151300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_addr_i"
t "std_logic_vector"
b "(10 downto 0)"
o 1
suid 48,0
)
)
)
*102 (CptPort
uid 71987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71988,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,157625,100000,158375"
)
tg (CPTG
uid 71989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71990,0
va (VaSet
)
xt "101000,157500,109300,158500"
st "odr_data0_o : (63:0)"
blo "101000,158300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "odr_data0_o"
t "std_logic_vector"
b "(63 downto 0)"
o 5
suid 50,0
)
)
)
*103 (CptPort
uid 71991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71992,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,161625,100000,162375"
)
tg (CPTG
uid 71993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71994,0
va (VaSet
)
xt "101000,161500,109300,162500"
st "odr_data1_o : (63:0)"
blo "101000,162300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "odr_data1_o"
t "std_logic_vector"
b "(63 downto 0)"
o 8
suid 52,0
)
)
)
*104 (CptPort
uid 71995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,155625,100000,156375"
)
tg (CPTG
uid 71997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71998,0
va (VaSet
)
xt "101000,155500,104800,156500"
st "odr_rd0_i"
blo "101000,156300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_rd0_i"
t "std_logic"
o 3
suid 53,0
)
)
)
*105 (CptPort
uid 71999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,159625,100000,160375"
)
tg (CPTG
uid 72001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72002,0
va (VaSet
)
xt "101000,159500,104800,160500"
st "odr_rd1_i"
blo "101000,160300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_rd1_i"
t "std_logic"
o 6
suid 54,0
)
)
)
*106 (CptPort
uid 72003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,156625,100000,157375"
)
tg (CPTG
uid 72005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72006,0
va (VaSet
)
xt "101000,156500,104900,157500"
st "odr_wr0_i"
blo "101000,157300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_wr0_i"
t "std_logic"
o 4
suid 55,0
)
)
)
*107 (CptPort
uid 72007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,160625,100000,161375"
)
tg (CPTG
uid 72009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72010,0
va (VaSet
)
xt "101000,160500,104900,161500"
st "odr_wr1_i"
blo "101000,161300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_wr1_i"
t "std_logic"
o 7
suid 56,0
)
)
)
*108 (CptPort
uid 72011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,148625,100000,149375"
)
tg (CPTG
uid 72013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72014,0
va (VaSet
)
xt "101000,148500,103500,149500"
st "reset_i"
blo "101000,149300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
o 17
suid 57,0
)
)
)
*109 (CptPort
uid 72015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,153625,100000,154375"
)
tg (CPTG
uid 72017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72018,0
va (VaSet
)
xt "101000,153500,108500,154500"
st "odr_data_i : (31:0)"
blo "101000,154300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_data_i"
t "std_logic_vector"
b "(31 downto 0)"
o 2
suid 58,0
)
)
)
]
shape (Rectangle
uid 72020,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,147000,125000,164000"
)
oxt "15000,9000,40000,26000"
ttg (MlTextGroup
uid 72021,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 72022,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,147000,119150,148000"
st "ethernet_v4"
blo "113750,147800"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 72023,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,148000,120050,149000"
st "host_interface"
blo "113750,148800"
tm "CptNameMgr"
)
*112 (Text
uid 72024,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,149000,120650,150000"
st "Uhost_interface"
blo "113750,149800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72025,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72026,0
text (MLText
uid 72027,0
va (VaSet
font "clean,8,0"
)
xt "106000,146000,106000,146000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*113 (Net
uid 73096,0
decl (Decl
n "mgtclk_extp_unused"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 54
suid 775,0
)
declText (MLText
uid 73097,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*114 (Net
uid 73098,0
decl (Decl
n "mgtclk_extn_unused"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 776,0
)
declText (MLText
uid 73099,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*115 (Net
uid 74301,0
decl (Decl
n "clk_25_50_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 786,0
)
declText (MLText
uid 74302,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*116 (Net
uid 74373,0
decl (Decl
n "rx_fifo_clk_i"
t "std_logic"
preAdd 0
o 19
suid 792,0
)
declText (MLText
uid 74374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*117 (PortIoIn
uid 74557,0
shape (CompositeShape
uid 74558,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 74559,0
sl 0
ro 270
xt "96000,46625,97500,47375"
)
(Line
uid 74560,0
sl 0
ro 270
xt "97500,47000,98000,47000"
pts [
"97500,47000"
"98000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 74561,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74562,0
va (VaSet
isHidden 1
)
xt "89700,46500,95000,47500"
st "tx_fifo_clk_i"
ju 2
blo "95000,47300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 76297,0
decl (Decl
n "tx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 69
suid 809,0
)
declText (MLText
uid 76298,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*119 (Net
uid 76453,0
decl (Decl
n "rx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 71
suid 815,0
)
declText (MLText
uid 76454,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*120 (HdlText
uid 76577,0
optionalChildren [
*121 (EmbeddedText
uid 76583,0
commentText (CommentText
uid 76584,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 76585,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "111000,63000,125000,67000"
)
oxt "0,0,18000,5000"
text (MLText
uid 76586,0
va (VaSet
font "clean,8,0"
)
xt "111200,63200,123700,66400"
st "
-- eb0
tx_ifg_delay_0 <= x\"00\";
PHYAD_0 <= \"00000\";


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 76578,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "125000,62000,129000,67000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 76579,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 76580,0
va (VaSet
font "charter,8,0"
)
xt "126250,64550,127650,65550"
st "eb0"
blo "126250,65350"
tm "HdlTextNameMgr"
)
*123 (Text
uid 76581,0
va (VaSet
font "charter,8,0"
)
xt "126250,65550,126750,66550"
st "6"
blo "126250,66350"
tm "HdlTextNumberMgr"
)
]
)
)
*124 (Net
uid 77123,0
decl (Decl
n "init_i"
t "std_logic"
preAdd 0
o 7
suid 826,0
)
declText (MLText
uid 77124,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*125 (PortIoIn
uid 77939,0
shape (CompositeShape
uid 77940,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 77941,0
sl 0
ro 270
xt "69000,148625,70500,149375"
)
(Line
uid 77942,0
sl 0
ro 270
xt "70500,149000,71000,149000"
pts [
"70500,149000"
"71000,149000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 77943,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77944,0
va (VaSet
isHidden 1
)
xt "62800,148500,68000,149500"
st "host_reset_i"
ju 2
blo "68000,149300"
tm "WireNameMgr"
)
)
)
*126 (PortIoOut
uid 78715,0
shape (CompositeShape
uid 78716,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78717,0
sl 0
ro 270
xt "214500,64625,216000,65375"
)
(Line
uid 78718,0
sl 0
ro 270
xt "214000,65000,214500,65000"
pts [
"214000,65000"
"214500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78719,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78720,0
va (VaSet
isHidden 1
)
xt "217000,64500,221000,65500"
st "syncacq_o"
blo "217000,65300"
tm "WireNameMgr"
)
)
)
*127 (PortIoOut
uid 78721,0
shape (CompositeShape
uid 78722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78723,0
sl 0
ro 270
xt "318750,58625,320250,59375"
)
(Line
uid 78724,0
sl 0
ro 270
xt "318250,59000,318750,59000"
pts [
"318250,59000"
"318750,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78725,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78726,0
va (VaSet
isHidden 1
)
xt "321000,58500,324800,59500"
st "stat_word"
blo "321000,59300"
tm "WireNameMgr"
)
)
)
*128 (PortIoOut
uid 78727,0
shape (CompositeShape
uid 78728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78729,0
sl 0
ro 270
xt "318750,54625,320250,55375"
)
(Line
uid 78730,0
sl 0
ro 270
xt "318250,55000,318750,55000"
pts [
"318250,55000"
"318750,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78731,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78732,0
va (VaSet
isHidden 1
)
xt "321000,54500,324300,55500"
st "mac_stat"
blo "321000,55300"
tm "WireNameMgr"
)
)
)
*129 (PortIoIn
uid 78733,0
shape (CompositeShape
uid 78734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78735,0
sl 0
ro 270
xt "236000,44625,237500,45375"
)
(Line
uid 78736,0
sl 0
ro 270
xt "237500,45000,238000,45000"
pts [
"237500,45000"
"238000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78737,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78738,0
va (VaSet
isHidden 1
)
xt "229000,44500,235000,45500"
st "ext_pause_req"
ju 2
blo "235000,45300"
tm "WireNameMgr"
)
)
)
*130 (PortIoIn
uid 78739,0
shape (CompositeShape
uid 78740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78741,0
sl 0
ro 270
xt "236000,43625,237500,44375"
)
(Line
uid 78742,0
sl 0
ro 270
xt "237500,44000,238000,44000"
pts [
"237500,44000"
"238000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78743,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78744,0
va (VaSet
isHidden 1
)
xt "229300,43500,235000,44500"
st "ext_pause_clr"
ju 2
blo "235000,44300"
tm "WireNameMgr"
)
)
)
*131 (PortIoIn
uid 78745,0
shape (CompositeShape
uid 78746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78747,0
sl 0
ro 270
xt "236000,67625,237500,68375"
)
(Line
uid 78748,0
sl 0
ro 270
xt "237500,68000,238000,68000"
pts [
"237500,68000"
"238000,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78750,0
va (VaSet
isHidden 1
)
xt "231500,67500,235000,68500"
st "sfp_los_i"
ju 2
blo "235000,68300"
tm "WireNameMgr"
)
)
)
*132 (PortIoIn
uid 78751,0
shape (CompositeShape
uid 78752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78753,0
sl 0
ro 270
xt "236000,64625,237500,65375"
)
(Line
uid 78754,0
sl 0
ro 270
xt "237500,65000,238000,65000"
pts [
"237500,65000"
"238000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78755,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78756,0
va (VaSet
isHidden 1
)
xt "230100,64500,235000,65500"
st "sf_absent_i"
ju 2
blo "235000,65300"
tm "WireNameMgr"
)
)
)
*133 (PortIoIn
uid 78757,0
shape (CompositeShape
uid 78758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78759,0
sl 0
ro 270
xt "236000,60625,237500,61375"
)
(Line
uid 78760,0
sl 0
ro 270
xt "237500,61000,238000,61000"
pts [
"237500,61000"
"238000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78761,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78762,0
va (VaSet
isHidden 1
)
xt "230200,60500,235000,61500"
st "sf_txfault_i"
ju 2
blo "235000,61300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 78945,0
decl (Decl
n "tx_ifg_delay_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 42
suid 843,0
)
declText (MLText
uid 78946,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*135 (PortIoIn
uid 78959,0
shape (CompositeShape
uid 78960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78961,0
sl 0
ro 270
xt "96000,52625,97500,53375"
)
(Line
uid 78962,0
sl 0
ro 270
xt "97500,53000,98000,53000"
pts [
"97500,53000"
"98000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78963,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78964,0
va (VaSet
isHidden 1
)
xt "93000,52500,95000,53500"
st "rxp_i"
ju 2
blo "95000,53300"
tm "WireNameMgr"
)
)
)
*136 (PortIoIn
uid 78965,0
shape (CompositeShape
uid 78966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78967,0
sl 0
ro 270
xt "96000,53625,97500,54375"
)
(Line
uid 78968,0
sl 0
ro 270
xt "97500,54000,98000,54000"
pts [
"97500,54000"
"98000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78969,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78970,0
va (VaSet
isHidden 1
)
xt "93000,53500,95000,54500"
st "rxn_i"
ju 2
blo "95000,54300"
tm "WireNameMgr"
)
)
)
*137 (Net
uid 79003,0
decl (Decl
n "rxp_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 32
suid 846,0
)
declText (MLText
uid 79004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*138 (Net
uid 79005,0
decl (Decl
n "rxn_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 33
suid 847,0
)
declText (MLText
uid 79006,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*139 (Net
uid 79009,0
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 849,0
)
declText (MLText
uid 79010,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*140 (Net
uid 79011,0
decl (Decl
n "resetdone1"
t "std_logic"
o 56
suid 850,0
)
declText (MLText
uid 79012,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*141 (Net
uid 79013,0
decl (Decl
n "resetdone0"
t "std_logic"
o 57
suid 851,0
)
declText (MLText
uid 79014,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*142 (MWC
uid 79059,0
optionalChildren [
*143 (CptPort
uid 79031,0
optionalChildren [
*144 (Line
uid 79035,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "268000,123000,269000,123000"
pts [
"269000,123000"
"268000,123000"
]
)
*145 (Property
uid 79036,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79032,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "269000,122625,269750,123375"
)
tg (CPTG
uid 79033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79034,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "270219,122342,272219,123242"
st "dout"
ju 2
blo "272219,123042"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 20
suid 1,0
)
)
)
*146 (CptPort
uid 79037,0
optionalChildren [
*147 (Line
uid 79041,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "263000,122000,264000,122000"
pts [
"263000,122000"
"264000,122000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79038,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "262250,121625,263000,122375"
)
tg (CPTG
uid 79039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79040,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "259885,121294,261885,122194"
st "din0"
blo "259885,121994"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 57
suid 2,0
)
)
)
*148 (CptPort
uid 79042,0
optionalChildren [
*149 (Line
uid 79046,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "263000,124000,264000,124000"
pts [
"263000,124000"
"264000,124000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79043,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "262250,123625,263000,124375"
)
tg (CPTG
uid 79044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79045,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "260000,123700,262000,124600"
st "din1"
blo "260000,124400"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 56
suid 3,0
)
)
)
*150 (CommentGraphic
uid 79047,0
optionalChildren [
*151 (Property
uid 79049,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"264000,125000"
"264000,125000"
]
uid 79048,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "264000,125000,264000,125000"
)
oxt "7000,10000,7000,10000"
)
*152 (CommentGraphic
uid 79050,0
optionalChildren [
*153 (Property
uid 79052,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"264000,121000"
"264000,121000"
]
uid 79051,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "264000,121000,264000,121000"
)
oxt "7000,6000,7000,6000"
)
*154 (Grouping
uid 79053,0
optionalChildren [
*155 (CommentGraphic
uid 79055,0
shape (PolyLine2D
pts [
"266000,125000"
"264000,125000"
"264000,121000"
"266000,121000"
]
uid 79056,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "264000,121000,266000,125000"
)
oxt "7000,6000,9000,10000"
)
*156 (CommentGraphic
uid 79057,0
shape (Arc2D
pts [
"266000,121000"
"268000,123000"
"266000,125000"
]
uid 79058,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "266000,121000,268000,125000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 79054,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "264000,121000,268000,125000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 79060,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "263000,121000,269000,125000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 79061,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
uid 79062,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "264500,121600,269800,122600"
st "moduleware"
blo "264500,122400"
)
*158 (Text
uid 79063,0
va (VaSet
font "helvetica,8,1"
)
xt "264500,122600,266000,123600"
st "and"
blo "264500,123400"
)
*159 (Text
uid 79064,0
va (VaSet
font "helvetica,8,1"
)
xt "264500,123600,266100,124600"
st "U_0"
blo "264500,124400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79065,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79066,0
text (MLText
uid 79067,0
va (VaSet
font "clean,8,0"
)
xt "248000,111900,248000,111900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*160 (PortIoOut
uid 79076,0
shape (CompositeShape
uid 79077,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79078,0
sl 0
ro 270
xt "277500,122625,279000,123375"
)
(Line
uid 79079,0
sl 0
ro 270
xt "277000,123000,277500,123000"
pts [
"277000,123000"
"277500,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79080,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79081,0
va (VaSet
isHidden 1
)
xt "280000,122500,285200,123500"
st "resetdone_o"
blo "280000,123300"
tm "WireNameMgr"
)
)
)
*161 (Net
uid 79082,0
decl (Decl
n "resetdone_o"
t "std_logic"
o 20
suid 852,0
)
declText (MLText
uid 79083,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*162 (Net
uid 79192,0
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 857,0
)
declText (MLText
uid 79193,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*163 (PortIoIn
uid 79194,0
shape (CompositeShape
uid 79195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79196,0
sl 0
ro 90
xt "214500,48625,216000,49375"
)
(Line
uid 79197,0
sl 0
ro 90
xt "214000,49000,214500,49000"
pts [
"214500,49000"
"214000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79198,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79199,0
va (VaSet
isHidden 1
)
xt "217000,48500,222300,49500"
st "rx_fifo_rst_i"
blo "217000,49300"
tm "WireNameMgr"
)
)
)
*164 (PortIoOut
uid 79222,0
shape (CompositeShape
uid 79223,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79224,0
sl 0
ro 270
xt "88500,52625,90000,53375"
)
(Line
uid 79225,0
sl 0
ro 270
xt "88000,53000,88500,53000"
pts [
"88000,53000"
"88500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79226,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79227,0
va (VaSet
isHidden 1
)
xt "91000,52500,93300,53500"
st "txp_o"
blo "91000,53300"
tm "WireNameMgr"
)
)
)
*165 (PortIoOut
uid 79228,0
shape (CompositeShape
uid 79229,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79230,0
sl 0
ro 270
xt "88500,53625,90000,54375"
)
(Line
uid 79231,0
sl 0
ro 270
xt "88000,54000,88500,54000"
pts [
"88000,54000"
"88500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79232,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79233,0
va (VaSet
isHidden 1
)
xt "91000,53500,93300,54500"
st "txn_o"
blo "91000,54300"
tm "WireNameMgr"
)
)
)
*166 (Net
uid 79250,0
decl (Decl
n "txp_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 34
suid 861,0
)
declText (MLText
uid 79251,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*167 (Net
uid 79252,0
decl (Decl
n "txn_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 35
suid 862,0
)
declText (MLText
uid 79253,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*168 (PortIoIn
uid 79280,0
shape (CompositeShape
uid 79281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79282,0
sl 0
ro 90
xt "214500,47625,216000,48375"
)
(Line
uid 79283,0
sl 0
ro 90
xt "214000,48000,214500,48000"
pts [
"214500,48000"
"214000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79284,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79285,0
va (VaSet
isHidden 1
)
xt "216000,47500,221300,48500"
st "rx_fifo_clk_i"
blo "216000,48300"
tm "WireNameMgr"
)
)
)
*169 (Net
uid 79286,0
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 865,0
)
declText (MLText
uid 79287,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*170 (PortIoOut
uid 79288,0
shape (CompositeShape
uid 79289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79290,0
sl 0
ro 270
xt "214500,83625,216000,84375"
)
(Line
uid 79291,0
sl 0
ro 270
xt "214000,84000,214500,84000"
pts [
"214000,84000"
"214500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79292,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79293,0
va (VaSet
isHidden 1
)
xt "217000,83500,220200,84500"
st "sf_scl_o"
blo "217000,84300"
tm "WireNameMgr"
)
)
)
*171 (PortIoIn
uid 79294,0
shape (CompositeShape
uid 79295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79296,0
sl 0
ro 90
xt "214500,84625,216000,85375"
)
(Line
uid 79297,0
sl 0
ro 90
xt "214000,85000,214500,85000"
pts [
"214500,85000"
"214000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79298,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79299,0
va (VaSet
isHidden 1
)
xt "217000,84500,220200,85500"
st "sf_sda_i"
blo "217000,85300"
tm "WireNameMgr"
)
)
)
*172 (PortIoOut
uid 79300,0
shape (CompositeShape
uid 79301,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79302,0
sl 0
ro 270
xt "214500,85625,216000,86375"
)
(Line
uid 79303,0
sl 0
ro 270
xt "214000,86000,214500,86000"
pts [
"214000,86000"
"214500,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79304,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79305,0
va (VaSet
isHidden 1
)
xt "217000,85500,220500,86500"
st "sf_sda_o"
blo "217000,86300"
tm "WireNameMgr"
)
)
)
*173 (PortIoOut
uid 79306,0
shape (CompositeShape
uid 79307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79308,0
sl 0
ro 270
xt "214500,86625,216000,87375"
)
(Line
uid 79309,0
sl 0
ro 270
xt "214000,87000,214500,87000"
pts [
"214000,87000"
"214500,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79310,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79311,0
va (VaSet
isHidden 1
)
xt "217000,86500,220800,87500"
st "sf_sda_to"
blo "217000,87300"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 79312,0
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 866,0
)
declText (MLText
uid 79313,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*175 (Net
uid 79314,0
decl (Decl
n "sfp_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 40
suid 867,0
)
declText (MLText
uid 79315,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*176 (Net
uid 79316,0
decl (Decl
n "sfp_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 41
suid 868,0
)
declText (MLText
uid 79317,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*177 (Net
uid 79354,0
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 10
suid 871,0
)
declText (MLText
uid 79355,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*178 (Net
uid 79356,0
decl (Decl
n "sf_txdisable_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 11
suid 872,0
)
declText (MLText
uid 79357,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*179 (PortIoOut
uid 79358,0
shape (CompositeShape
uid 79359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79360,0
sl 0
ro 270
xt "214500,89625,216000,90375"
)
(Line
uid 79361,0
sl 0
ro 270
xt "214000,90000,214500,90000"
pts [
"214000,90000"
"214500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79362,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79363,0
va (VaSet
isHidden 1
)
xt "217000,89500,223100,90500"
st "sf_txdisable_o"
blo "217000,90300"
tm "WireNameMgr"
)
)
)
*180 (PortIoOut
uid 79364,0
shape (CompositeShape
uid 79365,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79366,0
sl 0
ro 270
xt "214500,88625,216000,89375"
)
(Line
uid 79367,0
sl 0
ro 270
xt "214000,89000,214500,89000"
pts [
"214000,89000"
"214500,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79368,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79369,0
va (VaSet
isHidden 1
)
xt "217000,88500,222100,89500"
st "sf_ratesel_o"
blo "217000,89300"
tm "WireNameMgr"
)
)
)
*181 (SaComponent
uid 79880,0
optionalChildren [
*182 (CptPort
uid 79890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79891,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,138625,190000,139375"
)
tg (CPTG
uid 79892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79893,0
va (VaSet
isHidden 1
)
xt "190000,138500,190200,139500"
st "i"
blo "190000,139300"
)
s (Text
uid 79894,0
va (VaSet
isHidden 1
)
xt "190000,139500,190000,139500"
blo "190000,139500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*183 (CptPort
uid 79895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79896,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,138625,192750,139375"
)
tg (CPTG
uid 79897,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79898,0
va (VaSet
isHidden 1
)
xt "191500,138500,192000,139500"
st "o"
ju 2
blo "192000,139300"
)
s (Text
uid 79899,0
va (VaSet
isHidden 1
)
xt "192000,139500,192000,139500"
ju 2
blo "192000,139500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 79881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,138000,192000,140000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 79882,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 79883,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,162000,204200,163000"
st "utils"
blo "202500,162800"
tm "BdLibraryNameMgr"
)
*185 (Text
uid 79884,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,162900,205300,163900"
st "m_buff"
blo "202500,163700"
tm "CptNameMgr"
)
*186 (Text
uid 79885,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,163000,204600,164000"
st "U_41"
blo "202500,163800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79886,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79887,0
text (MLText
uid 79888,0
va (VaSet
font "clean,8,0"
)
xt "189000,136000,189000,136000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*187 (SaComponent
uid 79900,0
optionalChildren [
*188 (CptPort
uid 79910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79911,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,139625,190000,140375"
)
tg (CPTG
uid 79912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79913,0
va (VaSet
isHidden 1
)
xt "190000,139500,190200,140500"
st "i"
blo "190000,140300"
)
s (Text
uid 79914,0
va (VaSet
isHidden 1
)
xt "190000,140500,190000,140500"
blo "190000,140500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*189 (CptPort
uid 79915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79916,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,139625,192750,140375"
)
tg (CPTG
uid 79917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79918,0
va (VaSet
isHidden 1
)
xt "191500,139500,192000,140500"
st "o"
ju 2
blo "192000,140300"
)
s (Text
uid 79919,0
va (VaSet
isHidden 1
)
xt "192000,140500,192000,140500"
ju 2
blo "192000,140500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 79901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,139000,192000,141000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 79902,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 79903,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,163000,204200,164000"
st "utils"
blo "202500,163800"
tm "BdLibraryNameMgr"
)
*191 (Text
uid 79904,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,163900,205300,164900"
st "m_buff"
blo "202500,164700"
tm "CptNameMgr"
)
*192 (Text
uid 79905,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,164000,204600,165000"
st "U_42"
blo "202500,164800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79906,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79907,0
text (MLText
uid 79908,0
va (VaSet
font "clean,8,0"
)
xt "189000,137000,189000,137000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*193 (Net
uid 80208,0
decl (Decl
n "rx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 72
suid 873,0
)
declText (MLText
uid 80209,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*194 (HdlText
uid 80302,0
optionalChildren [
*195 (EmbeddedText
uid 80308,0
commentText (CommentText
uid 80309,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 80310,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "111000,114000,125000,118000"
)
oxt "0,0,18000,5000"
text (MLText
uid 80311,0
va (VaSet
font "clean,8,0"
)
xt "111200,114200,123700,117400"
st "
-- eb1
tx_ifg_delay_1 <= x\"00\";
PHYAD_1 <= \"00000\";


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 80303,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "125000,113000,129000,118000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 80304,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
uid 80305,0
va (VaSet
font "charter,8,0"
)
xt "126250,115550,127650,116550"
st "eb1"
blo "126250,116350"
tm "HdlTextNameMgr"
)
*197 (Text
uid 80306,0
va (VaSet
font "charter,8,0"
)
xt "126250,116550,126750,117550"
st "7"
blo "126250,117350"
tm "HdlTextNumberMgr"
)
]
)
)
*198 (Net
uid 80440,0
decl (Decl
n "tx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 70
suid 874,0
)
declText (MLText
uid 80441,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*199 (Net
uid 80444,0
decl (Decl
n "tx_ifg_delay_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 43
suid 875,0
)
declText (MLText
uid 80445,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*200 (Net
uid 80446,0
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 48
suid 876,0
)
declText (MLText
uid 80447,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*201 (PortIoIn
uid 80845,0
shape (CompositeShape
uid 80846,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80847,0
sl 0
ro 270
xt "69000,155625,70500,156375"
)
(Line
uid 80848,0
sl 0
ro 270
xt "70500,156000,71000,156000"
pts [
"70500,156000"
"71000,156000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 80849,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80850,0
va (VaSet
isHidden 1
)
xt "62400,155500,68000,156500"
st "machost_rd_i"
ju 2
blo "68000,156300"
tm "WireNameMgr"
)
)
)
*202 (PortIoIn
uid 80851,0
shape (CompositeShape
uid 80852,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80853,0
sl 0
ro 270
xt "69000,156625,70500,157375"
)
(Line
uid 80854,0
sl 0
ro 270
xt "70500,157000,71000,157000"
pts [
"70500,157000"
"71000,157000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 80855,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80856,0
va (VaSet
isHidden 1
)
xt "62300,156500,68000,157500"
st "machost_wr_i"
ju 2
blo "68000,157300"
tm "WireNameMgr"
)
)
)
*203 (PortIoOut
uid 80857,0
shape (CompositeShape
uid 80858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80859,0
sl 0
ro 90
xt "69000,157625,70500,158375"
)
(Line
uid 80860,0
sl 0
ro 90
xt "70500,158000,71000,158000"
pts [
"71000,158000"
"70500,158000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 80861,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80862,0
va (VaSet
isHidden 1
)
xt "61300,157500,68000,158500"
st "machost_data_o"
ju 2
blo "68000,158300"
tm "WireNameMgr"
)
)
)
*204 (Net
uid 80929,0
decl (Decl
n "machost_rd_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 39
suid 883,0
)
declText (MLText
uid 80930,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*205 (Net
uid 80931,0
decl (Decl
n "machost_wr_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 37
suid 884,0
)
declText (MLText
uid 80932,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*206 (Net
uid 80933,0
decl (Decl
n "machost_data_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 38
suid 885,0
)
declText (MLText
uid 80934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*207 (PortIoIn
uid 80997,0
shape (CompositeShape
uid 80998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80999,0
sl 0
ro 270
xt "96000,47625,97500,48375"
)
(Line
uid 81000,0
sl 0
ro 270
xt "97500,48000,98000,48000"
pts [
"97500,48000"
"98000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 81001,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81002,0
va (VaSet
isHidden 1
)
xt "89700,47500,95000,48500"
st "tx_fifo_rst_i"
ju 2
blo "95000,48300"
tm "WireNameMgr"
)
)
)
*208 (Net
uid 81003,0
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 23
suid 886,0
)
declText (MLText
uid 81004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*209 (Net
uid 81005,0
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
suid 887,0
)
declText (MLText
uid 81006,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*210 (PortIoOut
uid 81019,0
shape (CompositeShape
uid 81020,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81021,0
sl 0
ro 270
xt "214500,70625,216000,71375"
)
(Line
uid 81022,0
sl 0
ro 270
xt "214000,71000,214500,71000"
pts [
"214000,71000"
"214500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 81023,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81024,0
va (VaSet
isHidden 1
)
xt "217000,70500,220500,71500"
st "tx_ack_o"
blo "217000,71300"
tm "WireNameMgr"
)
)
)
*211 (PortIoOut
uid 81033,0
shape (CompositeShape
uid 81034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81035,0
sl 0
ro 270
xt "214500,79625,216000,80375"
)
(Line
uid 81036,0
sl 0
ro 270
xt "214000,80000,214500,80000"
pts [
"214000,80000"
"214500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 81037,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81038,0
va (VaSet
isHidden 1
)
xt "217000,79500,223800,80500"
st "rx_goodframe_o"
blo "217000,80300"
tm "WireNameMgr"
)
)
)
*212 (Net
uid 81055,0
decl (Decl
n "rx_goodframe_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 84
suid 889,0
)
declText (MLText
uid 81056,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*213 (SaComponent
uid 82388,0
optionalChildren [
*214 (CptPort
uid 81949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81950,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,47625,179750,48375"
)
tg (CPTG
uid 81951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81952,0
va (VaSet
font "courier,8,0"
)
xt "171000,47550,178000,48450"
st "RX_LL_CLOCK_0"
ju 2
blo "178000,48250"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*215 (CptPort
uid 81953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81954,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,48625,179750,49375"
)
tg (CPTG
uid 81955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81956,0
va (VaSet
font "courier,8,0"
)
xt "171000,48550,178000,49450"
st "RX_LL_RESET_0"
ju 2
blo "178000,49250"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*216 (CptPort
uid 81957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,97625,179750,98375"
)
tg (CPTG
uid 81959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81960,0
va (VaSet
font "courier,8,0"
)
xt "167000,97550,178000,98450"
st "RX_LL_DATA_0 : (15:0)"
ju 2
blo "178000,98250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*217 (CptPort
uid 81961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,93625,179750,94375"
)
tg (CPTG
uid 81963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81964,0
va (VaSet
font "courier,8,0"
)
xt "171000,93550,178000,94450"
st "RX_LL_SOF_N_0"
ju 2
blo "178000,94250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*218 (CptPort
uid 81965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,94625,179750,95375"
)
tg (CPTG
uid 81967,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81968,0
va (VaSet
font "courier,8,0"
)
xt "171000,94550,178000,95450"
st "RX_LL_EOF_N_0"
ju 2
blo "178000,95250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*219 (CptPort
uid 81969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,95625,179750,96375"
)
tg (CPTG
uid 81971,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81972,0
va (VaSet
font "courier,8,0"
)
xt "169000,95550,178000,96450"
st "RX_LL_SRC_RDY_N_0"
ju 2
blo "178000,96250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*220 (CptPort
uid 81973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81974,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,96625,179750,97375"
)
tg (CPTG
uid 81975,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81976,0
va (VaSet
font "courier,8,0"
)
xt "169000,96550,178000,97450"
st "RX_LL_DST_RDY_N_0"
ju 2
blo "178000,97250"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*221 (CptPort
uid 81977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,67625,179750,68375"
)
tg (CPTG
uid 81979,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81980,0
va (VaSet
font "courier,8,0"
)
xt "164000,67550,178000,68450"
st "RX_LL_FIFO_STATUS_0 : (3:0)"
ju 2
blo "178000,68250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*222 (CptPort
uid 81981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,46625,144000,47375"
)
tg (CPTG
uid 81983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81984,0
va (VaSet
font "courier,8,0"
)
xt "145000,46550,152000,47450"
st "TX_LL_CLOCK_0"
blo "145000,47250"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*223 (CptPort
uid 81985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,47625,144000,48375"
)
tg (CPTG
uid 81987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81988,0
va (VaSet
font "courier,8,0"
)
xt "145000,47550,152000,48450"
st "TX_LL_RESET_0"
blo "145000,48250"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*224 (CptPort
uid 81989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81990,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,104625,179750,105375"
)
tg (CPTG
uid 81991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81992,0
va (VaSet
font "courier,8,0"
)
xt "167000,104550,178000,105450"
st "TX_LL_DATA_0 : (15:0)"
ju 2
blo "178000,105250"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*225 (CptPort
uid 81993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81994,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,100625,179750,101375"
)
tg (CPTG
uid 81995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81996,0
va (VaSet
font "courier,8,0"
)
xt "171000,100550,178000,101450"
st "TX_LL_SOF_N_0"
ju 2
blo "178000,101250"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*226 (CptPort
uid 81997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81998,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,101625,179750,102375"
)
tg (CPTG
uid 81999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82000,0
va (VaSet
font "courier,8,0"
)
xt "171000,101550,178000,102450"
st "TX_LL_EOF_N_0"
ju 2
blo "178000,102250"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*227 (CptPort
uid 82001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82002,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,102625,179750,103375"
)
tg (CPTG
uid 82003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82004,0
va (VaSet
font "courier,8,0"
)
xt "169000,102550,178000,103450"
st "TX_LL_SRC_RDY_N_0"
ju 2
blo "178000,103250"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*228 (CptPort
uid 82005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,103625,179750,104375"
)
tg (CPTG
uid 82007,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82008,0
va (VaSet
font "courier,8,0"
)
xt "169000,103550,178000,104450"
st "TX_LL_DST_RDY_N_0"
ju 2
blo "178000,104250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*229 (CptPort
uid 82009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,80625,179750,81375"
)
tg (CPTG
uid 82011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82012,0
va (VaSet
font "courier,8,0"
)
xt "169000,80550,178000,81450"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "178000,81250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 17
suid 16,0
)
)
)
*230 (CptPort
uid 82013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,65625,179750,66375"
)
tg (CPTG
uid 82015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82016,0
va (VaSet
font "courier,8,0"
)
xt "166500,65550,178000,66450"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "178000,66250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 17,0
)
)
)
*231 (CptPort
uid 82017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,76625,179750,77375"
)
tg (CPTG
uid 82019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82020,0
va (VaSet
font "courier,8,0"
)
xt "164500,76550,178000,77450"
st "EMAC0CLIENTRXSTATS : (6:0)"
ju 2
blo "178000,77250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 19
suid 18,0
)
)
)
*232 (CptPort
uid 82021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,77625,179750,78375"
)
tg (CPTG
uid 82023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82024,0
va (VaSet
font "courier,8,0"
)
xt "167000,77550,178000,78450"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "178000,78250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 19,0
)
)
)
*233 (CptPort
uid 82025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,78625,179750,79375"
)
tg (CPTG
uid 82027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82028,0
va (VaSet
font "courier,8,0"
)
xt "165000,78550,178000,79450"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "178000,79250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 20,0
)
)
)
*234 (CptPort
uid 82029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,63625,144000,64375"
)
tg (CPTG
uid 82031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82032,0
va (VaSet
font "courier,8,0"
)
xt "145000,63550,160000,64450"
st "CLIENTEMAC0TXIFGDELAY : (7:0)"
blo "145000,64250"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 22
suid 21,0
)
)
)
*235 (CptPort
uid 82033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,73625,179750,74375"
)
tg (CPTG
uid 82035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82036,0
va (VaSet
font "courier,8,0"
)
xt "168500,73550,178000,74450"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "178000,74250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 22,0
)
)
)
*236 (CptPort
uid 82037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,74625,179750,75375"
)
tg (CPTG
uid 82039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82040,0
va (VaSet
font "courier,8,0"
)
xt "167000,74550,178000,75450"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "178000,75250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 23,0
)
)
)
*237 (CptPort
uid 82041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,75625,179750,76375"
)
tg (CPTG
uid 82043,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82044,0
va (VaSet
font "courier,8,0"
)
xt "165000,75550,178000,76450"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "178000,76250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 24,0
)
)
)
*238 (CptPort
uid 82045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,69625,144000,70375"
)
tg (CPTG
uid 82047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82048,0
va (VaSet
font "courier,8,0"
)
xt "145000,69550,155000,70450"
st "CLIENTEMAC0PAUSEREQ"
blo "145000,70250"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 26
suid 25,0
)
)
)
*239 (CptPort
uid 82049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,70625,144000,71375"
)
tg (CPTG
uid 82051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82052,0
va (VaSet
font "courier,8,0"
)
xt "145000,70550,159500,71450"
st "CLIENTEMAC0PAUSEVAL : (15:0)"
blo "145000,71250"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 27
suid 26,0
)
)
)
*240 (CptPort
uid 82053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,64625,179750,65375"
)
tg (CPTG
uid 82055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82056,0
va (VaSet
font "courier,8,0"
)
xt "165500,64550,178000,65450"
st "EMAC0CLIENTSYNCACQSTATUS"
ju 2
blo "178000,65250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 28
suid 27,0
)
)
)
*241 (CptPort
uid 82057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,50625,179750,51375"
)
tg (CPTG
uid 82059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82060,0
va (VaSet
font "courier,8,0"
)
xt "170000,50550,178000,51450"
st "RX_CLIENT_CLK_0"
ju 2
blo "178000,51250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
posAdd 0
o 29
suid 28,0
)
)
)
*242 (CptPort
uid 82061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82062,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,49625,144000,50375"
)
tg (CPTG
uid 82063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82064,0
va (VaSet
font "courier,8,0"
)
xt "145000,49550,153000,50450"
st "TX_CLIENT_CLK_0"
blo "145000,50250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 29,0
)
)
)
*243 (CptPort
uid 82065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82066,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,50625,144000,51375"
)
tg (CPTG
uid 82067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82068,0
va (VaSet
font "courier,8,0"
)
xt "145000,50550,147500,51450"
st "TXP_0"
blo "145000,51250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_0"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 31
suid 30,0
)
)
)
*244 (CptPort
uid 82069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82070,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,51625,144000,52375"
)
tg (CPTG
uid 82071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82072,0
va (VaSet
font "courier,8,0"
)
xt "145000,51550,147500,52450"
st "TXN_0"
blo "145000,52250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 31,0
)
)
)
*245 (CptPort
uid 82073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,52625,144000,53375"
)
tg (CPTG
uid 82075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82076,0
va (VaSet
font "courier,8,0"
)
xt "145000,52550,147500,53450"
st "RXP_0"
blo "145000,53250"
)
)
thePort (LogicalPort
decl (Decl
n "RXP_0"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 32,0
)
)
)
*246 (CptPort
uid 82077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,53625,144000,54375"
)
tg (CPTG
uid 82079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82080,0
va (VaSet
font "courier,8,0"
)
xt "145000,53550,147500,54450"
st "RXN_0"
blo "145000,54250"
)
)
thePort (LogicalPort
decl (Decl
n "RXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 33,0
)
)
)
*247 (CptPort
uid 82081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,64625,144000,65375"
)
tg (CPTG
uid 82083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82084,0
va (VaSet
font "courier,8,0"
)
xt "145000,64550,153000,65450"
st "PHYAD_0 : (4:0)"
blo "145000,65250"
)
)
thePort (LogicalPort
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 35
suid 34,0
)
)
)
*248 (CptPort
uid 82085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,49625,179750,50375"
)
tg (CPTG
uid 82087,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82088,0
va (VaSet
font "courier,8,0"
)
xt "172000,49550,178000,50450"
st "RESETDONE_0"
ju 2
blo "178000,50250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_0"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 35,0
)
)
)
*249 (CptPort
uid 82149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,130625,179750,131375"
)
tg (CPTG
uid 82151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82152,0
va (VaSet
font "courier,8,0"
)
xt "169000,130550,178000,131450"
st "EMAC1CLIENTRXDVLD"
ju 2
blo "178000,131250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC1
--      RX_LL_CLOCK_1             : in     std_logic;
--      RX_LL_RESET_1             : in     std_logic;
--      RX_LL_DATA_1              : out    std_logic_vector (15 downto 0);
--      RX_LL_SOF_N_1             : out    std_logic;
--      RX_LL_EOF_N_1             : out    std_logic;
--      RX_LL_SRC_RDY_N_1         : out    std_logic;
--      RX_LL_DST_RDY_N_1         : in     std_logic;
--      RX_LL_FIFO_STATUS_1       : out    std_logic_vector (3 downto 0);
-- Local link Transmitter Interface - EMAC1
--      TX_LL_CLOCK_1             : in     std_logic;
--      TX_LL_RESET_1             : in     std_logic;
--      TX_LL_DATA_1              : in     std_logic_vector (15 downto 0);
--      TX_LL_SOF_N_1             : in     std_logic;
--      TX_LL_EOF_N_1             : in     std_logic;
--      TX_LL_SRC_RDY_N_1         : in     std_logic;
--      TX_LL_DST_RDY_N_1         : out    std_logic;
--              TX_LL_REM_1                     : in  std_logic;  -- Erdem
-- Client Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 41
suid 51,0
)
)
)
*250 (CptPort
uid 82153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,115625,179750,116375"
)
tg (CPTG
uid 82155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82156,0
va (VaSet
font "courier,8,0"
)
xt "166500,115550,178000,116450"
st "EMAC1CLIENTRXFRAMEDROP"
ju 2
blo "178000,116250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 52,0
)
)
)
*251 (CptPort
uid 82157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,126625,179750,127375"
)
tg (CPTG
uid 82159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82160,0
va (VaSet
font "courier,8,0"
)
xt "164500,126550,178000,127450"
st "EMAC1CLIENTRXSTATS : (6:0)"
ju 2
blo "178000,127250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 43
suid 53,0
)
)
)
*252 (CptPort
uid 82161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,127625,179750,128375"
)
tg (CPTG
uid 82163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82164,0
va (VaSet
font "courier,8,0"
)
xt "167000,127550,178000,128450"
st "EMAC1CLIENTRXSTATSVLD"
ju 2
blo "178000,128250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 54,0
)
)
)
*253 (CptPort
uid 82165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,128625,179750,129375"
)
tg (CPTG
uid 82167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82168,0
va (VaSet
font "courier,8,0"
)
xt "165000,128550,178000,129450"
st "EMAC1CLIENTRXSTATSBYTEVLD"
ju 2
blo "178000,129250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 55,0
)
)
)
*254 (CptPort
uid 82169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,114625,144000,115375"
)
tg (CPTG
uid 82171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82172,0
va (VaSet
font "courier,8,0"
)
xt "145000,114550,160000,115450"
st "CLIENTEMAC1TXIFGDELAY : (7:0)"
blo "145000,115250"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 46
suid 56,0
)
)
)
*255 (CptPort
uid 82173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,123625,179750,124375"
)
tg (CPTG
uid 82175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82176,0
va (VaSet
font "courier,8,0"
)
xt "168500,123550,178000,124450"
st "EMAC1CLIENTTXSTATS"
ju 2
blo "178000,124250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 57,0
)
)
)
*256 (CptPort
uid 82177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,124625,179750,125375"
)
tg (CPTG
uid 82179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82180,0
va (VaSet
font "courier,8,0"
)
xt "167000,124550,178000,125450"
st "EMAC1CLIENTTXSTATSVLD"
ju 2
blo "178000,125250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 58,0
)
)
)
*257 (CptPort
uid 82181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,125625,179750,126375"
)
tg (CPTG
uid 82183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82184,0
va (VaSet
font "courier,8,0"
)
xt "165000,125550,178000,126450"
st "EMAC1CLIENTTXSTATSBYTEVLD"
ju 2
blo "178000,126250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 59,0
)
)
)
*258 (CptPort
uid 82185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,120625,144000,121375"
)
tg (CPTG
uid 82187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82188,0
va (VaSet
font "courier,8,0"
)
xt "145000,120550,155000,121450"
st "CLIENTEMAC1PAUSEREQ"
blo "145000,121250"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
posAdd 0
o 50
suid 60,0
)
)
)
*259 (CptPort
uid 82189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,121625,144000,122375"
)
tg (CPTG
uid 82191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82192,0
va (VaSet
font "courier,8,0"
)
xt "145000,121550,159500,122450"
st "CLIENTEMAC1PAUSEVAL : (15:0)"
blo "145000,122250"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 51
suid 61,0
)
)
)
*260 (CptPort
uid 82193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,114625,179750,115375"
)
tg (CPTG
uid 82195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82196,0
va (VaSet
font "courier,8,0"
)
xt "165500,114550,178000,115450"
st "EMAC1CLIENTSYNCACQSTATUS"
ju 2
blo "178000,115250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 52
suid 62,0
)
)
)
*261 (CptPort
uid 82197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,110625,179750,111375"
)
tg (CPTG
uid 82199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82200,0
va (VaSet
font "courier,8,0"
)
xt "170000,110550,178000,111450"
st "RX_CLIENT_CLK_1"
ju 2
blo "178000,111250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_1"
t "std_logic"
prec "-- Clock Signals - EMAC1"
preAdd 0
posAdd 0
o 53
suid 63,0
)
)
)
*262 (CptPort
uid 82201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82202,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,100625,144000,101375"
)
tg (CPTG
uid 82203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82204,0
va (VaSet
font "courier,8,0"
)
xt "145000,100550,153000,101450"
st "TX_CLIENT_CLK_1"
blo "145000,101250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_1"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 64,0
)
)
)
*263 (CptPort
uid 82205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82206,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,106625,144000,107375"
)
tg (CPTG
uid 82207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82208,0
va (VaSet
font "courier,8,0"
)
xt "145000,106550,147500,107450"
st "TXP_1"
blo "145000,107250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_1"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
posAdd 0
o 55
suid 65,0
)
)
)
*264 (CptPort
uid 82209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82210,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,107625,144000,108375"
)
tg (CPTG
uid 82211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82212,0
va (VaSet
font "courier,8,0"
)
xt "145000,107550,147500,108450"
st "TXN_1"
blo "145000,108250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 66,0
)
)
)
*265 (CptPort
uid 82213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,108625,144000,109375"
)
tg (CPTG
uid 82215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82216,0
va (VaSet
font "courier,8,0"
)
xt "145000,108550,147500,109450"
st "RXP_1"
blo "145000,109250"
)
)
thePort (LogicalPort
decl (Decl
n "RXP_1"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 67,0
)
)
)
*266 (CptPort
uid 82217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,109625,144000,110375"
)
tg (CPTG
uid 82219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82220,0
va (VaSet
font "courier,8,0"
)
xt "145000,109550,147500,110450"
st "RXN_1"
blo "145000,110250"
)
)
thePort (LogicalPort
decl (Decl
n "RXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 68,0
)
)
)
*267 (CptPort
uid 82221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,115625,144000,116375"
)
tg (CPTG
uid 82223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82224,0
va (VaSet
font "courier,8,0"
)
xt "145000,115550,153000,116450"
st "PHYAD_1 : (4:0)"
blo "145000,116250"
)
)
thePort (LogicalPort
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 59
suid 69,0
)
)
)
*268 (CptPort
uid 82225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,109625,179750,110375"
)
tg (CPTG
uid 82227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82228,0
va (VaSet
font "courier,8,0"
)
xt "172000,109550,178000,110450"
st "RESETDONE_1"
ju 2
blo "178000,110250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_1"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 70,0
)
)
)
*269 (CptPort
uid 82229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,35625,144000,36375"
)
tg (CPTG
uid 82231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82232,0
va (VaSet
font "courier,8,0"
)
xt "145000,35550,148500,36450"
st "HOSTCLK"
blo "145000,36250"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 73
suid 71,0
)
)
)
*270 (CptPort
uid 82233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,38625,144000,39375"
)
tg (CPTG
uid 82235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82236,0
va (VaSet
font "courier,8,0"
)
xt "145000,38550,149000,39450"
st "MGTCLK_P"
blo "145000,39250"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_P"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 74
suid 72,0
)
)
)
*271 (CptPort
uid 82237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,39625,144000,40375"
)
tg (CPTG
uid 82239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82240,0
va (VaSet
font "courier,8,0"
)
xt "145000,39550,149000,40450"
st "MGTCLK_N"
blo "145000,40250"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_N"
t "std_logic"
preAdd 0
posAdd 0
o 75
suid 73,0
)
)
)
*272 (CptPort
uid 82241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,36625,144000,37375"
)
tg (CPTG
uid 82243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82244,0
va (VaSet
font "courier,8,0"
)
xt "145000,36550,147000,37450"
st "DCLK"
blo "145000,37250"
)
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 76
suid 74,0
)
)
)
*273 (CptPort
uid 82245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,34625,144000,35375"
)
tg (CPTG
uid 82247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82248,0
va (VaSet
font "courier,8,0"
)
xt "145000,34550,147500,35450"
st "RESET"
blo "145000,35250"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
posAdd 0
o 95
suid 83,0
)
)
)
*274 (CptPort
uid 82249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,154625,144000,155375"
)
tg (CPTG
uid 82251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82252,0
va (VaSet
font "courier,8,0"
)
xt "145000,154550,153500,155450"
st "HOSTADDR : (9:0)"
blo "145000,155250"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 68
suid 84,0
)
)
)
*275 (CptPort
uid 82253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,155625,144000,156375"
)
tg (CPTG
uid 82255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82256,0
va (VaSet
font "courier,8,0"
)
xt "145000,155550,151500,156450"
st "HOSTEMAC1SEL"
blo "145000,156250"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 72
suid 85,0
)
)
)
*276 (CptPort
uid 82257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82258,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,161625,144000,162375"
)
tg (CPTG
uid 82259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82260,0
va (VaSet
font "courier,8,0"
)
xt "145000,161550,151000,162450"
st "HOSTMIIMRDY"
blo "145000,162250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 70
suid 86,0
)
)
)
*277 (CptPort
uid 82261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,156625,144000,157375"
)
tg (CPTG
uid 82263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82264,0
va (VaSet
font "courier,8,0"
)
xt "145000,156550,151000,157450"
st "HOSTMIIMSEL"
blo "145000,157250"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 67
suid 87,0
)
)
)
*278 (CptPort
uid 82265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,152625,144000,153375"
)
tg (CPTG
uid 82267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82268,0
va (VaSet
font "courier,8,0"
)
xt "145000,152550,154500,153450"
st "HOSTOPCODE : (1:0)"
blo "145000,153250"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 65
suid 88,0
)
)
)
*279 (CptPort
uid 82269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82270,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,160625,144000,161375"
)
tg (CPTG
uid 82271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82272,0
va (VaSet
font "courier,8,0"
)
xt "145000,160550,155000,161450"
st "HOSTRDDATA : (31:0)"
blo "145000,161250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 89,0
)
)
)
*280 (CptPort
uid 82273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,157625,144000,158375"
)
tg (CPTG
uid 82275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82276,0
va (VaSet
font "courier,8,0"
)
xt "145000,157550,148500,158450"
st "HOSTREQ"
blo "145000,158250"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 66
suid 90,0
)
)
)
*281 (CptPort
uid 82277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,153625,144000,154375"
)
tg (CPTG
uid 82279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82280,0
va (VaSet
font "courier,8,0"
)
xt "145000,153550,155000,154450"
st "HOSTWRDATA : (31:0)"
blo "145000,154250"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 69
suid 91,0
)
)
)
*282 (CptPort
uid 82281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,83625,179750,84375"
)
tg (CPTG
uid 82283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82284,0
va (VaSet
font "courier,8,0"
)
xt "175500,83550,178000,84450"
st "MDC_0"
ju 2
blo "178000,84250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 37
suid 92,0
)
)
)
*283 (CptPort
uid 82285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,133625,179750,134375"
)
tg (CPTG
uid 82287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82288,0
va (VaSet
font "courier,8,0"
)
xt "175500,133550,178000,134450"
st "MDC_1"
ju 2
blo "178000,134250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
o 61
suid 93,0
)
)
)
*284 (CptPort
uid 82289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82290,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,84625,179750,85375"
)
tg (CPTG
uid 82291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82292,0
va (VaSet
font "courier,8,0"
)
xt "174000,84550,178000,85450"
st "MDIO_0_I"
ju 2
blo "178000,85250"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 38
suid 94,0
)
)
)
*285 (CptPort
uid 82293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,85625,179750,86375"
)
tg (CPTG
uid 82295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82296,0
va (VaSet
font "courier,8,0"
)
xt "174000,85550,178000,86450"
st "MDIO_0_O"
ju 2
blo "178000,86250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 39
suid 95,0
)
)
)
*286 (CptPort
uid 82297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,86625,179750,87375"
)
tg (CPTG
uid 82299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82300,0
va (VaSet
font "courier,8,0"
)
xt "174000,86550,178000,87450"
st "MDIO_0_T"
ju 2
blo "178000,87250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
posAdd 0
o 40
suid 96,0
)
)
)
*287 (CptPort
uid 82301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82302,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,134625,179750,135375"
)
tg (CPTG
uid 82303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82304,0
va (VaSet
font "courier,8,0"
)
xt "174000,134550,178000,135450"
st "MDIO_1_I"
ju 2
blo "178000,135250"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_1_I"
t "std_logic"
o 62
suid 97,0
)
)
)
*288 (CptPort
uid 82305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,135625,179750,136375"
)
tg (CPTG
uid 82307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82308,0
va (VaSet
font "courier,8,0"
)
xt "174000,135550,178000,136450"
st "MDIO_1_O"
ju 2
blo "178000,136250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_O"
t "std_logic"
o 63
suid 98,0
)
)
)
*289 (CptPort
uid 82309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,136625,179750,137375"
)
tg (CPTG
uid 82311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82312,0
va (VaSet
font "courier,8,0"
)
xt "174000,136550,178000,137450"
st "MDIO_1_T"
ju 2
blo "178000,137250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_T"
t "std_logic"
posAdd 0
o 64
suid 99,0
)
)
)
*290 (CptPort
uid 82313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,41625,144000,42375"
)
tg (CPTG
uid 82315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82316,0
va (VaSet
font "courier,8,0"
)
xt "145000,41550,149500,42450"
st "REFCLK1_i"
blo "145000,42250"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
prec "-- *** mod start"
preAdd 0
o 77
suid 100,0
)
)
)
*291 (CptPort
uid 82317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,42625,144000,43375"
)
tg (CPTG
uid 82319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82320,0
va (VaSet
font "courier,8,0"
)
xt "145000,42550,149500,43450"
st "REFCLK2_i"
blo "145000,43250"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 78
suid 101,0
)
)
)
*292 (CptPort
uid 82321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,66625,179750,67375"
)
tg (CPTG
uid 82323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82324,0
va (VaSet
font "courier,8,0"
)
xt "171500,66550,178000,67450"
st "rx0_overflow"
ju 2
blo "178000,67250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx0_overflow"
t "std_logic"
o 81
suid 102,0
)
)
)
*293 (CptPort
uid 82325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,116625,179750,117375"
)
tg (CPTG
uid 82327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82328,0
va (VaSet
font "courier,8,0"
)
xt "171500,116550,178000,117450"
st "rx1_overflow"
ju 2
blo "178000,117250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx1_overflow"
t "std_logic"
posAdd 0
o 84
suid 103,0
)
)
)
*294 (CptPort
uid 82329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,68625,179750,69375"
)
tg (CPTG
uid 82331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82332,0
va (VaSet
font "courier,8,0"
)
xt "167000,68550,178000,69450"
st "tx0_fifo_stat : (3:0)"
ju 2
blo "178000,69250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 79
suid 104,0
)
)
)
*295 (CptPort
uid 82333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,69625,179750,70375"
)
tg (CPTG
uid 82335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82336,0
va (VaSet
font "courier,8,0"
)
xt "171500,69550,178000,70450"
st "tx0_overflow"
ju 2
blo "178000,70250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_overflow"
t "std_logic"
o 80
suid 105,0
)
)
)
*296 (CptPort
uid 82337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,118625,179750,119375"
)
tg (CPTG
uid 82339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82340,0
va (VaSet
font "courier,8,0"
)
xt "167000,118550,178000,119450"
st "tx1_fifo_stat : (3:0)"
ju 2
blo "178000,119250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 82
suid 106,0
)
)
)
*297 (CptPort
uid 82341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,119625,179750,120375"
)
tg (CPTG
uid 82343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82344,0
va (VaSet
font "courier,8,0"
)
xt "171500,119550,178000,120450"
st "tx1_overflow"
ju 2
blo "178000,120250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_overflow"
t "std_logic"
o 83
suid 107,0
)
)
)
*298 (CptPort
uid 82345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,70625,179750,71375"
)
tg (CPTG
uid 82347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82348,0
va (VaSet
font "courier,8,0"
)
xt "174500,70550,178000,71450"
st "tx0_ack"
ju 2
blo "178000,71250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_ack"
t "std_logic"
o 85
suid 108,0
)
)
)
*299 (CptPort
uid 82349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,71625,179750,72375"
)
tg (CPTG
uid 82351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82352,0
va (VaSet
font "courier,8,0"
)
xt "171000,71550,178000,72450"
st "tx0_collision"
ju 2
blo "178000,72250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_collision"
t "std_logic"
o 86
suid 109,0
)
)
)
*300 (CptPort
uid 82353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,72625,179750,73375"
)
tg (CPTG
uid 82355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82356,0
va (VaSet
font "courier,8,0"
)
xt "170500,72550,178000,73450"
st "tx0_retransmit"
ju 2
blo "178000,73250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_retransmit"
t "std_logic"
o 87
suid 110,0
)
)
)
*301 (CptPort
uid 82357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,120625,179750,121375"
)
tg (CPTG
uid 82359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82360,0
va (VaSet
font "courier,8,0"
)
xt "174500,120550,178000,121450"
st "tx1_ack"
ju 2
blo "178000,121250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_ack"
t "std_logic"
o 88
suid 111,0
)
)
)
*302 (CptPort
uid 82361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,121625,179750,122375"
)
tg (CPTG
uid 82363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82364,0
va (VaSet
font "courier,8,0"
)
xt "171000,121550,178000,122450"
st "tx1_collision"
ju 2
blo "178000,122250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_collision"
t "std_logic"
o 89
suid 112,0
)
)
)
*303 (CptPort
uid 82365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,122625,179750,123375"
)
tg (CPTG
uid 82367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82368,0
va (VaSet
font "courier,8,0"
)
xt "170500,122550,178000,123450"
st "tx1_retransmit"
ju 2
blo "178000,123250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_retransmit"
t "std_logic"
o 90
suid 113,0
)
)
)
*304 (CptPort
uid 82369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,62625,179750,63375"
)
tg (CPTG
uid 82371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82372,0
va (VaSet
font "courier,8,0"
)
xt "170000,62550,178000,63450"
st "an0_interrupt_o"
ju 2
blo "178000,63250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "an0_interrupt_o"
t "std_logic"
o 91
suid 114,0
)
)
)
*305 (CptPort
uid 82373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,112625,179750,113375"
)
tg (CPTG
uid 82375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82376,0
va (VaSet
font "courier,8,0"
)
xt "170000,112550,178000,113450"
st "an1_interrupt_o"
ju 2
blo "178000,113250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "an1_interrupt_o"
t "std_logic"
o 92
suid 115,0
)
)
)
*306 (CptPort
uid 82377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,79625,179750,80375"
)
tg (CPTG
uid 82379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82380,0
va (VaSet
font "courier,8,0"
)
xt "170000,79550,178000,80450"
st "rx0_goodframe_o"
ju 2
blo "178000,80250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx0_goodframe_o"
t "std_logic"
o 93
suid 116,0
)
)
)
*307 (CptPort
uid 82381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,129625,179750,130375"
)
tg (CPTG
uid 82383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82384,0
va (VaSet
font "courier,8,0"
)
xt "170000,129550,178000,130450"
st "rx1_goodframe_o"
ju 2
blo "178000,130250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx1_goodframe_o"
t "std_logic"
o 94
suid 117,0
)
)
)
*308 (CommentText
uid 82385,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 82386,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "158000,36000,173400,40000"
)
oxt "38000,2000,53000,6000"
text (MLText
uid 82387,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,8,0"
)
xt "158200,36200,173200,39800"
st "
-- *** mod end

-------------------------------------------------------------------------------
-- The entity declaration for the local link design.
-------------------------------------------------------------------------------
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15400
)
included 1
excludeCommentLeader 1
)
*309 (CommentText
uid 49454,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 49455,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "158000,21000,173400,25000"
)
oxt "38000,2000,53000,6000"
text (MLText
uid 49456,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "158200,21200,173500,24800"
st "
-----------------------------------------------------------------------------
 The entity declaration for the local link design.
-----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15400
)
included 1
)
*310 (CptPort
uid 82397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82398,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,107625,179750,108375"
)
tg (CPTG
uid 82399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82400,0
va (VaSet
font "courier,8,0"
)
xt "172000,107550,178000,108450"
st "TX_LL_REM_0"
ju 2
blo "178000,108250"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_REM_0"
t "std_logic"
eolc "-- Erdem"
posAdd 0
o 16
suid 118,0
)
)
)
]
shape (Rectangle
uid 82389,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,33000,179000,166000"
)
oxt "38000,-23000,73000,110000"
ttg (MlTextGroup
uid 82390,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*311 (Text
uid 82391,0
va (VaSet
font "courier,8,1"
)
xt "158250,58000,164250,58900"
st "ethernet_v4"
blo "158250,58700"
tm "BdLibraryNameMgr"
)
*312 (Text
uid 82392,0
va (VaSet
font "courier,8,1"
)
xt "158250,58900,170250,59800"
st "eth2x16_locallink_muxed"
blo "158250,59600"
tm "CptNameMgr"
)
*313 (Text
uid 82393,0
va (VaSet
font "courier,8,1"
)
xt "158250,59800,164250,60700"
st "Ueth2xllmux"
blo "158250,60500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82394,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82395,0
text (MLText
uid 82396,0
va (VaSet
font "courier,8,0"
)
xt "160000,53100,160000,53100"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*314 (SaComponent
uid 82409,0
optionalChildren [
*315 (CptPort
uid 82418,0
optionalChildren [
*316 (Circle
uid 82423,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,94546,192908,95454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82419,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,94625,193658,95375"
)
tg (CPTG
uid 82420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82421,0
va (VaSet
isHidden 1
)
xt "189217,94267,189717,95267"
st "o"
ju 2
blo "189717,95067"
)
s (Text
uid 82422,0
va (VaSet
)
xt "189717,95267,189717,95267"
ju 2
blo "189717,95267"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*317 (CptPort
uid 82424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82425,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,94625,190000,95375"
)
tg (CPTG
uid 82426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82427,0
va (VaSet
isHidden 1
)
xt "191000,94550,191200,95550"
st "i"
blo "191000,95350"
)
s (Text
uid 82428,0
va (VaSet
)
xt "191000,95550,191000,95550"
blo "191000,95550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Buf
uid 82410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,94000,192000,96000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82411,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*318 (Text
uid 82412,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,101200,225700,102200"
st "utils"
blo "224000,102000"
tm "BdLibraryNameMgr"
)
*319 (Text
uid 82413,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,102100,226400,103100"
st "m_inv"
blo "224000,102900"
tm "CptNameMgr"
)
*320 (Text
uid 82414,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,102200,226100,103200"
st "U_87"
blo "224000,103000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82415,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82416,0
text (MLText
uid 82417,0
va (VaSet
font "clean,8,0"
)
xt "188000,94000,188000,94000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*321 (SaComponent
uid 82429,0
optionalChildren [
*322 (CptPort
uid 82438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82439,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,95625,190000,96375"
)
tg (CPTG
uid 82440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82441,0
va (VaSet
isHidden 1
)
xt "191000,95550,191200,96550"
st "i"
blo "191000,96350"
)
s (Text
uid 82442,0
va (VaSet
)
xt "191000,96550,191000,96550"
blo "191000,96550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*323 (CptPort
uid 82443,0
optionalChildren [
*324 (Circle
uid 82448,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,95546,192908,96454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82444,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,95625,193658,96375"
)
tg (CPTG
uid 82445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82446,0
va (VaSet
isHidden 1
)
xt "190500,95550,191000,96550"
st "o"
ju 2
blo "191000,96350"
)
s (Text
uid 82447,0
va (VaSet
)
xt "191000,96550,191000,96550"
ju 2
blo "191000,96550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 82430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,95000,192000,97000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82431,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*325 (Text
uid 82432,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,102200,225700,103200"
st "utils"
blo "224000,103000"
tm "BdLibraryNameMgr"
)
*326 (Text
uid 82433,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,103100,226400,104100"
st "m_inv"
blo "224000,103900"
tm "CptNameMgr"
)
*327 (Text
uid 82434,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,103200,226100,104200"
st "U_82"
blo "224000,104000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82435,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82436,0
text (MLText
uid 82437,0
va (VaSet
font "clean,8,0"
)
xt "188000,95000,188000,95000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*328 (SaComponent
uid 82449,0
optionalChildren [
*329 (CptPort
uid 82458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82459,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,96625,192750,97375"
)
tg (CPTG
uid 82460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82461,0
va (VaSet
isHidden 1
)
xt "676050,96550,676250,97550"
st "i"
ju 2
blo "676250,97350"
)
s (Text
uid 82462,0
va (VaSet
)
xt "676250,97550,676250,97550"
ju 2
blo "676250,97550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*330 (CptPort
uid 82463,0
optionalChildren [
*331 (Circle
uid 82468,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "189092,96546,190000,97454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82464,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "188342,96625,189092,97375"
)
tg (CPTG
uid 82465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82466,0
va (VaSet
isHidden 1
)
xt "667934,96550,668434,97550"
st "o"
blo "667934,97350"
)
s (Text
uid 82467,0
va (VaSet
)
xt "667934,97550,667934,97550"
blo "667934,97550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 82450,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,96000,192000,98000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82451,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*332 (Text
uid 82452,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,103200,225700,104200"
st "utils"
blo "224000,104000"
tm "BdLibraryNameMgr"
)
*333 (Text
uid 82453,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,104100,226400,105100"
st "m_inv"
blo "224000,104900"
tm "CptNameMgr"
)
*334 (Text
uid 82454,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,104200,226100,105200"
st "U_81"
blo "224000,105000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82455,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82456,0
text (MLText
uid 82457,0
va (VaSet
font "clean,8,0"
)
xt "188000,96000,188000,96000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*335 (SaComponent
uid 82469,0
optionalChildren [
*336 (CptPort
uid 82478,0
optionalChildren [
*337 (Circle
uid 82483,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,93546,192908,94454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82479,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,93625,193658,94375"
)
tg (CPTG
uid 82480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82481,0
va (VaSet
isHidden 1
)
xt "190500,93550,191000,94550"
st "o"
ju 2
blo "191000,94350"
)
s (Text
uid 82482,0
va (VaSet
)
xt "191000,94550,191000,94550"
ju 2
blo "191000,94550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*338 (CptPort
uid 82484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82485,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,93625,190000,94375"
)
tg (CPTG
uid 82486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82487,0
va (VaSet
isHidden 1
)
xt "191000,93550,191200,94550"
st "i"
blo "191000,94350"
)
s (Text
uid 82488,0
va (VaSet
)
xt "191000,94550,191000,94550"
blo "191000,94550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Buf
uid 82470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,93000,192000,95000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82471,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*339 (Text
uid 82472,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,100200,225700,101200"
st "utils"
blo "224000,101000"
tm "BdLibraryNameMgr"
)
*340 (Text
uid 82473,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,101100,226400,102100"
st "m_inv"
blo "224000,101900"
tm "CptNameMgr"
)
*341 (Text
uid 82474,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,101200,226100,102200"
st "U_85"
blo "224000,102000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82475,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82476,0
text (MLText
uid 82477,0
va (VaSet
font "clean,8,0"
)
xt "188000,93000,188000,93000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*342 (PortIoOut
uid 82489,0
shape (CompositeShape
uid 82490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82491,0
sl 0
ro 270
xt "214500,93625,216000,94375"
)
(Line
uid 82492,0
sl 0
ro 270
xt "214000,94000,214500,94000"
pts [
"214000,94000"
"214500,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82493,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82494,0
va (VaSet
isHidden 1
)
xt "217000,93500,220500,94500"
st "rx_sof_o"
blo "217000,94300"
tm "WireNameMgr"
)
)
)
*343 (PortIoOut
uid 82495,0
shape (CompositeShape
uid 82496,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82497,0
sl 0
ro 270
xt "214500,94625,216000,95375"
)
(Line
uid 82498,0
sl 0
ro 270
xt "214000,95000,214500,95000"
pts [
"214000,95000"
"214500,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82499,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82500,0
va (VaSet
isHidden 1
)
xt "217000,94500,220500,95500"
st "rx_eof_o"
blo "217000,95300"
tm "WireNameMgr"
)
)
)
*344 (PortIoOut
uid 82501,0
shape (CompositeShape
uid 82502,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82503,0
sl 0
ro 270
xt "214500,95625,216000,96375"
)
(Line
uid 82504,0
sl 0
ro 270
xt "214000,96000,214500,96000"
pts [
"214000,96000"
"214500,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82505,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82506,0
va (VaSet
isHidden 1
)
xt "217000,95500,222600,96500"
st "rx_src_rdy_o"
blo "217000,96300"
tm "WireNameMgr"
)
)
)
*345 (PortIoIn
uid 82507,0
shape (CompositeShape
uid 82508,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82509,0
sl 0
ro 90
xt "214500,96625,216000,97375"
)
(Line
uid 82510,0
sl 0
ro 90
xt "214000,97000,214500,97000"
pts [
"214500,97000"
"214000,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82511,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82512,0
va (VaSet
isHidden 1
)
xt "217000,96500,222400,97500"
st "rx_dst_rdy_i"
blo "217000,97300"
tm "WireNameMgr"
)
)
)
*346 (PortIoOut
uid 82513,0
shape (CompositeShape
uid 82514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82515,0
sl 0
ro 270
xt "214500,97625,216000,98375"
)
(Line
uid 82516,0
sl 0
ro 270
xt "214000,98000,214500,98000"
pts [
"214000,98000"
"214500,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82517,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82518,0
va (VaSet
isHidden 1
)
xt "217000,97500,220900,98500"
st "rx_data_o"
blo "217000,98300"
tm "WireNameMgr"
)
)
)
*347 (Net
uid 82565,0
decl (Decl
n "rx_data_o"
t "slv16"
preAdd 0
o 85
suid 891,0
)
declText (MLText
uid 82566,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*348 (Net
uid 82567,0
decl (Decl
n "rx_dst_rdy_i"
t "std_logic"
o 86
suid 892,0
)
declText (MLText
uid 82568,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*349 (Net
uid 82569,0
decl (Decl
n "rx_sof_o"
t "std_logic"
o 87
suid 893,0
)
declText (MLText
uid 82570,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*350 (Net
uid 82571,0
decl (Decl
n "rx_src_rdy_o"
t "std_logic"
o 88
suid 894,0
)
declText (MLText
uid 82572,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*351 (Net
uid 82573,0
decl (Decl
n "rx_eof_o"
t "std_logic"
o 89
suid 895,0
)
declText (MLText
uid 82574,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*352 (Net
uid 82575,0
decl (Decl
n "rx_eof_n"
t "std_logic"
o 90
suid 896,0
)
declText (MLText
uid 82576,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*353 (Net
uid 82577,0
decl (Decl
n "rx_dst_rdy_n"
t "std_logic"
o 91
suid 897,0
)
declText (MLText
uid 82578,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*354 (Net
uid 82579,0
decl (Decl
n "rx_src_rdy_n"
t "std_logic"
o 92
suid 898,0
)
declText (MLText
uid 82580,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*355 (Net
uid 82581,0
decl (Decl
n "rx_sof_n"
t "std_logic"
o 93
suid 899,0
)
declText (MLText
uid 82582,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*356 (PortIoIn
uid 82583,0
shape (CompositeShape
uid 82584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82585,0
sl 0
ro 90
xt "214500,104625,216000,105375"
)
(Line
uid 82586,0
sl 0
ro 90
xt "214000,105000,214500,105000"
pts [
"214500,105000"
"214000,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82587,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82588,0
va (VaSet
isHidden 1
)
xt "217000,104500,220600,105500"
st "tx_data_i"
blo "217000,105300"
tm "WireNameMgr"
)
)
)
*357 (SaComponent
uid 82613,0
optionalChildren [
*358 (CptPort
uid 82622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82623,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "200000,100625,200750,101375"
)
tg (CPTG
uid 82624,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82625,0
va (VaSet
isHidden 1
)
xt "673750,100550,673950,101550"
st "i"
ju 2
blo "673950,101350"
)
s (Text
uid 82626,0
va (VaSet
)
xt "673950,101550,673950,101550"
ju 2
blo "673950,101550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*359 (CptPort
uid 82627,0
optionalChildren [
*360 (Circle
uid 82632,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197092,100546,198000,101454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82628,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "196342,100625,197092,101375"
)
tg (CPTG
uid 82629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82630,0
va (VaSet
isHidden 1
)
xt "665934,100550,666434,101550"
st "o"
blo "665934,101350"
)
s (Text
uid 82631,0
va (VaSet
)
xt "665934,101550,665934,101550"
blo "665934,101550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 82614,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "198000,100000,200000,102000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82615,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*361 (Text
uid 82616,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,107200,233700,108200"
st "utils"
blo "232000,108000"
tm "BdLibraryNameMgr"
)
*362 (Text
uid 82617,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,108100,234400,109100"
st "m_inv"
blo "232000,108900"
tm "CptNameMgr"
)
*363 (Text
uid 82618,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,108200,234100,109200"
st "U_84"
blo "232000,109000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82619,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82620,0
text (MLText
uid 82621,0
va (VaSet
font "clean,8,0"
)
xt "196000,100000,196000,100000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*364 (SaComponent
uid 82633,0
optionalChildren [
*365 (CptPort
uid 82642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82643,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "197250,103625,198000,104375"
)
tg (CPTG
uid 82644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82645,0
va (VaSet
isHidden 1
)
xt "1153300,103550,1153500,104550"
st "i"
blo "1153300,104350"
)
s (Text
uid 82646,0
va (VaSet
)
xt "1153300,104550,1153300,104550"
blo "1153300,104550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*366 (CptPort
uid 82647,0
optionalChildren [
*367 (Circle
uid 82652,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "200000,103546,200908,104454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82648,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "200908,103625,201658,104375"
)
tg (CPTG
uid 82649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82650,0
va (VaSet
isHidden 1
)
xt "1152500,103550,1153000,104550"
st "o"
ju 2
blo "1153000,104350"
)
s (Text
uid 82651,0
va (VaSet
)
xt "1153000,104550,1153000,104550"
ju 2
blo "1153000,104550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 82634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "198000,103000,200000,105000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82635,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*368 (Text
uid 82636,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,110200,233700,111200"
st "utils"
blo "232000,111000"
tm "BdLibraryNameMgr"
)
*369 (Text
uid 82637,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,111100,234400,112100"
st "m_inv"
blo "232000,111900"
tm "CptNameMgr"
)
*370 (Text
uid 82638,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,111200,234100,112200"
st "U_86"
blo "232000,112000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82639,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82640,0
text (MLText
uid 82641,0
va (VaSet
font "clean,8,0"
)
xt "196000,103000,196000,103000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*371 (SaComponent
uid 82653,0
optionalChildren [
*372 (CptPort
uid 82662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82663,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "200000,102625,200750,103375"
)
tg (CPTG
uid 82664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82665,0
va (VaSet
isHidden 1
)
xt "673750,102550,673950,103550"
st "i"
ju 2
blo "673950,103350"
)
s (Text
uid 82666,0
va (VaSet
)
xt "673950,103550,673950,103550"
ju 2
blo "673950,103550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*373 (CptPort
uid 82667,0
optionalChildren [
*374 (Circle
uid 82672,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197092,102546,198000,103454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82668,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "196342,102625,197092,103375"
)
tg (CPTG
uid 82669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82670,0
va (VaSet
isHidden 1
)
xt "665934,102550,666434,103550"
st "o"
blo "665934,103350"
)
s (Text
uid 82671,0
va (VaSet
)
xt "665934,103550,665934,103550"
blo "665934,103550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 82654,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "198000,102000,200000,104000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82655,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*375 (Text
uid 82656,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,109200,233700,110200"
st "utils"
blo "232000,110000"
tm "BdLibraryNameMgr"
)
*376 (Text
uid 82657,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,110100,234400,111100"
st "m_inv"
blo "232000,110900"
tm "CptNameMgr"
)
*377 (Text
uid 82658,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,110200,234100,111200"
st "U_83"
blo "232000,111000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82659,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82660,0
text (MLText
uid 82661,0
va (VaSet
font "clean,8,0"
)
xt "196000,102000,196000,102000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*378 (SaComponent
uid 82673,0
optionalChildren [
*379 (CptPort
uid 82682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82683,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "200000,101625,200750,102375"
)
tg (CPTG
uid 82684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82685,0
va (VaSet
isHidden 1
)
xt "673750,101550,673950,102550"
st "i"
ju 2
blo "673950,102350"
)
s (Text
uid 82686,0
va (VaSet
)
xt "673950,102550,673950,102550"
ju 2
blo "673950,102550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*380 (CptPort
uid 82687,0
optionalChildren [
*381 (Circle
uid 82692,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197092,101546,198000,102454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82688,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "196342,101625,197092,102375"
)
tg (CPTG
uid 82689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82690,0
va (VaSet
isHidden 1
)
xt "665934,101550,666434,102550"
st "o"
blo "665934,102350"
)
s (Text
uid 82691,0
va (VaSet
)
xt "665934,102550,665934,102550"
blo "665934,102550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 82674,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "198000,101000,200000,103000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 82675,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*382 (Text
uid 82676,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,108200,233700,109200"
st "utils"
blo "232000,109000"
tm "BdLibraryNameMgr"
)
*383 (Text
uid 82677,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,109100,234400,110100"
st "m_inv"
blo "232000,109900"
tm "CptNameMgr"
)
*384 (Text
uid 82678,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "232000,109200,234100,110200"
st "U_88"
blo "232000,110000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82679,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82680,0
text (MLText
uid 82681,0
va (VaSet
font "clean,8,0"
)
xt "196000,101000,196000,101000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*385 (Net
uid 82797,0
decl (Decl
n "tx_eof_n"
t "std_logic"
o 94
suid 909,0
)
declText (MLText
uid 82798,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*386 (Net
uid 82799,0
decl (Decl
n "tx_src_rdy_n"
t "std_logic"
o 95
suid 910,0
)
declText (MLText
uid 82800,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*387 (Net
uid 82801,0
decl (Decl
n "tx_sof_n"
t "std_logic"
o 96
suid 911,0
)
declText (MLText
uid 82802,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*388 (Net
uid 82803,0
decl (Decl
n "tx_data_i"
t "slv16"
preAdd 0
o 97
suid 912,0
)
declText (MLText
uid 82804,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*389 (Net
uid 82805,0
decl (Decl
n "tx_dst_rdy_n"
t "std_logic"
o 98
suid 913,0
)
declText (MLText
uid 82806,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*390 (PortIoIn
uid 82807,0
shape (CompositeShape
uid 82808,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82809,0
sl 0
ro 90
xt "214500,100625,216000,101375"
)
(Line
uid 82810,0
sl 0
ro 90
xt "214000,101000,214500,101000"
pts [
"214500,101000"
"214000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82811,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82812,0
va (VaSet
isHidden 1
)
xt "217000,100500,220200,101500"
st "tx_sof_i"
blo "217000,101300"
tm "WireNameMgr"
)
)
)
*391 (PortIoIn
uid 82813,0
shape (CompositeShape
uid 82814,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82815,0
sl 0
ro 90
xt "214500,101625,216000,102375"
)
(Line
uid 82816,0
sl 0
ro 90
xt "214000,102000,214500,102000"
pts [
"214500,102000"
"214000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82817,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82818,0
va (VaSet
isHidden 1
)
xt "217000,101500,220200,102500"
st "tx_eof_i"
blo "217000,102300"
tm "WireNameMgr"
)
)
)
*392 (PortIoIn
uid 82819,0
shape (CompositeShape
uid 82820,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82821,0
sl 0
ro 90
xt "214500,102625,216000,103375"
)
(Line
uid 82822,0
sl 0
ro 90
xt "214000,103000,214500,103000"
pts [
"214500,103000"
"214000,103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82823,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82824,0
va (VaSet
isHidden 1
)
xt "217000,102500,222300,103500"
st "tx_src_rdy_i"
blo "217000,103300"
tm "WireNameMgr"
)
)
)
*393 (PortIoOut
uid 82825,0
shape (CompositeShape
uid 82826,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 82827,0
sl 0
ro 270
xt "214500,103625,216000,104375"
)
(Line
uid 82828,0
sl 0
ro 270
xt "214000,104000,214500,104000"
pts [
"214000,104000"
"214500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82829,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82830,0
va (VaSet
isHidden 1
)
xt "217000,103500,222700,104500"
st "tx_dst_rdy_o"
blo "217000,104300"
tm "WireNameMgr"
)
)
)
*394 (Net
uid 82863,0
decl (Decl
n "tx_eof_i"
t "std_logic"
o 99
suid 914,0
)
declText (MLText
uid 82864,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*395 (Net
uid 82865,0
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 100
suid 915,0
)
declText (MLText
uid 82866,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*396 (Net
uid 82867,0
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 101
suid 916,0
)
declText (MLText
uid 82868,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*397 (Net
uid 82869,0
decl (Decl
n "tx_sof_i"
t "std_logic"
o 102
suid 917,0
)
declText (MLText
uid 82870,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*398 (SaComponent
uid 83681,0
optionalChildren [
*399 (CptPort
uid 83637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,76625,269000,77375"
)
tg (CPTG
uid 83639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83640,0
va (VaSet
font "courier,8,0"
)
xt "270000,76550,271500,77450"
st "rst"
blo "270000,77250"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 1,0
)
)
)
*400 (CptPort
uid 83641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,78625,269000,79375"
)
tg (CPTG
uid 83643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83644,0
va (VaSet
font "courier,8,0"
)
xt "270000,78550,273000,79450"
st "rx_clk"
blo "270000,79250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*401 (CptPort
uid 83645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,84625,269000,85375"
)
tg (CPTG
uid 83647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83648,0
va (VaSet
font "courier,8,0"
)
xt "270000,84550,279500,85450"
st "rx_stats_i : (6:0)"
blo "270000,85250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_stats_i"
t "std_logic_vector"
b "(6 downto 0)"
o 7
suid 3,0
)
)
)
*402 (CptPort
uid 83649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,85625,269000,86375"
)
tg (CPTG
uid 83651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83652,0
va (VaSet
font "courier,8,0"
)
xt "270000,85550,278500,86450"
st "rx_stats_valid_i"
blo "270000,86250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_stats_valid_i"
t "std_logic"
o 8
suid 4,0
)
)
)
*403 (CptPort
uid 83653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,81625,269000,82375"
)
tg (CPTG
uid 83655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83656,0
va (VaSet
font "courier,8,0"
)
xt "270000,81550,275500,82450"
st "tx_stats_i"
blo "270000,82250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_stats_i"
t "std_logic"
o 4
suid 7,0
)
)
)
*404 (CptPort
uid 83657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,82625,269000,83375"
)
tg (CPTG
uid 83659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83660,0
va (VaSet
font "courier,8,0"
)
xt "270000,82550,278500,83450"
st "tx_stats_valid_i"
blo "270000,83250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_stats_valid_i"
t "std_logic"
o 5
suid 8,0
)
)
)
*405 (CptPort
uid 83661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,90625,290750,91375"
)
tg (CPTG
uid 83663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83664,0
va (VaSet
font "courier,8,0"
)
xt "278500,90550,289000,91450"
st "tx_status_o : (31:0)"
ju 2
blo "289000,91250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_status_o"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 9,0
)
)
)
*406 (CptPort
uid 83665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,79625,269000,80375"
)
tg (CPTG
uid 83667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83668,0
va (VaSet
font "courier,8,0"
)
xt "270000,79550,273000,80450"
st "tx_clk"
blo "270000,80250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_clk"
t "std_logic"
o 3
suid 11,0
)
)
)
*407 (CptPort
uid 83669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,91625,290750,92375"
)
tg (CPTG
uid 83671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83672,0
va (VaSet
font "courier,8,0"
)
xt "278500,91550,289000,92450"
st "rx_status_o : (27:0)"
ju 2
blo "289000,92250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_status_o"
t "std_logic_vector"
b "(27 downto 0)"
o 9
suid 18,0
)
)
)
*408 (CptPort
uid 83673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,88625,290750,89375"
)
tg (CPTG
uid 83675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83676,0
va (VaSet
font "courier,8,0"
)
xt "279000,88550,289000,89450"
st "rxdcount_o : (31:0)"
ju 2
blo "289000,89250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxdcount_o"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 19,0
)
)
)
*409 (CptPort
uid 83677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,87625,269000,88375"
)
tg (CPTG
uid 83679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83680,0
va (VaSet
font "courier,8,0"
)
xt "270000,87550,274000,88450"
st "rxdvld_i"
blo "270000,88250"
)
)
thePort (LogicalPort
decl (Decl
n "rxdvld_i"
t "std_logic"
o 10
suid 20,0
)
)
)
]
shape (Rectangle
uid 83682,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "269000,76000,290000,93000"
)
oxt "15000,9000,36000,26000"
ttg (MlTextGroup
uid 83683,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*410 (Text
uid 83684,0
va (VaSet
font "courier,8,1"
)
xt "275750,76000,281750,76900"
st "ethernet_v4"
blo "275750,76700"
tm "BdLibraryNameMgr"
)
*411 (Text
uid 83685,0
va (VaSet
font "courier,8,1"
)
xt "275750,76900,284250,77800"
st "eth_stat_decoder"
blo "275750,77600"
tm "CptNameMgr"
)
*412 (Text
uid 83686,0
va (VaSet
font "courier,8,1"
)
xt "275750,77800,281750,78700"
st "Uethstatdec"
blo "275750,78500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 83687,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 83688,0
text (MLText
uid 83689,0
va (VaSet
font "courier,8,0"
)
xt "54000,25900,54000,25900"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*413 (SaComponent
uid 83754,0
optionalChildren [
*414 (CptPort
uid 83690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,51625,269000,52375"
)
tg (CPTG
uid 83692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83693,0
va (VaSet
font "courier,8,0"
)
xt "270000,51550,271500,52450"
st "clk"
blo "270000,52250"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*415 (CptPort
uid 83694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,54625,290750,55375"
)
tg (CPTG
uid 83696,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83697,0
va (VaSet
font "courier,8,0"
)
xt "279500,54550,289000,55450"
st "macstat_o : (63:0)"
ju 2
blo "289000,55250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "macstat_o"
t "std_logic_vector"
b "(63 downto 0)"
o 15
suid 2,0
)
)
)
*416 (CptPort
uid 83698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,52625,269000,53375"
)
tg (CPTG
uid 83700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83701,0
va (VaSet
font "courier,8,0"
)
xt "270000,52550,271500,53450"
st "rst"
blo "270000,53250"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 3,0
)
)
)
*417 (CptPort
uid 83702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,62625,269000,63375"
)
tg (CPTG
uid 83704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83705,0
va (VaSet
font "courier,8,0"
)
xt "270000,62550,281500,63450"
st "rx_fifo_stat_i : (3:0)"
blo "270000,63250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_stat_i"
t "std_logic_vector"
b "(3 downto 0)"
o 3
suid 4,0
)
)
)
*418 (CptPort
uid 83706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,66625,269000,67375"
)
tg (CPTG
uid 83708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83709,0
va (VaSet
font "courier,8,0"
)
xt "270000,66550,277500,67450"
st "rx_framedrop_i"
blo "270000,67250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_framedrop_i"
t "std_logic"
o 14
suid 5,0
)
)
)
*419 (CptPort
uid 83710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,65625,269000,66375"
)
tg (CPTG
uid 83712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83713,0
va (VaSet
font "courier,8,0"
)
xt "270000,65550,277000,66450"
st "rx_overflow_i"
blo "270000,66250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_overflow_i"
t "std_logic"
o 13
suid 6,0
)
)
)
*420 (CptPort
uid 83714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,55625,269000,56375"
)
tg (CPTG
uid 83716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83717,0
va (VaSet
font "courier,8,0"
)
xt "270000,55550,280500,56450"
st "rx_status_i : (27:0)"
blo "270000,56250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_status_i"
t "std_logic_vector"
b "(27 downto 0)"
o 7
suid 7,0
)
)
)
*421 (CptPort
uid 83718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,67625,269000,68375"
)
tg (CPTG
uid 83720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83721,0
va (VaSet
font "courier,8,0"
)
xt "270000,67550,274500,68450"
st "sfp_los_i"
blo "270000,68250"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic"
o 11
suid 8,0
)
)
)
*422 (CptPort
uid 83722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,64625,269000,65375"
)
tg (CPTG
uid 83724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83725,0
va (VaSet
font "courier,8,0"
)
xt "270000,64550,279000,65450"
st "sfp_not_present_i"
blo "270000,65250"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_not_present_i"
t "std_logic"
o 5
suid 9,0
)
)
)
*423 (CptPort
uid 83726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,60625,269000,61375"
)
tg (CPTG
uid 83728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83729,0
va (VaSet
font "courier,8,0"
)
xt "270000,60550,277000,61450"
st "sfp_txfault_i"
blo "270000,61250"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_txfault_i"
t "std_logic"
o 6
suid 10,0
)
)
)
*424 (CptPort
uid 83730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,58625,290750,59375"
)
tg (CPTG
uid 83732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 83733,0
va (VaSet
font "courier,8,0"
)
xt "279000,58550,289000,59450"
st "statword_o : (63:0)"
ju 2
blo "289000,59250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "statword_o"
t "std_logic_vector"
b "(63 downto 0)"
o 16
suid 11,0
)
)
)
*425 (CptPort
uid 83734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,68625,269000,69375"
)
tg (CPTG
uid 83736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83737,0
va (VaSet
font "courier,8,0"
)
xt "270000,68550,274500,69450"
st "syncaqu_i"
blo "270000,69250"
)
)
thePort (LogicalPort
decl (Decl
n "syncaqu_i"
t "std_logic"
o 4
suid 12,0
)
)
)
*426 (CptPort
uid 83738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,58625,269000,59375"
)
tg (CPTG
uid 83740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83741,0
va (VaSet
font "courier,8,0"
)
xt "270000,58550,281500,59450"
st "tx_fifo_stat_i : (3:0)"
blo "270000,59250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_stat_i"
t "std_logic_vector"
b "(3 downto 0)"
o 9
suid 13,0
)
)
)
*427 (CptPort
uid 83742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,59625,269000,60375"
)
tg (CPTG
uid 83744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83745,0
va (VaSet
font "courier,8,0"
)
xt "270000,59550,277000,60450"
st "tx_overflow_i"
blo "270000,60250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_overflow_i"
t "std_logic"
o 12
suid 14,0
)
)
)
*428 (CptPort
uid 83746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,71625,269000,72375"
)
tg (CPTG
uid 83748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83749,0
va (VaSet
font "courier,8,0"
)
xt "270000,71550,280000,72450"
st "rxdcount_i : (31:0)"
blo "270000,72250"
)
)
thePort (LogicalPort
decl (Decl
n "rxdcount_i"
t "std_logic_vector"
b "(31 downto 0)"
o 10
suid 16,0
)
)
)
*429 (CptPort
uid 83750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,54625,269000,55375"
)
tg (CPTG
uid 83752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83753,0
va (VaSet
font "courier,8,0"
)
xt "270000,54550,280500,55450"
st "tx_status_i : (31:0)"
blo "270000,55250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_status_i"
t "std_logic_vector"
b "(31 downto 0)"
o 8
suid 17,0
)
)
)
]
shape (Rectangle
uid 83755,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "269000,51000,290000,74000"
)
oxt "15000,3000,36000,26000"
ttg (MlTextGroup
uid 83756,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*430 (Text
uid 83757,0
va (VaSet
font "courier,8,1"
)
xt "275750,51100,281750,52000"
st "ethernet_v4"
blo "275750,51800"
tm "BdLibraryNameMgr"
)
*431 (Text
uid 83758,0
va (VaSet
font "courier,8,1"
)
xt "275750,52000,283250,52900"
st "statword_build"
blo "275750,52700"
tm "CptNameMgr"
)
*432 (Text
uid 83759,0
va (VaSet
font "courier,8,1"
)
xt "275750,52900,281750,53800"
st "Ustatwrdbld"
blo "275750,53600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 83760,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 83761,0
text (MLText
uid 83762,0
va (VaSet
font "courier,8,0"
)
xt "-2000,-15100,-2000,-15100"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*433 (SaComponent
uid 85197,0
optionalChildren [
*434 (CptPort
uid 85206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,150625,205750,151375"
)
tg (CPTG
uid 85208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85209,0
va (VaSet
font "courier,8,0"
)
xt "203000,150550,204000,151450"
st "hi"
ju 2
blo "204000,151250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*435 (CptPort
uid 85210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "205000,151625,205750,152375"
)
tg (CPTG
uid 85212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85213,0
va (VaSet
font "courier,8,0"
)
xt "203000,151550,204000,152450"
st "lo"
ju 2
blo "204000,152250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 85198,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "199000,150000,205000,153000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 85199,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*436 (Text
uid 85200,0
va (VaSet
font "courier,8,1"
)
xt "200600,153000,203100,153900"
st "utils"
blo "200600,153700"
tm "BdLibraryNameMgr"
)
*437 (Text
uid 85201,0
va (VaSet
font "courier,8,1"
)
xt "200600,153900,204100,154800"
st "m_power"
blo "200600,154600"
tm "CptNameMgr"
)
*438 (Text
uid 85202,0
va (VaSet
font "courier,8,1"
)
xt "200600,154800,204100,155700"
st "Umpower"
blo "200600,155500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 85203,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 85204,0
text (MLText
uid 85205,0
va (VaSet
font "courier,8,0"
)
xt "201500,142000,201500,142000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*439 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
)
xt "130000,39000,143250,39000"
pts [
"130000,39000"
"143250,39000"
]
)
end &270
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "131000,38000,139200,39000"
st "mgtclk_extp_unused"
blo "131000,38800"
tm "WireNameMgr"
)
)
on &113
)
*440 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "130000,40000,143250,40000"
pts [
"130000,40000"
"143250,40000"
]
)
end &271
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "131000,39000,139200,40000"
st "mgtclk_extn_unused"
blo "131000,39800"
tm "WireNameMgr"
)
)
on &114
)
*441 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "112000,37000,143250,37000"
pts [
"112000,37000"
"143250,37000"
]
)
start &1
end &272
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
)
xt "112000,36000,117200,37000"
st "clk_25_50_i"
blo "112000,36800"
tm "WireNameMgr"
)
)
on &115
)
*442 (Wire
uid 985,0
shape (OrthoPolyLine
uid 986,0
va (VaSet
vasetType 3
)
xt "132000,50000,143250,50000"
pts [
"143250,50000"
"132000,50000"
]
)
start &242
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
)
xt "133000,49000,138800,50000"
st "tx_client_clk0"
blo "133000,49800"
tm "WireNameMgr"
)
)
on &118
)
*443 (Wire
uid 26378,0
shape (OrthoPolyLine
uid 26379,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "308000,59000,318250,59000"
pts [
"308000,59000"
"318250,59000"
]
)
end &127
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26385,0
va (VaSet
)
xt "309000,58000,312800,59000"
st "stat_word"
blo "309000,58800"
tm "WireNameMgr"
)
)
on &61
)
*444 (Wire
uid 27106,0
shape (OrthoPolyLine
uid 27107,0
va (VaSet
vasetType 3
)
xt "255000,88000,268250,88000"
pts [
"255000,88000"
"268250,88000"
]
)
end &409
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27113,0
va (VaSet
)
xt "256000,87000,260300,88000"
st "rx_dvld(i)"
blo "256000,87800"
tm "WireNameMgr"
)
)
on &16
)
*445 (Wire
uid 27218,0
shape (OrthoPolyLine
uid 27219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,65000,194000,65000"
pts [
"179750,65000"
"194000,65000"
]
)
start &240
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27225,0
va (VaSet
)
xt "180000,64000,185600,65000"
st "syncacq_o(0)"
blo "180000,64800"
tm "WireNameMgr"
)
)
on &15
)
*446 (Wire
uid 29544,0
shape (OrthoPolyLine
uid 29545,0
va (VaSet
vasetType 3
)
xt "112000,36000,143250,36000"
pts [
"112000,36000"
"143250,36000"
]
)
start &20
end &269
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29549,0
va (VaSet
)
xt "112000,35000,115400,36000"
st "hostclk_i"
blo "112000,35800"
tm "WireNameMgr"
)
)
on &17
)
*447 (Wire
uid 31567,0
shape (OrthoPolyLine
uid 31568,0
va (VaSet
vasetType 3
)
xt "112000,35000,143250,35000"
pts [
"112000,35000"
"143250,35000"
]
)
start &18
end &273
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31572,0
va (VaSet
)
xt "112000,34000,113900,35000"
st "init_i"
blo "112000,34800"
tm "WireNameMgr"
)
)
on &124
)
*448 (Wire
uid 33465,0
shape (OrthoPolyLine
uid 33466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,61000,268250,61000"
pts [
"255000,61000"
"268250,61000"
]
)
end &423
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33472,0
va (VaSet
)
xt "256000,60000,261600,61000"
st "sf_txfault_i(i)"
blo "256000,60800"
tm "WireNameMgr"
)
)
on &64
)
*449 (Wire
uid 33473,0
shape (OrthoPolyLine
uid 33474,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,68000,268250,68000"
pts [
"255000,68000"
"268250,68000"
]
)
end &421
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33480,0
va (VaSet
)
xt "256000,67000,260800,68000"
st "sfp_los_i(i)"
blo "256000,67800"
tm "WireNameMgr"
)
)
on &62
)
*450 (Wire
uid 41544,0
shape (OrthoPolyLine
uid 41545,0
va (VaSet
vasetType 3
)
xt "179750,66000,194000,66000"
pts [
"179750,66000"
"194000,66000"
]
)
start &230
es 0
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41551,0
va (VaSet
)
xt "180000,65000,193600,66000"
st "EMACCLIENTRXFRAMEDROP(0)"
blo "180000,65800"
tm "WireNameMgr"
)
)
on &21
)
*451 (Wire
uid 41552,0
shape (OrthoPolyLine
uid 41553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,68000,194000,68000"
pts [
"179750,68000"
"194000,68000"
]
)
start &221
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41559,0
va (VaSet
)
xt "180000,67000,190300,68000"
st "RX_LL_FIFO_STATUS(0)"
blo "180000,67800"
tm "WireNameMgr"
)
)
on &22
)
*452 (Wire
uid 41794,0
shape (OrthoPolyLine
uid 41795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,85000,268250,85000"
pts [
"255000,85000"
"268250,85000"
]
)
end &401
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41799,0
va (VaSet
)
xt "256000,84000,266500,85000"
st "EMACCLIENTRXSTATS(i)"
blo "256000,84800"
tm "WireNameMgr"
)
)
on &23
)
*453 (Wire
uid 41802,0
shape (OrthoPolyLine
uid 41803,0
va (VaSet
vasetType 3
)
xt "255000,86000,268250,86000"
pts [
"255000,86000"
"268250,86000"
]
)
end &402
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41807,0
va (VaSet
)
xt "256000,85000,268200,86000"
st "EMACCLIENTRXSTATSVLD(i)"
blo "256000,85800"
tm "WireNameMgr"
)
)
on &24
)
*454 (Wire
uid 41810,0
shape (OrthoPolyLine
uid 41811,0
va (VaSet
vasetType 3
)
xt "179750,79000,194000,79000"
pts [
"179750,79000"
"194000,79000"
]
)
start &233
es 0
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41815,0
va (VaSet
)
xt "180000,78000,194700,79000"
st "EMACCLIENTRXSTATSBYTEVLD(0)"
blo "180000,78800"
tm "WireNameMgr"
)
)
on &25
)
*455 (Wire
uid 41818,0
shape (OrthoPolyLine
uid 41819,0
va (VaSet
vasetType 3
)
xt "255000,82000,268250,82000"
pts [
"255000,82000"
"268250,82000"
]
)
end &403
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41823,0
va (VaSet
)
xt "256000,81000,266300,82000"
st "EMACCLIENTTXSTATS(i)"
blo "256000,81800"
tm "WireNameMgr"
)
)
on &26
)
*456 (Wire
uid 41826,0
shape (OrthoPolyLine
uid 41827,0
va (VaSet
vasetType 3
)
xt "255000,83000,268250,83000"
pts [
"255000,83000"
"268250,83000"
]
)
end &404
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41831,0
va (VaSet
)
xt "256000,82000,268000,83000"
st "EMACCLIENTTXSTATSVLD(i)"
blo "256000,82800"
tm "WireNameMgr"
)
)
on &27
)
*457 (Wire
uid 41834,0
shape (OrthoPolyLine
uid 41835,0
va (VaSet
vasetType 3
)
xt "179750,76000,194000,76000"
pts [
"179750,76000"
"194000,76000"
]
)
start &237
es 0
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41839,0
va (VaSet
)
xt "180000,75000,194500,76000"
st "EMACCLIENTTXSTATSBYTEVLD(0)"
blo "180000,75800"
tm "WireNameMgr"
)
)
on &28
)
*458 (Wire
uid 42890,0
shape (OrthoPolyLine
uid 42891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,91000,301000,91000"
pts [
"290750,91000"
"301000,91000"
]
)
start &405
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 42894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42895,0
va (VaSet
)
xt "291000,90000,295800,91000"
st "tx_status(i)"
blo "291000,90800"
tm "WireNameMgr"
)
)
on &58
)
*459 (Wire
uid 42900,0
shape (OrthoPolyLine
uid 42901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,92000,301000,92000"
pts [
"290750,92000"
"301000,92000"
]
)
start &407
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 42904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42905,0
va (VaSet
)
xt "291000,91000,295800,92000"
st "rx_status(i)"
blo "291000,91800"
tm "WireNameMgr"
)
)
on &29
)
*460 (Wire
uid 42920,0
shape (OrthoPolyLine
uid 42921,0
va (VaSet
vasetType 3
)
xt "258000,77000,268250,77000"
pts [
"258000,77000"
"268250,77000"
]
)
end &399
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 42924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42925,0
va (VaSet
)
xt "259000,76000,264200,77000"
st "host_reset_i"
blo "259000,76800"
tm "WireNameMgr"
)
)
on &19
)
*461 (Wire
uid 43522,0
shape (OrthoPolyLine
uid 43523,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,69000,268250,69000"
pts [
"255000,69000"
"268250,69000"
]
)
end &425
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43529,0
va (VaSet
)
xt "256000,68000,261300,69000"
st "syncacq_o(i)"
blo "256000,68800"
tm "WireNameMgr"
)
)
on &15
)
*462 (Wire
uid 43530,0
shape (OrthoPolyLine
uid 43531,0
va (VaSet
vasetType 3
)
xt "255000,67000,268250,67000"
pts [
"255000,67000"
"268250,67000"
]
)
end &418
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43537,0
va (VaSet
)
xt "256000,66000,269300,67000"
st "EMACCLIENTRXFRAMEDROP(i)"
blo "256000,66800"
tm "WireNameMgr"
)
)
on &21
)
*463 (Wire
uid 43538,0
shape (OrthoPolyLine
uid 43539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,63000,268250,63000"
pts [
"255000,63000"
"268250,63000"
]
)
end &417
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43545,0
va (VaSet
)
xt "256000,62000,266000,63000"
st "RX_LL_FIFO_STATUS(i)"
blo "256000,62800"
tm "WireNameMgr"
)
)
on &22
)
*464 (Wire
uid 43576,0
shape (OrthoPolyLine
uid 43577,0
va (VaSet
vasetType 3
)
xt "179750,67000,194000,67000"
pts [
"179750,67000"
"194000,67000"
]
)
start &292
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43581,0
va (VaSet
)
xt "180000,66000,186200,67000"
st "rx_overflow(0)"
blo "180000,66800"
tm "WireNameMgr"
)
)
on &30
)
*465 (Wire
uid 43592,0
shape (OrthoPolyLine
uid 43593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,69000,194000,69000"
pts [
"179750,69000"
"194000,69000"
]
)
start &294
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43597,0
va (VaSet
)
xt "180000,68000,186100,69000"
st "tx_fifo_stat(0)"
blo "180000,68800"
tm "WireNameMgr"
)
)
on &31
)
*466 (Wire
uid 43600,0
shape (OrthoPolyLine
uid 43601,0
va (VaSet
vasetType 3
)
xt "179750,70000,194000,70000"
pts [
"179750,70000"
"194000,70000"
]
)
start &295
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43605,0
va (VaSet
)
xt "180000,69000,186200,70000"
st "tx_overflow(0)"
blo "180000,69800"
tm "WireNameMgr"
)
)
on &32
)
*467 (Wire
uid 43800,0
shape (OrthoPolyLine
uid 43801,0
va (VaSet
vasetType 3
)
xt "255000,66000,268250,66000"
pts [
"255000,66000"
"268250,66000"
]
)
end &419
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43807,0
va (VaSet
)
xt "256000,65000,261900,66000"
st "rx_overflow(i)"
blo "256000,65800"
tm "WireNameMgr"
)
)
on &30
)
*468 (Wire
uid 43808,0
shape (OrthoPolyLine
uid 43809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,59000,268250,59000"
pts [
"255000,59000"
"268250,59000"
]
)
end &426
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43815,0
va (VaSet
)
xt "256000,58000,261800,59000"
st "tx_fifo_stat(i)"
blo "256000,58800"
tm "WireNameMgr"
)
)
on &31
)
*469 (Wire
uid 43816,0
shape (OrthoPolyLine
uid 43817,0
va (VaSet
vasetType 3
)
xt "255000,60000,268250,60000"
pts [
"255000,60000"
"268250,60000"
]
)
end &427
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43823,0
va (VaSet
)
xt "256000,59000,261900,60000"
st "tx_overflow(i)"
blo "256000,59800"
tm "WireNameMgr"
)
)
on &32
)
*470 (Wire
uid 43824,0
shape (OrthoPolyLine
uid 43825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,55000,268250,55000"
pts [
"255000,55000"
"268250,55000"
]
)
end &429
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43831,0
va (VaSet
)
xt "256000,54000,260800,55000"
st "tx_status(i)"
blo "256000,54800"
tm "WireNameMgr"
)
)
on &58
)
*471 (Wire
uid 43832,0
shape (OrthoPolyLine
uid 43833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,56000,268250,56000"
pts [
"255000,56000"
"268250,56000"
]
)
end &420
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43839,0
va (VaSet
)
xt "256000,55000,260800,56000"
st "rx_status(i)"
blo "256000,55800"
tm "WireNameMgr"
)
)
on &29
)
*472 (Wire
uid 43840,0
shape (OrthoPolyLine
uid 43841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "308000,55000,318250,55000"
pts [
"308000,55000"
"318250,55000"
]
)
end &128
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43847,0
va (VaSet
)
xt "309000,54000,312300,55000"
st "mac_stat"
blo "309000,54800"
tm "WireNameMgr"
)
)
on &60
)
*473 (Wire
uid 47147,0
shape (OrthoPolyLine
uid 47148,0
va (VaSet
vasetType 3
)
xt "112000,42000,143250,42000"
pts [
"112000,42000"
"143250,42000"
]
)
start &35
end &290
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47152,0
va (VaSet
)
xt "112000,41000,116600,42000"
st "REFCLK1_i"
blo "112000,41800"
tm "WireNameMgr"
)
)
on &33
)
*474 (Wire
uid 47155,0
shape (OrthoPolyLine
uid 47156,0
va (VaSet
vasetType 3
)
xt "112000,43000,143250,43000"
pts [
"112000,43000"
"143250,43000"
]
)
start &36
end &291
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47160,0
va (VaSet
)
xt "112000,42000,116600,43000"
st "REFCLK2_i"
blo "112000,42800"
tm "WireNameMgr"
)
)
on &34
)
*475 (Wire
uid 49789,0
shape (OrthoPolyLine
uid 49790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,155000,143250,155000"
pts [
"125750,155000"
"143250,155000"
]
)
start &92
end &274
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49794,0
va (VaSet
)
xt "127000,154000,131600,155000"
st "HOSTADDR"
blo "127000,154800"
tm "WireNameMgr"
)
)
on &37
)
*476 (Wire
uid 49797,0
shape (OrthoPolyLine
uid 49798,0
va (VaSet
vasetType 3
)
xt "125750,156000,143250,156000"
pts [
"125750,156000"
"143250,156000"
]
)
start &94
end &275
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49802,0
va (VaSet
)
xt "127000,155000,134400,156000"
st "HOSTEMAC1SEL"
blo "127000,155800"
tm "WireNameMgr"
)
)
on &38
)
*477 (Wire
uid 49805,0
shape (OrthoPolyLine
uid 49806,0
va (VaSet
vasetType 3
)
xt "125750,157000,143250,157000"
pts [
"125750,157000"
"143250,157000"
]
)
start &96
end &277
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49810,0
va (VaSet
)
xt "127000,156000,133200,157000"
st "HOSTMIIMSEL"
blo "127000,156800"
tm "WireNameMgr"
)
)
on &39
)
*478 (Wire
uid 49813,0
shape (OrthoPolyLine
uid 49814,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,153000,143250,153000"
pts [
"125750,153000"
"143250,153000"
]
)
start &97
end &278
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49818,0
va (VaSet
)
xt "127000,152000,133300,153000"
st "HOSTOPCODE"
blo "127000,152800"
tm "WireNameMgr"
)
)
on &40
)
*479 (Wire
uid 49821,0
shape (OrthoPolyLine
uid 49822,0
va (VaSet
vasetType 3
)
xt "125750,158000,143250,158000"
pts [
"125750,158000"
"143250,158000"
]
)
start &99
end &280
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49826,0
va (VaSet
)
xt "127000,157000,131000,158000"
st "HOSTREQ"
blo "127000,157800"
tm "WireNameMgr"
)
)
on &41
)
*480 (Wire
uid 49829,0
shape (OrthoPolyLine
uid 49830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,154000,143250,154000"
pts [
"125750,154000"
"143250,154000"
]
)
start &100
end &281
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49834,0
va (VaSet
)
xt "127000,153000,133200,154000"
st "HOSTWRDATA"
blo "127000,153800"
tm "WireNameMgr"
)
)
on &42
)
*481 (Wire
uid 50225,0
shape (OrthoPolyLine
uid 50226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,65000,268250,65000"
pts [
"255000,65000"
"268250,65000"
]
)
end &422
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 50231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50232,0
va (VaSet
)
xt "256000,64000,261700,65000"
st "sf_absent_i(i)"
blo "256000,64800"
tm "WireNameMgr"
)
)
on &63
)
*482 (Wire
uid 51373,0
shape (OrthoPolyLine
uid 51374,0
va (VaSet
vasetType 3
)
xt "86000,148000,99250,148000"
pts [
"86000,148000"
"99250,148000"
]
)
end &93
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51378,0
va (VaSet
)
xt "87000,147000,90400,148000"
st "hostclk_i"
blo "87000,147800"
tm "WireNameMgr"
)
)
on &17
)
*483 (Wire
uid 51381,0
shape (OrthoPolyLine
uid 51382,0
va (VaSet
vasetType 3
)
xt "71000,149000,99250,149000"
pts [
"71000,149000"
"99250,149000"
]
)
start &125
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51386,0
va (VaSet
)
xt "71000,148000,76200,149000"
st "host_reset_i"
blo "71000,148800"
tm "WireNameMgr"
)
)
on &19
)
*484 (Wire
uid 51389,0
shape (OrthoPolyLine
uid 51390,0
va (VaSet
vasetType 3
)
xt "125750,162000,143250,162000"
pts [
"125750,162000"
"143250,162000"
]
)
start &95
end &276
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51394,0
va (VaSet
)
xt "127000,161000,133300,162000"
st "HOSTMIIMRDY"
blo "127000,161800"
tm "WireNameMgr"
)
)
on &44
)
*485 (Wire
uid 51397,0
shape (OrthoPolyLine
uid 51398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,161000,143250,161000"
pts [
"125750,161000"
"143250,161000"
]
)
start &98
end &279
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51402,0
va (VaSet
)
xt "127000,160000,133100,161000"
st "HOSTRDDATA"
blo "127000,160800"
tm "WireNameMgr"
)
)
on &43
)
*486 (Wire
uid 51405,0
shape (OrthoPolyLine
uid 51406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,151000,99250,151000"
pts [
"71000,151000"
"99250,151000"
]
)
start &45
end &101
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51410,0
va (VaSet
)
xt "71000,150000,77500,151000"
st "machost_addr_i"
blo "71000,150800"
tm "WireNameMgr"
)
)
on &47
)
*487 (Wire
uid 51429,0
shape (OrthoPolyLine
uid 51430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,154000,83000,154000"
pts [
"71000,154000"
"83000,154000"
]
)
start &46
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51434,0
va (VaSet
)
xt "71000,153000,77400,154000"
st "machost_data_i"
blo "71000,153800"
tm "WireNameMgr"
)
)
on &48
)
*488 (Wire
uid 52417,0
shape (OrthoPolyLine
uid 52418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,154000,99250,154000"
pts [
"86000,154000"
"99250,154000"
]
)
end &109
sat 16
eat 32
sty 1
sl "(31 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52422,0
va (VaSet
)
xt "87000,153000,95700,154000"
st "machost_data_i(31:0)"
blo "87000,153800"
tm "WireNameMgr"
)
)
on &48
)
*489 (Wire
uid 54818,0
shape (OrthoPolyLine
uid 54819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,89000,301000,89000"
pts [
"290750,89000"
"301000,89000"
]
)
start &408
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54823,0
va (VaSet
)
xt "291000,88000,295700,89000"
st "rxdcount(i)"
blo "291000,88800"
tm "WireNameMgr"
)
)
on &57
)
*490 (Wire
uid 55970,0
shape (OrthoPolyLine
uid 55971,0
va (VaSet
vasetType 3
)
xt "258000,52000,268250,52000"
pts [
"258000,52000"
"268250,52000"
]
)
end &414
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 55976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 55977,0
va (VaSet
)
xt "259000,51000,262400,52000"
st "hostclk_i"
blo "259000,51800"
tm "WireNameMgr"
)
)
on &17
)
*491 (Wire
uid 55978,0
shape (OrthoPolyLine
uid 55979,0
va (VaSet
vasetType 3
)
xt "258000,53000,268250,53000"
pts [
"258000,53000"
"268250,53000"
]
)
end &416
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 55984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 55985,0
va (VaSet
)
xt "259000,52000,264200,53000"
st "host_reset_i"
blo "259000,52800"
tm "WireNameMgr"
)
)
on &19
)
*492 (Wire
uid 56281,0
shape (OrthoPolyLine
uid 56282,0
va (VaSet
vasetType 3
)
xt "258000,36000,268250,36000"
pts [
"258000,36000"
"268250,36000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56288,0
va (VaSet
)
xt "259000,35000,262400,36000"
st "hostclk_i"
blo "259000,35800"
tm "WireNameMgr"
)
)
on &17
)
*493 (Wire
uid 56289,0
shape (OrthoPolyLine
uid 56290,0
va (VaSet
vasetType 3
)
xt "258000,37000,268250,37000"
pts [
"258000,37000"
"268250,37000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56296,0
va (VaSet
)
xt "259000,36000,264200,37000"
st "host_reset_i"
blo "259000,36800"
tm "WireNameMgr"
)
)
on &19
)
*494 (Wire
uid 56305,0
shape (OrthoPolyLine
uid 56306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,41000,268250,41000"
pts [
"255000,41000"
"268250,41000"
]
)
sat 16
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56312,0
va (VaSet
)
xt "256000,40000,266000,41000"
st "RX_LL_FIFO_STATUS(i)"
blo "256000,40800"
tm "WireNameMgr"
)
)
on &22
)
*495 (Wire
uid 56315,0
shape (OrthoPolyLine
uid 56316,0
va (VaSet
vasetType 3
)
xt "290750,46000,300000,46000"
pts [
"290750,46000"
"300000,46000"
]
)
sat 16
eat 16
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56320,0
va (VaSet
)
xt "291000,45000,296100,46000"
st "pause_req(i)"
blo "291000,45800"
tm "WireNameMgr"
)
)
on &49
)
*496 (Wire
uid 56323,0
shape (OrthoPolyLine
uid 56324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,47000,300000,47000"
pts [
"290750,47000"
"300000,47000"
]
)
sat 16
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56328,0
va (VaSet
)
xt "291000,46000,296000,47000"
st "pause_val(i)"
blo "291000,46800"
tm "WireNameMgr"
)
)
on &50
)
*497 (Wire
uid 56890,0
shape (OrthoPolyLine
uid 56891,0
va (VaSet
vasetType 3
)
xt "179750,71000,194000,71000"
pts [
"179750,71000"
"194000,71000"
]
)
start &298
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56897,0
va (VaSet
)
xt "180000,70000,185100,71000"
st "tx_ack_o(0)"
blo "180000,70800"
tm "WireNameMgr"
)
)
on &51
)
*498 (Wire
uid 56900,0
shape (OrthoPolyLine
uid 56901,0
va (VaSet
vasetType 3
)
xt "179750,72000,194000,72000"
pts [
"179750,72000"
"194000,72000"
]
)
start &299
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56905,0
va (VaSet
)
xt "180000,71000,186000,72000"
st "tx_collision(0)"
blo "180000,71800"
tm "WireNameMgr"
)
)
on &52
)
*499 (Wire
uid 56908,0
shape (OrthoPolyLine
uid 56909,0
va (VaSet
vasetType 3
)
xt "179750,73000,194000,73000"
pts [
"179750,73000"
"194000,73000"
]
)
start &300
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56913,0
va (VaSet
)
xt "180000,72000,186600,73000"
st "tx_retransmit(0)"
blo "180000,72800"
tm "WireNameMgr"
)
)
on &53
)
*500 (Wire
uid 57092,0
shape (OrthoPolyLine
uid 57093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,72000,268250,72000"
pts [
"255000,72000"
"268250,72000"
]
)
end &428
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57099,0
va (VaSet
)
xt "256000,71000,260700,72000"
st "rxdcount(i)"
blo "256000,71800"
tm "WireNameMgr"
)
)
on &57
)
*501 (Wire
uid 57160,0
shape (OrthoPolyLine
uid 57161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,55000,300000,55000"
pts [
"290750,55000"
"300000,55000"
]
)
start &415
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57165,0
va (VaSet
)
xt "292000,54000,296600,55000"
st "mac_stat(i)"
blo "292000,54800"
tm "WireNameMgr"
)
)
on &60
)
*502 (Wire
uid 57170,0
shape (OrthoPolyLine
uid 57171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,59000,300000,59000"
pts [
"290750,59000"
"300000,59000"
]
)
start &424
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57175,0
va (VaSet
)
xt "292000,58000,297100,59000"
st "stat_word(i)"
blo "292000,58800"
tm "WireNameMgr"
)
)
on &61
)
*503 (Wire
uid 57980,0
shape (OrthoPolyLine
uid 57981,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,85000,194000,85000"
pts [
"194000,85000"
"179750,85000"
]
)
end &284
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57985,0
va (VaSet
)
xt "180000,84000,184800,85000"
st "sf_sda_i(0)"
blo "180000,84800"
tm "WireNameMgr"
)
)
on &174
)
*504 (Wire
uid 58108,0
shape (OrthoPolyLine
uid 58109,0
va (VaSet
vasetType 3
)
xt "125000,70000,143250,70000"
pts [
"125000,70000"
"143250,70000"
]
)
end &238
sat 16
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58115,0
va (VaSet
)
xt "126000,69000,131400,70000"
st "pause_req(0)"
blo "126000,69800"
tm "WireNameMgr"
)
)
on &49
)
*505 (Wire
uid 58116,0
shape (OrthoPolyLine
uid 58117,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,71000,143250,71000"
pts [
"125000,71000"
"143250,71000"
]
)
end &239
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58123,0
va (VaSet
)
xt "126000,70000,131300,71000"
st "pause_val(0)"
blo "126000,70800"
tm "WireNameMgr"
)
)
on &50
)
*506 (Wire
uid 58148,0
shape (OrthoPolyLine
uid 58149,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,86000,194000,86000"
pts [
"179750,86000"
"194000,86000"
]
)
start &285
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58155,0
va (VaSet
)
xt "180000,85000,185600,86000"
st "sfp_sda_o(0)"
blo "180000,85800"
tm "WireNameMgr"
)
)
on &175
)
*507 (Wire
uid 58276,0
shape (OrthoPolyLine
uid 58277,0
va (VaSet
vasetType 3
)
xt "179750,78000,194000,78000"
pts [
"179750,78000"
"194000,78000"
]
)
start &232
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58283,0
va (VaSet
)
xt "180000,77000,192500,78000"
st "EMACCLIENTRXSTATSVLD(0)"
blo "180000,77800"
tm "WireNameMgr"
)
)
on &24
)
*508 (Wire
uid 58284,0
shape (OrthoPolyLine
uid 58285,0
va (VaSet
vasetType 3
)
xt "179750,74000,194000,74000"
pts [
"179750,74000"
"194000,74000"
]
)
start &235
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58291,0
va (VaSet
)
xt "180000,73000,190600,74000"
st "EMACCLIENTTXSTATS(0)"
blo "180000,73800"
tm "WireNameMgr"
)
)
on &26
)
*509 (Wire
uid 58292,0
shape (OrthoPolyLine
uid 58293,0
va (VaSet
vasetType 3
)
xt "179750,81000,194000,81000"
pts [
"179750,81000"
"194000,81000"
]
)
start &229
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58299,0
va (VaSet
)
xt "180000,80000,184600,81000"
st "rx_dvld(0)"
blo "180000,80800"
tm "WireNameMgr"
)
)
on &16
)
*510 (Wire
uid 58300,0
shape (OrthoPolyLine
uid 58301,0
va (VaSet
vasetType 3
)
xt "179750,75000,194000,75000"
pts [
"179750,75000"
"194000,75000"
]
)
start &236
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58307,0
va (VaSet
)
xt "180000,74000,192300,75000"
st "EMACCLIENTTXSTATSVLD(0)"
blo "180000,74800"
tm "WireNameMgr"
)
)
on &27
)
*511 (Wire
uid 58308,0
shape (OrthoPolyLine
uid 58309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,77000,194000,77000"
pts [
"179750,77000"
"194000,77000"
]
)
start &231
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58315,0
va (VaSet
)
xt "180000,76000,190800,77000"
st "EMACCLIENTRXSTATS(0)"
blo "180000,76800"
tm "WireNameMgr"
)
)
on &23
)
*512 (Wire
uid 60422,0
shape (OrthoPolyLine
uid 60423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,84000,194000,84000"
pts [
"179750,84000"
"194000,84000"
]
)
start &282
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 60428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60429,0
va (VaSet
)
xt "180000,83000,184800,84000"
st "sf_scl_o(0)"
blo "180000,83800"
tm "WireNameMgr"
)
)
on &169
)
*513 (Wire
uid 60888,0
shape (OrthoPolyLine
uid 60889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,90000,203000,90000"
pts [
"192000,90000"
"203000,90000"
]
)
start &69
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 60892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60893,0
va (VaSet
)
xt "193000,89000,200200,90000"
st "sf_txdisable_o(0)"
blo "193000,89800"
tm "WireNameMgr"
)
)
on &178
)
*514 (Wire
uid 60894,0
shape (OrthoPolyLine
uid 60895,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,89000,203000,89000"
pts [
"192000,89000"
"203000,89000"
]
)
start &75
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 60898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60899,0
va (VaSet
)
xt "193000,88000,199200,89000"
st "sf_ratesel_o(0)"
blo "193000,88800"
tm "WireNameMgr"
)
)
on &177
)
*515 (Wire
uid 61500,0
shape (OrthoPolyLine
uid 61501,0
va (VaSet
vasetType 3
)
xt "179750,51000,190000,51000"
pts [
"179750,51000"
"190000,51000"
]
)
start &241
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61507,0
va (VaSet
)
xt "181000,50000,186800,51000"
st "rx_client_clk0"
blo "181000,50800"
tm "WireNameMgr"
)
)
on &119
)
*516 (Wire
uid 61604,0
shape (OrthoPolyLine
uid 61605,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,68000,248000,68000"
pts [
"238000,68000"
"248000,68000"
]
)
start &131
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61611,0
va (VaSet
)
xt "239000,67000,242500,68000"
st "sfp_los_i"
blo "239000,67800"
tm "WireNameMgr"
)
)
on &62
)
*517 (Wire
uid 61612,0
shape (OrthoPolyLine
uid 61613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,65000,248000,65000"
pts [
"238000,65000"
"248000,65000"
]
)
start &132
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61619,0
va (VaSet
)
xt "239000,64000,243900,65000"
st "sf_absent_i"
blo "239000,64800"
tm "WireNameMgr"
)
)
on &63
)
*518 (Wire
uid 61620,0
shape (OrthoPolyLine
uid 61621,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,61000,248000,61000"
pts [
"238000,61000"
"248000,61000"
]
)
start &133
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61627,0
va (VaSet
)
xt "239000,60000,243800,61000"
st "sf_txfault_i"
blo "239000,60800"
tm "WireNameMgr"
)
)
on &64
)
*519 (Wire
uid 64963,0
shape (OrthoPolyLine
uid 64964,0
va (VaSet
vasetType 3
)
xt "187000,89000,190000,89000"
pts [
"187000,89000"
"190000,89000"
]
)
end &74
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 64969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64970,0
va (VaSet
)
xt "188000,88000,188800,89000"
st "HI"
blo "188000,88800"
tm "WireNameMgr"
)
)
on &65
)
*520 (Wire
uid 64971,0
shape (OrthoPolyLine
uid 64972,0
va (VaSet
vasetType 3
)
xt "187000,90000,190000,90000"
pts [
"187000,90000"
"190000,90000"
]
)
end &68
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 64977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64978,0
va (VaSet
)
xt "188000,89000,189100,90000"
st "LO"
blo "188000,89800"
tm "WireNameMgr"
)
)
on &66
)
*521 (Wire
uid 66017,0
shape (OrthoPolyLine
uid 66018,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,134000,268000,134000"
pts [
"259000,134000"
"268000,134000"
]
)
end &79
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 66021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66022,0
va (VaSet
)
xt "260000,133000,263500,134000"
st "spare_o0"
blo "260000,133800"
tm "WireNameMgr"
)
)
on &80
)
*522 (Wire
uid 66031,0
shape (OrthoPolyLine
uid 66032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,144000,268000,144000"
pts [
"259000,144000"
"268000,144000"
]
)
end &81
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 66035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66036,0
va (VaSet
)
xt "260000,143000,263500,144000"
st "spare_o1"
blo "260000,143800"
tm "WireNameMgr"
)
)
on &82
)
*523 (Wire
uid 67469,0
shape (OrthoPolyLine
uid 67470,0
va (VaSet
vasetType 3
)
xt "238000,39000,268000,39000"
pts [
"238000,39000"
"268000,39000"
]
)
start &84
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67476,0
va (VaSet
)
xt "239000,38000,246800,39000"
st "quanta_timer_tick_i"
blo "239000,38800"
tm "WireNameMgr"
)
)
on &83
)
*524 (Wire
uid 67814,0
shape (OrthoPolyLine
uid 67815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "247000,134000,255000,134000"
pts [
"247000,134000"
"255000,134000"
]
)
start &85
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67819,0
va (VaSet
)
xt "247000,133000,250200,134000"
st "spare_i0"
blo "247000,133800"
tm "WireNameMgr"
)
)
on &87
)
*525 (Wire
uid 67820,0
shape (OrthoPolyLine
uid 67821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "247000,144000,255000,144000"
pts [
"247000,144000"
"255000,144000"
]
)
start &86
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67825,0
va (VaSet
)
xt "247000,143000,250200,144000"
st "spare_i1"
blo "247000,143800"
tm "WireNameMgr"
)
)
on &88
)
*526 (Wire
uid 67854,0
shape (OrthoPolyLine
uid 67855,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,43000,268250,43000"
pts [
"255000,43000"
"268250,43000"
]
)
sat 16
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67859,0
va (VaSet
)
xt "256000,42000,260800,43000"
st "spare_i0(0)"
blo "256000,42800"
tm "WireNameMgr"
)
)
on &87
)
*527 (Wire
uid 68520,0
shape (OrthoPolyLine
uid 68521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,44000,268250,44000"
pts [
"255000,44000"
"268250,44000"
]
)
sat 16
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68525,0
va (VaSet
)
xt "256000,43000,262500,44000"
st "ext_pause_clr(i)"
blo "256000,43800"
tm "WireNameMgr"
)
)
on &89
)
*528 (Wire
uid 68528,0
shape (OrthoPolyLine
uid 68529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,45000,268250,45000"
pts [
"255000,45000"
"268250,45000"
]
)
sat 16
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68533,0
va (VaSet
)
xt "256000,44000,262800,45000"
st "ext_pause_req(i)"
blo "256000,44800"
tm "WireNameMgr"
)
)
on &90
)
*529 (Wire
uid 68542,0
shape (OrthoPolyLine
uid 68543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,45000,249000,45000"
pts [
"238000,45000"
"249000,45000"
]
)
start &129
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68549,0
va (VaSet
)
xt "239000,44000,245000,45000"
st "ext_pause_req"
blo "239000,44800"
tm "WireNameMgr"
)
)
on &90
)
*530 (Wire
uid 68550,0
shape (OrthoPolyLine
uid 68551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,44000,249000,44000"
pts [
"238000,44000"
"249000,44000"
]
)
start &130
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68557,0
va (VaSet
)
xt "239000,43000,244700,44000"
st "ext_pause_clr"
blo "239000,43800"
tm "WireNameMgr"
)
)
on &89
)
*531 (Wire
uid 74351,0
shape (OrthoPolyLine
uid 74352,0
va (VaSet
vasetType 3
)
xt "179750,49000,214000,49000"
pts [
"214000,49000"
"203000,49000"
"179750,49000"
]
)
start &163
end &215
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 74357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74358,0
va (VaSet
)
xt "181000,48000,186300,49000"
st "rx_fifo_rst_i"
blo "181000,48800"
tm "WireNameMgr"
)
)
on &162
)
*532 (Wire
uid 74359,0
shape (OrthoPolyLine
uid 74360,0
va (VaSet
vasetType 3
)
xt "179750,48000,214000,48000"
pts [
"214000,48000"
"203000,48000"
"179750,48000"
]
)
start &168
end &214
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 74365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74366,0
va (VaSet
)
xt "181000,47000,186300,48000"
st "rx_fifo_clk_i"
blo "181000,47800"
tm "WireNameMgr"
)
)
on &116
)
*533 (Wire
uid 74609,0
shape (OrthoPolyLine
uid 74610,0
va (VaSet
vasetType 3
)
xt "98000,47000,143250,47000"
pts [
"98000,47000"
"143250,47000"
]
)
start &117
end &222
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 74611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74612,0
va (VaSet
)
xt "98000,46000,103300,47000"
st "tx_fifo_clk_i"
blo "98000,46800"
tm "WireNameMgr"
)
)
on &59
)
*534 (Wire
uid 76397,0
shape (OrthoPolyLine
uid 76398,0
va (VaSet
vasetType 3
)
xt "179750,50000,190000,50000"
pts [
"179750,50000"
"190000,50000"
]
)
start &248
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 76401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76402,0
va (VaSet
)
xt "181000,49000,185700,50000"
st "resetdone0"
blo "181000,49800"
tm "WireNameMgr"
)
)
on &141
)
*535 (Wire
uid 76587,0
shape (OrthoPolyLine
uid 76588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,65000,143250,65000"
pts [
"129000,65000"
"143250,65000"
]
)
start &120
end &247
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 76593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76594,0
va (VaSet
)
xt "130000,64000,134000,65000"
st "PHYAD_0"
blo "130000,64800"
tm "WireNameMgr"
)
)
on &14
)
*536 (Wire
uid 76595,0
shape (OrthoPolyLine
uid 76596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,64000,143250,64000"
pts [
"129000,64000"
"143250,64000"
]
)
start &120
end &234
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 76601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76602,0
va (VaSet
)
xt "130000,63000,136200,64000"
st "tx_ifg_delay_0"
blo "130000,63800"
tm "WireNameMgr"
)
)
on &134
)
*537 (Wire
uid 77460,0
shape (OrthoPolyLine
uid 77461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,87000,194000,87000"
pts [
"179750,87000"
"194000,87000"
]
)
start &286
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 77466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77467,0
va (VaSet
)
xt "180000,86000,185900,87000"
st "sfp_sda_to(0)"
blo "180000,86800"
tm "WireNameMgr"
)
)
on &176
)
*538 (Wire
uid 78270,0
shape (OrthoPolyLine
uid 78271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,65000,214000,65000"
pts [
"205000,65000"
"214000,65000"
]
)
end &126
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78277,0
va (VaSet
)
xt "206000,64000,210000,65000"
st "syncacq_o"
blo "206000,64800"
tm "WireNameMgr"
)
)
on &15
)
*539 (Wire
uid 78971,0
shape (OrthoPolyLine
uid 78972,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,53000,109000,53000"
pts [
"98000,53000"
"109000,53000"
]
)
start &135
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78976,0
va (VaSet
)
xt "98000,52000,100000,53000"
st "rxp_i"
blo "98000,52800"
tm "WireNameMgr"
)
)
on &137
)
*540 (Wire
uid 78977,0
shape (OrthoPolyLine
uid 78978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,54000,109000,54000"
pts [
"98000,54000"
"109000,54000"
]
)
start &136
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78982,0
va (VaSet
)
xt "98000,53000,100000,54000"
st "rxn_i"
blo "98000,53800"
tm "WireNameMgr"
)
)
on &138
)
*541 (Wire
uid 78987,0
shape (OrthoPolyLine
uid 78988,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,53000,143250,53000"
pts [
"111000,53000"
"143250,53000"
]
)
end &245
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78994,0
va (VaSet
)
xt "112000,52000,115100,53000"
st "rxp_i(0)"
blo "112000,52800"
tm "WireNameMgr"
)
)
on &137
)
*542 (Wire
uid 78995,0
shape (OrthoPolyLine
uid 78996,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,54000,143250,54000"
pts [
"111000,54000"
"143250,54000"
]
)
end &246
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79002,0
va (VaSet
)
xt "112000,53000,115100,54000"
st "rxn_i(0)"
blo "112000,53800"
tm "WireNameMgr"
)
)
on &138
)
*543 (Wire
uid 79015,0
shape (OrthoPolyLine
uid 79016,0
va (VaSet
vasetType 3
)
xt "248750,122000,263000,122000"
pts [
"248750,122000"
"263000,122000"
]
)
end &146
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79022,0
va (VaSet
)
xt "250000,121000,254700,122000"
st "resetdone0"
blo "250000,121800"
tm "WireNameMgr"
)
)
on &141
)
*544 (Wire
uid 79023,0
shape (OrthoPolyLine
uid 79024,0
va (VaSet
vasetType 3
)
xt "248750,124000,263000,124000"
pts [
"248750,124000"
"263000,124000"
]
)
end &148
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79030,0
va (VaSet
)
xt "250000,123000,254700,124000"
st "resetdone1"
blo "250000,123800"
tm "WireNameMgr"
)
)
on &140
)
*545 (Wire
uid 79068,0
shape (OrthoPolyLine
uid 79069,0
va (VaSet
vasetType 3
)
xt "269000,123000,277000,123000"
pts [
"277000,123000"
"269000,123000"
]
)
start &160
end &143
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79075,0
va (VaSet
)
xt "270000,122000,275200,123000"
st "resetdone_o"
blo "270000,122800"
tm "WireNameMgr"
)
)
on &161
)
*546 (Wire
uid 79234,0
shape (OrthoPolyLine
uid 79235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,53000,88000,53000"
pts [
"79000,53000"
"88000,53000"
]
)
end &164
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79239,0
va (VaSet
)
xt "80000,52000,82300,53000"
st "txp_o"
blo "80000,52800"
tm "WireNameMgr"
)
)
on &166
)
*547 (Wire
uid 79240,0
shape (OrthoPolyLine
uid 79241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,54000,88000,54000"
pts [
"79000,54000"
"88000,54000"
]
)
end &165
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79245,0
va (VaSet
)
xt "80000,53000,82300,54000"
st "txn_o"
blo "80000,53800"
tm "WireNameMgr"
)
)
on &167
)
*548 (Wire
uid 79254,0
shape (OrthoPolyLine
uid 79255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,51000,143250,51000"
pts [
"143250,51000"
"129000,51000"
]
)
start &243
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79261,0
va (VaSet
)
xt "135000,50000,138400,51000"
st "txp_o(0)"
blo "135000,50800"
tm "WireNameMgr"
)
)
on &166
)
*549 (Wire
uid 79262,0
shape (OrthoPolyLine
uid 79263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,52000,143250,52000"
pts [
"143250,52000"
"129000,52000"
]
)
start &244
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79269,0
va (VaSet
)
xt "135000,51000,138400,52000"
st "txn_o(0)"
blo "135000,51800"
tm "WireNameMgr"
)
)
on &167
)
*550 (Wire
uid 79318,0
shape (OrthoPolyLine
uid 79319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,85000,214000,85000"
pts [
"214000,85000"
"205000,85000"
]
)
start &171
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79325,0
va (VaSet
)
xt "206000,84000,209200,85000"
st "sf_sda_i"
blo "206000,84800"
tm "WireNameMgr"
)
)
on &174
)
*551 (Wire
uid 79326,0
shape (OrthoPolyLine
uid 79327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,86000,214000,86000"
pts [
"205000,86000"
"214000,86000"
]
)
end &172
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79333,0
va (VaSet
)
xt "206000,85000,209500,86000"
st "sf_sda_o"
blo "206000,85800"
tm "WireNameMgr"
)
)
on &208
)
*552 (Wire
uid 79334,0
shape (OrthoPolyLine
uid 79335,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,84000,214000,84000"
pts [
"205000,84000"
"214000,84000"
]
)
end &170
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79341,0
va (VaSet
)
xt "206000,83000,209200,84000"
st "sf_scl_o"
blo "206000,83800"
tm "WireNameMgr"
)
)
on &169
)
*553 (Wire
uid 79342,0
shape (OrthoPolyLine
uid 79343,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,87000,214000,87000"
pts [
"205000,87000"
"214000,87000"
]
)
end &173
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79349,0
va (VaSet
)
xt "206000,86000,209800,87000"
st "sf_sda_to"
blo "206000,86800"
tm "WireNameMgr"
)
)
on &209
)
*554 (Wire
uid 79370,0
shape (OrthoPolyLine
uid 79371,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,90000,214000,90000"
pts [
"205000,90000"
"214000,90000"
]
)
end &179
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79375,0
va (VaSet
)
xt "206000,89000,212100,90000"
st "sf_txdisable_o"
blo "206000,89800"
tm "WireNameMgr"
)
)
on &178
)
*555 (Wire
uid 79376,0
shape (OrthoPolyLine
uid 79377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,89000,214000,89000"
pts [
"205000,89000"
"214000,89000"
]
)
end &180
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79381,0
va (VaSet
)
xt "206000,88000,211100,89000"
st "sf_ratesel_o"
blo "206000,88800"
tm "WireNameMgr"
)
)
on &177
)
*556 (Wire
uid 79926,0
shape (OrthoPolyLine
uid 79927,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130000,108000,143250,108000"
pts [
"143250,108000"
"130000,108000"
]
)
start &264
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79933,0
va (VaSet
)
xt "133000,107000,136400,108000"
st "txn_o(1)"
blo "133000,107800"
tm "WireNameMgr"
)
)
on &167
)
*557 (Wire
uid 79934,0
shape (OrthoPolyLine
uid 79935,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,115000,194000,115000"
pts [
"179750,115000"
"194000,115000"
]
)
start &260
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79941,0
va (VaSet
)
xt "180000,114000,185600,115000"
st "syncacq_o(1)"
blo "180000,114800"
tm "WireNameMgr"
)
)
on &15
)
*558 (Wire
uid 79942,0
shape (OrthoPolyLine
uid 79943,0
va (VaSet
vasetType 3
)
xt "179750,116000,194000,116000"
pts [
"179750,116000"
"194000,116000"
]
)
start &250
es 0
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79949,0
va (VaSet
)
xt "180000,115000,193600,116000"
st "EMACCLIENTRXFRAMEDROP(1)"
blo "180000,115800"
tm "WireNameMgr"
)
)
on &21
)
*559 (Wire
uid 79958,0
shape (OrthoPolyLine
uid 79959,0
va (VaSet
vasetType 3
)
xt "179750,129000,194000,129000"
pts [
"179750,129000"
"194000,129000"
]
)
start &253
es 0
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79965,0
va (VaSet
)
xt "180000,128000,194700,129000"
st "EMACCLIENTRXSTATSBYTEVLD(1)"
blo "180000,128800"
tm "WireNameMgr"
)
)
on &25
)
*560 (Wire
uid 79966,0
shape (OrthoPolyLine
uid 79967,0
va (VaSet
vasetType 3
)
xt "179750,126000,194000,126000"
pts [
"179750,126000"
"194000,126000"
]
)
start &257
es 0
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79973,0
va (VaSet
)
xt "180000,125000,194500,126000"
st "EMACCLIENTTXSTATSBYTEVLD(1)"
blo "180000,125800"
tm "WireNameMgr"
)
)
on &28
)
*561 (Wire
uid 79974,0
shape (OrthoPolyLine
uid 79975,0
va (VaSet
vasetType 3
)
xt "179750,117000,194000,117000"
pts [
"179750,117000"
"194000,117000"
]
)
start &293
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79981,0
va (VaSet
)
xt "180000,116000,186200,117000"
st "rx_overflow(1)"
blo "180000,116800"
tm "WireNameMgr"
)
)
on &30
)
*562 (Wire
uid 79982,0
shape (OrthoPolyLine
uid 79983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,119000,194000,119000"
pts [
"179750,119000"
"194000,119000"
]
)
start &296
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79989,0
va (VaSet
)
xt "180000,118000,186100,119000"
st "tx_fifo_stat(1)"
blo "180000,118800"
tm "WireNameMgr"
)
)
on &31
)
*563 (Wire
uid 79990,0
shape (OrthoPolyLine
uid 79991,0
va (VaSet
vasetType 3
)
xt "179750,120000,194000,120000"
pts [
"179750,120000"
"194000,120000"
]
)
start &297
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79997,0
va (VaSet
)
xt "180000,119000,186200,120000"
st "tx_overflow(1)"
blo "180000,119800"
tm "WireNameMgr"
)
)
on &32
)
*564 (Wire
uid 79998,0
shape (OrthoPolyLine
uid 79999,0
va (VaSet
vasetType 3
)
xt "179750,121000,194000,121000"
pts [
"179750,121000"
"194000,121000"
]
)
start &301
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80005,0
va (VaSet
)
xt "180000,120000,185100,121000"
st "tx_ack_o(1)"
blo "180000,120800"
tm "WireNameMgr"
)
)
on &51
)
*565 (Wire
uid 80006,0
shape (OrthoPolyLine
uid 80007,0
va (VaSet
vasetType 3
)
xt "179750,122000,194000,122000"
pts [
"179750,122000"
"194000,122000"
]
)
start &302
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80013,0
va (VaSet
)
xt "180000,121000,186000,122000"
st "tx_collision(1)"
blo "180000,121800"
tm "WireNameMgr"
)
)
on &52
)
*566 (Wire
uid 80014,0
shape (OrthoPolyLine
uid 80015,0
va (VaSet
vasetType 3
)
xt "179750,123000,194000,123000"
pts [
"179750,123000"
"194000,123000"
]
)
start &303
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80021,0
va (VaSet
)
xt "180000,122000,186600,123000"
st "tx_retransmit(1)"
blo "180000,122800"
tm "WireNameMgr"
)
)
on &53
)
*567 (Wire
uid 80022,0
shape (OrthoPolyLine
uid 80023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,135000,194000,135000"
pts [
"194000,135000"
"179750,135000"
]
)
end &287
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80029,0
va (VaSet
)
xt "180000,134000,184800,135000"
st "sf_sda_i(1)"
blo "180000,134800"
tm "WireNameMgr"
)
)
on &174
)
*568 (Wire
uid 80030,0
shape (OrthoPolyLine
uid 80031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,136000,194000,136000"
pts [
"179750,136000"
"194000,136000"
]
)
start &288
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80037,0
va (VaSet
)
xt "180000,135000,185600,136000"
st "sfp_sda_o(1)"
blo "180000,135800"
tm "WireNameMgr"
)
)
on &175
)
*569 (Wire
uid 80038,0
shape (OrthoPolyLine
uid 80039,0
va (VaSet
vasetType 3
)
xt "179750,128000,194000,128000"
pts [
"179750,128000"
"194000,128000"
]
)
start &252
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80045,0
va (VaSet
)
xt "180000,127000,192500,128000"
st "EMACCLIENTRXSTATSVLD(1)"
blo "180000,127800"
tm "WireNameMgr"
)
)
on &24
)
*570 (Wire
uid 80046,0
shape (OrthoPolyLine
uid 80047,0
va (VaSet
vasetType 3
)
xt "179750,124000,194000,124000"
pts [
"179750,124000"
"194000,124000"
]
)
start &255
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80053,0
va (VaSet
)
xt "180000,123000,190600,124000"
st "EMACCLIENTTXSTATS(1)"
blo "180000,123800"
tm "WireNameMgr"
)
)
on &26
)
*571 (Wire
uid 80054,0
shape (OrthoPolyLine
uid 80055,0
va (VaSet
vasetType 3
)
xt "179750,131000,194000,131000"
pts [
"179750,131000"
"194000,131000"
]
)
start &249
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80061,0
va (VaSet
)
xt "180000,130000,184600,131000"
st "rx_dvld(1)"
blo "180000,130800"
tm "WireNameMgr"
)
)
on &16
)
*572 (Wire
uid 80062,0
shape (OrthoPolyLine
uid 80063,0
va (VaSet
vasetType 3
)
xt "179750,125000,194000,125000"
pts [
"179750,125000"
"194000,125000"
]
)
start &256
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80069,0
va (VaSet
)
xt "180000,124000,192300,125000"
st "EMACCLIENTTXSTATSVLD(1)"
blo "180000,124800"
tm "WireNameMgr"
)
)
on &27
)
*573 (Wire
uid 80070,0
shape (OrthoPolyLine
uid 80071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,127000,194000,127000"
pts [
"179750,127000"
"194000,127000"
]
)
start &251
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80077,0
va (VaSet
)
xt "180000,126000,190800,127000"
st "EMACCLIENTRXSTATS(1)"
blo "180000,126800"
tm "WireNameMgr"
)
)
on &23
)
*574 (Wire
uid 80078,0
shape (OrthoPolyLine
uid 80079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,134000,194000,134000"
pts [
"179750,134000"
"194000,134000"
]
)
start &283
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80085,0
va (VaSet
)
xt "180000,133000,184800,134000"
st "sf_scl_o(1)"
blo "180000,133800"
tm "WireNameMgr"
)
)
on &169
)
*575 (Wire
uid 80086,0
shape (OrthoPolyLine
uid 80087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,140000,203000,140000"
pts [
"192000,140000"
"203000,140000"
]
)
start &189
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80091,0
va (VaSet
)
xt "193000,139000,200200,140000"
st "sf_txdisable_o(1)"
blo "193000,139800"
tm "WireNameMgr"
)
)
on &178
)
*576 (Wire
uid 80092,0
shape (OrthoPolyLine
uid 80093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,139000,203000,139000"
pts [
"192000,139000"
"203000,139000"
]
)
start &183
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80097,0
va (VaSet
)
xt "193000,138000,199200,139000"
st "sf_ratesel_o(1)"
blo "193000,138800"
tm "WireNameMgr"
)
)
on &177
)
*577 (Wire
uid 80098,0
shape (OrthoPolyLine
uid 80099,0
va (VaSet
vasetType 3
)
xt "179750,111000,190000,111000"
pts [
"179750,111000"
"190000,111000"
]
)
start &261
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80105,0
va (VaSet
)
xt "181000,110000,186800,111000"
st "rx_client_clk1"
blo "181000,110800"
tm "WireNameMgr"
)
)
on &193
)
*578 (Wire
uid 80106,0
shape (OrthoPolyLine
uid 80107,0
va (VaSet
vasetType 3
)
xt "187000,139000,190000,139000"
pts [
"187000,139000"
"190000,139000"
]
)
end &182
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80111,0
va (VaSet
)
xt "188000,138000,188800,139000"
st "HI"
blo "188000,138800"
tm "WireNameMgr"
)
)
on &65
)
*579 (Wire
uid 80112,0
shape (OrthoPolyLine
uid 80113,0
va (VaSet
vasetType 3
)
xt "187000,140000,190000,140000"
pts [
"187000,140000"
"190000,140000"
]
)
end &188
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80117,0
va (VaSet
)
xt "188000,139000,189100,140000"
st "LO"
blo "188000,139800"
tm "WireNameMgr"
)
)
on &66
)
*580 (Wire
uid 80142,0
shape (OrthoPolyLine
uid 80143,0
va (VaSet
vasetType 3
)
xt "179750,110000,190000,110000"
pts [
"179750,110000"
"190000,110000"
]
)
start &268
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80149,0
va (VaSet
)
xt "181000,109000,185700,110000"
st "resetdone1"
blo "181000,109800"
tm "WireNameMgr"
)
)
on &140
)
*581 (Wire
uid 80150,0
shape (OrthoPolyLine
uid 80151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,137000,194000,137000"
pts [
"179750,137000"
"194000,137000"
]
)
start &289
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80157,0
va (VaSet
)
xt "180000,136000,185900,137000"
st "sfp_sda_to(1)"
blo "180000,136800"
tm "WireNameMgr"
)
)
on &176
)
*582 (Wire
uid 80174,0
shape (OrthoPolyLine
uid 80175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130000,107000,143250,107000"
pts [
"143250,107000"
"130000,107000"
]
)
start &263
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80181,0
va (VaSet
)
xt "133000,106000,136400,107000"
st "txp_o(1)"
blo "133000,106800"
tm "WireNameMgr"
)
)
on &166
)
*583 (Wire
uid 80312,0
shape (OrthoPolyLine
uid 80313,0
va (VaSet
vasetType 3
)
xt "111000,99000,143250,99000"
pts [
"111000,99000"
"143250,99000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80319,0
va (VaSet
)
xt "112000,98000,117300,99000"
st "tx_fifo_clk_i"
blo "112000,98800"
tm "WireNameMgr"
)
)
on &59
)
*584 (Wire
uid 80328,0
shape (OrthoPolyLine
uid 80329,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,110000,143250,110000"
pts [
"111000,110000"
"143250,110000"
]
)
end &266
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80335,0
va (VaSet
)
xt "112000,109000,115100,110000"
st "rxn_i(1)"
blo "112000,109800"
tm "WireNameMgr"
)
)
on &138
)
*585 (Wire
uid 80336,0
shape (OrthoPolyLine
uid 80337,0
va (VaSet
vasetType 3
)
xt "132000,101000,143250,101000"
pts [
"143250,101000"
"132000,101000"
]
)
start &262
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80343,0
va (VaSet
)
xt "133000,100000,138800,101000"
st "tx_client_clk1"
blo "133000,100800"
tm "WireNameMgr"
)
)
on &198
)
*586 (Wire
uid 80344,0
shape (OrthoPolyLine
uid 80345,0
va (VaSet
vasetType 3
)
xt "125000,121000,143250,121000"
pts [
"125000,121000"
"143250,121000"
]
)
end &258
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80351,0
va (VaSet
)
xt "126000,120000,131400,121000"
st "pause_req(1)"
blo "126000,120800"
tm "WireNameMgr"
)
)
on &49
)
*587 (Wire
uid 80352,0
shape (OrthoPolyLine
uid 80353,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,122000,143250,122000"
pts [
"125000,122000"
"143250,122000"
]
)
end &259
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80359,0
va (VaSet
)
xt "126000,121000,131300,122000"
st "pause_val(1)"
blo "126000,121800"
tm "WireNameMgr"
)
)
on &50
)
*588 (Wire
uid 80408,0
shape (OrthoPolyLine
uid 80409,0
va (VaSet
vasetType 3
)
xt "111000,100000,143250,100000"
pts [
"111000,100000"
"143250,100000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80415,0
va (VaSet
)
xt "112000,99000,117300,100000"
st "tx_fifo_rst_i"
blo "112000,99800"
tm "WireNameMgr"
)
)
on &139
)
*589 (Wire
uid 80416,0
shape (OrthoPolyLine
uid 80417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,116000,143250,116000"
pts [
"129000,116000"
"143250,116000"
]
)
start &194
end &267
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80423,0
va (VaSet
)
xt "130000,115000,134000,116000"
st "PHYAD_1"
blo "130000,115800"
tm "WireNameMgr"
)
)
on &200
)
*590 (Wire
uid 80424,0
shape (OrthoPolyLine
uid 80425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,115000,143250,115000"
pts [
"129000,115000"
"143250,115000"
]
)
start &194
end &254
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80431,0
va (VaSet
)
xt "130000,114000,136200,115000"
st "tx_ifg_delay_1"
blo "130000,114800"
tm "WireNameMgr"
)
)
on &199
)
*591 (Wire
uid 80432,0
shape (OrthoPolyLine
uid 80433,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,109000,143250,109000"
pts [
"111000,109000"
"143250,109000"
]
)
end &265
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80439,0
va (VaSet
)
xt "112000,108000,115100,109000"
st "rxp_i(1)"
blo "112000,108800"
tm "WireNameMgr"
)
)
on &137
)
*592 (Wire
uid 80887,0
shape (OrthoPolyLine
uid 80888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,157000,83250,157000"
pts [
"71000,157000"
"83250,157000"
]
)
start &202
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80892,0
va (VaSet
)
xt "71000,156000,76700,157000"
st "machost_wr_i"
blo "71000,156800"
tm "WireNameMgr"
)
)
on &205
)
*593 (Wire
uid 80905,0
shape (OrthoPolyLine
uid 80906,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,158000,83250,158000"
pts [
"83250,158000"
"71000,158000"
]
)
end &203
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80910,0
va (VaSet
)
xt "71000,157000,77700,158000"
st "machost_data_o"
blo "71000,157800"
tm "WireNameMgr"
)
)
on &206
)
*594 (Wire
uid 80911,0
shape (OrthoPolyLine
uid 80912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,156000,83250,156000"
pts [
"71000,156000"
"83250,156000"
]
)
start &201
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80916,0
va (VaSet
)
xt "71000,155000,76600,156000"
st "machost_rd_i"
blo "71000,155800"
tm "WireNameMgr"
)
)
on &204
)
*595 (Wire
uid 80941,0
shape (OrthoPolyLine
uid 80942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,156000,99250,156000"
pts [
"87000,156000"
"99250,156000"
]
)
end &104
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80948,0
va (VaSet
)
xt "87000,155000,93700,156000"
st "machost_rd_i(0)"
blo "87000,155800"
tm "WireNameMgr"
)
)
on &204
)
*596 (Wire
uid 80949,0
shape (OrthoPolyLine
uid 80950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,157000,99250,157000"
pts [
"87000,157000"
"99250,157000"
]
)
end &106
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80956,0
va (VaSet
)
xt "87000,156000,93800,157000"
st "machost_wr_i(0)"
blo "87000,156800"
tm "WireNameMgr"
)
)
on &205
)
*597 (Wire
uid 80957,0
shape (OrthoPolyLine
uid 80958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,158000,99250,158000"
pts [
"99250,158000"
"87000,158000"
]
)
start &102
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80964,0
va (VaSet
)
xt "87000,157000,94800,158000"
st "machost_data_o(0)"
blo "87000,157800"
tm "WireNameMgr"
)
)
on &206
)
*598 (Wire
uid 80965,0
shape (OrthoPolyLine
uid 80966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,161000,99250,161000"
pts [
"87000,161000"
"99250,161000"
]
)
end &107
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80972,0
va (VaSet
)
xt "87000,160000,93800,161000"
st "machost_wr_i(1)"
blo "87000,160800"
tm "WireNameMgr"
)
)
on &205
)
*599 (Wire
uid 80973,0
shape (OrthoPolyLine
uid 80974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,160000,99250,160000"
pts [
"87000,160000"
"99250,160000"
]
)
end &105
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80980,0
va (VaSet
)
xt "87000,159000,93700,160000"
st "machost_rd_i(1)"
blo "87000,159800"
tm "WireNameMgr"
)
)
on &204
)
*600 (Wire
uid 80981,0
shape (OrthoPolyLine
uid 80982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,162000,99250,162000"
pts [
"99250,162000"
"87000,162000"
]
)
start &103
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80988,0
va (VaSet
)
xt "87000,161000,94800,162000"
st "machost_data_o(1)"
blo "87000,161800"
tm "WireNameMgr"
)
)
on &206
)
*601 (Wire
uid 80989,0
shape (OrthoPolyLine
uid 80990,0
va (VaSet
vasetType 3
)
xt "98000,48000,143250,48000"
pts [
"98000,48000"
"143250,48000"
]
)
start &207
end &223
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80996,0
va (VaSet
)
xt "98000,47000,103300,48000"
st "tx_fifo_rst_i"
blo "98000,47800"
tm "WireNameMgr"
)
)
on &139
)
*602 (Wire
uid 81011,0
shape (OrthoPolyLine
uid 81012,0
va (VaSet
vasetType 3
)
xt "205000,71000,214000,71000"
pts [
"205000,71000"
"214000,71000"
]
)
end &210
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 81017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81018,0
va (VaSet
)
xt "206000,70000,209500,71000"
st "tx_ack_o"
blo "206000,70800"
tm "WireNameMgr"
)
)
on &51
)
*603 (Wire
uid 81049,0
shape (OrthoPolyLine
uid 81050,0
va (VaSet
vasetType 3
)
xt "179750,80000,194000,80000"
pts [
"179750,80000"
"194000,80000"
]
)
start &306
sat 32
eat 16
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 81053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81054,0
va (VaSet
)
xt "180000,79000,190300,80000"
st "rx_goodframe_o(0) : (1:0)"
blo "180000,79800"
tm "WireNameMgr"
)
)
on &212
)
*604 (Wire
uid 81057,0
shape (OrthoPolyLine
uid 81058,0
va (VaSet
vasetType 3
)
xt "205000,80000,214000,80000"
pts [
"214000,80000"
"205000,80000"
]
)
start &211
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 81063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81064,0
va (VaSet
)
xt "206000,79000,215200,80000"
st "rx_goodframe_o : (1:0)"
blo "206000,79800"
tm "WireNameMgr"
)
)
on &212
)
*605 (Wire
uid 81065,0
shape (OrthoPolyLine
uid 81066,0
va (VaSet
vasetType 3
)
xt "179750,130000,194000,130000"
pts [
"179750,130000"
"194000,130000"
]
)
start &307
sat 32
eat 16
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 81071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81072,0
va (VaSet
)
xt "180000,129000,190300,130000"
st "rx_goodframe_o(1) : (1:0)"
blo "180000,129800"
tm "WireNameMgr"
)
)
on &212
)
*606 (Wire
uid 82403,0
shape (OrthoPolyLine
uid 82404,0
va (VaSet
vasetType 3
)
xt "179750,108000,188000,108000"
pts [
"188000,108000"
"179750,108000"
]
)
end &310
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 82407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82408,0
va (VaSet
)
xt "181000,107000,182100,108000"
st "LO"
blo "181000,107800"
tm "WireNameMgr"
)
)
on &66
)
*607 (Wire
uid 82519,0
shape (OrthoPolyLine
uid 82520,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,98000,214000,98000"
pts [
"179750,98000"
"203000,98000"
"214000,98000"
]
)
start &216
end &346
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82524,0
va (VaSet
)
xt "181000,97000,184900,98000"
st "rx_data_o"
blo "181000,97800"
tm "WireNameMgr"
)
)
on &347
)
*608 (Wire
uid 82525,0
shape (OrthoPolyLine
uid 82526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,97000,214000,97000"
pts [
"214000,97000"
"203000,97000"
"192000,97000"
]
)
start &345
end &329
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82528,0
va (VaSet
)
xt "194000,96000,199400,97000"
st "rx_dst_rdy_i"
blo "194000,96800"
tm "WireNameMgr"
)
)
on &348
)
*609 (Wire
uid 82529,0
shape (OrthoPolyLine
uid 82530,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,94000,214000,94000"
pts [
"192908,94000"
"203000,94000"
"214000,94000"
]
)
start &336
end &342
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82532,0
va (VaSet
)
xt "194000,93000,197500,94000"
st "rx_sof_o"
blo "194000,93800"
tm "WireNameMgr"
)
)
on &349
)
*610 (Wire
uid 82533,0
shape (OrthoPolyLine
uid 82534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,96000,214000,96000"
pts [
"192908,96000"
"203000,96000"
"214000,96000"
]
)
start &323
end &344
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82536,0
va (VaSet
)
xt "194000,95000,199600,96000"
st "rx_src_rdy_o"
blo "194000,95800"
tm "WireNameMgr"
)
)
on &350
)
*611 (Wire
uid 82537,0
shape (OrthoPolyLine
uid 82538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,95000,214000,95000"
pts [
"192908,95000"
"203000,95000"
"214000,95000"
]
)
start &315
end &343
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82540,0
va (VaSet
)
xt "194000,94000,197500,95000"
st "rx_eof_o"
blo "194000,94800"
tm "WireNameMgr"
)
)
on &351
)
*612 (Wire
uid 82541,0
shape (OrthoPolyLine
uid 82542,0
va (VaSet
vasetType 3
)
xt "179750,95000,190000,95000"
pts [
"179750,95000"
"190000,95000"
]
)
start &218
end &317
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82546,0
va (VaSet
)
xt "181000,94000,184500,95000"
st "rx_eof_n"
blo "181000,94800"
tm "WireNameMgr"
)
)
on &352
)
*613 (Wire
uid 82547,0
shape (OrthoPolyLine
uid 82548,0
va (VaSet
vasetType 3
)
xt "179750,97000,189092,97000"
pts [
"189092,97000"
"179750,97000"
]
)
start &330
end &220
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82552,0
va (VaSet
)
xt "181000,96000,186700,97000"
st "rx_dst_rdy_n"
blo "181000,96800"
tm "WireNameMgr"
)
)
on &353
)
*614 (Wire
uid 82553,0
shape (OrthoPolyLine
uid 82554,0
va (VaSet
vasetType 3
)
xt "179750,96000,190000,96000"
pts [
"179750,96000"
"190000,96000"
]
)
start &219
end &322
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82558,0
va (VaSet
)
xt "181000,95000,186600,96000"
st "rx_src_rdy_n"
blo "181000,95800"
tm "WireNameMgr"
)
)
on &354
)
*615 (Wire
uid 82559,0
shape (OrthoPolyLine
uid 82560,0
va (VaSet
vasetType 3
)
xt "179750,94000,190000,94000"
pts [
"179750,94000"
"190000,94000"
]
)
start &217
end &338
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82564,0
va (VaSet
)
xt "181000,93000,184500,94000"
st "rx_sof_n"
blo "181000,93800"
tm "WireNameMgr"
)
)
on &355
)
*616 (Wire
uid 82757,0
shape (OrthoPolyLine
uid 82758,0
va (VaSet
vasetType 3
)
xt "179750,102000,197092,102000"
pts [
"179750,102000"
"197092,102000"
]
)
start &226
end &380
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82764,0
va (VaSet
)
xt "181000,101000,184500,102000"
st "tx_eof_n"
blo "181000,101800"
tm "WireNameMgr"
)
)
on &385
)
*617 (Wire
uid 82765,0
shape (OrthoPolyLine
uid 82766,0
va (VaSet
vasetType 3
)
xt "179750,103000,197092,103000"
pts [
"179750,103000"
"197092,103000"
]
)
start &227
end &373
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82772,0
va (VaSet
)
xt "181000,102000,186600,103000"
st "tx_src_rdy_n"
blo "181000,102800"
tm "WireNameMgr"
)
)
on &386
)
*618 (Wire
uid 82773,0
shape (OrthoPolyLine
uid 82774,0
va (VaSet
vasetType 3
)
xt "179750,101000,197092,101000"
pts [
"179750,101000"
"197092,101000"
]
)
start &225
end &359
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82780,0
va (VaSet
)
xt "181000,100000,184500,101000"
st "tx_sof_n"
blo "181000,100800"
tm "WireNameMgr"
)
)
on &387
)
*619 (Wire
uid 82781,0
shape (OrthoPolyLine
uid 82782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,105000,214000,105000"
pts [
"179750,105000"
"214000,105000"
]
)
start &224
end &356
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82788,0
va (VaSet
)
xt "181000,104000,184600,105000"
st "tx_data_i"
blo "181000,104800"
tm "WireNameMgr"
)
)
on &388
)
*620 (Wire
uid 82789,0
shape (OrthoPolyLine
uid 82790,0
va (VaSet
vasetType 3
)
xt "179750,104000,198000,104000"
pts [
"198000,104000"
"179750,104000"
]
)
start &365
end &228
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82796,0
va (VaSet
)
xt "181000,103000,186700,104000"
st "tx_dst_rdy_n"
blo "181000,103800"
tm "WireNameMgr"
)
)
on &389
)
*621 (Wire
uid 82831,0
shape (OrthoPolyLine
uid 82832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "200000,103000,214000,103000"
pts [
"200000,103000"
"214000,103000"
]
)
start &372
end &392
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82838,0
va (VaSet
)
xt "202000,102000,207300,103000"
st "tx_src_rdy_i"
blo "202000,102800"
tm "WireNameMgr"
)
)
on &395
)
*622 (Wire
uid 82839,0
shape (OrthoPolyLine
uid 82840,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "200908,104000,214000,104000"
pts [
"214000,104000"
"200908,104000"
]
)
start &393
end &366
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82846,0
va (VaSet
)
xt "202000,103000,207700,104000"
st "tx_dst_rdy_o"
blo "202000,103800"
tm "WireNameMgr"
)
)
on &396
)
*623 (Wire
uid 82847,0
shape (OrthoPolyLine
uid 82848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "200000,102000,214000,102000"
pts [
"200000,102000"
"214000,102000"
]
)
start &379
end &391
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82854,0
va (VaSet
)
xt "202000,101000,205200,102000"
st "tx_eof_i"
blo "202000,101800"
tm "WireNameMgr"
)
)
on &394
)
*624 (Wire
uid 82855,0
shape (OrthoPolyLine
uid 82856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "200000,101000,214000,101000"
pts [
"200000,101000"
"214000,101000"
]
)
start &358
end &390
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 82861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82862,0
va (VaSet
)
xt "202000,100000,205200,101000"
st "tx_sof_i"
blo "202000,100800"
tm "WireNameMgr"
)
)
on &397
)
*625 (Wire
uid 84120,0
shape (OrthoPolyLine
uid 84121,0
va (VaSet
vasetType 3
)
xt "255000,79000,268250,79000"
pts [
"268250,79000"
"264000,79000"
"255000,79000"
]
)
start &400
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 84126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84127,0
va (VaSet
)
xt "256000,78000,261300,79000"
st "rx_fifo_clk_i"
blo "256000,78800"
tm "WireNameMgr"
)
)
on &116
)
*626 (Wire
uid 84134,0
shape (OrthoPolyLine
uid 84135,0
va (VaSet
vasetType 3
)
xt "255000,80000,268250,80000"
pts [
"255000,80000"
"268250,80000"
]
)
end &406
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 84140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84141,0
va (VaSet
)
xt "256000,79000,261300,80000"
st "tx_fifo_clk_i"
blo "256000,79800"
tm "WireNameMgr"
)
)
on &59
)
*627 (Wire
uid 85214,0
shape (OrthoPolyLine
uid 85215,0
va (VaSet
vasetType 3
)
xt "205750,151000,209000,151000"
pts [
"205750,151000"
"209000,151000"
]
)
start &434
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 85218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85219,0
va (VaSet
)
xt "207000,150000,207800,151000"
st "HI"
blo "207000,150800"
tm "WireNameMgr"
)
)
on &65
)
*628 (Wire
uid 85220,0
shape (OrthoPolyLine
uid 85221,0
va (VaSet
vasetType 3
)
xt "205750,152000,209000,152000"
pts [
"205750,152000"
"209000,152000"
]
)
start &435
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 85224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85225,0
va (VaSet
)
xt "207000,151000,208100,152000"
st "LO"
blo "207000,151800"
tm "WireNameMgr"
)
)
on &66
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *629 (PackageList
uid 1641,0
stg "VerticalLayoutStrategy"
textVec [
*630 (Text
uid 1642,0
va (VaSet
font "courier,8,1"
)
xt "218000,147400,224500,148300"
st "Package List"
blo "218000,148100"
)
*631 (MLText
uid 1643,0
va (VaSet
)
xt "218000,148300,230700,154300"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1644,0
stg "VerticalLayoutStrategy"
textVec [
*632 (Text
uid 1645,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,86000,183000,86900"
st "Compiler Directives"
blo "173000,86700"
)
*633 (Text
uid 1646,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,87000,184500,87900"
st "Pre-module directives:"
blo "173000,87700"
)
*634 (MLText
uid 1647,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "173000,88000,183100,89800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*635 (Text
uid 1648,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,90000,185000,90900"
st "Post-module directives:"
blo "173000,90700"
)
*636 (MLText
uid 1649,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "173000,86000,173000,86000"
tm "BdCompilerDirectivesTextMgr"
)
*637 (Text
uid 1650,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,91000,184500,91900"
st "End-module directives:"
blo "173000,91700"
)
*638 (MLText
uid 1651,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "173000,92000,173000,92000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1204"
viewArea "65217,27743,360835,248229"
cachedDiagramExtent "61300,-10000,1153500,166000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "146000,-3000"
lastUid 85572,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "900,1000,3900,2000"
st "Panel0"
blo "900,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*639 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,3500,7150,4700"
st "<library>"
blo "2350,4500"
tm "BdLibraryNameMgr"
)
*640 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,4700,6650,5900"
st "<block>"
blo "2350,5700"
tm "BlkNameMgr"
)
*641 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,5900,4250,7100"
st "U_0"
blo "2350,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "2350,13500,2350,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*642 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*643 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*644 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*645 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*646 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*647 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*648 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*649 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*650 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*651 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*652 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*653 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*654 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,4000,4650,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*655 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,5000,3750,6000"
st "1"
blo "3250,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-100,1600,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-100,2300,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,-100,3100,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,900,600,1900"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-450,-1250,14950,-50"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*656 (Text
va (VaSet
font "charter,10,1"
)
xt "13800,20000,25000,21300"
st "Frame Declarations"
blo "13800,21000"
)
*657 (MLText
va (VaSet
font "charter,10,0"
)
xt "13800,21300,13800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-300,-1250,9300,-50"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*658 (Text
va (VaSet
font "charter,10,1"
)
xt "13800,20000,25000,21300"
st "Frame Declarations"
blo "13800,21000"
)
*659 (MLText
va (VaSet
font "charter,10,0"
)
xt "13800,21300,13800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-1500,278500,-500"
st "Declarations"
blo "273000,-700"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,275400,400"
st "Ports:"
blo "273000,200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,276700,400"
st "Pre User:"
blo "273000,200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "273000,-1500,273000,-1500"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,280200,400"
st "Diagram Signals:"
blo "273000,200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,277700,400"
st "Post User:"
blo "273000,200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "273000,-1500,273000,-1500"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 919,0
usingSuid 1
emptyRow *660 (LEmptyRow
)
uid 1654,0
optionalChildren [
*661 (RefLabelRowHdr
)
*662 (TitleRowHdr
)
*663 (FilterRowHdr
)
*664 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*665 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*666 (GroupColHdr
tm "GroupColHdrMgr"
)
*667 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*668 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*669 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*670 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*671 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*672 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
uid 21908,0
)
*674 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 28
suid 65,0
)
)
uid 26558,0
)
*675 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dvld"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 80
suid 72,0
)
)
uid 27202,0
)
*676 (LeafLogPort
port (LogicalPort
decl (Decl
n "hostclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 120,0
)
)
uid 29470,0
)
*677 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_reset_i"
t "std_logic"
preAdd 0
o 8
suid 174,0
)
)
uid 31591,0
)
*678 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXFRAMEDROP"
t "slv2"
preAdd 0
posAdd 0
o 79
suid 315,0
)
)
uid 41307,0
)
*679 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RX_LL_FIFO_STATUS"
t "slv4_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 60
suid 316,0
)
)
uid 41309,0
)
*680 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXSTATS"
t "slv7_array"
b "(1 DOWNTO 0)"
o 58
suid 353,0
)
)
uid 41968,0
)
*681 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXSTATSVLD"
t "slv2"
o 67
suid 354,0
)
)
uid 41970,0
)
*682 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXSTATSBYTEVLD"
t "slv2"
o 66
suid 355,0
)
)
uid 41972,0
)
*683 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTTXSTATS"
t "slv2"
o 64
suid 356,0
)
)
uid 41974,0
)
*684 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTTXSTATSVLD"
t "slv2"
o 65
suid 357,0
)
)
uid 41976,0
)
*685 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTTXSTATSBYTEVLD"
t "slv2"
o 68
suid 358,0
)
)
uid 41978,0
)
*686 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_status"
t "slv28_array"
b "(1 DOWNTO 0)"
o 63
suid 407,0
)
)
uid 43420,0
)
*687 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifo_stat"
t "slv4_array"
b "(1 DOWNTO 0)"
o 59
suid 421,0
)
)
uid 43630,0
)
*688 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 4
suid 437,0
)
)
uid 47173,0
)
*689 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 3
suid 438,0
)
)
uid 47175,0
)
*690 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 47
suid 462,0
)
)
uid 49851,0
)
*691 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 53
suid 463,0
)
)
uid 49853,0
)
*692 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 52
suid 464,0
)
)
uid 49855,0
)
*693 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 46
suid 465,0
)
)
uid 49857,0
)
*694 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTREQ"
t "std_logic"
o 51
suid 466,0
)
)
uid 49859,0
)
*695 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 45
suid 467,0
)
)
uid 49861,0
)
*696 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 44
suid 480,0
)
)
uid 50787,0
)
*697 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 50
suid 481,0
)
)
uid 50789,0
)
*698 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 2
suid 499,0
)
)
uid 51543,0
)
*699 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
suid 512,0
)
)
uid 52411,0
)
*700 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pause_val"
t "slv16_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 81
suid 544,0
)
)
uid 56489,0
)
*701 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxdcount"
t "slv32_array"
b "(1 DOWNTO 0)"
o 62
suid 558,0
)
)
uid 57138,0
)
*702 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_status"
t "slv32_array"
b "(1 DOWNTO 0)"
o 61
suid 560,0
)
)
uid 57156,0
)
*703 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pause_req"
t "slv2"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 78
suid 542,0
)
)
uid 56485,0
)
*704 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_fifo_clk_i"
t "std_logic"
preAdd 0
o 9
suid 577,0
)
)
uid 57867,0
)
*705 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ack_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 77
suid 549,0
)
)
uid 56930,0
)
*706 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_collision"
t "slv2"
o 76
suid 550,0
)
)
uid 56932,0
)
*707 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_retransmit"
t "slv2"
o 75
suid 551,0
)
)
uid 56934,0
)
*708 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_overflow"
t "slv2"
o 73
suid 418,0
)
)
uid 43624,0
)
*709 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_overflow"
t "slv2"
o 74
suid 422,0
)
)
uid 43632,0
)
*710 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 22
suid 628,0
)
)
uid 61200,0
)
*711 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 21
suid 629,0
)
)
uid 61202,0
)
*712 (LeafLogPort
port (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 27
suid 654,0
)
)
uid 61824,0
)
*713 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 26
suid 655,0
)
)
uid 61826,0
)
*714 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
suid 656,0
)
)
uid 61828,0
)
*715 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 722,0
)
)
uid 64919,0
)
*716 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 723,0
)
)
uid 64921,0
)
*717 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 14
suid 749,0
)
)
uid 66039,0
)
*718 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 16
suid 750,0
)
)
uid 66041,0
)
*719 (LeafLogPort
port (LogicalPort
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 18
suid 754,0
)
)
uid 67467,0
)
*720 (LeafLogPort
port (LogicalPort
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 15
suid 756,0
)
)
uid 67844,0
)
*721 (LeafLogPort
port (LogicalPort
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 17
suid 757,0
)
)
uid 67846,0
)
*722 (LeafLogPort
port (LogicalPort
decl (Decl
n "ext_pause_clr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 29
suid 761,0
)
)
uid 68538,0
)
*723 (LeafLogPort
port (LogicalPort
decl (Decl
n "ext_pause_req"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 30
suid 762,0
)
)
uid 68540,0
)
*724 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mgtclk_extp_unused"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 54
suid 775,0
)
)
uid 73100,0
)
*725 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mgtclk_extn_unused"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 776,0
)
)
uid 73102,0
)
*726 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_25_50_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 786,0
)
)
uid 74303,0
)
*727 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_fifo_clk_i"
t "std_logic"
preAdd 0
o 19
suid 792,0
)
)
uid 74497,0
)
*728 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 69
suid 809,0
)
)
uid 76301,0
)
*729 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 71
suid 815,0
)
)
uid 76569,0
)
*730 (LeafLogPort
port (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
preAdd 0
o 7
suid 826,0
)
)
uid 77125,0
)
*731 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ifg_delay_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 42
suid 843,0
)
)
uid 78957,0
)
*732 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxp_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 32
suid 846,0
)
)
uid 79084,0
)
*733 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxn_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 33
suid 847,0
)
)
uid 79086,0
)
*734 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 849,0
)
)
uid 79088,0
)
*735 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetdone1"
t "std_logic"
o 56
suid 850,0
)
)
uid 79090,0
)
*736 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetdone0"
t "std_logic"
o 57
suid 851,0
)
)
uid 79092,0
)
*737 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "resetdone_o"
t "std_logic"
o 20
suid 852,0
)
)
uid 79094,0
)
*738 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 857,0
)
)
uid 79218,0
)
*739 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txp_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 34
suid 861,0
)
)
uid 79270,0
)
*740 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txn_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 35
suid 862,0
)
)
uid 79272,0
)
*741 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 865,0
)
)
uid 79382,0
)
*742 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 866,0
)
)
uid 79384,0
)
*743 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 40
suid 867,0
)
)
uid 79386,0
)
*744 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 41
suid 868,0
)
)
uid 79388,0
)
*745 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 10
suid 871,0
)
)
uid 79390,0
)
*746 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_txdisable_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 11
suid 872,0
)
)
uid 79392,0
)
*747 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 72
suid 873,0
)
)
uid 80210,0
)
*748 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 70
suid 874,0
)
)
uid 80442,0
)
*749 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ifg_delay_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 43
suid 875,0
)
)
uid 80448,0
)
*750 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 48
suid 876,0
)
)
uid 80450,0
)
*751 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_rd_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 39
suid 883,0
)
)
uid 80935,0
)
*752 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_wr_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 37
suid 884,0
)
)
uid 80937,0
)
*753 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "machost_data_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 38
suid 885,0
)
)
uid 80939,0
)
*754 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 23
suid 886,0
)
)
uid 81007,0
)
*755 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
suid 887,0
)
)
uid 81009,0
)
*756 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_goodframe_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 84
suid 889,0
)
)
uid 81073,0
)
*757 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "slv16"
preAdd 0
o 85
suid 891,0
)
)
uid 82871,0
)
*758 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_dst_rdy_i"
t "std_logic"
o 86
suid 892,0
)
)
uid 82873,0
)
*759 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_sof_o"
t "std_logic"
o 87
suid 893,0
)
)
uid 82875,0
)
*760 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o"
t "std_logic"
o 88
suid 894,0
)
)
uid 82877,0
)
*761 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_eof_o"
t "std_logic"
o 89
suid 895,0
)
)
uid 82879,0
)
*762 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof_n"
t "std_logic"
o 90
suid 896,0
)
)
uid 82881,0
)
*763 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy_n"
t "std_logic"
o 91
suid 897,0
)
)
uid 82883,0
)
*764 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy_n"
t "std_logic"
o 92
suid 898,0
)
)
uid 82885,0
)
*765 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof_n"
t "std_logic"
o 93
suid 899,0
)
)
uid 82887,0
)
*766 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof_n"
t "std_logic"
o 94
suid 909,0
)
)
uid 82889,0
)
*767 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy_n"
t "std_logic"
o 95
suid 910,0
)
)
uid 82891,0
)
*768 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof_n"
t "std_logic"
o 96
suid 911,0
)
)
uid 82893,0
)
*769 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_data_i"
t "slv16"
preAdd 0
o 97
suid 912,0
)
)
uid 82895,0
)
*770 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_n"
t "std_logic"
o 98
suid 913,0
)
)
uid 82897,0
)
*771 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic"
o 99
suid 914,0
)
)
uid 82899,0
)
*772 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 100
suid 915,0
)
)
uid 82901,0
)
*773 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 101
suid 916,0
)
)
uid 82903,0
)
*774 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic"
o 102
suid 917,0
)
)
uid 82905,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1667,0
optionalChildren [
*775 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *776 (MRCItem
litem &660
pos 102
dimension 20
)
uid 1669,0
optionalChildren [
*777 (MRCItem
litem &661
pos 0
dimension 20
uid 1670,0
)
*778 (MRCItem
litem &662
pos 1
dimension 23
uid 1671,0
)
*779 (MRCItem
litem &663
pos 2
hidden 1
dimension 20
uid 1672,0
)
*780 (MRCItem
litem &673
pos 74
dimension 20
uid 21909,0
)
*781 (MRCItem
litem &674
pos 26
dimension 20
uid 26559,0
)
*782 (MRCItem
litem &675
pos 48
dimension 20
uid 27203,0
)
*783 (MRCItem
litem &676
pos 3
dimension 20
uid 29471,0
)
*784 (MRCItem
litem &677
pos 10
dimension 20
uid 31592,0
)
*785 (MRCItem
litem &678
pos 49
dimension 20
uid 41308,0
)
*786 (MRCItem
litem &679
pos 46
dimension 20
uid 41310,0
)
*787 (MRCItem
litem &680
pos 47
dimension 20
uid 41969,0
)
*788 (MRCItem
litem &681
pos 51
dimension 20
uid 41971,0
)
*789 (MRCItem
litem &682
pos 50
dimension 20
uid 41973,0
)
*790 (MRCItem
litem &683
pos 53
dimension 20
uid 41975,0
)
*791 (MRCItem
litem &684
pos 55
dimension 20
uid 41977,0
)
*792 (MRCItem
litem &685
pos 54
dimension 20
uid 41979,0
)
*793 (MRCItem
litem &686
pos 42
dimension 20
uid 43421,0
)
*794 (MRCItem
litem &708
pos 58
dimension 20
uid 43625,0
)
*795 (MRCItem
litem &687
pos 45
dimension 20
uid 43631,0
)
*796 (MRCItem
litem &709
pos 59
dimension 20
uid 43633,0
)
*797 (MRCItem
litem &688
pos 9
dimension 20
uid 47174,0
)
*798 (MRCItem
litem &689
pos 8
dimension 20
uid 47176,0
)
*799 (MRCItem
litem &690
pos 78
dimension 20
uid 49852,0
)
*800 (MRCItem
litem &691
pos 69
dimension 20
uid 49854,0
)
*801 (MRCItem
litem &692
pos 71
dimension 20
uid 49856,0
)
*802 (MRCItem
litem &693
pos 77
dimension 20
uid 49858,0
)
*803 (MRCItem
litem &694
pos 72
dimension 20
uid 49860,0
)
*804 (MRCItem
litem &695
pos 75
dimension 20
uid 49862,0
)
*805 (MRCItem
litem &696
pos 76
dimension 20
uid 50788,0
)
*806 (MRCItem
litem &697
pos 70
dimension 20
uid 50790,0
)
*807 (MRCItem
litem &698
pos 14
dimension 20
uid 51544,0
)
*808 (MRCItem
litem &699
pos 13
dimension 20
uid 52412,0
)
*809 (MRCItem
litem &703
pos 57
dimension 20
uid 56486,0
)
*810 (MRCItem
litem &700
pos 41
dimension 20
uid 56490,0
)
*811 (MRCItem
litem &705
pos 56
dimension 20
uid 56931,0
)
*812 (MRCItem
litem &706
pos 52
dimension 20
uid 56933,0
)
*813 (MRCItem
litem &707
pos 60
dimension 20
uid 56935,0
)
*814 (MRCItem
litem &701
pos 44
dimension 20
uid 57139,0
)
*815 (MRCItem
litem &702
pos 43
dimension 20
uid 57157,0
)
*816 (MRCItem
litem &704
pos 4
dimension 20
uid 57866,0
)
*817 (MRCItem
litem &710
pos 21
dimension 20
uid 61201,0
)
*818 (MRCItem
litem &711
pos 25
dimension 20
uid 61203,0
)
*819 (MRCItem
litem &712
pos 22
dimension 20
uid 61825,0
)
*820 (MRCItem
litem &713
pos 23
dimension 20
uid 61827,0
)
*821 (MRCItem
litem &714
pos 24
dimension 20
uid 61829,0
)
*822 (MRCItem
litem &715
pos 61
dimension 20
uid 64920,0
)
*823 (MRCItem
litem &716
pos 64
dimension 20
uid 64922,0
)
*824 (MRCItem
litem &717
pos 30
dimension 20
uid 66040,0
)
*825 (MRCItem
litem &718
pos 29
dimension 20
uid 66042,0
)
*826 (MRCItem
litem &719
pos 5
dimension 20
uid 67468,0
)
*827 (MRCItem
litem &720
pos 28
dimension 20
uid 67845,0
)
*828 (MRCItem
litem &721
pos 27
dimension 20
uid 67847,0
)
*829 (MRCItem
litem &722
pos 31
dimension 20
uid 68539,0
)
*830 (MRCItem
litem &723
pos 32
dimension 20
uid 68541,0
)
*831 (MRCItem
litem &724
pos 68
dimension 20
uid 73101,0
)
*832 (MRCItem
litem &725
pos 67
dimension 20
uid 73103,0
)
*833 (MRCItem
litem &726
pos 6
dimension 20
uid 74304,0
)
*834 (MRCItem
litem &727
pos 7
dimension 20
uid 74498,0
)
*835 (MRCItem
litem &728
pos 66
dimension 20
uid 76302,0
)
*836 (MRCItem
litem &729
pos 65
dimension 20
uid 76570,0
)
*837 (MRCItem
litem &730
pos 2
dimension 20
uid 77126,0
)
*838 (MRCItem
litem &731
pos 73
dimension 20
uid 78958,0
)
*839 (MRCItem
litem &732
pos 12
dimension 20
uid 79085,0
)
*840 (MRCItem
litem &733
pos 11
dimension 20
uid 79087,0
)
*841 (MRCItem
litem &734
pos 33
dimension 20
uid 79089,0
)
*842 (MRCItem
litem &735
pos 63
dimension 20
uid 79091,0
)
*843 (MRCItem
litem &736
pos 62
dimension 20
uid 79093,0
)
*844 (MRCItem
litem &737
pos 1
dimension 20
uid 79095,0
)
*845 (MRCItem
litem &738
pos 0
dimension 20
uid 79219,0
)
*846 (MRCItem
litem &739
pos 15
dimension 20
uid 79271,0
)
*847 (MRCItem
litem &740
pos 16
dimension 20
uid 79273,0
)
*848 (MRCItem
litem &741
pos 17
dimension 20
uid 79383,0
)
*849 (MRCItem
litem &742
pos 18
dimension 20
uid 79385,0
)
*850 (MRCItem
litem &743
pos 39
dimension 20
uid 79387,0
)
*851 (MRCItem
litem &744
pos 40
dimension 20
uid 79389,0
)
*852 (MRCItem
litem &745
pos 19
dimension 20
uid 79391,0
)
*853 (MRCItem
litem &746
pos 20
dimension 20
uid 79393,0
)
*854 (MRCItem
litem &747
pos 79
dimension 20
uid 80211,0
)
*855 (MRCItem
litem &748
pos 80
dimension 20
uid 80443,0
)
*856 (MRCItem
litem &749
pos 81
dimension 20
uid 80449,0
)
*857 (MRCItem
litem &750
pos 82
dimension 20
uid 80451,0
)
*858 (MRCItem
litem &751
pos 34
dimension 20
uid 80936,0
)
*859 (MRCItem
litem &752
pos 35
dimension 20
uid 80938,0
)
*860 (MRCItem
litem &753
pos 36
dimension 20
uid 80940,0
)
*861 (MRCItem
litem &754
pos 37
dimension 20
uid 81008,0
)
*862 (MRCItem
litem &755
pos 38
dimension 20
uid 81010,0
)
*863 (MRCItem
litem &756
pos 83
dimension 20
uid 81074,0
)
*864 (MRCItem
litem &757
pos 84
dimension 20
uid 82872,0
)
*865 (MRCItem
litem &758
pos 85
dimension 20
uid 82874,0
)
*866 (MRCItem
litem &759
pos 86
dimension 20
uid 82876,0
)
*867 (MRCItem
litem &760
pos 87
dimension 20
uid 82878,0
)
*868 (MRCItem
litem &761
pos 88
dimension 20
uid 82880,0
)
*869 (MRCItem
litem &762
pos 89
dimension 20
uid 82882,0
)
*870 (MRCItem
litem &763
pos 90
dimension 20
uid 82884,0
)
*871 (MRCItem
litem &764
pos 91
dimension 20
uid 82886,0
)
*872 (MRCItem
litem &765
pos 92
dimension 20
uid 82888,0
)
*873 (MRCItem
litem &766
pos 93
dimension 20
uid 82890,0
)
*874 (MRCItem
litem &767
pos 94
dimension 20
uid 82892,0
)
*875 (MRCItem
litem &768
pos 95
dimension 20
uid 82894,0
)
*876 (MRCItem
litem &769
pos 96
dimension 20
uid 82896,0
)
*877 (MRCItem
litem &770
pos 97
dimension 20
uid 82898,0
)
*878 (MRCItem
litem &771
pos 98
dimension 20
uid 82900,0
)
*879 (MRCItem
litem &772
pos 99
dimension 20
uid 82902,0
)
*880 (MRCItem
litem &773
pos 100
dimension 20
uid 82904,0
)
*881 (MRCItem
litem &774
pos 101
dimension 20
uid 82906,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1673,0
optionalChildren [
*882 (MRCItem
litem &664
pos 0
dimension 20
uid 1674,0
)
*883 (MRCItem
litem &666
pos 1
dimension 50
uid 1675,0
)
*884 (MRCItem
litem &667
pos 2
dimension 160
uid 1676,0
)
*885 (MRCItem
litem &668
pos 3
dimension 50
uid 1677,0
)
*886 (MRCItem
litem &669
pos 4
dimension 112
uid 1678,0
)
*887 (MRCItem
litem &670
pos 5
dimension 100
uid 1679,0
)
*888 (MRCItem
litem &671
pos 6
dimension 50
uid 1680,0
)
*889 (MRCItem
litem &672
pos 7
dimension 80
uid 1681,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1668,0
vaOverrides [
]
)
]
)
uid 1653,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *890 (LEmptyRow
)
uid 52660,0
optionalChildren [
*891 (RefLabelRowHdr
)
*892 (TitleRowHdr
)
*893 (FilterRowHdr
)
*894 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*895 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*896 (GroupColHdr
tm "GroupColHdrMgr"
)
*897 (NameColHdr
tm "GenericNameColHdrMgr"
)
*898 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*899 (InitColHdr
tm "GenericValueColHdrMgr"
)
*900 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*901 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 52672,0
optionalChildren [
*902 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *903 (MRCItem
litem &890
pos 0
dimension 20
)
uid 52674,0
optionalChildren [
*904 (MRCItem
litem &891
pos 0
dimension 20
uid 52675,0
)
*905 (MRCItem
litem &892
pos 1
dimension 23
uid 52676,0
)
*906 (MRCItem
litem &893
pos 2
hidden 1
dimension 20
uid 52677,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 52678,0
optionalChildren [
*907 (MRCItem
litem &894
pos 0
dimension 20
uid 52679,0
)
*908 (MRCItem
litem &896
pos 1
dimension 50
uid 52680,0
)
*909 (MRCItem
litem &897
pos 2
dimension 100
uid 52681,0
)
*910 (MRCItem
litem &898
pos 3
dimension 100
uid 52682,0
)
*911 (MRCItem
litem &899
pos 4
dimension 50
uid 52683,0
)
*912 (MRCItem
litem &900
pos 5
dimension 50
uid 52684,0
)
*913 (MRCItem
litem &901
pos 6
dimension 80
uid 52685,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 52673,0
vaOverrides [
]
)
]
)
uid 52659,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
