// Seed: 2437607912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_14;
endmodule
module module_1 #(
    parameter id_3 = 32'd51,
    parameter id_6 = 32'd80
) (
    output tri0 id_0,
    output wand id_1
    , _id_6,
    output tri  id_2,
    input  tri0 _id_3,
    output tri  id_4
);
  wire [id_6 : id_3] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_2 = -1;
  wire id_8;
endmodule
