
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (4 8)  (34 280)  (34 280)  routing T_1_17.logic_op_bot_0 <X> T_1_17.lc_trk_g1_0
 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (4 9)  (34 281)  (34 281)  routing T_1_17.logic_op_bot_0 <X> T_1_17.lc_trk_g1_0
 (7 9)  (37 281)  (37 281)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bot_0 lc_trk_g1_0
 (12 10)  (52 283)  (52 283)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (13 3)  (107 274)  (107 274)  routing T_2_17.span4_vert_31 <X> T_2_17.span4_horz_r_1
 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (13 7)  (107 278)  (107 278)  routing T_2_17.span4_vert_13 <X> T_2_17.span4_horz_r_2
 (14 7)  (108 278)  (108 278)  routing T_2_17.span4_vert_13 <X> T_2_17.span4_horz_r_2
 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (4 10)  (88 283)  (88 283)  routing T_2_17.logic_op_bot_2 <X> T_2_17.lc_trk_g1_2
 (12 10)  (106 283)  (106 283)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (4 11)  (88 282)  (88 282)  routing T_2_17.logic_op_bot_2 <X> T_2_17.lc_trk_g1_2
 (7 11)  (91 282)  (91 282)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bot_2 lc_trk_g1_2
 (12 11)  (106 282)  (106 282)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (107 285)  (107 285)  routing T_2_17.span4_vert_19 <X> T_2_17.span4_horz_r_3
 (14 13)  (108 285)  (108 285)  routing T_2_17.span4_vert_19 <X> T_2_17.span4_horz_r_3
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (4 8)  (142 280)  (142 280)  routing T_3_17.logic_op_bnl_0 <X> T_3_17.lc_trk_g1_0
 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (7 9)  (145 281)  (145 281)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bnl_0 lc_trk_g1_0
 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (5 2)  (185 275)  (185 275)  routing T_4_17.span4_horz_r_11 <X> T_4_17.lc_trk_g0_3
 (7 2)  (187 275)  (187 275)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (188 275)  (188 275)  routing T_4_17.span4_horz_r_11 <X> T_4_17.lc_trk_g0_3
 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_1 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (5 8)  (185 280)  (185 280)  routing T_4_17.span4_horz_r_9 <X> T_4_17.lc_trk_g1_1
 (7 8)  (187 280)  (187 280)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (188 280)  (188 280)  routing T_4_17.span4_horz_r_9 <X> T_4_17.lc_trk_g1_1
 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (12 11)  (202 282)  (202 282)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (13 4)  (257 276)  (257 276)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (12 5)  (256 277)  (256 277)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (4 6)  (238 279)  (238 279)  routing T_5_17.span4_horz_r_14 <X> T_5_17.lc_trk_g0_6
 (5 7)  (239 278)  (239 278)  routing T_5_17.span4_horz_r_14 <X> T_5_17.lc_trk_g0_6
 (7 7)  (241 278)  (241 278)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (12 10)  (256 283)  (256 283)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (257 283)  (257 283)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (12 11)  (256 282)  (256 282)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (4 14)  (238 287)  (238 287)  routing T_5_17.span4_vert_14 <X> T_5_17.lc_trk_g1_6
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit
 (4 15)  (238 286)  (238 286)  routing T_5_17.span4_vert_14 <X> T_5_17.lc_trk_g1_6
 (6 15)  (240 286)  (240 286)  routing T_5_17.span4_vert_14 <X> T_5_17.lc_trk_g1_6
 (7 15)  (241 286)  (241 286)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


IO_Tile_6_17

 (5 0)  (293 272)  (293 272)  routing T_6_17.span4_vert_17 <X> T_6_17.lc_trk_g0_1
 (6 0)  (294 272)  (294 272)  routing T_6_17.span4_vert_17 <X> T_6_17.lc_trk_g0_1
 (7 0)  (295 272)  (295 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (12 4)  (310 276)  (310 276)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (12 5)  (310 277)  (310 277)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (5 10)  (293 283)  (293 283)  routing T_6_17.span4_vert_19 <X> T_6_17.lc_trk_g1_3
 (6 10)  (294 283)  (294 283)  routing T_6_17.span4_vert_19 <X> T_6_17.lc_trk_g1_3
 (7 10)  (295 283)  (295 283)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_1_16

 (22 0)  (40 256)  (40 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (44 256)  (44 256)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 256)  (45 256)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 256)  (47 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 256)  (48 256)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 256)  (50 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (45 0)  (63 256)  (63 256)  LC_0 Logic Functioning bit
 (21 1)  (39 257)  (39 257)  routing T_1_16.sp4_r_v_b_32 <X> T_1_16.lc_trk_g0_3
 (22 1)  (40 257)  (40 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (44 257)  (44 257)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 257)  (45 257)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 257)  (47 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 257)  (48 257)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 257)  (49 257)  routing T_1_16.lc_trk_g0_3 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 257)  (50 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 257)  (53 257)  routing T_1_16.lc_trk_g0_2 <X> T_1_16.input_2_0
 (40 1)  (58 257)  (58 257)  LC_0 Logic Functioning bit
 (41 1)  (59 257)  (59 257)  LC_0 Logic Functioning bit
 (43 1)  (61 257)  (61 257)  LC_0 Logic Functioning bit
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 259)  (18 259)  routing T_1_16.glb_netwk_1 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (22 6)  (40 262)  (40 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 7)  (40 263)  (40 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6


LogicTile_2_16

 (26 0)  (98 256)  (98 256)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 256)  (99 256)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 256)  (100 256)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 256)  (101 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 256)  (103 256)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 256)  (104 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (45 0)  (117 256)  (117 256)  LC_0 Logic Functioning bit
 (28 1)  (100 257)  (100 257)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 257)  (101 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 257)  (103 257)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 257)  (104 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (105 257)  (105 257)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.input_2_0
 (35 1)  (107 257)  (107 257)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.input_2_0
 (41 1)  (113 257)  (113 257)  LC_0 Logic Functioning bit
 (2 2)  (74 258)  (74 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (93 258)  (93 258)  routing T_2_16.sp4_v_b_7 <X> T_2_16.lc_trk_g0_7
 (22 2)  (94 258)  (94 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (95 258)  (95 258)  routing T_2_16.sp4_v_b_7 <X> T_2_16.lc_trk_g0_7
 (0 3)  (72 259)  (72 259)  routing T_2_16.glb_netwk_1 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (26 4)  (98 260)  (98 260)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 260)  (99 260)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 260)  (100 260)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 260)  (101 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 260)  (103 260)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 260)  (104 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (113 260)  (113 260)  LC_2 Logic Functioning bit
 (45 4)  (117 260)  (117 260)  LC_2 Logic Functioning bit
 (28 5)  (100 261)  (100 261)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 261)  (101 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 261)  (103 261)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 261)  (104 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (105 261)  (105 261)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.input_2_2
 (35 5)  (107 261)  (107 261)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.input_2_2
 (37 5)  (109 261)  (109 261)  LC_2 Logic Functioning bit
 (39 5)  (111 261)  (111 261)  LC_2 Logic Functioning bit
 (25 8)  (97 264)  (97 264)  routing T_2_16.sp4_v_b_26 <X> T_2_16.lc_trk_g2_2
 (26 8)  (98 264)  (98 264)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 264)  (99 264)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 264)  (100 264)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 264)  (101 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 264)  (103 264)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 264)  (104 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 264)  (108 264)  LC_4 Logic Functioning bit
 (37 8)  (109 264)  (109 264)  LC_4 Logic Functioning bit
 (38 8)  (110 264)  (110 264)  LC_4 Logic Functioning bit
 (39 8)  (111 264)  (111 264)  LC_4 Logic Functioning bit
 (43 8)  (115 264)  (115 264)  LC_4 Logic Functioning bit
 (45 8)  (117 264)  (117 264)  LC_4 Logic Functioning bit
 (22 9)  (94 265)  (94 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 265)  (95 265)  routing T_2_16.sp4_v_b_26 <X> T_2_16.lc_trk_g2_2
 (28 9)  (100 265)  (100 265)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 265)  (101 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 265)  (103 265)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 265)  (104 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (105 265)  (105 265)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.input_2_4
 (35 9)  (107 265)  (107 265)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.input_2_4
 (38 9)  (110 265)  (110 265)  LC_4 Logic Functioning bit
 (39 9)  (111 265)  (111 265)  LC_4 Logic Functioning bit
 (40 9)  (112 265)  (112 265)  LC_4 Logic Functioning bit
 (42 9)  (114 265)  (114 265)  LC_4 Logic Functioning bit
 (51 9)  (123 265)  (123 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (26 10)  (98 266)  (98 266)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 266)  (100 266)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 266)  (101 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 266)  (103 266)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 266)  (104 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 266)  (105 266)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 266)  (110 266)  LC_5 Logic Functioning bit
 (40 10)  (112 266)  (112 266)  LC_5 Logic Functioning bit
 (43 10)  (115 266)  (115 266)  LC_5 Logic Functioning bit
 (45 10)  (117 266)  (117 266)  LC_5 Logic Functioning bit
 (51 10)  (123 266)  (123 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (88 267)  (88 267)  routing T_2_16.sp12_v_b_12 <X> T_2_16.lc_trk_g2_4
 (17 11)  (89 267)  (89 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (98 267)  (98 267)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 267)  (101 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 267)  (102 267)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 267)  (104 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (105 267)  (105 267)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.input_2_5
 (34 11)  (106 267)  (106 267)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.input_2_5
 (37 11)  (109 267)  (109 267)  LC_5 Logic Functioning bit
 (40 11)  (112 267)  (112 267)  LC_5 Logic Functioning bit
 (14 12)  (86 268)  (86 268)  routing T_2_16.sp4_v_t_21 <X> T_2_16.lc_trk_g3_0
 (14 13)  (86 269)  (86 269)  routing T_2_16.sp4_v_t_21 <X> T_2_16.lc_trk_g3_0
 (16 13)  (88 269)  (88 269)  routing T_2_16.sp4_v_t_21 <X> T_2_16.lc_trk_g3_0
 (17 13)  (89 269)  (89 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 14)  (98 270)  (98 270)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 270)  (100 270)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 270)  (101 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 270)  (103 270)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 270)  (104 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 270)  (105 270)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 270)  (108 270)  LC_7 Logic Functioning bit
 (39 14)  (111 270)  (111 270)  LC_7 Logic Functioning bit
 (45 14)  (117 270)  (117 270)  LC_7 Logic Functioning bit
 (26 15)  (98 271)  (98 271)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 271)  (101 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 271)  (102 271)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 271)  (104 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (105 271)  (105 271)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.input_2_7
 (34 15)  (106 271)  (106 271)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.input_2_7
 (37 15)  (109 271)  (109 271)  LC_7 Logic Functioning bit
 (40 15)  (112 271)  (112 271)  LC_7 Logic Functioning bit
 (43 15)  (115 271)  (115 271)  LC_7 Logic Functioning bit
 (51 15)  (123 271)  (123 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_2_15

 (19 6)  (91 246)  (91 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (16 0)  (1 224)  (1 224)  IOB_0 IO Functioning bit
 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (4 4)  (13 228)  (13 228)  routing T_0_14.logic_op_rgt_4 <X> T_0_14.lc_trk_g0_4
 (7 4)  (10 228)  (10 228)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_rgt_5 lc_trk_g0_5
 (8 4)  (9 228)  (9 228)  routing T_0_14.logic_op_rgt_5 <X> T_0_14.lc_trk_g0_5
 (13 4)  (4 228)  (4 228)  routing T_0_14.lc_trk_g0_4 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 228)  (1 228)  IOB_0 IO Functioning bit
 (4 5)  (13 229)  (13 229)  routing T_0_14.logic_op_rgt_4 <X> T_0_14.lc_trk_g0_4
 (7 5)  (10 229)  (10 229)  Enable bit of Mux _local_links/g0_mux_4 => logic_op_rgt_4 lc_trk_g0_4
 (8 5)  (9 229)  (9 229)  routing T_0_14.logic_op_rgt_5 <X> T_0_14.lc_trk_g0_5
 (13 5)  (4 229)  (4 229)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 234)  (4 234)  routing T_0_14.lc_trk_g0_5 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_1_14

 (17 0)  (35 224)  (35 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 224)  (36 224)  routing T_1_14.bnr_op_1 <X> T_1_14.lc_trk_g0_1
 (18 1)  (36 225)  (36 225)  routing T_1_14.bnr_op_1 <X> T_1_14.lc_trk_g0_1
 (2 2)  (20 226)  (20 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (32 226)  (32 226)  routing T_1_14.bnr_op_4 <X> T_1_14.lc_trk_g0_4
 (0 3)  (18 227)  (18 227)  routing T_1_14.glb_netwk_1 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (14 3)  (32 227)  (32 227)  routing T_1_14.bnr_op_4 <X> T_1_14.lc_trk_g0_4
 (17 3)  (35 227)  (35 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (17 4)  (35 228)  (35 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 228)  (36 228)  routing T_1_14.bnr_op_1 <X> T_1_14.lc_trk_g1_1
 (25 4)  (43 228)  (43 228)  routing T_1_14.bnr_op_2 <X> T_1_14.lc_trk_g1_2
 (18 5)  (36 229)  (36 229)  routing T_1_14.bnr_op_1 <X> T_1_14.lc_trk_g1_1
 (22 5)  (40 229)  (40 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 229)  (43 229)  routing T_1_14.bnr_op_2 <X> T_1_14.lc_trk_g1_2
 (14 6)  (32 230)  (32 230)  routing T_1_14.bnr_op_4 <X> T_1_14.lc_trk_g1_4
 (21 6)  (39 230)  (39 230)  routing T_1_14.bnr_op_7 <X> T_1_14.lc_trk_g1_7
 (22 6)  (40 230)  (40 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (14 7)  (32 231)  (32 231)  routing T_1_14.bnr_op_4 <X> T_1_14.lc_trk_g1_4
 (17 7)  (35 231)  (35 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (39 231)  (39 231)  routing T_1_14.bnr_op_7 <X> T_1_14.lc_trk_g1_7
 (26 8)  (44 232)  (44 232)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 232)  (47 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 232)  (50 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 232)  (52 232)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 232)  (53 232)  routing T_1_14.lc_trk_g0_4 <X> T_1_14.input_2_4
 (38 8)  (56 232)  (56 232)  LC_4 Logic Functioning bit
 (40 8)  (58 232)  (58 232)  LC_4 Logic Functioning bit
 (43 8)  (61 232)  (61 232)  LC_4 Logic Functioning bit
 (45 8)  (63 232)  (63 232)  LC_4 Logic Functioning bit
 (26 9)  (44 233)  (44 233)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 233)  (45 233)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 233)  (47 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 233)  (49 233)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 233)  (50 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (55 233)  (55 233)  LC_4 Logic Functioning bit
 (40 9)  (58 233)  (58 233)  LC_4 Logic Functioning bit
 (27 10)  (45 234)  (45 234)  routing T_1_14.lc_trk_g1_1 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 234)  (47 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 234)  (49 234)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 234)  (50 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 234)  (52 234)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 234)  (53 234)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.input_2_5
 (36 10)  (54 234)  (54 234)  LC_5 Logic Functioning bit
 (38 10)  (56 234)  (56 234)  LC_5 Logic Functioning bit
 (39 10)  (57 234)  (57 234)  LC_5 Logic Functioning bit
 (43 10)  (61 234)  (61 234)  LC_5 Logic Functioning bit
 (45 10)  (63 234)  (63 234)  LC_5 Logic Functioning bit
 (26 11)  (44 235)  (44 235)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 235)  (45 235)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 235)  (47 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 235)  (49 235)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 235)  (50 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (52 235)  (52 235)  routing T_1_14.lc_trk_g1_4 <X> T_1_14.input_2_5
 (36 11)  (54 235)  (54 235)  LC_5 Logic Functioning bit
 (38 11)  (56 235)  (56 235)  LC_5 Logic Functioning bit
 (41 11)  (59 235)  (59 235)  LC_5 Logic Functioning bit
 (42 11)  (60 235)  (60 235)  LC_5 Logic Functioning bit


LogicTile_2_14

 (15 0)  (87 224)  (87 224)  routing T_2_14.bot_op_1 <X> T_2_14.lc_trk_g0_1
 (17 0)  (89 224)  (89 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (2 2)  (74 226)  (74 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (11 2)  (83 226)  (83 226)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_v_t_39
 (13 2)  (85 226)  (85 226)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_v_t_39
 (0 3)  (72 227)  (72 227)  routing T_2_14.glb_netwk_1 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (15 3)  (87 227)  (87 227)  routing T_2_14.bot_op_4 <X> T_2_14.lc_trk_g0_4
 (17 3)  (89 227)  (89 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (15 4)  (87 228)  (87 228)  routing T_2_14.bot_op_1 <X> T_2_14.lc_trk_g1_1
 (17 4)  (89 228)  (89 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (98 228)  (98 228)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 228)  (101 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 228)  (104 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 228)  (106 228)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 228)  (107 228)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.input_2_2
 (36 4)  (108 228)  (108 228)  LC_2 Logic Functioning bit
 (37 4)  (109 228)  (109 228)  LC_2 Logic Functioning bit
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (39 4)  (111 228)  (111 228)  LC_2 Logic Functioning bit
 (41 4)  (113 228)  (113 228)  LC_2 Logic Functioning bit
 (45 4)  (117 228)  (117 228)  LC_2 Logic Functioning bit
 (22 5)  (94 229)  (94 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 229)  (96 229)  routing T_2_14.bot_op_2 <X> T_2_14.lc_trk_g1_2
 (26 5)  (98 229)  (98 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 229)  (99 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 229)  (101 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 229)  (103 229)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 229)  (104 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (108 229)  (108 229)  LC_2 Logic Functioning bit
 (39 5)  (111 229)  (111 229)  LC_2 Logic Functioning bit
 (40 5)  (112 229)  (112 229)  LC_2 Logic Functioning bit
 (42 5)  (114 229)  (114 229)  LC_2 Logic Functioning bit
 (46 5)  (118 229)  (118 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (94 230)  (94 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 230)  (96 230)  routing T_2_14.bot_op_7 <X> T_2_14.lc_trk_g1_7
 (27 6)  (99 230)  (99 230)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 230)  (101 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 230)  (103 230)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 230)  (104 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 230)  (106 230)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 230)  (107 230)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.input_2_3
 (36 6)  (108 230)  (108 230)  LC_3 Logic Functioning bit
 (38 6)  (110 230)  (110 230)  LC_3 Logic Functioning bit
 (39 6)  (111 230)  (111 230)  LC_3 Logic Functioning bit
 (45 6)  (117 230)  (117 230)  LC_3 Logic Functioning bit
 (15 7)  (87 231)  (87 231)  routing T_2_14.bot_op_4 <X> T_2_14.lc_trk_g1_4
 (17 7)  (89 231)  (89 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (98 231)  (98 231)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 231)  (99 231)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 231)  (101 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 231)  (103 231)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 231)  (104 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (106 231)  (106 231)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.input_2_3
 (40 7)  (112 231)  (112 231)  LC_3 Logic Functioning bit
 (43 7)  (115 231)  (115 231)  LC_3 Logic Functioning bit
 (46 7)  (118 231)  (118 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (13 10)  (85 234)  (85 234)  routing T_2_14.sp4_v_b_8 <X> T_2_14.sp4_v_t_45
 (27 14)  (99 238)  (99 238)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 238)  (101 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 238)  (103 238)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 238)  (104 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 238)  (106 238)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 238)  (107 238)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.input_2_7
 (45 14)  (117 238)  (117 238)  LC_7 Logic Functioning bit
 (26 15)  (98 239)  (98 239)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 239)  (99 239)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 239)  (101 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 239)  (103 239)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 239)  (104 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (106 239)  (106 239)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.input_2_7
 (41 15)  (113 239)  (113 239)  LC_7 Logic Functioning bit
 (46 15)  (118 239)  (118 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_14

 (5 7)  (227 231)  (227 231)  routing T_5_14.sp4_h_l_38 <X> T_5_14.sp4_v_t_38


LogicTile_6_14

 (8 7)  (284 231)  (284 231)  routing T_6_14.sp4_h_l_41 <X> T_6_14.sp4_v_t_41
 (5 11)  (281 235)  (281 235)  routing T_6_14.sp4_h_l_43 <X> T_6_14.sp4_v_t_43


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (7 2)  (10 210)  (10 210)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_rgt_3 lc_trk_g0_3
 (8 2)  (9 210)  (9 210)  routing T_0_13.logic_op_rgt_3 <X> T_0_13.lc_trk_g0_3
 (8 3)  (9 211)  (9 211)  routing T_0_13.logic_op_rgt_3 <X> T_0_13.lc_trk_g0_3
 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (12 4)  (5 212)  (5 212)  routing T_0_13.lc_trk_g1_5 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 212)  (4 212)  routing T_0_13.lc_trk_g1_5 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 212)  (1 212)  IOB_0 IO Functioning bit
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0

 (16 10)  (1 218)  (1 218)  IOB_1 IO Functioning bit
 (12 11)  (5 219)  (5 219)  routing T_0_13.lc_trk_g0_3 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 219)  (4 219)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (7 12)  (10 220)  (10 220)  Enable bit of Mux _local_links/g1_mux_5 => logic_op_rgt_5 lc_trk_g1_5
 (8 12)  (9 220)  (9 220)  routing T_0_13.logic_op_rgt_5 <X> T_0_13.lc_trk_g1_5
 (8 13)  (9 221)  (9 221)  routing T_0_13.logic_op_rgt_5 <X> T_0_13.lc_trk_g1_5
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit
 (16 14)  (1 222)  (1 222)  IOB_1 IO Functioning bit


LogicTile_1_13

 (2 1)  (20 209)  (20 209)  Column buffer control bit: LH_colbuf_cntl_1

 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 211)  (18 211)  routing T_1_13.glb_netwk_1 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (27 6)  (45 214)  (45 214)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 214)  (46 214)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 214)  (47 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 214)  (49 214)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 214)  (50 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 214)  (51 214)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 214)  (52 214)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 214)  (53 214)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_3
 (39 6)  (57 214)  (57 214)  LC_3 Logic Functioning bit
 (45 6)  (63 214)  (63 214)  LC_3 Logic Functioning bit
 (26 7)  (44 215)  (44 215)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 215)  (45 215)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 215)  (46 215)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 215)  (47 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 215)  (49 215)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 215)  (50 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (51 215)  (51 215)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_3
 (34 7)  (52 215)  (52 215)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_3
 (40 7)  (58 215)  (58 215)  LC_3 Logic Functioning bit
 (42 7)  (60 215)  (60 215)  LC_3 Logic Functioning bit
 (27 10)  (45 218)  (45 218)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 218)  (46 218)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 218)  (47 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 218)  (49 218)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 218)  (50 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 218)  (51 218)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 218)  (52 218)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 218)  (53 218)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_5
 (41 10)  (59 218)  (59 218)  LC_5 Logic Functioning bit
 (45 10)  (63 218)  (63 218)  LC_5 Logic Functioning bit
 (26 11)  (44 219)  (44 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 219)  (45 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 219)  (46 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 219)  (47 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 219)  (49 219)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 219)  (50 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 219)  (51 219)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_5
 (34 11)  (52 219)  (52 219)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.input_2_5
 (37 11)  (55 219)  (55 219)  LC_5 Logic Functioning bit
 (39 11)  (57 219)  (57 219)  LC_5 Logic Functioning bit
 (15 12)  (33 220)  (33 220)  routing T_1_13.rgt_op_1 <X> T_1_13.lc_trk_g3_1
 (17 12)  (35 220)  (35 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 220)  (36 220)  routing T_1_13.rgt_op_1 <X> T_1_13.lc_trk_g3_1
 (25 12)  (43 220)  (43 220)  routing T_1_13.rgt_op_2 <X> T_1_13.lc_trk_g3_2
 (22 13)  (40 221)  (40 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 221)  (42 221)  routing T_1_13.rgt_op_2 <X> T_1_13.lc_trk_g3_2
 (14 14)  (32 222)  (32 222)  routing T_1_13.rgt_op_4 <X> T_1_13.lc_trk_g3_4
 (21 14)  (39 222)  (39 222)  routing T_1_13.rgt_op_7 <X> T_1_13.lc_trk_g3_7
 (22 14)  (40 222)  (40 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 222)  (42 222)  routing T_1_13.rgt_op_7 <X> T_1_13.lc_trk_g3_7
 (15 15)  (33 223)  (33 223)  routing T_1_13.rgt_op_4 <X> T_1_13.lc_trk_g3_4
 (17 15)  (35 223)  (35 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_2_13

 (14 0)  (86 208)  (86 208)  routing T_2_13.wire_logic_cluster/lc_0/out <X> T_2_13.lc_trk_g0_0
 (15 0)  (87 208)  (87 208)  routing T_2_13.bot_op_1 <X> T_2_13.lc_trk_g0_1
 (17 0)  (89 208)  (89 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (100 208)  (100 208)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 208)  (101 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 208)  (102 208)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 208)  (103 208)  routing T_2_13.lc_trk_g0_5 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 208)  (104 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 208)  (107 208)  routing T_2_13.lc_trk_g1_5 <X> T_2_13.input_2_0
 (36 0)  (108 208)  (108 208)  LC_0 Logic Functioning bit
 (37 0)  (109 208)  (109 208)  LC_0 Logic Functioning bit
 (38 0)  (110 208)  (110 208)  LC_0 Logic Functioning bit
 (39 0)  (111 208)  (111 208)  LC_0 Logic Functioning bit
 (44 0)  (116 208)  (116 208)  LC_0 Logic Functioning bit
 (2 1)  (74 209)  (74 209)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (89 209)  (89 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (102 209)  (102 209)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 209)  (104 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (106 209)  (106 209)  routing T_2_13.lc_trk_g1_5 <X> T_2_13.input_2_0
 (40 1)  (112 209)  (112 209)  LC_0 Logic Functioning bit
 (41 1)  (113 209)  (113 209)  LC_0 Logic Functioning bit
 (42 1)  (114 209)  (114 209)  LC_0 Logic Functioning bit
 (43 1)  (115 209)  (115 209)  LC_0 Logic Functioning bit
 (2 2)  (74 210)  (74 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (87 210)  (87 210)  routing T_2_13.bot_op_5 <X> T_2_13.lc_trk_g0_5
 (17 2)  (89 210)  (89 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (99 210)  (99 210)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 210)  (100 210)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 210)  (101 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 210)  (104 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 210)  (108 210)  LC_1 Logic Functioning bit
 (37 2)  (109 210)  (109 210)  LC_1 Logic Functioning bit
 (38 2)  (110 210)  (110 210)  LC_1 Logic Functioning bit
 (39 2)  (111 210)  (111 210)  LC_1 Logic Functioning bit
 (44 2)  (116 210)  (116 210)  LC_1 Logic Functioning bit
 (45 2)  (117 210)  (117 210)  LC_1 Logic Functioning bit
 (0 3)  (72 211)  (72 211)  routing T_2_13.glb_netwk_1 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (15 3)  (87 211)  (87 211)  routing T_2_13.bot_op_4 <X> T_2_13.lc_trk_g0_4
 (17 3)  (89 211)  (89 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (40 3)  (112 211)  (112 211)  LC_1 Logic Functioning bit
 (41 3)  (113 211)  (113 211)  LC_1 Logic Functioning bit
 (42 3)  (114 211)  (114 211)  LC_1 Logic Functioning bit
 (43 3)  (115 211)  (115 211)  LC_1 Logic Functioning bit
 (15 4)  (87 212)  (87 212)  routing T_2_13.bot_op_1 <X> T_2_13.lc_trk_g1_1
 (17 4)  (89 212)  (89 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (32 4)  (104 212)  (104 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 212)  (108 212)  LC_2 Logic Functioning bit
 (39 4)  (111 212)  (111 212)  LC_2 Logic Functioning bit
 (41 4)  (113 212)  (113 212)  LC_2 Logic Functioning bit
 (42 4)  (114 212)  (114 212)  LC_2 Logic Functioning bit
 (44 4)  (116 212)  (116 212)  LC_2 Logic Functioning bit
 (45 4)  (117 212)  (117 212)  LC_2 Logic Functioning bit
 (32 5)  (104 213)  (104 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (105 213)  (105 213)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.input_2_2
 (35 5)  (107 213)  (107 213)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.input_2_2
 (37 5)  (109 213)  (109 213)  LC_2 Logic Functioning bit
 (38 5)  (110 213)  (110 213)  LC_2 Logic Functioning bit
 (40 5)  (112 213)  (112 213)  LC_2 Logic Functioning bit
 (43 5)  (115 213)  (115 213)  LC_2 Logic Functioning bit
 (14 6)  (86 214)  (86 214)  routing T_2_13.wire_logic_cluster/lc_4/out <X> T_2_13.lc_trk_g1_4
 (15 6)  (87 214)  (87 214)  routing T_2_13.bot_op_5 <X> T_2_13.lc_trk_g1_5
 (17 6)  (89 214)  (89 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (97 214)  (97 214)  routing T_2_13.wire_logic_cluster/lc_6/out <X> T_2_13.lc_trk_g1_6
 (26 6)  (98 214)  (98 214)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (32 6)  (104 214)  (104 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (109 214)  (109 214)  LC_3 Logic Functioning bit
 (39 6)  (111 214)  (111 214)  LC_3 Logic Functioning bit
 (41 6)  (113 214)  (113 214)  LC_3 Logic Functioning bit
 (43 6)  (115 214)  (115 214)  LC_3 Logic Functioning bit
 (17 7)  (89 215)  (89 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 215)  (94 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (99 215)  (99 215)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 215)  (101 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 215)  (108 215)  LC_3 Logic Functioning bit
 (38 7)  (110 215)  (110 215)  LC_3 Logic Functioning bit
 (40 7)  (112 215)  (112 215)  LC_3 Logic Functioning bit
 (42 7)  (114 215)  (114 215)  LC_3 Logic Functioning bit
 (25 8)  (97 216)  (97 216)  routing T_2_13.wire_logic_cluster/lc_2/out <X> T_2_13.lc_trk_g2_2
 (26 8)  (98 216)  (98 216)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 216)  (101 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 216)  (103 216)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 216)  (104 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 216)  (105 216)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 216)  (109 216)  LC_4 Logic Functioning bit
 (42 8)  (114 216)  (114 216)  LC_4 Logic Functioning bit
 (43 8)  (115 216)  (115 216)  LC_4 Logic Functioning bit
 (45 8)  (117 216)  (117 216)  LC_4 Logic Functioning bit
 (50 8)  (122 216)  (122 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (94 217)  (94 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (98 217)  (98 217)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 217)  (100 217)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 217)  (101 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 217)  (108 217)  LC_4 Logic Functioning bit
 (37 9)  (109 217)  (109 217)  LC_4 Logic Functioning bit
 (42 9)  (114 217)  (114 217)  LC_4 Logic Functioning bit
 (43 9)  (115 217)  (115 217)  LC_4 Logic Functioning bit
 (16 10)  (88 218)  (88 218)  routing T_2_13.sp4_v_t_16 <X> T_2_13.lc_trk_g2_5
 (17 10)  (89 218)  (89 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (90 218)  (90 218)  routing T_2_13.sp4_v_t_16 <X> T_2_13.lc_trk_g2_5
 (21 10)  (93 218)  (93 218)  routing T_2_13.wire_logic_cluster/lc_7/out <X> T_2_13.lc_trk_g2_7
 (22 10)  (94 218)  (94 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 218)  (97 218)  routing T_2_13.wire_logic_cluster/lc_6/out <X> T_2_13.lc_trk_g2_6
 (27 10)  (99 218)  (99 218)  routing T_2_13.lc_trk_g1_1 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 218)  (101 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 218)  (103 218)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 218)  (104 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 218)  (105 218)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 218)  (106 218)  routing T_2_13.lc_trk_g3_5 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 218)  (109 218)  LC_5 Logic Functioning bit
 (39 10)  (111 218)  (111 218)  LC_5 Logic Functioning bit
 (41 10)  (113 218)  (113 218)  LC_5 Logic Functioning bit
 (43 10)  (115 218)  (115 218)  LC_5 Logic Functioning bit
 (45 10)  (117 218)  (117 218)  LC_5 Logic Functioning bit
 (51 10)  (123 218)  (123 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (94 219)  (94 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (37 11)  (109 219)  (109 219)  LC_5 Logic Functioning bit
 (39 11)  (111 219)  (111 219)  LC_5 Logic Functioning bit
 (41 11)  (113 219)  (113 219)  LC_5 Logic Functioning bit
 (43 11)  (115 219)  (115 219)  LC_5 Logic Functioning bit
 (17 12)  (89 220)  (89 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 220)  (90 220)  routing T_2_13.wire_logic_cluster/lc_1/out <X> T_2_13.lc_trk_g3_1
 (27 12)  (99 220)  (99 220)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 220)  (101 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 220)  (102 220)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 220)  (103 220)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 220)  (104 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 220)  (105 220)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (26 13)  (98 221)  (98 221)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 221)  (100 221)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 221)  (101 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 221)  (103 221)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 221)  (104 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (105 221)  (105 221)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.input_2_6
 (34 13)  (106 221)  (106 221)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.input_2_6
 (38 13)  (110 221)  (110 221)  LC_6 Logic Functioning bit
 (17 14)  (89 222)  (89 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 222)  (90 222)  routing T_2_13.wire_logic_cluster/lc_5/out <X> T_2_13.lc_trk_g3_5
 (29 14)  (101 222)  (101 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 222)  (103 222)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 222)  (104 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (107 222)  (107 222)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.input_2_7
 (38 14)  (110 222)  (110 222)  LC_7 Logic Functioning bit
 (41 14)  (113 222)  (113 222)  LC_7 Logic Functioning bit
 (43 14)  (115 222)  (115 222)  LC_7 Logic Functioning bit
 (45 14)  (117 222)  (117 222)  LC_7 Logic Functioning bit
 (29 15)  (101 223)  (101 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 223)  (104 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (106 223)  (106 223)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.input_2_7
 (35 15)  (107 223)  (107 223)  routing T_2_13.lc_trk_g1_6 <X> T_2_13.input_2_7
 (36 15)  (108 223)  (108 223)  LC_7 Logic Functioning bit
 (38 15)  (110 223)  (110 223)  LC_7 Logic Functioning bit
 (41 15)  (113 223)  (113 223)  LC_7 Logic Functioning bit
 (43 15)  (115 223)  (115 223)  LC_7 Logic Functioning bit


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (4 0)  (13 192)  (13 192)  routing T_0_12.logic_op_rgt_0 <X> T_0_12.lc_trk_g0_0
 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (4 1)  (13 193)  (13 193)  routing T_0_12.logic_op_rgt_0 <X> T_0_12.lc_trk_g0_0
 (7 1)  (10 193)  (10 193)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_rgt_0 lc_trk_g0_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12

 (27 0)  (45 192)  (45 192)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 192)  (46 192)  routing T_1_12.lc_trk_g3_0 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 192)  (47 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 192)  (49 192)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 192)  (50 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 192)  (51 192)  routing T_1_12.lc_trk_g2_5 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 192)  (53 192)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_0
 (36 0)  (54 192)  (54 192)  LC_0 Logic Functioning bit
 (38 0)  (56 192)  (56 192)  LC_0 Logic Functioning bit
 (39 0)  (57 192)  (57 192)  LC_0 Logic Functioning bit
 (43 0)  (61 192)  (61 192)  LC_0 Logic Functioning bit
 (45 0)  (63 192)  (63 192)  LC_0 Logic Functioning bit
 (2 1)  (20 193)  (20 193)  Column buffer control bit: LH_colbuf_cntl_1

 (26 1)  (44 193)  (44 193)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 193)  (46 193)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 193)  (47 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 193)  (50 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (51 193)  (51 193)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_0
 (34 1)  (52 193)  (52 193)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_0
 (35 1)  (53 193)  (53 193)  routing T_1_12.lc_trk_g3_7 <X> T_1_12.input_2_0
 (36 1)  (54 193)  (54 193)  LC_0 Logic Functioning bit
 (38 1)  (56 193)  (56 193)  LC_0 Logic Functioning bit
 (41 1)  (59 193)  (59 193)  LC_0 Logic Functioning bit
 (42 1)  (60 193)  (60 193)  LC_0 Logic Functioning bit
 (2 2)  (20 194)  (20 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 195)  (18 195)  routing T_1_12.glb_netwk_1 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (25 8)  (43 200)  (43 200)  routing T_1_12.rgt_op_2 <X> T_1_12.lc_trk_g2_2
 (22 9)  (40 201)  (40 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 201)  (42 201)  routing T_1_12.rgt_op_2 <X> T_1_12.lc_trk_g2_2
 (15 10)  (33 202)  (33 202)  routing T_1_12.tnr_op_5 <X> T_1_12.lc_trk_g2_5
 (17 10)  (35 202)  (35 202)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (14 12)  (32 204)  (32 204)  routing T_1_12.rgt_op_0 <X> T_1_12.lc_trk_g3_0
 (15 13)  (33 205)  (33 205)  routing T_1_12.rgt_op_0 <X> T_1_12.lc_trk_g3_0
 (17 13)  (35 205)  (35 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 14)  (39 206)  (39 206)  routing T_1_12.rgt_op_7 <X> T_1_12.lc_trk_g3_7
 (22 14)  (40 206)  (40 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 206)  (42 206)  routing T_1_12.rgt_op_7 <X> T_1_12.lc_trk_g3_7


LogicTile_2_12

 (14 0)  (86 192)  (86 192)  routing T_2_12.wire_logic_cluster/lc_0/out <X> T_2_12.lc_trk_g0_0
 (21 0)  (93 192)  (93 192)  routing T_2_12.wire_logic_cluster/lc_3/out <X> T_2_12.lc_trk_g0_3
 (22 0)  (94 192)  (94 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (99 192)  (99 192)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 192)  (100 192)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 192)  (101 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 192)  (103 192)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 192)  (104 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 192)  (107 192)  routing T_2_12.lc_trk_g0_4 <X> T_2_12.input_2_0
 (41 0)  (113 192)  (113 192)  LC_0 Logic Functioning bit
 (45 0)  (117 192)  (117 192)  LC_0 Logic Functioning bit
 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (89 193)  (89 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (99 193)  (99 193)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 193)  (100 193)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 193)  (101 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 193)  (104 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (108 193)  (108 193)  LC_0 Logic Functioning bit
 (38 1)  (110 193)  (110 193)  LC_0 Logic Functioning bit
 (39 1)  (111 193)  (111 193)  LC_0 Logic Functioning bit
 (41 1)  (113 193)  (113 193)  LC_0 Logic Functioning bit
 (43 1)  (115 193)  (115 193)  LC_0 Logic Functioning bit
 (51 1)  (123 193)  (123 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (74 194)  (74 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 194)  (86 194)  routing T_2_12.wire_logic_cluster/lc_4/out <X> T_2_12.lc_trk_g0_4
 (15 2)  (87 194)  (87 194)  routing T_2_12.top_op_5 <X> T_2_12.lc_trk_g0_5
 (17 2)  (89 194)  (89 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (31 2)  (103 194)  (103 194)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 194)  (104 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 194)  (106 194)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 194)  (109 194)  LC_1 Logic Functioning bit
 (39 2)  (111 194)  (111 194)  LC_1 Logic Functioning bit
 (0 3)  (72 195)  (72 195)  routing T_2_12.glb_netwk_1 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (17 3)  (89 195)  (89 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (90 195)  (90 195)  routing T_2_12.top_op_5 <X> T_2_12.lc_trk_g0_5
 (22 3)  (94 195)  (94 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 195)  (96 195)  routing T_2_12.top_op_6 <X> T_2_12.lc_trk_g0_6
 (25 3)  (97 195)  (97 195)  routing T_2_12.top_op_6 <X> T_2_12.lc_trk_g0_6
 (26 3)  (98 195)  (98 195)  routing T_2_12.lc_trk_g0_3 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 195)  (101 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 195)  (108 195)  LC_1 Logic Functioning bit
 (38 3)  (110 195)  (110 195)  LC_1 Logic Functioning bit
 (27 4)  (99 196)  (99 196)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 196)  (100 196)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 196)  (101 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 196)  (103 196)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 196)  (104 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (110 196)  (110 196)  LC_2 Logic Functioning bit
 (41 4)  (113 196)  (113 196)  LC_2 Logic Functioning bit
 (43 4)  (115 196)  (115 196)  LC_2 Logic Functioning bit
 (45 4)  (117 196)  (117 196)  LC_2 Logic Functioning bit
 (50 4)  (122 196)  (122 196)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (124 196)  (124 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (98 197)  (98 197)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 197)  (100 197)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 197)  (101 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 197)  (108 197)  LC_2 Logic Functioning bit
 (37 5)  (109 197)  (109 197)  LC_2 Logic Functioning bit
 (39 5)  (111 197)  (111 197)  LC_2 Logic Functioning bit
 (40 5)  (112 197)  (112 197)  LC_2 Logic Functioning bit
 (42 5)  (114 197)  (114 197)  LC_2 Logic Functioning bit
 (15 6)  (87 198)  (87 198)  routing T_2_12.sp4_v_b_21 <X> T_2_12.lc_trk_g1_5
 (16 6)  (88 198)  (88 198)  routing T_2_12.sp4_v_b_21 <X> T_2_12.lc_trk_g1_5
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (93 198)  (93 198)  routing T_2_12.wire_logic_cluster/lc_7/out <X> T_2_12.lc_trk_g1_7
 (22 6)  (94 198)  (94 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (103 198)  (103 198)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 198)  (104 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 198)  (106 198)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 198)  (108 198)  LC_3 Logic Functioning bit
 (37 6)  (109 198)  (109 198)  LC_3 Logic Functioning bit
 (38 6)  (110 198)  (110 198)  LC_3 Logic Functioning bit
 (39 6)  (111 198)  (111 198)  LC_3 Logic Functioning bit
 (45 6)  (117 198)  (117 198)  LC_3 Logic Functioning bit
 (36 7)  (108 199)  (108 199)  LC_3 Logic Functioning bit
 (37 7)  (109 199)  (109 199)  LC_3 Logic Functioning bit
 (38 7)  (110 199)  (110 199)  LC_3 Logic Functioning bit
 (39 7)  (111 199)  (111 199)  LC_3 Logic Functioning bit
 (25 8)  (97 200)  (97 200)  routing T_2_12.wire_logic_cluster/lc_2/out <X> T_2_12.lc_trk_g2_2
 (29 8)  (101 200)  (101 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 200)  (102 200)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 200)  (104 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 200)  (105 200)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 200)  (106 200)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 200)  (107 200)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.input_2_4
 (51 8)  (123 200)  (123 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (94 201)  (94 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (101 201)  (101 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 201)  (103 201)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 201)  (104 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (106 201)  (106 201)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.input_2_4
 (35 9)  (107 201)  (107 201)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.input_2_4
 (43 9)  (115 201)  (115 201)  LC_4 Logic Functioning bit
 (21 10)  (93 202)  (93 202)  routing T_2_12.wire_logic_cluster/lc_7/out <X> T_2_12.lc_trk_g2_7
 (22 10)  (94 202)  (94 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (99 202)  (99 202)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 202)  (101 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 202)  (102 202)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 202)  (103 202)  routing T_2_12.lc_trk_g0_6 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 202)  (104 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (50 10)  (122 202)  (122 202)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (98 203)  (98 203)  routing T_2_12.lc_trk_g0_3 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 203)  (101 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 203)  (103 203)  routing T_2_12.lc_trk_g0_6 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (43 11)  (115 203)  (115 203)  LC_5 Logic Functioning bit
 (14 12)  (86 204)  (86 204)  routing T_2_12.wire_logic_cluster/lc_0/out <X> T_2_12.lc_trk_g3_0
 (17 12)  (89 204)  (89 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 204)  (90 204)  routing T_2_12.wire_logic_cluster/lc_1/out <X> T_2_12.lc_trk_g3_1
 (25 12)  (97 204)  (97 204)  routing T_2_12.wire_logic_cluster/lc_2/out <X> T_2_12.lc_trk_g3_2
 (31 12)  (103 204)  (103 204)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 204)  (104 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 204)  (108 204)  LC_6 Logic Functioning bit
 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6

 (17 13)  (89 205)  (89 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (94 205)  (94 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 205)  (98 205)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 205)  (100 205)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 205)  (101 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 205)  (104 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (109 205)  (109 205)  LC_6 Logic Functioning bit
 (26 14)  (98 206)  (98 206)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 206)  (101 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 206)  (102 206)  routing T_2_12.lc_trk_g0_4 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 206)  (104 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 206)  (105 206)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 206)  (106 206)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 206)  (109 206)  LC_7 Logic Functioning bit
 (41 14)  (113 206)  (113 206)  LC_7 Logic Functioning bit
 (43 14)  (115 206)  (115 206)  LC_7 Logic Functioning bit
 (45 14)  (117 206)  (117 206)  LC_7 Logic Functioning bit
 (50 14)  (122 206)  (122 206)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (98 207)  (98 207)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 207)  (100 207)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 207)  (101 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (39 15)  (111 207)  (111 207)  LC_7 Logic Functioning bit
 (40 15)  (112 207)  (112 207)  LC_7 Logic Functioning bit
 (42 15)  (114 207)  (114 207)  LC_7 Logic Functioning bit
 (51 15)  (123 207)  (123 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_2_11

 (27 0)  (99 176)  (99 176)  routing T_2_11.lc_trk_g1_0 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 176)  (101 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 176)  (104 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (109 176)  (109 176)  LC_0 Logic Functioning bit
 (39 0)  (111 176)  (111 176)  LC_0 Logic Functioning bit
 (41 0)  (113 176)  (113 176)  LC_0 Logic Functioning bit
 (43 0)  (115 176)  (115 176)  LC_0 Logic Functioning bit
 (45 0)  (117 176)  (117 176)  LC_0 Logic Functioning bit
 (37 1)  (109 177)  (109 177)  LC_0 Logic Functioning bit
 (39 1)  (111 177)  (111 177)  LC_0 Logic Functioning bit
 (41 1)  (113 177)  (113 177)  LC_0 Logic Functioning bit
 (43 1)  (115 177)  (115 177)  LC_0 Logic Functioning bit
 (49 1)  (121 177)  (121 177)  Carry_In_Mux bit 

 (2 2)  (74 178)  (74 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 179)  (72 179)  routing T_2_11.glb_netwk_1 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (14 4)  (86 180)  (86 180)  routing T_2_11.wire_logic_cluster/lc_0/out <X> T_2_11.lc_trk_g1_0
 (17 5)  (89 181)  (89 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (72 190)  (72 190)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 190)  (73 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 191)  (72 191)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (14 0)  (32 160)  (32 160)  routing T_1_10.wire_logic_cluster/lc_0/out <X> T_1_10.lc_trk_g0_0
 (21 0)  (39 160)  (39 160)  routing T_1_10.bnr_op_3 <X> T_1_10.lc_trk_g0_3
 (22 0)  (40 160)  (40 160)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (28 0)  (46 160)  (46 160)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 160)  (48 160)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 160)  (51 160)  routing T_1_10.lc_trk_g3_0 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 160)  (52 160)  routing T_1_10.lc_trk_g3_0 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 160)  (54 160)  LC_0 Logic Functioning bit
 (38 0)  (56 160)  (56 160)  LC_0 Logic Functioning bit
 (17 1)  (35 161)  (35 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (39 161)  (39 161)  routing T_1_10.bnr_op_3 <X> T_1_10.lc_trk_g0_3
 (36 1)  (54 161)  (54 161)  LC_0 Logic Functioning bit
 (38 1)  (56 161)  (56 161)  LC_0 Logic Functioning bit
 (2 2)  (20 162)  (20 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (32 162)  (32 162)  routing T_1_10.bnr_op_4 <X> T_1_10.lc_trk_g0_4
 (25 2)  (43 162)  (43 162)  routing T_1_10.wire_logic_cluster/lc_6/out <X> T_1_10.lc_trk_g0_6
 (28 2)  (46 162)  (46 162)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 162)  (48 162)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 162)  (49 162)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 162)  (51 162)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 162)  (52 162)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 162)  (53 162)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.input_2_1
 (36 2)  (54 162)  (54 162)  LC_1 Logic Functioning bit
 (0 3)  (18 163)  (18 163)  routing T_1_10.glb_netwk_1 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (14 3)  (32 163)  (32 163)  routing T_1_10.bnr_op_4 <X> T_1_10.lc_trk_g0_4
 (17 3)  (35 163)  (35 163)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (40 163)  (40 163)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (45 163)  (45 163)  routing T_1_10.lc_trk_g3_0 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 163)  (46 163)  routing T_1_10.lc_trk_g3_0 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 163)  (47 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 163)  (48 163)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 163)  (49 163)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 163)  (50 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (51 163)  (51 163)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.input_2_1
 (22 5)  (40 165)  (40 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (42 165)  (42 165)  routing T_1_10.bot_op_2 <X> T_1_10.lc_trk_g1_2
 (17 6)  (35 166)  (35 166)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (36 166)  (36 166)  routing T_1_10.bnr_op_5 <X> T_1_10.lc_trk_g1_5
 (21 6)  (39 166)  (39 166)  routing T_1_10.bnr_op_7 <X> T_1_10.lc_trk_g1_7
 (22 6)  (40 166)  (40 166)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (43 166)  (43 166)  routing T_1_10.bnr_op_6 <X> T_1_10.lc_trk_g1_6
 (18 7)  (36 167)  (36 167)  routing T_1_10.bnr_op_5 <X> T_1_10.lc_trk_g1_5
 (21 7)  (39 167)  (39 167)  routing T_1_10.bnr_op_7 <X> T_1_10.lc_trk_g1_7
 (22 7)  (40 167)  (40 167)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 167)  (43 167)  routing T_1_10.bnr_op_6 <X> T_1_10.lc_trk_g1_6
 (22 8)  (40 168)  (40 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (45 168)  (45 168)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 168)  (47 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 168)  (48 168)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 168)  (50 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (53 168)  (53 168)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.input_2_4
 (38 8)  (56 168)  (56 168)  LC_4 Logic Functioning bit
 (21 9)  (39 169)  (39 169)  routing T_1_10.sp4_r_v_b_35 <X> T_1_10.lc_trk_g2_3
 (26 9)  (44 169)  (44 169)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 169)  (45 169)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 169)  (46 169)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 169)  (47 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 169)  (48 169)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 169)  (49 169)  routing T_1_10.lc_trk_g0_3 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 169)  (50 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (51 169)  (51 169)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.input_2_4
 (14 10)  (32 170)  (32 170)  routing T_1_10.rgt_op_4 <X> T_1_10.lc_trk_g2_4
 (15 10)  (33 170)  (33 170)  routing T_1_10.rgt_op_5 <X> T_1_10.lc_trk_g2_5
 (17 10)  (35 170)  (35 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 170)  (36 170)  routing T_1_10.rgt_op_5 <X> T_1_10.lc_trk_g2_5
 (21 10)  (39 170)  (39 170)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g2_7
 (22 10)  (40 170)  (40 170)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 170)  (42 170)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g2_7
 (25 10)  (43 170)  (43 170)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g2_6
 (29 10)  (47 170)  (47 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 170)  (49 170)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (50 10)  (68 170)  (68 170)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (33 171)  (33 171)  routing T_1_10.rgt_op_4 <X> T_1_10.lc_trk_g2_4
 (17 11)  (35 171)  (35 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (40 171)  (40 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 171)  (42 171)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g2_6
 (26 11)  (44 171)  (44 171)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 171)  (45 171)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 171)  (46 171)  routing T_1_10.lc_trk_g3_2 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 171)  (47 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (43 11)  (61 171)  (61 171)  LC_5 Logic Functioning bit
 (21 12)  (39 172)  (39 172)  routing T_1_10.rgt_op_3 <X> T_1_10.lc_trk_g3_3
 (22 12)  (40 172)  (40 172)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 172)  (42 172)  routing T_1_10.rgt_op_3 <X> T_1_10.lc_trk_g3_3
 (26 12)  (44 172)  (44 172)  routing T_1_10.lc_trk_g0_6 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 172)  (46 172)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 172)  (47 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 172)  (52 172)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 172)  (54 172)  LC_6 Logic Functioning bit
 (38 12)  (56 172)  (56 172)  LC_6 Logic Functioning bit
 (41 12)  (59 172)  (59 172)  LC_6 Logic Functioning bit
 (43 12)  (61 172)  (61 172)  LC_6 Logic Functioning bit
 (45 12)  (63 172)  (63 172)  LC_6 Logic Functioning bit
 (50 12)  (68 172)  (68 172)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (33 173)  (33 173)  routing T_1_10.tnr_op_0 <X> T_1_10.lc_trk_g3_0
 (17 13)  (35 173)  (35 173)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (40 173)  (40 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (44 173)  (44 173)  routing T_1_10.lc_trk_g0_6 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 173)  (47 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 173)  (48 173)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 173)  (49 173)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 173)  (54 173)  LC_6 Logic Functioning bit
 (39 13)  (57 173)  (57 173)  LC_6 Logic Functioning bit
 (40 13)  (58 173)  (58 173)  LC_6 Logic Functioning bit
 (42 13)  (60 173)  (60 173)  LC_6 Logic Functioning bit
 (53 13)  (71 173)  (71 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (39 174)  (39 174)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g3_7
 (22 14)  (40 174)  (40 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 174)  (42 174)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g3_7
 (25 14)  (43 174)  (43 174)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g3_6
 (26 14)  (44 174)  (44 174)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 174)  (45 174)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 174)  (47 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 174)  (48 174)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 174)  (49 174)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 174)  (50 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 174)  (52 174)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 174)  (53 174)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.input_2_7
 (22 15)  (40 175)  (40 175)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 175)  (42 175)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g3_6
 (26 15)  (44 175)  (44 175)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 175)  (46 175)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 175)  (47 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 175)  (49 175)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 175)  (50 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (51 175)  (51 175)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.input_2_7
 (34 15)  (52 175)  (52 175)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.input_2_7
 (35 15)  (53 175)  (53 175)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.input_2_7
 (42 15)  (60 175)  (60 175)  LC_7 Logic Functioning bit


LogicTile_2_10

 (27 0)  (99 160)  (99 160)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 160)  (100 160)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 160)  (101 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 160)  (104 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 160)  (108 160)  LC_0 Logic Functioning bit
 (37 0)  (109 160)  (109 160)  LC_0 Logic Functioning bit
 (38 0)  (110 160)  (110 160)  LC_0 Logic Functioning bit
 (39 0)  (111 160)  (111 160)  LC_0 Logic Functioning bit
 (44 0)  (116 160)  (116 160)  LC_0 Logic Functioning bit
 (45 0)  (117 160)  (117 160)  LC_0 Logic Functioning bit
 (40 1)  (112 161)  (112 161)  LC_0 Logic Functioning bit
 (41 1)  (113 161)  (113 161)  LC_0 Logic Functioning bit
 (42 1)  (114 161)  (114 161)  LC_0 Logic Functioning bit
 (43 1)  (115 161)  (115 161)  LC_0 Logic Functioning bit
 (49 1)  (121 161)  (121 161)  Carry_In_Mux bit 

 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (99 162)  (99 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 162)  (100 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 162)  (108 162)  LC_1 Logic Functioning bit
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (39 2)  (111 162)  (111 162)  LC_1 Logic Functioning bit
 (44 2)  (116 162)  (116 162)  LC_1 Logic Functioning bit
 (45 2)  (117 162)  (117 162)  LC_1 Logic Functioning bit
 (48 2)  (120 162)  (120 162)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_1 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (40 3)  (112 163)  (112 163)  LC_1 Logic Functioning bit
 (41 3)  (113 163)  (113 163)  LC_1 Logic Functioning bit
 (42 3)  (114 163)  (114 163)  LC_1 Logic Functioning bit
 (43 3)  (115 163)  (115 163)  LC_1 Logic Functioning bit
 (21 4)  (93 164)  (93 164)  routing T_2_10.wire_logic_cluster/lc_3/out <X> T_2_10.lc_trk_g1_3
 (22 4)  (94 164)  (94 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 164)  (97 164)  routing T_2_10.wire_logic_cluster/lc_2/out <X> T_2_10.lc_trk_g1_2
 (27 4)  (99 164)  (99 164)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 164)  (108 164)  LC_2 Logic Functioning bit
 (37 4)  (109 164)  (109 164)  LC_2 Logic Functioning bit
 (38 4)  (110 164)  (110 164)  LC_2 Logic Functioning bit
 (39 4)  (111 164)  (111 164)  LC_2 Logic Functioning bit
 (44 4)  (116 164)  (116 164)  LC_2 Logic Functioning bit
 (45 4)  (117 164)  (117 164)  LC_2 Logic Functioning bit
 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 165)  (102 165)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 165)  (112 165)  LC_2 Logic Functioning bit
 (41 5)  (113 165)  (113 165)  LC_2 Logic Functioning bit
 (42 5)  (114 165)  (114 165)  LC_2 Logic Functioning bit
 (43 5)  (115 165)  (115 165)  LC_2 Logic Functioning bit
 (17 6)  (89 166)  (89 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 166)  (90 166)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g1_5
 (25 6)  (97 166)  (97 166)  routing T_2_10.wire_logic_cluster/lc_6/out <X> T_2_10.lc_trk_g1_6
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (38 6)  (110 166)  (110 166)  LC_3 Logic Functioning bit
 (39 6)  (111 166)  (111 166)  LC_3 Logic Functioning bit
 (44 6)  (116 166)  (116 166)  LC_3 Logic Functioning bit
 (45 6)  (117 166)  (117 166)  LC_3 Logic Functioning bit
 (22 7)  (94 167)  (94 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 167)  (102 167)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 167)  (112 167)  LC_3 Logic Functioning bit
 (41 7)  (113 167)  (113 167)  LC_3 Logic Functioning bit
 (42 7)  (114 167)  (114 167)  LC_3 Logic Functioning bit
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (48 7)  (120 167)  (120 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (99 168)  (99 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 168)  (100 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 168)  (101 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 168)  (102 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 168)  (108 168)  LC_4 Logic Functioning bit
 (37 8)  (109 168)  (109 168)  LC_4 Logic Functioning bit
 (38 8)  (110 168)  (110 168)  LC_4 Logic Functioning bit
 (39 8)  (111 168)  (111 168)  LC_4 Logic Functioning bit
 (44 8)  (116 168)  (116 168)  LC_4 Logic Functioning bit
 (45 8)  (117 168)  (117 168)  LC_4 Logic Functioning bit
 (40 9)  (112 169)  (112 169)  LC_4 Logic Functioning bit
 (41 9)  (113 169)  (113 169)  LC_4 Logic Functioning bit
 (42 9)  (114 169)  (114 169)  LC_4 Logic Functioning bit
 (43 9)  (115 169)  (115 169)  LC_4 Logic Functioning bit
 (27 10)  (99 170)  (99 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 170)  (101 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 170)  (102 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 170)  (104 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 170)  (108 170)  LC_5 Logic Functioning bit
 (37 10)  (109 170)  (109 170)  LC_5 Logic Functioning bit
 (38 10)  (110 170)  (110 170)  LC_5 Logic Functioning bit
 (39 10)  (111 170)  (111 170)  LC_5 Logic Functioning bit
 (44 10)  (116 170)  (116 170)  LC_5 Logic Functioning bit
 (45 10)  (117 170)  (117 170)  LC_5 Logic Functioning bit
 (40 11)  (112 171)  (112 171)  LC_5 Logic Functioning bit
 (41 11)  (113 171)  (113 171)  LC_5 Logic Functioning bit
 (42 11)  (114 171)  (114 171)  LC_5 Logic Functioning bit
 (43 11)  (115 171)  (115 171)  LC_5 Logic Functioning bit
 (14 12)  (86 172)  (86 172)  routing T_2_10.wire_logic_cluster/lc_0/out <X> T_2_10.lc_trk_g3_0
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 172)  (90 172)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g3_1
 (27 12)  (99 172)  (99 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 172)  (102 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 172)  (108 172)  LC_6 Logic Functioning bit
 (37 12)  (109 172)  (109 172)  LC_6 Logic Functioning bit
 (38 12)  (110 172)  (110 172)  LC_6 Logic Functioning bit
 (39 12)  (111 172)  (111 172)  LC_6 Logic Functioning bit
 (44 12)  (116 172)  (116 172)  LC_6 Logic Functioning bit
 (45 12)  (117 172)  (117 172)  LC_6 Logic Functioning bit
 (17 13)  (89 173)  (89 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 173)  (102 173)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 173)  (112 173)  LC_6 Logic Functioning bit
 (41 13)  (113 173)  (113 173)  LC_6 Logic Functioning bit
 (42 13)  (114 173)  (114 173)  LC_6 Logic Functioning bit
 (43 13)  (115 173)  (115 173)  LC_6 Logic Functioning bit
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 174)  (86 174)  routing T_2_10.wire_logic_cluster/lc_4/out <X> T_2_10.lc_trk_g3_4
 (21 14)  (93 174)  (93 174)  routing T_2_10.wire_logic_cluster/lc_7/out <X> T_2_10.lc_trk_g3_7
 (22 14)  (94 174)  (94 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 174)  (99 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 174)  (100 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 174)  (101 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 174)  (102 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 174)  (108 174)  LC_7 Logic Functioning bit
 (37 14)  (109 174)  (109 174)  LC_7 Logic Functioning bit
 (38 14)  (110 174)  (110 174)  LC_7 Logic Functioning bit
 (39 14)  (111 174)  (111 174)  LC_7 Logic Functioning bit
 (44 14)  (116 174)  (116 174)  LC_7 Logic Functioning bit
 (45 14)  (117 174)  (117 174)  LC_7 Logic Functioning bit
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 175)  (89 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 175)  (102 175)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 175)  (112 175)  LC_7 Logic Functioning bit
 (41 15)  (113 175)  (113 175)  LC_7 Logic Functioning bit
 (42 15)  (114 175)  (114 175)  LC_7 Logic Functioning bit
 (43 15)  (115 175)  (115 175)  LC_7 Logic Functioning bit


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_1_9

 (15 0)  (33 144)  (33 144)  routing T_1_9.sp4_h_r_1 <X> T_1_9.lc_trk_g0_1
 (16 0)  (34 144)  (34 144)  routing T_1_9.sp4_h_r_1 <X> T_1_9.lc_trk_g0_1
 (17 0)  (35 144)  (35 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (39 144)  (39 144)  routing T_1_9.wire_logic_cluster/lc_3/out <X> T_1_9.lc_trk_g0_3
 (22 0)  (40 144)  (40 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (32 145)  (32 145)  routing T_1_9.sp4_r_v_b_35 <X> T_1_9.lc_trk_g0_0
 (17 1)  (35 145)  (35 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (36 145)  (36 145)  routing T_1_9.sp4_h_r_1 <X> T_1_9.lc_trk_g0_1
 (22 2)  (40 146)  (40 146)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 146)  (42 146)  routing T_1_9.top_op_7 <X> T_1_9.lc_trk_g0_7
 (26 2)  (44 146)  (44 146)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 146)  (45 146)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 146)  (47 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 146)  (50 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 146)  (51 146)  routing T_1_9.lc_trk_g2_0 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 146)  (58 146)  LC_1 Logic Functioning bit
 (21 3)  (39 147)  (39 147)  routing T_1_9.top_op_7 <X> T_1_9.lc_trk_g0_7
 (22 3)  (40 147)  (40 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 147)  (42 147)  routing T_1_9.top_op_6 <X> T_1_9.lc_trk_g0_6
 (25 3)  (43 147)  (43 147)  routing T_1_9.top_op_6 <X> T_1_9.lc_trk_g0_6
 (26 3)  (44 147)  (44 147)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 147)  (45 147)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 147)  (47 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 147)  (48 147)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 147)  (50 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 147)  (51 147)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.input_2_1
 (15 4)  (33 148)  (33 148)  routing T_1_9.top_op_1 <X> T_1_9.lc_trk_g1_1
 (17 4)  (35 148)  (35 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (40 148)  (40 148)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (41 148)  (41 148)  routing T_1_9.sp12_h_r_11 <X> T_1_9.lc_trk_g1_3
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 148)  (48 148)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 148)  (51 148)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 148)  (52 148)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (50 4)  (68 148)  (68 148)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (36 149)  (36 149)  routing T_1_9.top_op_1 <X> T_1_9.lc_trk_g1_1
 (27 5)  (45 149)  (45 149)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 149)  (46 149)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 149)  (47 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 149)  (48 149)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 149)  (49 149)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (43 5)  (61 149)  (61 149)  LC_2 Logic Functioning bit
 (25 6)  (43 150)  (43 150)  routing T_1_9.bnr_op_6 <X> T_1_9.lc_trk_g1_6
 (26 6)  (44 150)  (44 150)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 150)  (46 150)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 150)  (49 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 150)  (51 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 150)  (52 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (40 6)  (58 150)  (58 150)  LC_3 Logic Functioning bit
 (22 7)  (40 151)  (40 151)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 151)  (43 151)  routing T_1_9.bnr_op_6 <X> T_1_9.lc_trk_g1_6
 (26 7)  (44 151)  (44 151)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 151)  (46 151)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 151)  (47 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 151)  (48 151)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 151)  (49 151)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 151)  (50 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (51 151)  (51 151)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.input_2_3
 (34 7)  (52 151)  (52 151)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.input_2_3
 (15 8)  (33 152)  (33 152)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g2_1
 (17 8)  (35 152)  (35 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 152)  (36 152)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g2_1
 (15 9)  (33 153)  (33 153)  routing T_1_9.tnr_op_0 <X> T_1_9.lc_trk_g2_0
 (17 9)  (35 153)  (35 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (40 153)  (40 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (42 153)  (42 153)  routing T_1_9.tnr_op_2 <X> T_1_9.lc_trk_g2_2
 (14 10)  (32 154)  (32 154)  routing T_1_9.rgt_op_4 <X> T_1_9.lc_trk_g2_4
 (15 10)  (33 154)  (33 154)  routing T_1_9.rgt_op_5 <X> T_1_9.lc_trk_g2_5
 (17 10)  (35 154)  (35 154)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 154)  (36 154)  routing T_1_9.rgt_op_5 <X> T_1_9.lc_trk_g2_5
 (22 10)  (40 154)  (40 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (44 154)  (44 154)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (46 154)  (46 154)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 154)  (47 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 154)  (48 154)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 154)  (50 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 154)  (51 154)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 154)  (52 154)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 154)  (54 154)  LC_5 Logic Functioning bit
 (37 10)  (55 154)  (55 154)  LC_5 Logic Functioning bit
 (43 10)  (61 154)  (61 154)  LC_5 Logic Functioning bit
 (15 11)  (33 155)  (33 155)  routing T_1_9.rgt_op_4 <X> T_1_9.lc_trk_g2_4
 (17 11)  (35 155)  (35 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (46 155)  (46 155)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 155)  (47 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 155)  (49 155)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 155)  (50 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (54 155)  (54 155)  LC_5 Logic Functioning bit
 (37 11)  (55 155)  (55 155)  LC_5 Logic Functioning bit
 (42 11)  (60 155)  (60 155)  LC_5 Logic Functioning bit
 (43 11)  (61 155)  (61 155)  LC_5 Logic Functioning bit
 (15 12)  (33 156)  (33 156)  routing T_1_9.tnr_op_1 <X> T_1_9.lc_trk_g3_1
 (17 12)  (35 156)  (35 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (39 156)  (39 156)  routing T_1_9.rgt_op_3 <X> T_1_9.lc_trk_g3_3
 (22 12)  (40 156)  (40 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 156)  (42 156)  routing T_1_9.rgt_op_3 <X> T_1_9.lc_trk_g3_3
 (27 12)  (45 156)  (45 156)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 156)  (46 156)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 156)  (47 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 156)  (48 156)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 156)  (50 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (55 156)  (55 156)  LC_6 Logic Functioning bit
 (39 12)  (57 156)  (57 156)  LC_6 Logic Functioning bit
 (40 12)  (58 156)  (58 156)  LC_6 Logic Functioning bit
 (42 12)  (60 156)  (60 156)  LC_6 Logic Functioning bit
 (50 12)  (68 156)  (68 156)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (33 157)  (33 157)  routing T_1_9.tnr_op_0 <X> T_1_9.lc_trk_g3_0
 (17 13)  (35 157)  (35 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (40 157)  (40 157)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 157)  (42 157)  routing T_1_9.tnr_op_2 <X> T_1_9.lc_trk_g3_2
 (29 13)  (47 157)  (47 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 157)  (49 157)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (39 13)  (57 157)  (57 157)  LC_6 Logic Functioning bit
 (21 14)  (39 158)  (39 158)  routing T_1_9.rgt_op_7 <X> T_1_9.lc_trk_g3_7
 (22 14)  (40 158)  (40 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 158)  (42 158)  routing T_1_9.rgt_op_7 <X> T_1_9.lc_trk_g3_7
 (26 14)  (44 158)  (44 158)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 158)  (47 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 158)  (48 158)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 158)  (50 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 158)  (52 158)  routing T_1_9.lc_trk_g1_1 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 158)  (54 158)  LC_7 Logic Functioning bit
 (37 14)  (55 158)  (55 158)  LC_7 Logic Functioning bit
 (38 14)  (56 158)  (56 158)  LC_7 Logic Functioning bit
 (39 14)  (57 158)  (57 158)  LC_7 Logic Functioning bit
 (40 14)  (58 158)  (58 158)  LC_7 Logic Functioning bit
 (41 14)  (59 158)  (59 158)  LC_7 Logic Functioning bit
 (42 14)  (60 158)  (60 158)  LC_7 Logic Functioning bit
 (43 14)  (61 158)  (61 158)  LC_7 Logic Functioning bit
 (50 14)  (68 158)  (68 158)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (33 159)  (33 159)  routing T_1_9.tnr_op_4 <X> T_1_9.lc_trk_g3_4
 (17 15)  (35 159)  (35 159)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (40 159)  (40 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (43 159)  (43 159)  routing T_1_9.sp4_r_v_b_46 <X> T_1_9.lc_trk_g3_6
 (26 15)  (44 159)  (44 159)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 159)  (45 159)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 159)  (46 159)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 159)  (47 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 159)  (48 159)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (38 15)  (56 159)  (56 159)  LC_7 Logic Functioning bit
 (39 15)  (57 159)  (57 159)  LC_7 Logic Functioning bit


LogicTile_2_9

 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 144)  (102 144)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (35 0)  (107 144)  (107 144)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.input_2_0
 (44 0)  (116 144)  (116 144)  LC_0 Logic Functioning bit
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 145)  (107 145)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.input_2_0
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (87 146)  (87 146)  routing T_2_9.bot_op_5 <X> T_2_9.lc_trk_g0_5
 (17 2)  (89 146)  (89 146)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (99 146)  (99 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 146)  (100 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (37 2)  (109 146)  (109 146)  LC_1 Logic Functioning bit
 (38 2)  (110 146)  (110 146)  LC_1 Logic Functioning bit
 (39 2)  (111 146)  (111 146)  LC_1 Logic Functioning bit
 (44 2)  (116 146)  (116 146)  LC_1 Logic Functioning bit
 (45 2)  (117 146)  (117 146)  LC_1 Logic Functioning bit
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_1 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (22 3)  (94 147)  (94 147)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 147)  (96 147)  routing T_2_9.bot_op_6 <X> T_2_9.lc_trk_g0_6
 (40 3)  (112 147)  (112 147)  LC_1 Logic Functioning bit
 (41 3)  (113 147)  (113 147)  LC_1 Logic Functioning bit
 (42 3)  (114 147)  (114 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (21 4)  (93 148)  (93 148)  routing T_2_9.wire_logic_cluster/lc_3/out <X> T_2_9.lc_trk_g1_3
 (22 4)  (94 148)  (94 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 148)  (97 148)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g1_2
 (27 4)  (99 148)  (99 148)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 148)  (101 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 148)  (108 148)  LC_2 Logic Functioning bit
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (38 4)  (110 148)  (110 148)  LC_2 Logic Functioning bit
 (39 4)  (111 148)  (111 148)  LC_2 Logic Functioning bit
 (44 4)  (116 148)  (116 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (47 4)  (119 148)  (119 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (94 149)  (94 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 149)  (102 149)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 149)  (112 149)  LC_2 Logic Functioning bit
 (41 5)  (113 149)  (113 149)  LC_2 Logic Functioning bit
 (42 5)  (114 149)  (114 149)  LC_2 Logic Functioning bit
 (43 5)  (115 149)  (115 149)  LC_2 Logic Functioning bit
 (14 6)  (86 150)  (86 150)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g1_4
 (17 6)  (89 150)  (89 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 150)  (90 150)  routing T_2_9.wire_logic_cluster/lc_5/out <X> T_2_9.lc_trk_g1_5
 (27 6)  (99 150)  (99 150)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 150)  (101 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 150)  (104 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 150)  (108 150)  LC_3 Logic Functioning bit
 (37 6)  (109 150)  (109 150)  LC_3 Logic Functioning bit
 (38 6)  (110 150)  (110 150)  LC_3 Logic Functioning bit
 (39 6)  (111 150)  (111 150)  LC_3 Logic Functioning bit
 (44 6)  (116 150)  (116 150)  LC_3 Logic Functioning bit
 (45 6)  (117 150)  (117 150)  LC_3 Logic Functioning bit
 (15 7)  (87 151)  (87 151)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g1_4
 (16 7)  (88 151)  (88 151)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g1_4
 (17 7)  (89 151)  (89 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (102 151)  (102 151)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 151)  (112 151)  LC_3 Logic Functioning bit
 (41 7)  (113 151)  (113 151)  LC_3 Logic Functioning bit
 (42 7)  (114 151)  (114 151)  LC_3 Logic Functioning bit
 (43 7)  (115 151)  (115 151)  LC_3 Logic Functioning bit
 (27 8)  (99 152)  (99 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 152)  (100 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 152)  (102 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 152)  (108 152)  LC_4 Logic Functioning bit
 (37 8)  (109 152)  (109 152)  LC_4 Logic Functioning bit
 (38 8)  (110 152)  (110 152)  LC_4 Logic Functioning bit
 (39 8)  (111 152)  (111 152)  LC_4 Logic Functioning bit
 (44 8)  (116 152)  (116 152)  LC_4 Logic Functioning bit
 (45 8)  (117 152)  (117 152)  LC_4 Logic Functioning bit
 (40 9)  (112 153)  (112 153)  LC_4 Logic Functioning bit
 (41 9)  (113 153)  (113 153)  LC_4 Logic Functioning bit
 (42 9)  (114 153)  (114 153)  LC_4 Logic Functioning bit
 (43 9)  (115 153)  (115 153)  LC_4 Logic Functioning bit
 (27 10)  (99 154)  (99 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 154)  (101 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 154)  (102 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 154)  (108 154)  LC_5 Logic Functioning bit
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (38 10)  (110 154)  (110 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (44 10)  (116 154)  (116 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (40 11)  (112 155)  (112 155)  LC_5 Logic Functioning bit
 (41 11)  (113 155)  (113 155)  LC_5 Logic Functioning bit
 (42 11)  (114 155)  (114 155)  LC_5 Logic Functioning bit
 (43 11)  (115 155)  (115 155)  LC_5 Logic Functioning bit
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.wire_logic_cluster/lc_1/out <X> T_2_9.lc_trk_g3_1
 (27 12)  (99 156)  (99 156)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 156)  (101 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 156)  (102 156)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 156)  (104 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 156)  (108 156)  LC_6 Logic Functioning bit
 (37 12)  (109 156)  (109 156)  LC_6 Logic Functioning bit
 (38 12)  (110 156)  (110 156)  LC_6 Logic Functioning bit
 (39 12)  (111 156)  (111 156)  LC_6 Logic Functioning bit
 (44 12)  (116 156)  (116 156)  LC_6 Logic Functioning bit
 (45 12)  (117 156)  (117 156)  LC_6 Logic Functioning bit
 (40 13)  (112 157)  (112 157)  LC_6 Logic Functioning bit
 (41 13)  (113 157)  (113 157)  LC_6 Logic Functioning bit
 (42 13)  (114 157)  (114 157)  LC_6 Logic Functioning bit
 (43 13)  (115 157)  (115 157)  LC_6 Logic Functioning bit
 (46 13)  (118 157)  (118 157)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 158)  (86 158)  routing T_2_9.wire_logic_cluster/lc_4/out <X> T_2_9.lc_trk_g3_4
 (21 14)  (93 158)  (93 158)  routing T_2_9.wire_logic_cluster/lc_7/out <X> T_2_9.lc_trk_g3_7
 (22 14)  (94 158)  (94 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 158)  (99 158)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 158)  (100 158)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 158)  (101 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 158)  (102 158)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 158)  (104 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 158)  (108 158)  LC_7 Logic Functioning bit
 (37 14)  (109 158)  (109 158)  LC_7 Logic Functioning bit
 (38 14)  (110 158)  (110 158)  LC_7 Logic Functioning bit
 (39 14)  (111 158)  (111 158)  LC_7 Logic Functioning bit
 (44 14)  (116 158)  (116 158)  LC_7 Logic Functioning bit
 (45 14)  (117 158)  (117 158)  LC_7 Logic Functioning bit
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 159)  (89 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 159)  (102 159)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 159)  (112 159)  LC_7 Logic Functioning bit
 (41 15)  (113 159)  (113 159)  LC_7 Logic Functioning bit
 (42 15)  (114 159)  (114 159)  LC_7 Logic Functioning bit
 (43 15)  (115 159)  (115 159)  LC_7 Logic Functioning bit


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g0_7 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g0_7 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (7 6)  (10 134)  (10 134)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_tnr_7 lc_trk_g0_7
 (8 6)  (9 134)  (9 134)  routing T_0_8.logic_op_tnr_7 <X> T_0_8.lc_trk_g0_7
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_2_8

 (2 2)  (74 130)  (74 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 131)  (72 131)  routing T_2_8.glb_netwk_1 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (17 6)  (89 134)  (89 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 134)  (90 134)  routing T_2_8.wire_logic_cluster/lc_5/out <X> T_2_8.lc_trk_g1_5
 (31 10)  (103 138)  (103 138)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 138)  (104 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 138)  (106 138)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (40 10)  (112 138)  (112 138)  LC_5 Logic Functioning bit
 (41 10)  (113 138)  (113 138)  LC_5 Logic Functioning bit
 (42 10)  (114 138)  (114 138)  LC_5 Logic Functioning bit
 (43 10)  (115 138)  (115 138)  LC_5 Logic Functioning bit
 (45 10)  (117 138)  (117 138)  LC_5 Logic Functioning bit
 (51 10)  (123 138)  (123 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (40 11)  (112 139)  (112 139)  LC_5 Logic Functioning bit
 (41 11)  (113 139)  (113 139)  LC_5 Logic Functioning bit
 (42 11)  (114 139)  (114 139)  LC_5 Logic Functioning bit
 (43 11)  (115 139)  (115 139)  LC_5 Logic Functioning bit
 (26 12)  (98 140)  (98 140)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (31 12)  (103 140)  (103 140)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 140)  (104 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 140)  (105 140)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 140)  (106 140)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 140)  (108 140)  LC_6 Logic Functioning bit
 (39 12)  (111 140)  (111 140)  LC_6 Logic Functioning bit
 (41 12)  (113 140)  (113 140)  LC_6 Logic Functioning bit
 (42 12)  (114 140)  (114 140)  LC_6 Logic Functioning bit
 (45 12)  (117 140)  (117 140)  LC_6 Logic Functioning bit
 (27 13)  (99 141)  (99 141)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 141)  (101 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 141)  (103 141)  routing T_2_8.lc_trk_g3_6 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 141)  (109 141)  LC_6 Logic Functioning bit
 (38 13)  (110 141)  (110 141)  LC_6 Logic Functioning bit
 (40 13)  (112 141)  (112 141)  LC_6 Logic Functioning bit
 (43 13)  (115 141)  (115 141)  LC_6 Logic Functioning bit
 (0 14)  (72 142)  (72 142)  routing T_2_8.glb_netwk_6 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 142)  (73 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (83 142)  (83 142)  routing T_2_8.sp4_v_b_8 <X> T_2_8.sp4_v_t_46
 (25 14)  (97 142)  (97 142)  routing T_2_8.wire_logic_cluster/lc_6/out <X> T_2_8.lc_trk_g3_6
 (0 15)  (72 143)  (72 143)  routing T_2_8.glb_netwk_6 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (12 15)  (84 143)  (84 143)  routing T_2_8.sp4_v_b_8 <X> T_2_8.sp4_v_t_46
 (22 15)  (94 143)  (94 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_2_7

 (19 8)  (91 120)  (91 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5

 (2 1)  (74 81)  (74 81)  Column buffer control bit: LH_colbuf_cntl_1

 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4

 (3 6)  (75 70)  (75 70)  routing T_2_4.sp12_h_r_0 <X> T_2_4.sp12_v_t_23
 (3 7)  (75 71)  (75 71)  routing T_2_4.sp12_h_r_0 <X> T_2_4.sp12_v_t_23


RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (16 8)  (662 72)  (662 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


