{
  "Top": "fast_accel",
  "RtlTop": "fast_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "fast_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_in": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "threshold": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "img_out": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -version=2.0.1"],
    "DirectiveTcl": [
      "set_directive_top fast_accel -name fast_accel",
      "set_directive_top fast_accel -name fast_accel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fast_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fast_accel",
    "Version": "1.0",
    "DisplayName": "Fast_accel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fast_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["fast.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fast_accel_add_2ns_2ns_2_1_1.vhd",
      "impl\/vhdl\/fast_accel_add_3ns_3ns_3_1_1.vhd",
      "impl\/vhdl\/fast_accel_add_4ns_4ns_4_1_1.vhd",
      "impl\/vhdl\/fast_accel_add_5ns_5ns_5_1_1.vhd",
      "impl\/vhdl\/fast_accel_add_14ns_14ns_14_1_1.vhd",
      "impl\/vhdl\/fast_accel_add_15ns_15s_15_1_1.vhd",
      "impl\/vhdl\/fast_accel_add_30ns_30ns_30_2_1.vhd",
      "impl\/vhdl\/fast_accel_add_64ns_64ns_64_3_1.vhd",
      "impl\/vhdl\/fast_accel_control_s_axi.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_14_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_19_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_22_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_23_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_25_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_26_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_27_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_28_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_30_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_51_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_54_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_55_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_183_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_184_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_185_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_187_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_189_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_190_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_192_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_201_1.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_205_2.vhd",
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_208_2.vhd",
      "impl\/vhdl\/fast_accel_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/fast_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fast_accel_gmem_m_axi.vhd",
      "impl\/vhdl\/fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/fast_accel_IMG_22_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/fast_accel_IMG_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/fast_accel_IMG_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/fast_accel_IMG_V_0_RAM_1WNR_AUTO_2R1W.vhd",
      "impl\/vhdl\/fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/fast_accel_IMG_V_22_RAM_1WNR_AUTO_2R1W.vhd",
      "impl\/vhdl\/fast_accel_mul_32ns_34ns_65_1_1.vhd",
      "impl\/vhdl\/fast_accel_mul_32ns_34ns_65_2_1.vhd",
      "impl\/vhdl\/fast_accel_mul_32ns_34ns_65_5_1.vhd",
      "impl\/vhdl\/fast_accel_mul_33ns_35ns_67_2_1.vhd",
      "impl\/vhdl\/fast_accel_mul_33ns_35ns_67_5_1.vhd",
      "impl\/vhdl\/fast_accel_mul_mul_14ns_15ns_29_4_1.vhd",
      "impl\/vhdl\/fast_accel_srem_15ns_32ns_15_19_1.vhd",
      "impl\/vhdl\/fast_accel_sub_9ns_9ns_9_1_1.vhd",
      "impl\/vhdl\/fast_accel_urem_14ns_6ns_5_18_1.vhd",
      "impl\/vhdl\/fast_accel_urem_32ns_6ns_5_36_1.vhd",
      "impl\/vhdl\/fast_accel_urem_32s_6ns_5_36_1.vhd",
      "impl\/vhdl\/fast_accel_urem_33s_6ns_5_37_1.vhd",
      "impl\/vhdl\/fast_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fast_accel_add_2ns_2ns_2_1_1.v",
      "impl\/verilog\/fast_accel_add_3ns_3ns_3_1_1.v",
      "impl\/verilog\/fast_accel_add_4ns_4ns_4_1_1.v",
      "impl\/verilog\/fast_accel_add_5ns_5ns_5_1_1.v",
      "impl\/verilog\/fast_accel_add_14ns_14ns_14_1_1.v",
      "impl\/verilog\/fast_accel_add_15ns_15s_15_1_1.v",
      "impl\/verilog\/fast_accel_add_30ns_30ns_30_2_1.v",
      "impl\/verilog\/fast_accel_add_64ns_64ns_64_3_1.v",
      "impl\/verilog\/fast_accel_control_s_axi.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_14_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_19_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_22_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_23_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_25_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_26_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_27_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_27_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_28_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_28_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_30_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_51_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_54_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_55_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_183_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_184_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_185_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_187_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_189_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_190_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_192_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_201_1.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_205_2.v",
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_VITIS_LOOP_208_2.v",
      "impl\/verilog\/fast_accel_flow_control_loop_pipe.v",
      "impl\/verilog\/fast_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fast_accel_gmem_m_axi.v",
      "impl\/verilog\/fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/fast_accel_IMG_22_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/fast_accel_IMG_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/fast_accel_IMG_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/fast_accel_IMG_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/fast_accel_IMG_V_0_RAM_1WNR_AUTO_2R1W.v",
      "impl\/verilog\/fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/fast_accel_IMG_V_22_RAM_1WNR_AUTO_2R1W.v",
      "impl\/verilog\/fast_accel_mul_32ns_34ns_65_1_1.v",
      "impl\/verilog\/fast_accel_mul_32ns_34ns_65_2_1.v",
      "impl\/verilog\/fast_accel_mul_32ns_34ns_65_5_1.v",
      "impl\/verilog\/fast_accel_mul_33ns_35ns_67_2_1.v",
      "impl\/verilog\/fast_accel_mul_33ns_35ns_67_5_1.v",
      "impl\/verilog\/fast_accel_mul_mul_14ns_15ns_29_4_1.v",
      "impl\/verilog\/fast_accel_srem_15ns_32ns_15_19_1.v",
      "impl\/verilog\/fast_accel_sub_9ns_9ns_9_1_1.v",
      "impl\/verilog\/fast_accel_urem_14ns_6ns_5_18_1.v",
      "impl\/verilog\/fast_accel_urem_32ns_6ns_5_36_1.v",
      "impl\/verilog\/fast_accel_urem_32s_6ns_5_36_1.v",
      "impl\/verilog\/fast_accel_urem_33s_6ns_5_37_1.v",
      "impl\/verilog\/fast_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fast_accel_v1_0\/data\/fast_accel.mdd",
      "impl\/misc\/drivers\/fast_accel_v1_0\/data\/fast_accel.tcl",
      "impl\/misc\/drivers\/fast_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fast_accel_v1_0\/src\/xfast_accel.c",
      "impl\/misc\/drivers\/fast_accel_v1_0\/src\/xfast_accel.h",
      "impl\/misc\/drivers\/fast_accel_v1_0\/src\/xfast_accel_hw.h",
      "impl\/misc\/drivers\/fast_accel_v1_0\/src\/xfast_accel_linux.c",
      "impl\/misc\/drivers\/fast_accel_v1_0\/src\/xfast_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fast_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "img_in_1",
          "access": "W",
          "description": "Data signal of img_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in",
              "access": "W",
              "description": "Bit 31 to 0 of img_in"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_in_2",
          "access": "W",
          "description": "Data signal of img_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in",
              "access": "W",
              "description": "Bit 63 to 32 of img_in"
            }]
        },
        {
          "offset": "0x1c",
          "name": "threshold",
          "access": "W",
          "description": "Data signal of threshold",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "threshold",
              "access": "W",
              "description": "Bit 31 to 0 of threshold"
            }]
        },
        {
          "offset": "0x24",
          "name": "img_out_1",
          "access": "W",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "description": "Bit 31 to 0 of img_out"
            }]
        },
        {
          "offset": "0x28",
          "name": "img_out_2",
          "access": "W",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "description": "Bit 63 to 32 of img_out"
            }]
        },
        {
          "offset": "0x30",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x38",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "threshold"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "img_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "cols"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "img_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "img_out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fast_accel",
      "Instances": [
        {
          "ModuleName": "fast_accel_Pipeline_VITIS_LOOP_14_1",
          "InstanceName": "grp_fast_accel_Pipeline_VITIS_LOOP_14_1_fu_197"
        },
        {
          "ModuleName": "fast_accel_Pipeline_VITIS_LOOP_19_2",
          "InstanceName": "grp_fast_accel_Pipeline_VITIS_LOOP_19_2_fu_231"
        }
      ]
    },
    "Info": {
      "fast_accel_Pipeline_VITIS_LOOP_14_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fast_accel_Pipeline_VITIS_LOOP_19_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fast_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fast_accel_Pipeline_VITIS_LOOP_14_1": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16387",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_14_1",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "78",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "184",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fast_accel_Pipeline_VITIS_LOOP_19_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "27190",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "21321",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "40",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fast_accel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "218",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "77",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "28281",
          "AVAIL_FF": "106400",
          "UTIL_FF": "26",
          "LUT": "25939",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "48",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-11 19:46:35 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
