Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/LS_CPU_LAB/8_pipeline_cpu/tb_isim_beh.exe" -prj "F:/LS_CPU_LAB/8_pipeline_cpu/tb_beh.prj" "work.tb" "work.glbl" 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/adder.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/multiply.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/alu.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/wb.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/regfile.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/mem.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/inst_rom.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/fetch.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/exe.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/decode.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/data_ram.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/pipeline_cpu.v\" into library work
Analyzing Verilog file \"F:/LS_CPU_LAB/8_pipeline_cpu/tb.v\" into library work
Analyzing Verilog file \"D:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/LS_CPU_LAB/8_pipeline_cpu/tb.v" Line 45: Port HI_data is not connected to this instance
Completed static elaboration
Compiling module fetch
Compiling module decode
Compiling module adder
Compiling module alu
Compiling module multiply
Compiling module exe
Compiling module mem
Compiling module wb
Compiling module BLK_MEM_GEN_V6_1_output_stage(C_...
Compiling module BLK_MEM_GEN_V6_1_softecc_output_...
Compiling module BLK_MEM_GEN_V6_1_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V6_1(C_FAMILY="spart...
Compiling module inst_rom
Compiling module regfile
Compiling module BLK_MEM_GEN_V6_1_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V6_1(C_FAMILY="spart...
Compiling module data_ram
Compiling module pipeline_cpu
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable F:/LS_CPU_LAB/8_pipeline_cpu/tb_isim_beh.exe
Fuse Memory Usage: 24264 KB
Fuse CPU Usage: 717 ms
