// Seed: 275243979
module module_0 ();
endmodule
module module_1;
  parameter id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout reg id_3;
  inout wor id_2;
  output wire id_1;
  for (id_5 = -1; id_3; id_3 = 1) begin : LABEL_0
    wire id_6;
    ;
  end
  module_0 modCall_1 ();
  assign id_2 = -1 * 1;
endmodule
module module_3 (
    output wand id_0
);
  logic ["" : -1] id_2[-1 : 1];
  module_0 modCall_1 ();
endmodule
