// Seed: 4033508254
module module_0;
  assign id_1 = "" ** id_1;
  final id_2 <= -1'b0;
  wire id_3;
  localparam id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
);
  assign id_3 = 1;
  reg id_4;
  parameter id_5 = -1;
  tri id_6 = id_0;
  wire id_7, id_8;
  wor id_9 = id_1;
  always id_4 <= id_4;
  bit id_10, id_11, id_12, id_13;
  always id_11 <= id_4;
  assign id_9 = 1 + -1;
  module_0 modCall_1 ();
  wire #1 id_14, id_15;
endmodule
