$date
	Sat Nov 26 22:16:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
x"
0!
$end
#50
0#
#100
x!
1#
0$
#150
0#
#200
1!
1#
1"
#250
0#
#300
0!
1#
0"
#350
0#
#400
1#
