$date
	Sun Oct 23 05:48:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#527139
b10001 !
1"
#527142
b10001 &
b10001 %
1$
#527143
0"
#527146
b110100 &
b110100 %
#527150
b11010 &
b11010 %
#527154
b1101 &
b1101 %
#527158
b101000 &
b101000 %
#527162
b10100 &
b10100 %
#527166
b1010 &
b1010 %
#527170
b101 &
b101 %
#527174
b10000 &
b10000 %
#527178
b1000 &
b1000 %
#527182
b100 &
b100 %
#527186
b10 &
b10 %
#527190
b1 &
1#
b1 %
#527194
b0 &
b0 %
0#
0$
#1538674
b1100 &
b1100 %
1$
b1100 !
1"
#1538675
0"
#1538678
b110 &
b110 %
#1538682
b11 &
b11 %
#1538686
b1010 &
b1010 %
#1538690
b101 &
b101 %
#1538694
b10000 &
b10000 %
#1538698
b1000 &
b1000 %
#1538702
b100 &
b100 %
#1538706
b10 &
b10 %
#1538710
b1 &
1#
b1 %
#1538714
b0 &
b0 %
0#
0$
#2508813
b10001 !
1"
#2508814
b10001 &
b10001 %
1$
#2508815
0"
#2508818
b110100 &
b110100 %
#2508822
b11010 &
b11010 %
#2508826
b1101 &
b1101 %
#2508830
b101000 &
b101000 %
#2508834
b10100 &
b10100 %
#2508838
b1010 &
b1010 %
#2508842
b101 &
b101 %
#2508846
b10000 &
b10000 %
#2508850
b1000 &
b1000 %
#2508854
b100 &
b100 %
#2508858
b10 &
b10 %
#2508862
b1 &
1#
b1 %
#2508866
b0 &
b0 %
0#
0$
#4500012
