<stg><name>shake_absorb.1_Pipeline_VITIS_LOOP_12_1</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i64 0, i64 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i59:0 %i = load i4 %i_10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i59:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i59:2 %icmp_ln12 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i59:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i59:4 %add_ln12 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i59:5 %br_ln12 = br i1 %icmp_ln12, void %for.inc.i59.split, void %_ZN3SPU6load64EPKh.exit60.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i59.split:1 %i_28_cast8 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_28_cast8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i59.split:3 %t_addr = getelementptr i8 %t, i64 0, i64 %i_28_cast8

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="3">
<![CDATA[
for.inc.i59.split:4 %t_load = load i3 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i59.split:11 %store_ln12 = store i4 %add_ln12, i4 %i_10

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN3SPU6load64EPKh.exit60.exitStub:0 %r_load_3 = load i64 %r

]]></Node>
<StgValue><ssdm name="r_load_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3SPU6load64EPKh.exit60.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %r_out, i64 %r_load_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
_ZN3SPU6load64EPKh.exit60.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i59.split:0 %r_load = load i64 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i59.split:2 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="3">
<![CDATA[
for.inc.i59.split:4 %t_load = load i3 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i59.split:5 %zext_ln13 = zext i8 %t_load

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i59.split:6 %trunc_ln13 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i59.split:7 %shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln13, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i59.split:8 %zext_ln13_25 = zext i6 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln13_25"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i59.split:9 %shl_ln13 = shl i64 %zext_ln13, i64 %zext_ln13_25

]]></Node>
<StgValue><ssdm name="shl_ln13"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i59.split:10 %r_3 = or i64 %shl_ln13, i64 %r_load

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i59.split:12 %store_ln12 = store i64 %r_3, i64 %r

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i59.split:13 %br_ln12 = br void %for.inc.i59

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="t" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="r_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="r_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="r" fromId="45" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_45" to="i_10" fromId="45" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="i_10" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_51" to="store_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="r" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="54" from="i_10" to="i" fromId="6" toId="10">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="64" from="p_str" to="specpipeline_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="65" from="i" to="icmp_ln12" fromId="10" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln12" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="speclooptripcount_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_70" to="speclooptripcount_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_70" to="speclooptripcount_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="74" from="i" to="add_ln12" fromId="10" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="add_ln12" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="icmp_ln12" to="br_ln12" fromId="12" toId="15">
</dataflow>
<dataflow id="78" from="i" to="i_28_cast8" fromId="10" toId="16">
</dataflow>
<dataflow id="79" from="t" to="t_addr" fromId="43" toId="17">
</dataflow>
<dataflow id="80" from="StgValue_51" to="t_addr" fromId="51" toId="17">
</dataflow>
<dataflow id="81" from="i_28_cast8" to="t_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="82" from="t_addr" to="t_load" fromId="17" toId="18">
</dataflow>
<dataflow id="83" from="add_ln12" to="store_ln12" fromId="14" toId="19">
</dataflow>
<dataflow id="84" from="i_10" to="store_ln12" fromId="6" toId="19">
</dataflow>
<dataflow id="85" from="r" to="r_load" fromId="5" toId="20">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="86" toId="21">
</dataflow>
<dataflow id="89" from="empty_17" to="specloopname_ln9" fromId="88" toId="21">
</dataflow>
<dataflow id="90" from="t_addr" to="t_load" fromId="17" toId="22">
</dataflow>
<dataflow id="91" from="t_load" to="zext_ln13" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="i" to="trunc_ln13" fromId="10" toId="24">
</dataflow>
<dataflow id="94" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln3" fromId="93" toId="25">
</dataflow>
<dataflow id="95" from="trunc_ln13" to="shl_ln3" fromId="24" toId="25">
</dataflow>
<dataflow id="97" from="StgValue_96" to="shl_ln3" fromId="96" toId="25">
</dataflow>
<dataflow id="98" from="shl_ln3" to="zext_ln13_25" fromId="25" toId="26">
</dataflow>
<dataflow id="99" from="zext_ln13" to="shl_ln13" fromId="23" toId="27">
</dataflow>
<dataflow id="100" from="zext_ln13_25" to="shl_ln13" fromId="26" toId="27">
</dataflow>
<dataflow id="101" from="shl_ln13" to="r_3" fromId="27" toId="28">
</dataflow>
<dataflow id="102" from="r_load" to="r_3" fromId="20" toId="28">
</dataflow>
<dataflow id="103" from="r_3" to="store_ln12" fromId="28" toId="29">
</dataflow>
<dataflow id="104" from="r" to="store_ln12" fromId="5" toId="29">
</dataflow>
<dataflow id="105" from="r" to="r_load_3" fromId="5" toId="31">
</dataflow>
<dataflow id="107" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="106" toId="32">
</dataflow>
<dataflow id="108" from="r_out" to="write_ln0" fromId="44" toId="32">
</dataflow>
<dataflow id="109" from="r_load_3" to="write_ln0" fromId="31" toId="32">
</dataflow>
<dataflow id="110" from="icmp_ln12" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
