vendor_name = ModelSim
source_file = 1, C:/Users/rapha/Documents/Dev/ufrn/labs-cd/lab2/ones_counter.vhd
source_file = 1, C:/Users/rapha/Documents/Dev/ufrn/labs-cd/lab2/and_gate.vhd
source_file = 1, C:/Users/rapha/Documents/Dev/ufrn/labs-cd/lab2/or_gate.vhd
source_file = 1, C:/Users/rapha/Documents/Dev/ufrn/labs-cd/lab2/xor_gate.vhd
source_file = 1, C:/Users/rapha/Documents/Dev/ufrn/labs-cd/lab2/xnor_gate.vhd
source_file = 1, C:/Users/rapha/Documents/Dev/ufrn/labs-cd/lab2/Waveform.vwf
source_file = 1, C:/Users/rapha/Documents/Dev/ufrn/labs-cd/lab2/db/ones_counter.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ones_counter
instance = comp, \S1~output , S1~output, ones_counter, 1
instance = comp, \S2~output , S2~output, ones_counter, 1
instance = comp, \A~input , A~input, ones_counter, 1
instance = comp, \C~input , C~input, ones_counter, 1
instance = comp, \B~input , B~input, ones_counter, 1
instance = comp, \u4|or_out~0 , u4|or_out~0, ones_counter, 1
instance = comp, \u9|or_out~0 , u9|or_out~0, ones_counter, 1
