// Seed: 1714955141
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wire id_3
);
  assign id_5 = id_2;
  logic [7:0] id_6;
  wire id_7, id_8;
  wand id_9 = id_0;
  pmos #id_10 (id_0, id_9, id_5, 1 & 1 == 1, id_5, id_6[""], 1, 1 == 1, id_1);
  assign #(1, 1) id_8 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4,
    output supply0 id_5,
    input wand id_6,
    input tri id_7,
    input wire id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    input tri id_15,
    input uwire id_16,
    output uwire id_17,
    input wire id_18,
    input tri1 id_19,
    input supply1 id_20,
    input tri1 id_21,
    input wire id_22,
    output wire id_23,
    output supply1 id_24,
    input tri id_25,
    input tri id_26,
    input supply0 id_27,
    output uwire id_28
);
  wire id_30, id_31, id_32, id_33, id_34 = id_32, id_35, id_36, id_37, id_38;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_15,
      id_8
  );
endmodule
