# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 09:02:11  May 31, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		music_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M02SCM153I7G
set_global_assignment -name TOP_LEVEL_ENTITY music
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:02:11  MAY 31, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
set_location_assignment PIN_J5 -to CLK_12
set_location_assignment PIN_E2 -to LED_0[8]
set_location_assignment PIN_L1 -to LED_0[7]
set_location_assignment PIN_G5 -to LED_0[6]
set_location_assignment PIN_F5 -to LED_0[5]
set_location_assignment PIN_G2 -to LED_0[4]
set_location_assignment PIN_J2 -to LED_0[3]
set_location_assignment PIN_K2 -to LED_0[2]
set_location_assignment PIN_D2 -to LED_0[1]
set_location_assignment PIN_E1 -to LED_0[0]
set_location_assignment PIN_B1 -to LED_1[8]
set_location_assignment PIN_R2 -to LED_1[7]
set_location_assignment PIN_C2 -to LED_1[6]
set_location_assignment PIN_C1 -to LED_1[5]
set_location_assignment PIN_N1 -to LED_1[4]
set_location_assignment PIN_P1 -to LED_1[3]
set_location_assignment PIN_P2 -to LED_1[2]
set_location_assignment PIN_A2 -to LED_1[1]
set_location_assignment PIN_A3 -to LED_1[0]
set_location_assignment PIN_H11 -to SW_1
set_location_assignment PIN_B14 -to SPK
set_location_assignment PIN_P6 -to col[3]
set_location_assignment PIN_R5 -to col[2]
set_location_assignment PIN_L7 -to col[1]
set_location_assignment PIN_P4 -to col[0]
set_location_assignment PIN_R7 -to row[3]
set_location_assignment PIN_P7 -to row[2]
set_location_assignment PIN_P8 -to row[1]
set_location_assignment PIN_P9 -to row[0]
set_location_assignment PIN_J9 -to rst
set_location_assignment PIN_J12 -to SW_0
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIF_FILE MXBC_music.mif
set_global_assignment -name VERILOG_FILE core/piano/mux2_2.v
set_global_assignment -name VERILOG_FILE core/piano/tone.v
set_global_assignment -name VERILOG_FILE core/piano/PWM.v
set_global_assignment -name VERILOG_FILE core/piano/Electric_Piano.v
set_global_assignment -name VERILOG_FILE core/piano/Beeper.v
set_global_assignment -name VERILOG_FILE core/piano/Array_KeyBoard.v
set_global_assignment -name MIF_FILE Outer_Wilds.mif
set_global_assignment -name VERILOG_FILE core/DECL7S.v
set_global_assignment -name VERILOG_FILE RAM78_2.v
set_global_assignment -name MIF_FILE QBY_music.mif
set_global_assignment -name MIF_FILE LZ_music.mif
set_global_assignment -name VERILOG_FILE RAM78.v
set_global_assignment -name VERILOG_FILE core/SPKER.v
set_global_assignment -name VERILOG_FILE core/FDIV.v
set_global_assignment -name VERILOG_FILE core/F_CODE.v
set_global_assignment -name VERILOG_FILE core/CNT138T.v
set_global_assignment -name QIP_FILE core/PLL20.qip
set_global_assignment -name BDF_FILE music.bdf
set_global_assignment -name VERILOG_FILE core/mux2_1.v
set_global_assignment -name VERILOG_FILE core/DECL7S_2.v
set_global_assignment -name VECTOR_WAVEFORM_FILE core/piano/Waveform1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform2.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top