---
title: Verilogå­¦ä¹ 
author: pigLoveRabbit
tags:
  - pytorch
categories:
  - verilog
  - ç¡¬ä»¶
date: 2026-01-18 21:00:00
---
![pytorch](/images/verilog_eg.png)
<!-- more -->

## åŸºæœ¬è¯­æ³•
Verilog HDLï¼ˆç®€ç§° Verilog ï¼‰æ˜¯ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œç”¨äºæ•°å­—ç”µè·¯çš„ç³»ç»Ÿè®¾è®¡ã€‚å¯å¯¹ç®—æ³•çº§ã€é—¨çº§ã€å¼€å…³çº§ç­‰å¤šç§æŠ½è±¡è®¾è®¡å±‚æ¬¡è¿›è¡Œå»ºæ¨¡ã€‚  
Verilog ç»§æ‰¿äº† C è¯­è¨€çš„å¤šç§æ“ä½œç¬¦å’Œç»“æ„ï¼Œä¸å¦ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ VHDL ç›¸æ¯”ï¼Œè¯­æ³•ä¸æ˜¯å¾ˆä¸¥æ ¼ï¼Œä»£ç æ›´åŠ ç®€æ´ï¼Œæ›´å®¹æ˜“ä¸Šæ‰‹ã€‚  
Verilog ä¸ä»…å®šä¹‰äº†è¯­æ³•ï¼Œè¿˜å¯¹è¯­æ³•ç»“æ„éƒ½å®šä¹‰äº†æ¸…æ™°çš„ä»¿çœŸè¯­ä¹‰ã€‚å› æ­¤ï¼ŒVerilog ç¼–å†™çš„æ•°å­—æ¨¡å‹å°±èƒ½å¤Ÿä½¿ç”¨ Verilog ä»¿çœŸå™¨è¿›è¡ŒéªŒè¯ã€‚

---

## ç®€å•æ¨¡å—è°ƒç”¨ä¾‹å­
ä½¿ç”¨ **Icarus Verilogï¼ˆiverilogï¼‰** æ—¶ï¼Œç›®å½•ç»“æ„å¯ä»¥éå¸¸ç®€å•ï¼Œå› ä¸ºå®ƒæ˜¯å‘½ä»¤è¡Œå·¥å…·ï¼Œä¸å¼ºåˆ¶è¦æ±‚ç‰¹å®šé¡¹ç›®ç»“æ„ã€‚ä½†ä¸ºäº†æ¸…æ™°å’Œå¯ç»´æŠ¤æ€§ï¼Œå»ºè®®é‡‡ç”¨å¦‚ä¸‹ç»„ç»‡æ–¹å¼ï¼š

---

### ğŸ“ æ¨èçš„ç›®å½•ç»“æ„ï¼ˆé’ˆå¯¹ä½ çš„ 01 ç¤ºä¾‹ï¼‰

```bash
your_project/
â”œâ”€â”€ src/               # å­˜æ”¾è®¾è®¡æºæ–‡ä»¶ï¼ˆDesignï¼‰
â”‚   â”œâ”€â”€ and_gate.v
â”‚   â””â”€â”€ top.v
â””â”€â”€ tb/                # å­˜æ”¾æµ‹è¯•å¹³å°ï¼ˆTestbenchï¼‰
    â””â”€â”€ tb_top.v
```

æˆ–è€…æ›´ç®€å•çš„æ‰å¹³ç»“æ„ï¼ˆé€‚åˆå°é¡¹ç›®ï¼‰ï¼š

```bash
your_project/
â”œâ”€â”€ and_gate.v
â”œâ”€â”€ top.v
â””â”€â”€ tb_top.v
```

> âœ… å¯¹äºä½ è¿™ä¸ªå°ä¾‹å­ï¼Œ**æ‰å¹³ç»“æ„å®Œå…¨è¶³å¤Ÿ**ã€‚

---

### ğŸ”§ å…·ä½“æ“ä½œæ­¥éª¤ï¼ˆä»¥æ‰å¹³ç»“æ„ä¸ºä¾‹ï¼‰

#### 1. åˆ›å»ºä¸‰ä¸ªæ–‡ä»¶

- `and_gate.v`
- `top.v`
- `tb_top.v`

å†…å®¹åˆ†åˆ«å¦‚ä¸‹ï¼š

##### â–¶ `and_gate.v`
```verilog
module and_gate (
    input  wire a,
    input  wire b,
    output wire y
);
    assign y = a & b;
endmodule
```

##### â–¶ `top.v`
```verilog
module top (
    input  wire in1,
    input  wire in2,
    output wire out
);
    and_gate u_and (
        .a(in1),
        .b(in2),
        .y(out)
    );
endmodule
```

##### â–¶ `tb_top.v`
```verilog
`timescale 1ns / 1ps

module tb_top;
    reg  in1;
    reg  in2;
    wire out;

    top u_dut (
        .in1(in1),
        .in2(in2),
        .out(out)
    );

    initial begin
        $display("Time\tin1\tin2\tout");
        $monitor("%0t\t%b\t%b\t%b", $time, in1, in2, out);
        in1 = 0; in2 = 0; #10;
        in1 = 0; in2 = 1; #10;
        in1 = 1; in2 = 0; #10;
        in1 = 1; in2 = 1; #10;
        $finish;
    end
endmodule
```

---

#### 2. æ‰“å¼€ç»ˆç«¯ï¼Œè¿›å…¥è¯¥ç›®å½•

```bash
cd your_project
```

#### 3. ç¼–è¯‘æ‰€æœ‰ Verilog æ–‡ä»¶

```bash
iverilog -o sim top.v and_gate.v tb_top.v
```

> ğŸ’¡ é¡ºåºæ— å…³ç´§è¦ï¼Œä½† **testbench å¿…é¡»åŒ…å«é¡¶å±‚ä»¿çœŸæ¨¡å—ï¼ˆè¿™é‡Œæ˜¯ `tb_top`ï¼‰**ï¼Œè€Œ `iverilog` ä¼šè‡ªåŠ¨è§£ææ¨¡å—ä¾èµ–ã€‚

ä½ ä¹Ÿå¯ä»¥ç®€å†™ä¸ºï¼š
```bash
iverilog -o sim *.v
```

#### 4. è¿è¡Œä»¿çœŸ

```bash
vvp sim
```

#### 5. æŸ¥çœ‹è¾“å‡ºï¼ˆé¢„æœŸï¼‰

```
Time    in1     in2     out
0       0       0       0
10      0       1       0
20      1       0       0
30      1       1       1
```

âœ… æˆåŠŸï¼



å‚è€ƒ:  
* [verilog-project-1](https://digilent.com/reference/learn/software/tutorials/verilog-project-1/start)
