// Seed: 2750973106
macromodule module_0 (
    id_1
);
  input wire id_1;
  tri1 id_2, id_3, id_4;
  assign id_3 = id_3;
  wire id_5;
  wire id_6;
endmodule
module module_1;
  wand id_1, id_3 = 1 - 1;
  wand id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_8 = 0;
  if (id_1) begin : LABEL_0
    begin : LABEL_0
      wire id_5;
      wire id_6;
      wire id_7;
    end
    assign id_3 = id_4;
    assign id_4 = 1'b0;
    parameter id_8 = 1;
    wire id_9;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  if (-1 - id_11)
    final
      if (id_8) id_9 <= id_8;
      else $display;
  else assign id_3 = id_7;
  parameter id_13 = id_5;
  module_0 modCall_1 (id_12);
  assign id_6 = -1;
  wire id_14;
endmodule
