ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** 
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** /**
  62:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f0xx_hal_msp.c ****   */
  64:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 3


  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE40:
  79              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_SPI_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_SPI_MspInit:
  87              	.LVL0:
  88              	.LFB41:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 4


  87:Core/Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 87 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 88B0     		sub	sp, sp, #32
  99              		.cfi_def_cfa_offset 40
 100 0004 0400     		movs	r4, r0
  88:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 88 3 is_stmt 1 view .LVU16
 102              		.loc 1 88 20 is_stmt 0 view .LVU17
 103 0006 1422     		movs	r2, #20
 104 0008 0021     		movs	r1, #0
 105 000a 03A8     		add	r0, sp, #12
 106              	.LVL1:
 107              		.loc 1 88 20 view .LVU18
 108 000c FFF7FEFF 		bl	memset
 109              	.LVL2:
  89:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 110              		.loc 1 89 3 is_stmt 1 view .LVU19
 111              		.loc 1 89 10 is_stmt 0 view .LVU20
 112 0010 2268     		ldr	r2, [r4]
 113              		.loc 1 89 5 view .LVU21
 114 0012 124B     		ldr	r3, .L7
 115 0014 9A42     		cmp	r2, r3
 116 0016 01D0     		beq	.L6
 117              	.L4:
  90:Core/Src/stm32f0xx_hal_msp.c ****   {
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c **** 
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  99:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 100:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 101:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 102:Core/Src/stm32f0xx_hal_msp.c ****     */
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 108:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f0xx_hal_msp.c **** 
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 111:Core/Src/stm32f0xx_hal_msp.c **** 
 112:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 113:Core/Src/stm32f0xx_hal_msp.c ****   }
 114:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 5


 115:Core/Src/stm32f0xx_hal_msp.c **** }
 118              		.loc 1 115 1 view .LVU22
 119 0018 08B0     		add	sp, sp, #32
 120              		@ sp needed
 121              	.LVL3:
 122              		.loc 1 115 1 view .LVU23
 123 001a 10BD     		pop	{r4, pc}
 124              	.LVL4:
 125              	.L6:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 126              		.loc 1 95 5 is_stmt 1 view .LVU24
 127              	.LBB4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 128              		.loc 1 95 5 view .LVU25
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 129              		.loc 1 95 5 view .LVU26
 130 001c 104B     		ldr	r3, .L7+4
 131 001e 9A69     		ldr	r2, [r3, #24]
 132 0020 8021     		movs	r1, #128
 133 0022 4901     		lsls	r1, r1, #5
 134 0024 0A43     		orrs	r2, r1
 135 0026 9A61     		str	r2, [r3, #24]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 136              		.loc 1 95 5 view .LVU27
 137 0028 9A69     		ldr	r2, [r3, #24]
 138 002a 0A40     		ands	r2, r1
 139 002c 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU28
 141 002e 019A     		ldr	r2, [sp, #4]
 142              	.LBE4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 143              		.loc 1 95 5 view .LVU29
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 144              		.loc 1 97 5 view .LVU30
 145              	.LBB5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 146              		.loc 1 97 5 view .LVU31
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 147              		.loc 1 97 5 view .LVU32
 148 0030 5A69     		ldr	r2, [r3, #20]
 149 0032 8021     		movs	r1, #128
 150 0034 8902     		lsls	r1, r1, #10
 151 0036 0A43     		orrs	r2, r1
 152 0038 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 153              		.loc 1 97 5 view .LVU33
 154 003a 5B69     		ldr	r3, [r3, #20]
 155 003c 0B40     		ands	r3, r1
 156 003e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 157              		.loc 1 97 5 view .LVU34
 158 0040 029B     		ldr	r3, [sp, #8]
 159              	.LBE5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU35
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 6


 161              		.loc 1 103 5 view .LVU36
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 103 25 is_stmt 0 view .LVU37
 163 0042 E023     		movs	r3, #224
 164 0044 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 165              		.loc 1 104 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 104 26 is_stmt 0 view .LVU39
 167 0046 DE3B     		subs	r3, r3, #222
 168 0048 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 169              		.loc 1 105 5 is_stmt 1 view .LVU40
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 170              		.loc 1 106 5 view .LVU41
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 171              		.loc 1 106 27 is_stmt 0 view .LVU42
 172 004a 0133     		adds	r3, r3, #1
 173 004c 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 107 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32f0xx_hal_msp.c **** 
 175              		.loc 1 108 5 view .LVU44
 176 004e 9020     		movs	r0, #144
 177 0050 03A9     		add	r1, sp, #12
 178 0052 C005     		lsls	r0, r0, #23
 179 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL5:
 181              		.loc 1 115 1 is_stmt 0 view .LVU45
 182 0058 DEE7     		b	.L4
 183              	.L8:
 184 005a C046     		.align	2
 185              	.L7:
 186 005c 00300140 		.word	1073819648
 187 0060 00100240 		.word	1073876992
 188              		.cfi_endproc
 189              	.LFE41:
 191              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_SPI_MspDeInit
 194              		.syntax unified
 195              		.code	16
 196              		.thumb_func
 198              	HAL_SPI_MspDeInit:
 199              	.LVL6:
 200              	.LFB42:
 116:Core/Src/stm32f0xx_hal_msp.c **** 
 117:Core/Src/stm32f0xx_hal_msp.c **** /**
 118:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 119:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 121:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f0xx_hal_msp.c **** */
 123:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 124:Core/Src/stm32f0xx_hal_msp.c **** {
 201              		.loc 1 124 1 is_stmt 1 view -0
 202              		.cfi_startproc
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 7


 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		.loc 1 124 1 is_stmt 0 view .LVU47
 206 0000 10B5     		push	{r4, lr}
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 4, -8
 209              		.cfi_offset 14, -4
 125:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 210              		.loc 1 125 3 is_stmt 1 view .LVU48
 211              		.loc 1 125 10 is_stmt 0 view .LVU49
 212 0002 0268     		ldr	r2, [r0]
 213              		.loc 1 125 5 view .LVU50
 214 0004 074B     		ldr	r3, .L12
 215 0006 9A42     		cmp	r2, r3
 216 0008 00D0     		beq	.L11
 217              	.LVL7:
 218              	.L9:
 126:Core/Src/stm32f0xx_hal_msp.c ****   {
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 129:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 130:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 133:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 134:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 135:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 136:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 137:Core/Src/stm32f0xx_hal_msp.c ****     */
 138:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 140:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 141:Core/Src/stm32f0xx_hal_msp.c **** 
 142:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 143:Core/Src/stm32f0xx_hal_msp.c ****   }
 144:Core/Src/stm32f0xx_hal_msp.c **** 
 145:Core/Src/stm32f0xx_hal_msp.c **** }
 219              		.loc 1 145 1 view .LVU51
 220              		@ sp needed
 221 000a 10BD     		pop	{r4, pc}
 222              	.LVL8:
 223              	.L11:
 131:Core/Src/stm32f0xx_hal_msp.c **** 
 224              		.loc 1 131 5 is_stmt 1 view .LVU52
 225 000c 064A     		ldr	r2, .L12+4
 226 000e 9369     		ldr	r3, [r2, #24]
 227 0010 0649     		ldr	r1, .L12+8
 228 0012 0B40     		ands	r3, r1
 229 0014 9361     		str	r3, [r2, #24]
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 230              		.loc 1 138 5 view .LVU53
 231 0016 9020     		movs	r0, #144
 232              	.LVL9:
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 233              		.loc 1 138 5 is_stmt 0 view .LVU54
 234 0018 E021     		movs	r1, #224
 235 001a C005     		lsls	r0, r0, #23
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 8


 236 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 237              	.LVL10:
 238              		.loc 1 145 1 view .LVU55
 239 0020 F3E7     		b	.L9
 240              	.L13:
 241 0022 C046     		.align	2
 242              	.L12:
 243 0024 00300140 		.word	1073819648
 244 0028 00100240 		.word	1073876992
 245 002c FFEFFFFF 		.word	-4097
 246              		.cfi_endproc
 247              	.LFE42:
 249              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 250              		.align	1
 251              		.global	HAL_UART_MspInit
 252              		.syntax unified
 253              		.code	16
 254              		.thumb_func
 256              	HAL_UART_MspInit:
 257              	.LVL11:
 258              	.LFB43:
 146:Core/Src/stm32f0xx_hal_msp.c **** 
 147:Core/Src/stm32f0xx_hal_msp.c **** /**
 148:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 149:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 151:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f0xx_hal_msp.c **** */
 153:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 154:Core/Src/stm32f0xx_hal_msp.c **** {
 259              		.loc 1 154 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 32
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		.loc 1 154 1 is_stmt 0 view .LVU57
 264 0000 10B5     		push	{r4, lr}
 265              		.cfi_def_cfa_offset 8
 266              		.cfi_offset 4, -8
 267              		.cfi_offset 14, -4
 268 0002 88B0     		sub	sp, sp, #32
 269              		.cfi_def_cfa_offset 40
 270 0004 0400     		movs	r4, r0
 155:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 271              		.loc 1 155 3 is_stmt 1 view .LVU58
 272              		.loc 1 155 20 is_stmt 0 view .LVU59
 273 0006 1422     		movs	r2, #20
 274 0008 0021     		movs	r1, #0
 275 000a 03A8     		add	r0, sp, #12
 276              	.LVL12:
 277              		.loc 1 155 20 view .LVU60
 278 000c FFF7FEFF 		bl	memset
 279              	.LVL13:
 156:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 280              		.loc 1 156 3 is_stmt 1 view .LVU61
 281              		.loc 1 156 11 is_stmt 0 view .LVU62
 282 0010 2268     		ldr	r2, [r4]
 283              		.loc 1 156 5 view .LVU63
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 9


 284 0012 134B     		ldr	r3, .L17
 285 0014 9A42     		cmp	r2, r3
 286 0016 01D0     		beq	.L16
 287              	.L14:
 157:Core/Src/stm32f0xx_hal_msp.c ****   {
 158:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 159:Core/Src/stm32f0xx_hal_msp.c **** 
 160:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 161:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 162:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 163:Core/Src/stm32f0xx_hal_msp.c **** 
 164:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 165:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 166:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 167:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 168:Core/Src/stm32f0xx_hal_msp.c ****     */
 169:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 173:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 174:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 177:Core/Src/stm32f0xx_hal_msp.c **** 
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 179:Core/Src/stm32f0xx_hal_msp.c ****   }
 180:Core/Src/stm32f0xx_hal_msp.c **** 
 181:Core/Src/stm32f0xx_hal_msp.c **** }
 288              		.loc 1 181 1 view .LVU64
 289 0018 08B0     		add	sp, sp, #32
 290              		@ sp needed
 291              	.LVL14:
 292              		.loc 1 181 1 view .LVU65
 293 001a 10BD     		pop	{r4, pc}
 294              	.LVL15:
 295              	.L16:
 162:Core/Src/stm32f0xx_hal_msp.c **** 
 296              		.loc 1 162 5 is_stmt 1 view .LVU66
 297              	.LBB6:
 162:Core/Src/stm32f0xx_hal_msp.c **** 
 298              		.loc 1 162 5 view .LVU67
 162:Core/Src/stm32f0xx_hal_msp.c **** 
 299              		.loc 1 162 5 view .LVU68
 300 001c 114B     		ldr	r3, .L17+4
 301 001e 9A69     		ldr	r2, [r3, #24]
 302 0020 8021     		movs	r1, #128
 303 0022 C901     		lsls	r1, r1, #7
 304 0024 0A43     		orrs	r2, r1
 305 0026 9A61     		str	r2, [r3, #24]
 162:Core/Src/stm32f0xx_hal_msp.c **** 
 306              		.loc 1 162 5 view .LVU69
 307 0028 9A69     		ldr	r2, [r3, #24]
 308 002a 0A40     		ands	r2, r1
 309 002c 0192     		str	r2, [sp, #4]
 162:Core/Src/stm32f0xx_hal_msp.c **** 
 310              		.loc 1 162 5 view .LVU70
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 10


 311 002e 019A     		ldr	r2, [sp, #4]
 312              	.LBE6:
 162:Core/Src/stm32f0xx_hal_msp.c **** 
 313              		.loc 1 162 5 view .LVU71
 164:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 314              		.loc 1 164 5 view .LVU72
 315              	.LBB7:
 164:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 316              		.loc 1 164 5 view .LVU73
 164:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 317              		.loc 1 164 5 view .LVU74
 318 0030 5A69     		ldr	r2, [r3, #20]
 319 0032 8021     		movs	r1, #128
 320 0034 8902     		lsls	r1, r1, #10
 321 0036 0A43     		orrs	r2, r1
 322 0038 5A61     		str	r2, [r3, #20]
 164:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 323              		.loc 1 164 5 view .LVU75
 324 003a 5B69     		ldr	r3, [r3, #20]
 325 003c 0B40     		ands	r3, r1
 326 003e 0293     		str	r3, [sp, #8]
 164:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 327              		.loc 1 164 5 view .LVU76
 328 0040 029B     		ldr	r3, [sp, #8]
 329              	.LBE7:
 164:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 330              		.loc 1 164 5 view .LVU77
 169:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 169 5 view .LVU78
 169:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 169 25 is_stmt 0 view .LVU79
 333 0042 C023     		movs	r3, #192
 334 0044 DB00     		lsls	r3, r3, #3
 335 0046 0393     		str	r3, [sp, #12]
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 170 5 is_stmt 1 view .LVU80
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 337              		.loc 1 170 26 is_stmt 0 view .LVU81
 338 0048 0223     		movs	r3, #2
 339 004a 0493     		str	r3, [sp, #16]
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 340              		.loc 1 171 5 is_stmt 1 view .LVU82
 172:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 341              		.loc 1 172 5 view .LVU83
 172:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 342              		.loc 1 172 27 is_stmt 0 view .LVU84
 343 004c 0133     		adds	r3, r3, #1
 344 004e 0693     		str	r3, [sp, #24]
 173:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 345              		.loc 1 173 5 is_stmt 1 view .LVU85
 173:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 346              		.loc 1 173 31 is_stmt 0 view .LVU86
 347 0050 023B     		subs	r3, r3, #2
 348 0052 0793     		str	r3, [sp, #28]
 174:Core/Src/stm32f0xx_hal_msp.c **** 
 349              		.loc 1 174 5 is_stmt 1 view .LVU87
 350 0054 9020     		movs	r0, #144
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 11


 351 0056 03A9     		add	r1, sp, #12
 352 0058 C005     		lsls	r0, r0, #23
 353 005a FFF7FEFF 		bl	HAL_GPIO_Init
 354              	.LVL16:
 355              		.loc 1 181 1 is_stmt 0 view .LVU88
 356 005e DBE7     		b	.L14
 357              	.L18:
 358              		.align	2
 359              	.L17:
 360 0060 00380140 		.word	1073821696
 361 0064 00100240 		.word	1073876992
 362              		.cfi_endproc
 363              	.LFE43:
 365              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 366              		.align	1
 367              		.global	HAL_UART_MspDeInit
 368              		.syntax unified
 369              		.code	16
 370              		.thumb_func
 372              	HAL_UART_MspDeInit:
 373              	.LVL17:
 374              	.LFB44:
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 183:Core/Src/stm32f0xx_hal_msp.c **** /**
 184:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 185:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 186:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 187:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 188:Core/Src/stm32f0xx_hal_msp.c **** */
 189:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 190:Core/Src/stm32f0xx_hal_msp.c **** {
 375              		.loc 1 190 1 is_stmt 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		.loc 1 190 1 is_stmt 0 view .LVU90
 380 0000 10B5     		push	{r4, lr}
 381              		.cfi_def_cfa_offset 8
 382              		.cfi_offset 4, -8
 383              		.cfi_offset 14, -4
 191:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 384              		.loc 1 191 3 is_stmt 1 view .LVU91
 385              		.loc 1 191 11 is_stmt 0 view .LVU92
 386 0002 0268     		ldr	r2, [r0]
 387              		.loc 1 191 5 view .LVU93
 388 0004 074B     		ldr	r3, .L22
 389 0006 9A42     		cmp	r2, r3
 390 0008 00D0     		beq	.L21
 391              	.LVL18:
 392              	.L19:
 192:Core/Src/stm32f0xx_hal_msp.c ****   {
 193:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 194:Core/Src/stm32f0xx_hal_msp.c **** 
 195:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 196:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 198:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 12


 199:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 200:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 201:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 202:Core/Src/stm32f0xx_hal_msp.c ****     */
 203:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 204:Core/Src/stm32f0xx_hal_msp.c **** 
 205:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 206:Core/Src/stm32f0xx_hal_msp.c **** 
 207:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 208:Core/Src/stm32f0xx_hal_msp.c ****   }
 209:Core/Src/stm32f0xx_hal_msp.c **** 
 210:Core/Src/stm32f0xx_hal_msp.c **** }
 393              		.loc 1 210 1 view .LVU94
 394              		@ sp needed
 395 000a 10BD     		pop	{r4, pc}
 396              	.LVL19:
 397              	.L21:
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 398              		.loc 1 197 5 is_stmt 1 view .LVU95
 399 000c 064A     		ldr	r2, .L22+4
 400 000e 9369     		ldr	r3, [r2, #24]
 401 0010 0649     		ldr	r1, .L22+8
 402 0012 0B40     		ands	r3, r1
 403 0014 9361     		str	r3, [r2, #24]
 203:Core/Src/stm32f0xx_hal_msp.c **** 
 404              		.loc 1 203 5 view .LVU96
 405 0016 C021     		movs	r1, #192
 406 0018 9020     		movs	r0, #144
 407              	.LVL20:
 203:Core/Src/stm32f0xx_hal_msp.c **** 
 408              		.loc 1 203 5 is_stmt 0 view .LVU97
 409 001a C900     		lsls	r1, r1, #3
 410 001c C005     		lsls	r0, r0, #23
 411 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 412              	.LVL21:
 413              		.loc 1 210 1 view .LVU98
 414 0022 F2E7     		b	.L19
 415              	.L23:
 416              		.align	2
 417              	.L22:
 418 0024 00380140 		.word	1073821696
 419 0028 00100240 		.word	1073876992
 420 002c FFBFFFFF 		.word	-16385
 421              		.cfi_endproc
 422              	.LFE44:
 424              		.text
 425              	.Letext0:
 426              		.file 2 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 427              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 428              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 429              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 430              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 431              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 432              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 433              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 434              		.file 10 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:80     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:86     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:186    .text.HAL_SPI_MspInit:0000005c $d
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:192    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:198    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:243    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:250    .text.HAL_UART_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:256    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:360    .text.HAL_UART_MspInit:00000060 $d
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:366    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:372    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccZ9YVcm.s:418    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
