
---------- Begin Simulation Statistics ----------
final_tick                               2157742228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702304                       # Number of bytes of host memory used
host_op_rate                                    60857                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38821.29                       # Real time elapsed on the host
host_tick_rate                               55581413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354953529                       # Number of instructions simulated
sim_ops                                    2362562443                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.157742                       # Number of seconds simulated
sim_ticks                                2157742228000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.424389                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292707441                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334812109                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19495881                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461708070                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38957728                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39590739                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          633011                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587172492                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972409                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13766958                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555049420                       # Number of branches committed
system.cpu0.commit.bw_lim_events             55605303                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419500                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       95726892                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224876873                       # Number of instructions committed
system.cpu0.commit.committedOps            2228684030                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4029459434                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.553098                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.284631                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2923119117     72.54%     72.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    656674558     16.30%     88.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    168810761      4.19%     93.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    162573799      4.03%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35855541      0.89%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11059977      0.27%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7220566      0.18%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8539812      0.21%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     55605303      1.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4029459434                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44165383                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150980999                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691562863                       # Number of loads committed
system.cpu0.commit.membars                    7608892                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608898      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238814228     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695364716     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264777902     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228684030                       # Class of committed instruction
system.cpu0.commit.refs                     960142646                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224876873                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228684030                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.936231                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.936231                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            681874614                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5752378                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291407960                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2360577965                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1726809963                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1616196159                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13791538                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18484851                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10821320                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587172492                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422623772                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2338440925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5718859                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2389253723                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          395                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39041044                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136302                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1691531639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331665169                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.554625                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4049493594                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.590953                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2368535152     58.49%     58.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1244987510     30.74%     89.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229300543      5.66%     94.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167528778      4.14%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24290825      0.60%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7004622      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  228602      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612000      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5562      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4049493594                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      258381652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13963865                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567209614                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534437                       # Inst execution rate
system.cpu0.iew.exec_refs                  1001252458                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275270536                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              562228709                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728337993                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810920                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6828554                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277059918                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2324370957                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            725981922                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10996532                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2302286071                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3603528                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10038729                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13791538                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17758729                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       215247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33718018                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        64138                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24851                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8799397                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36775130                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8480135                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24851                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2008385                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11955480                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                956066377                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2285333696                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892083                       # average fanout of values written-back
system.cpu0.iew.wb_producers                852890633                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.530501                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2285490075                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2813982227                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1459575204                       # number of integer regfile writes
system.cpu0.ipc                              0.516467                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516467                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611882      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1277135481     55.21%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18331811      0.79%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802432      0.16%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           734530510     31.75%     88.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271870438     11.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2313282604                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4982986                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002154                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 804654     16.15%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3676024     73.77%     89.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               502306     10.08%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2310653656                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8681354975                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2285333646                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2420081280                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2312950732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2313282604                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420225                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       95686923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           313290                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           725                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42194213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4049493594                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571252                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2353885663     58.13%     58.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1210229393     29.89%     88.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383914112      9.48%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79749200      1.97%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16686300      0.41%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2331312      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1611196      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             782893      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             303525      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4049493594                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536989                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39980394                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5306316                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728337993                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277059918                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4307875246                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7615694                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              607927041                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421370917                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25813027                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1743203508                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22577914                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54698                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2865484575                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2343498258                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1504459784                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1608441157                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27025180                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13791538                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             75912494                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                83088862                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2865484531                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        217856                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8875                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52147055                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8829                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6298227847                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4668919416                       # The number of ROB writes
system.cpu0.timesIdled                       56292271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.530357                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17861454                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19096959                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1769722                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32467132                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            906332                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         918604                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12272                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35654164                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48180                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1374310                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29519046                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3400299                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14583901                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076656                       # Number of instructions committed
system.cpu1.commit.committedOps             133878413                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    677019001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197747                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.882403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    622086868     91.89%     91.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27192588      4.02%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8946723      1.32%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8765216      1.29%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2032651      0.30%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       731751      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3535355      0.52%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       327550      0.05%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3400299      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    677019001                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457343                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282530                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891684                       # Number of loads committed
system.cpu1.commit.membars                    7603277                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603277      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457787     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693259     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123946      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133878413                       # Class of committed instruction
system.cpu1.commit.refs                      48817217                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076656                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878413                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.231993                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.231993                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            598550120                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               413438                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17221122                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154191560                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21159544                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49897632                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1375778                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1104723                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8805507                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35654164                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20988754                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    655722536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               141359                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154981193                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3542380                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052389                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22294854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18767786                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227726                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         679788581                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.233578                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.681290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               585133058     86.08%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53911965      7.93%     94.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24686792      3.63%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10733930      1.58%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3387360      0.50%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1868640      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65298      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     753      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     785      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           679788581                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         771583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1501877                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31565718                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211637                       # Inst execution rate
system.cpu1.iew.exec_refs                    51896285                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12308343                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              512165231                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40115070                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802240                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1105396                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12596522                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148450566                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39587942                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1448900                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144031691                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3452469                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5422485                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1375778                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13019288                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        56808                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1108297                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31807                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1774                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4652                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3223386                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       670989                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1774                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       522028                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        979849                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82972288                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143027900                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849710                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70502356                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.210162                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143071672                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179103733                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96168215                       # number of integer regfile writes
system.cpu1.ipc                              0.191132                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191132                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603384      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85546198     58.80%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43783584     30.10%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8547279      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145480591                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4213778                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028965                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 808900     19.20%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3053793     72.47%     91.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               351083      8.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142090971                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         975263429                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143027888                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163024163                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137044904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145480591                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405662                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14572152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           299914                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           249                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5951294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    679788581                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214009                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.686944                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          591872036     87.07%     87.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56245758      8.27%     95.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17987848      2.65%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6024387      0.89%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5299522      0.78%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             817410      0.12%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1047632      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             336858      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             157130      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      679788581                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213766                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23687368                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2282044                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40115070                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12596522                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       680560164                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3634917108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              551838678                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331596                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24935684                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24368282                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4585702                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45348                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189378342                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151908248                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102106151                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53550961                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18170758                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1375778                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48625321                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12774555                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189378330                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29561                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49357479                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   822080769                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299703370                       # The number of ROB writes
system.cpu1.timesIdled                          15956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6254584                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31311                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6511235                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20263557                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12101138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24125890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       308868                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78202                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122535911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7810388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245103392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7888590                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7286265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5525438                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6499195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4813912                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4813908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7286265                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           453                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36226063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36226063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1128039104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1128039104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12101257                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12101257    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12101257                       # Request fanout histogram
system.membus.respLayer1.occupancy        63654829295                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         49514497343                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    543978642.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   726930224.196227                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1657533500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2153934377500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3807850500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356333650                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356333650                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356333650                       # number of overall hits
system.cpu0.icache.overall_hits::total      356333650                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66290122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66290122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66290122                       # number of overall misses
system.cpu0.icache.overall_misses::total     66290122                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 862408355497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 862408355497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 862408355497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 862408355497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422623772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422623772                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422623772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422623772                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156854                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156854                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156854                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156854                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13009.605798                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13009.605798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13009.605798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13009.605798                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1670                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.388889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62509757                       # number of writebacks
system.cpu0.icache.writebacks::total         62509757                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3780331                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3780331                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3780331                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3780331                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62509791                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62509791                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62509791                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62509791                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 764704277999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 764704277999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 764704277999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 764704277999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147909                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147909                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147909                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147909                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12233.352020                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12233.352020                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12233.352020                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12233.352020                       # average overall mshr miss latency
system.cpu0.icache.replacements              62509757                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356333650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356333650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66290122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66290122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 862408355497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 862408355497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422623772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422623772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156854                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13009.605798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13009.605798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3780331                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3780331                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62509791                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62509791                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 764704277999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 764704277999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147909                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147909                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12233.352020                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12233.352020                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418843212                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62509757                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.700445                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        907757333                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       907757333                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    864724646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       864724646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    864724646                       # number of overall hits
system.cpu0.dcache.overall_hits::total      864724646                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     82641393                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      82641393                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     82641393                       # number of overall misses
system.cpu0.dcache.overall_misses::total     82641393                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2127589115054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2127589115054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2127589115054                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2127589115054                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947366039                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947366039                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947366039                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947366039                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087233                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087233                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087233                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087233                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25744.836066                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25744.836066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25744.836066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25744.836066                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14180392                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1299516                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           241131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15760                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.807835                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.456599                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56310229                       # number of writebacks
system.cpu0.dcache.writebacks::total         56310229                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27792080                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27792080                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27792080                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27792080                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54849313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54849313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54849313                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54849313                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 961122291886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 961122291886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 961122291886                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 961122291886                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17522.959529                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17522.959529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17522.959529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17522.959529                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56310229                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    614939420                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      614939420                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     67654570                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     67654570                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1451101334000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1451101334000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682593990                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682593990                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21448.681649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21448.681649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18925735                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18925735                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48728835                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48728835                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 743997043500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 743997043500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15268.106523                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15268.106523                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249785226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249785226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14986823                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14986823                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 676487781054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 676487781054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264772049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264772049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056603                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056603                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45138.838368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45138.838368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8866345                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8866345                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6120478                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6120478                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 217125248386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 217125248386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023116                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023116                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35475.210986                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35475.210986                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13401000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13401000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.464964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.464964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4843.151428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4843.151428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2750                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67352.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67352.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       677000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       677000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025370                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025370                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4543.624161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4543.624161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       529000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       529000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025370                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025370                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3550.335570                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3550.335570                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333686                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333686                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468175                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468175                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129438630500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129438630500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386173                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386173                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88162.944131                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88162.944131                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468175                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468175                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127970455500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127970455500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386173                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386173                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87162.944131                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87162.944131                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995545                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          923384042                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56317237                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.396118                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995545                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958676717                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958676717                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62406754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51993694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              763622                       # number of demand (read+write) hits
system.l2.demand_hits::total                115181113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62406754                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51993694                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17043                       # number of overall hits
system.l2.overall_hits::.cpu1.data             763622                       # number of overall hits
system.l2.overall_hits::total               115181113                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            103036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4315797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2937529                       # number of demand (read+write) misses
system.l2.demand_misses::total                7362254                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           103036                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4315797                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5892                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2937529                       # number of overall misses
system.l2.overall_misses::total               7362254                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8785863500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 425215853996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    559447000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 301594665997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     736155830493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8785863500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 425215853996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    559447000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 301594665997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    736155830493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62509790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56309491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3701151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122543367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62509790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56309491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3701151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122543367                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001648                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.256900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.793680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060079                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001648                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.256900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.793680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060079                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85269.842579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98525.452888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94950.271555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102669.511006                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99990.550515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85269.842579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98525.452888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94950.271555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102669.511006                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99990.550515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5684                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        87                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      65.333333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4016794                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5525438                       # number of writebacks
system.l2.writebacks::total                   5525438                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         167993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          72914                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              240966                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        167993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         72914                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             240966                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       103017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4147804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2864615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7121288                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       103017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4147804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2864615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5008421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12129709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7755057500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 370130597498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    498813500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 265463353498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 643847821996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7755057500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 370130597498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    498813500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 265463353498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 421989675528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1065837497524                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.255156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.773979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.255156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.773979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75279.395634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89235.315241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85238.123718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92669.818980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90411.709510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75279.395634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89235.315241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85238.123718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92669.818980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84256.031098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87869.997337                       # average overall mshr miss latency
system.l2.replacements                       19869046                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13384441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13384441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13384441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13384441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108876598                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108876598                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108876598                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108876598                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5008421                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5008421                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 421989675528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 421989675528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84256.031098                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84256.031098                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.886364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1089.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3115.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1002500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       555000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1557500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.886364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19821.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19967.948718                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       236000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4766160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           331060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5097220                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2820867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2169455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4990322                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281041650998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 222525059000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  503566709998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7587027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10087542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.371801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.494701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99629.529148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102571.871276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100908.660803                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       119650                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60444                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           180094                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2701217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2109011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4810228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 243227765499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 194666583500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 437894348999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.356031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.843431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90043.771196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92302.308286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91034.011070                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62406754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17043                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62423797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       103036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           108928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8785863500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    559447000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9345310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62509790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62532725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.256900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85269.842579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94950.271555                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85793.464490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       103017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       108869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7755057500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    498813500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8253871000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.255156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75279.395634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85238.123718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75814.703910                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47227534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       432562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47660096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1494930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       768074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2263004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 144174202998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79069606997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 223243809995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48722464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1200636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49923100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.639723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96442.109663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102945.298236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98649.321873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        48343                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12470                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        60813                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1446587                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       755604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2202191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126902831999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70796769998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 197699601997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.629336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87725.682589                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93695.599809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89774.048662                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           63                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                64                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          556                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             577                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9615500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       291500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9907000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          619                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           641                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.898223                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.900156                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17294.064748                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13880.952381                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17169.844021                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          121                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          127                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          435                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          450                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8558997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       293500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8852497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.702746                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.681818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.702028                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19675.855172                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19566.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19672.215556                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   249541720                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19869234                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.559202                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.965430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.348008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.512587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.501954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.663805                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.244747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1978310474                       # Number of tag accesses
system.l2.tags.data_accesses               1978310474                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6593024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     265616448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        374528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     183417984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    318409088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          774411072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6593024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       374528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6967552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    353628032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       353628032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         103016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4150257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2865906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4975142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12100173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5525438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5525438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3055520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123099249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           173574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85004586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    147565860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             358898789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3055520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       173574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3229094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163887988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163887988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163887988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3055520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123099249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          173574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85004586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    147565860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            522786777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5430097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    103016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4027508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2794819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4967875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014324804500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       332688                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       332688                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25994431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5110354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12100173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5525438                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12100173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5525438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 201103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 95341                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            604444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            618502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            617009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            695335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1421667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            882308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            803728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            769768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            722158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            810094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           701368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           684343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           646076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           636026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           648117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           638127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            284222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            287937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            288519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            340078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            395058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            404832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            407110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            373342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            404832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           356217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           350663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           319032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           304078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           314247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           306157                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 391704777599                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59495350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            614812340099                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32918.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51668.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7463822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2887157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12100173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5525438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4183603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2699860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1345047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1088358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  924171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  465866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  324239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  270252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  199096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  129377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  91754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 269761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 316947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 338581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 348288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 352370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 354493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 355427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 360506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 378621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 362052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 341381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 339636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 342615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6978156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.933761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.534616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.948368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4472944     64.10%     64.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1194722     17.12%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       552446      7.92%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       322870      4.63%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       122456      1.75%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        60553      0.87%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33089      0.47%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27464      0.39%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       191612      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6978156                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       332688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.766409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.964917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    507.140287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       332687    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        332688                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       332688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.321818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           287159     86.31%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5022      1.51%     87.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26358      7.92%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9433      2.84%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3222      0.97%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1033      0.31%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              314      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              102      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        332688                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              761540480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12870592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               347524672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               774411072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            353628032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       352.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    358.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2157742204500                       # Total gap between requests
system.mem_ctrls.avgGap                     122420.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6593024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    257760512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       374528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    178868416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    317944000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    347524672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3055519.753214932978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119458436.070427596569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 173574.023412031034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82896100.228706285357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 147350316.397478401661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161059401.577415853739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       103016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4150257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2865906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4975142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5525438                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3488656581                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 199223442652                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    253287588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 147087166721                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 264759786557                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51418962201722                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33865.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48002.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43282.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51323.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53216.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9305861.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24521644560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13033551795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39172246260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14243124960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170330266080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     380705078790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     507979265280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1149985177725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.957627                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1316204170733                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72051720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 769486337267                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25302446400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13448550225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45787113540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14101856100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170330266080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     637498576920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     291732108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1198200918225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.303086                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 751420553391                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72051720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1334269954609                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20649008863.636364                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99737403938.485657                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 781138054500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   340629448000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1817112780000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20963616                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20963616                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20963616                       # number of overall hits
system.cpu1.icache.overall_hits::total       20963616                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25138                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25138                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25138                       # number of overall misses
system.cpu1.icache.overall_misses::total        25138                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    854423000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    854423000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    854423000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    854423000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20988754                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20988754                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20988754                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20988754                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001198                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001198                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001198                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001198                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33989.299069                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33989.299069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33989.299069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33989.299069                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22903                       # number of writebacks
system.cpu1.icache.writebacks::total            22903                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2203                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2203                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22935                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22935                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22935                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22935                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    779704500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    779704500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    779704500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    779704500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001093                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001093                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001093                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001093                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33996.272073                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33996.272073                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33996.272073                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33996.272073                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22903                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20963616                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20963616                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25138                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25138                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    854423000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    854423000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20988754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20988754                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001198                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33989.299069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33989.299069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2203                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2203                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22935                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22935                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    779704500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    779704500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33996.272073                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33996.272073                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.199311                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20508242                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22903                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           895.439113                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349511500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.199311                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42000443                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42000443                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37650488                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37650488                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37650488                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37650488                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8746200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8746200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8746200                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8746200                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 784205089643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 784205089643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 784205089643                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 784205089643                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46396688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46396688                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46396688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46396688                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188509                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188509                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188509                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188509                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89662.377906                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89662.377906                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89662.377906                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89662.377906                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3939199                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       836677                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            56153                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10678                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.151176                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.355216                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3701346                       # number of writebacks
system.cpu1.dcache.writebacks::total          3701346                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6387434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6387434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6387434                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6387434                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2358766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2358766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2358766                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2358766                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200080347012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200080347012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200080347012                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200080347012                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050839                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050839                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050839                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050839                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84824.161028                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84824.161028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84824.161028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84824.161028                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3701346                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33050690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33050690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5222494                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5222494                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398321140500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398321140500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38273184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38273184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76270.291646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76270.291646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4021293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4021293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1201201                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1201201                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86575405500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86575405500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72074.037151                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72074.037151                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4599798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4599798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3523706                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3523706                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 385883949143                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 385883949143                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.433767                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.433767                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109510.824440                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109510.824440                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2366141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2366141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113504941512                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113504941512                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98054.918309                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98054.918309                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6995500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6995500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336798                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336798                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43182.098765                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43182.098765                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72586.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72586.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       728500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       728500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261062                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261062                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6173.728814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6173.728814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       610500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       610500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261062                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261062                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5173.728814                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5173.728814                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451738                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451738                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349837                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349837                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118938004000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118938004000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88112.863998                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88112.863998                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349837                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349837                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117588167000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117588167000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87112.863998                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87112.863998                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.565566                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43810214                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3708489                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.813494                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349523000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.565566                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.923924                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.923924                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104106908                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104106908                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2157742228000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112456883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18909879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109159789                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14343608                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8556380                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             371                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10100984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10100984                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62532725                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49924159                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          641                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          641                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187529336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168938047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        68773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11111328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367647484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8001250944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7207661888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2933632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473759680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15685606144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28440465                       # Total snoops (count)
system.tol2bus.snoopTraffic                 354556160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        150984581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054906                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230721                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              142795531     94.58%     94.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8088451      5.36%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100291      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    308      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          150984581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245095935481                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84483735452                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93773574682                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5564210331                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34438927                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2397426662000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442239                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730200                       # Number of bytes of host memory used
host_op_rate                                   444476                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6216.44                       # Real time elapsed on the host
host_tick_rate                               38556529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749155343                       # Number of instructions simulated
sim_ops                                    2763058799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.239684                       # Number of seconds simulated
sim_ticks                                239684434000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.426619                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26472253                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29936973                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           651281                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39611395                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3409904                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3416235                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6331                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55130407                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2802                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1883                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573868                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50775004                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13022757                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12657807                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200747312                       # Number of instructions committed
system.cpu0.commit.committedOps             203894465                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    473291532                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.430801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.475840                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    409654443     86.55%     86.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25314800      5.35%     91.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13069239      2.76%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6128936      1.29%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3060058      0.65%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1031605      0.22%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1593792      0.34%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       415902      0.09%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13022757      2.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    473291532                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999347                       # Number of function calls committed.
system.cpu0.commit.int_insts                191308135                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45869050                       # Number of loads committed
system.cpu0.commit.membars                    4721176                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721307      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005617     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870781     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219280      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203894465                       # Class of committed instruction
system.cpu0.commit.refs                      50090279                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200747312                       # Number of Instructions Simulated
system.cpu0.committedOps                    203894465                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.381628                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.381628                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            373543083                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77553                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25972393                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218481134                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20782583                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 75054945                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574578                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               154034                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5328499                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55130407                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34564791                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    438069759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141590                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     220464765                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           93                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1304008                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115310                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36561818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29882157                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.461122                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         475283688                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.470484                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870998                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               332007479     69.85%     69.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83902817     17.65%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47553020     10.01%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8561669      1.80%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  546006      0.11%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1118764      0.24%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17374      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575062      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1497      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           475283688                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      637                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     454                       # number of floating regfile writes
system.cpu0.idleCycles                        2821813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583879                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52710826                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.448268                       # Inst execution rate
system.cpu0.iew.exec_refs                    54403018                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4725870                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25184932                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49057236                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576712                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            92360                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4890803                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216376067                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49677148                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           350917                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214319338                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                434950                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             68559283                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574578                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             69359732                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       588677                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          279870                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          415                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16380                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3188186                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       669574                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           415                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425165                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        158714                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                169176464                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212242300                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.735588                       # average fanout of values written-back
system.cpu0.iew.wb_producers                124444246                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.443924                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212346792                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277788781                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155083993                       # number of integer regfile writes
system.cpu0.ipc                              0.419881                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.419881                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721712      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155332950     72.36%     74.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27436      0.01%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49451      0.02%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                230      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                51      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49812266     23.20%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725736      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            174      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214670254                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    735                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1438                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          699                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               781                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1190570                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005546                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1074602     90.26%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                114777      9.64%     99.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1149      0.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211138377                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         905846430                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212241601                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228857286                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210077818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214670254                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298249                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12481605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            33101                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           880                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5548143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    475283688                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.451668                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.029337                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          357852294     75.29%     75.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           67872997     14.28%     89.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           28572397      6.01%     95.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6936783      1.46%     97.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7717693      1.62%     98.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1825510      0.38%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3252183      0.68%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             699954      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             553877      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      475283688                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.449002                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2517303                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          791335                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49057236                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4890803                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1092                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       478105501                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1263368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96561246                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148753111                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2508581                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                23009977                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              46870460                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               112436                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282648149                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217269777                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158821884                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 77444666                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3277222                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574578                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55782475                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10068778                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              662                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282647487                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     221910746                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574695                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18875474                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574573                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   676816562                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435201633                       # The number of ROB writes
system.cpu0.timesIdled                          86165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  390                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.045315                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27974523                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31067161                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982917                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40845016                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3086551                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3087020                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             469                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56441912                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          460                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1511                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981090                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334747                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12346294                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20111927                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454502                       # Number of instructions committed
system.cpu1.commit.committedOps             196601891                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    429818363                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.457407                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.504800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    367025895     85.39%     85.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25272262      5.88%     91.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13253405      3.08%     94.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6564274      1.53%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2797025      0.65%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       597203      0.14%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1548505      0.36%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       413500      0.10%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12346294      2.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    429818363                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123286                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018326                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43433932                       # Number of loads committed
system.cpu1.commit.membars                    4721431                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721431      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540657     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435443     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904184      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196601891                       # Class of committed instruction
system.cpu1.commit.refs                      47339627                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454502                       # Number of Instructions Simulated
system.cpu1.committedOps                    196601891                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.240393                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.240393                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            324949953                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2028                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27187380                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220094218                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21043817                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 81021053                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981415                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3098                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4936851                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56441912                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34871879                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    396626381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                99227                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     223977303                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966484                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.130226                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35323466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31061074                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.516774                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         432933089                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.524622                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.906148                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               287807986     66.48%     66.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84608034     19.54%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48380932     11.18%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8987459      2.08%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   98529      0.02%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1475701      0.34%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     207      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573855      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     386      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           432933089                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         481082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1024875                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52677435                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.487736                       # Inst execution rate
system.cpu1.iew.exec_refs                    51900735                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946254                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27126753                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48616370                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575945                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           143517                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4079458                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216440528                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47954481                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           701048                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211391592                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                460179                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             49043294                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981415                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             49834413                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       263682                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1598                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5182438                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       173763                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719094                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305781                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                167157323                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209638965                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.731060                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122201984                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.483692                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209877657                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274084649                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153190204                       # number of integer regfile writes
system.cpu1.ipc                              0.446350                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.446350                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721738      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155270794     73.21%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  83      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48154579     22.70%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945350      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212092640                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1185203                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005588                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1136673     95.91%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 48510      4.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   20      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208556105                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         858387365                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209638965                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        236279186                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210142992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212092640                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297536                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19838637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            83793                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           399                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8971031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    432933089                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.489897                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.065589                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          317575667     73.35%     73.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65453670     15.12%     88.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29487561      6.81%     95.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6864221      1.59%     96.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7260138      1.68%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1455234      0.34%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3648765      0.84%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             640791      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             547042      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      432933089                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.489353                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2386980                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          762083                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48616370                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4079458                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    307                       # number of misc regfile reads
system.cpu1.numCycles                       433414171                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    45855589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               80885990                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777577                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2672476                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23223503                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              31263853                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               193223                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284133543                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218159088                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159555670                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82974169                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3264349                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981415                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40197514                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16778093                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284133543                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     204670498                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574412                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15199496                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574404                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   634184535                       # The number of ROB reads
system.cpu1.rob.rob_writes                  436693565                       # The number of ROB writes
system.cpu1.timesIdled                           4907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4533660                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                56960                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4844837                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17841819                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9452553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18827520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       269099                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        76814                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7314755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5681940                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14628930                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5758754                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9355072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       504548                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8870554                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1035                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            773                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95537                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9355073                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28278129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28278129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    637130048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               637130048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9452418                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9452418    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9452418                       # Request fanout histogram
system.membus.respLayer1.occupancy        49389469185                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22840950907                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   239684434000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   239684434000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 88                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14356954.545455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17803770.897546                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        92500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43024500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   239052728000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    631706000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34424384                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34424384                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34424384                       # number of overall hits
system.cpu0.icache.overall_hits::total       34424384                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       140407                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        140407                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       140407                       # number of overall misses
system.cpu0.icache.overall_misses::total       140407                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3229233000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3229233000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3229233000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3229233000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34564791                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34564791                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34564791                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34564791                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004062                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004062                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004062                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004062                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22999.088365                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22999.088365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22999.088365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22999.088365                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          893                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.529412                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       104153                       # number of writebacks
system.cpu0.icache.writebacks::total           104153                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36254                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36254                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       104153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       104153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       104153                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       104153                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2750035500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2750035500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2750035500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2750035500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003013                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003013                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003013                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003013                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26403.804979                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26403.804979                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26403.804979                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26403.804979                       # average overall mshr miss latency
system.cpu0.icache.replacements                104153                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34424384                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34424384                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       140407                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       140407                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3229233000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3229233000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34564791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34564791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22999.088365                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22999.088365                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36254                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36254                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       104153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       104153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2750035500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2750035500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26403.804979                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26403.804979                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34528764                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           104185                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           331.417805                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69233735                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69233735                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38364587                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38364587                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38364587                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38364587                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10518567                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10518567                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10518567                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10518567                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 687454149262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 687454149262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 687454149262                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 687454149262                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48883154                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48883154                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48883154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48883154                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.215178                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.215178                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.215178                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.215178                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65356.255207                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65356.255207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65356.255207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65356.255207                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     41759314                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          221                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           731275                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.104802                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4108249                       # number of writebacks
system.cpu0.dcache.writebacks::total          4108249                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6429641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6429641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6429641                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6429641                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4088926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4088926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4088926                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4088926                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 325091354589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 325091354589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 325091354589                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 325091354589                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083647                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083647                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083647                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083647                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79505.316210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79505.316210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79505.316210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79505.316210                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4108249                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36732842                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36732842                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9504755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9504755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 609008911500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 609008911500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46237597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46237597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.205563                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.205563                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64074.130422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64074.130422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5522235                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5522235                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3982520                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3982520                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 317605668500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 317605668500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79749.924294                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79749.924294                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1631745                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1631745                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1013812                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1013812                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78445237762                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78445237762                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645557                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645557                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.383213                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.383213                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77376.513359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77376.513359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       907406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       907406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7485686089                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7485686089                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040221                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040221                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70350.225448                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70350.225448                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553575                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553575                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20552                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20552                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    519264500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    519264500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013056                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013056                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25265.886532                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25265.886532                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20319                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20319                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    491162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    491162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012908                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012908                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24172.547862                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24172.547862                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573370                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573370                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2939500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2939500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573789                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573789                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7015.513126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7015.513126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2520500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2520500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6015.513126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6015.513126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          917                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            917                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          966                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          966                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     19522500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     19522500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1883                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1883                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.513011                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.513011                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20209.627329                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20209.627329                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          966                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          966                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     18556500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     18556500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.513011                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.513011                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19209.627329                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19209.627329                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995477                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45604212                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4109683                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.096771                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995477                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108175557                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108175557                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               84563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              925202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 661                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              523738                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1534164                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              84563                       # number of overall hits
system.l2.overall_hits::.cpu0.data             925202                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                661                       # number of overall hits
system.l2.overall_hits::.cpu1.data             523738                       # number of overall hits
system.l2.overall_hits::total                 1534164                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3182912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2571176                       # number of demand (read+write) misses
system.l2.demand_misses::total                5777814                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19591                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3182912                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4135                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2571176                       # number of overall misses
system.l2.overall_misses::total               5777814                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1583224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 306876727489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    342399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 248619194969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     557421545958                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1583224000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 306876727489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    342399500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 248619194969                       # number of overall miss cycles
system.l2.overall_miss_latency::total    557421545958                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          104154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4108114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3094914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7311978                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         104154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4108114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3094914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7311978                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.188096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.774787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.862177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830775                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790185                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.188096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.774787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.862177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830775                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790185                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80813.843091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96413.827177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82805.199516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96694.740060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96476.201200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80813.843091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96413.827177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82805.199516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96694.740060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96476.201200                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              15895                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       442                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.961538                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3109201                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              504548                       # number of writebacks
system.l2.writebacks::total                    504548                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          89679                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28427                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              118152                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         89679                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28427                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             118152                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3093233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2542749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5659662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3093233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2542749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3808011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9467673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1386785503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 270614395490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    300362004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 221430246469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 493731789466                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1386785503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 270614395490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    300362004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 221430246469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 291653522724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 785385312190                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.187972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.752957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.855296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.821590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774026                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.187972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.752957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.855296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.821590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.294817                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70833.869803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87485.939627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73223.306680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87083.013883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87236.974481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70833.869803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87485.939627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73223.306680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87083.013883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76589.464349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82954.418915                       # average overall mshr miss latency
system.l2.replacements                       15111831                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560899                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560899                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560899                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6486726                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6486726                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6486726                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6486726                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3808011                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3808011                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 291653522724                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 291653522724                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76589.464349                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76589.464349                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                175                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       399500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       391500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       791000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.917647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.889908                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.902062                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5121.794872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4036.082474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4520                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1541000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1945000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3486000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.905882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.889908                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.896907                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20012.987013                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20051.546392                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20034.482759                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.735849                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.852632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   782.051282                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   376.543210                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       790500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       836000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1626500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.735849                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.852632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20269.230769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19904.761905                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20080.246914                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          67282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          63009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              130291                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6905361500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6592694000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13498055500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        99977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.632076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.630235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.631185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102633.118813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104630.989224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103599.293121                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17612                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17134                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34746                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        49670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        45875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5255109500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4999364500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10254474000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.466622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.458856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.462860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105800.473123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108977.972752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107326.118583                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         84563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1583224000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    342399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1925623500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       104154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.188096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.862177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.217770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80813.843091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82805.199516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81160.899435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1386785503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    300362004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1687147507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.187972                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.855296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.217347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70833.869803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73223.306680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71247.783235                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       886038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       486770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1372808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3115630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2508167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5623797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 299971365989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 242026500969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 541997866958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4001668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2994937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6996605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.778583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.837469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.803789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96279.521634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96495.369315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96375.787917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        72067                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11293                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83360                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3043563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2496874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5540437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 265359285990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 216430881969                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 481790167959                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.760574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.833698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.791875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87187.052146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86680.738383                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86958.874897                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    18033152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15111895                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.193308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.261108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.067501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.976161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.694926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.985286                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.285330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.109003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.088983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.515395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 129991015                       # Number of tag accesses
system.l2.tags.data_accesses                129991015                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     198067136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        262528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     162750016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    242506368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          604838976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1252928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       262528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1515456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32291072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32291072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3094799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2542969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3789162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9450609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       504548                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             504548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5227407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        826366288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1095307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        679017879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1011773539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2523480419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5227407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1095307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6322713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134723275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134723275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134723275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5227407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       826366288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1095307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       679017879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1011773539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2658203695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3089116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2539981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3785433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009552516750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16413898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473827                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9450610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     504548                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9450610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   504548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2558                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            551014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            552506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            567727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            571879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            514087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            641863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            739297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            686852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            614277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            643302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           575070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           543308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           560047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           540304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           574403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           562274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 254807095713                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47191050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            431773533213                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26997.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45747.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7030409                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  473236                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9450610                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               504548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2166953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1670365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1296115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1176399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1000350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  656325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  463966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  342867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  241895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  162188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 103090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  68859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  41894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2436556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.094771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.874287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.247067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1312548     53.87%     53.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       354298     14.54%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       199369      8.18%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       133148      5.46%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65415      2.68%     84.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49382      2.03%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37482      1.54%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30687      1.26%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       254227     10.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2436556                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     312.066724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.334102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6870.031658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30228     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30244                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.597904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.559986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.187357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22365     73.95%     73.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1164      3.85%     77.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4829     15.97%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1194      3.95%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              345      1.14%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              145      0.48%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.24%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.15%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30244                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              604045440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  793600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32127168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               604839040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32291072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2520.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       134.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2523.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  239684434000                       # Total gap between requests
system.mem_ctrls.avgGap                      24076.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1252992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    197703424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       262528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    162558784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    242267712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32127168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5227673.650262995623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 824848826.019298315048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1095306.839992788155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 678220029.924846887589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1010777829.652467131615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 134039442.878464102745                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3094799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2542969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3789162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       504548                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    576535026                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 142640019928                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    129705542                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116285958119                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 172141314598                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5702488593092                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29448.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46090.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31620.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45728.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45429.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11302172.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8458572360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4495841625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32936712900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307176740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18920463120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100256365770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7612409280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       173987541795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        725.902550                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18751476420                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8003580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 212929377580                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8938401780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4750888395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34452099360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1313195400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18920463120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101064547680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6931835040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       176371430775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        735.848498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16949643347                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8003580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 214731210653                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                406                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    112634558.823529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   208749010.019283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          204    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    619386500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   216706984000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22977450000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34866738                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34866738                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34866738                       # number of overall hits
system.cpu1.icache.overall_hits::total       34866738                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5141                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5141                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5141                       # number of overall misses
system.cpu1.icache.overall_misses::total         5141                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    380108000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    380108000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    380108000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    380108000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34871879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34871879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34871879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34871879                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73936.588212                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73936.588212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73936.588212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73936.588212                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4796                       # number of writebacks
system.cpu1.icache.writebacks::total             4796                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          345                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4796                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4796                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4796                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4796                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    357531500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    357531500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    357531500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    357531500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74547.852377                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74547.852377                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74547.852377                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74547.852377                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4796                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34866738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34866738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5141                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    380108000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    380108000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34871879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34871879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73936.588212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73936.588212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4796                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4796                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    357531500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    357531500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74547.852377                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74547.852377                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35349843                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4828                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7321.839892                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69748554                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69748554                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38218880                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38218880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38218880                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38218880                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9786937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9786937                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9786937                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9786937                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 650605772496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 650605772496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 650605772496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 650605772496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48005817                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48005817                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48005817                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48005817                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.203870                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.203870                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.203870                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.203870                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66476.955200                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66476.955200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66476.955200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66476.955200                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     22988204                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4761                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           319495                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             82                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.951686                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.060976                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3094818                       # number of writebacks
system.cpu1.dcache.writebacks::total          3094818                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6714370                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6714370                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6714370                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6714370                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3072567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3072567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3072567                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3072567                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 260987048000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 260987048000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 260987048000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 260987048000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064004                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064004                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064004                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064004                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84941.043759                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84941.043759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84941.043759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84941.043759                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3094817                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36881261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36881261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8794260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8794260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 573057057000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 573057057000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45675521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45675521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192538                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192538                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65162.623916                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65162.623916                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5821682                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5821682                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2972578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2972578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 253853974500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 253853974500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85398.591559                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85398.591559                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1337619                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1337619                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       992677                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       992677                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  77548715496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  77548715496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425988                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425988                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78120.794071                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78120.794071                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       892688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       892688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99989                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99989                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7133073500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7133073500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042908                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042908                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71338.582244                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71338.582244                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550586                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550586                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23410                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23410                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    573828000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    573828000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014873                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014873                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24512.088851                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24512.088851                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23300                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23300                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    543961000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    543961000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014803                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014803                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23345.965665                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23345.965665                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573496                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573496                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          368                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          368                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2667000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2667000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000234                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000234                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7247.282609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7247.282609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          368                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          368                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2299000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2299000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000234                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6247.282609                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6247.282609                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          517                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            517                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          994                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          994                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13171000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13171000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1511                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1511                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.657842                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.657842                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13250.503018                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13250.503018                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          994                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          994                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12177000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12177000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.657842                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.657842                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12250.503018                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12250.503018                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.932317                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44442307                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096433                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.352743                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.932317                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997885                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997885                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105406782                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105406782                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 239684434000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7107644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6751116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14607283                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6554807                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1046                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           787                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207363                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108950                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6998695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       312460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12327147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9287127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21941122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13331584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525847232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       613888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396142784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              935935488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21671212                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32484992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28983515                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.414261                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22953187     79.19%     79.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5953514     20.54%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  76814      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28983515                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14626522415                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6167044852                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156243472                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4647701152                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7211964                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
