[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sun Aug 20 07:20:25 2023
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/apps/friscv_testbench.vcd"
[dumpfile_mtime] "Sun Aug 20 07:19:43 2023"
[dumpfile_size] 16020984
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_platform_verilator.gtkw"
[timestart] 1
[size] 1440 900
[pos] -1 -1
*-9.199879 1539 55747 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk2.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.axi4lite_crossbar_inst.switchs.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.IO_FECTHER_INSTANCE.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.genblk1.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.GEN_WSTRB.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.IN_ORDER_CPL.
[treeopen] friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.
[sst_width] 193
[signals_width] 339
[sst_expanded] 1
[sst_vpaned_height] 632
@c00200
-AXI4-lite RAM
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.ADDRW[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.ADDR_LSB_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI1_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI2_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.INIT[47:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.OSTDREQ_NUM[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.aclk
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rid[7:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wdata[127:0]
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wvalid
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_wready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_bready
friscv_testbench.friscv_testbench.genblk2.axi4l_ram.p1_bvalid
@200
-
@1401200
-AXI4-lite RAM
@c00200
-Interconnect
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.AXI_AUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.AXI_BUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.AXI_RUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.AXI_WUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST0_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST0_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST0_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST0_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST0_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST0_RW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST1_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST1_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST1_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST1_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST1_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST1_RW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST2_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST2_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST2_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST2_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST2_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST2_RW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST3_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST3_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST3_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST3_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST3_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST3_RW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST_NB[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.MST_PIPELINE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV0_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV0_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV0_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV0_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV0_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV1_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV1_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV1_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV1_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV1_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV2_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV2_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV2_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV2_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV2_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV3_CDC[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV3_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV3_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV3_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV3_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV_NB[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.SLV_PIPELINE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.STRB_MODE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.TIMEOUT_ENABLE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.TIMEOUT_VALUE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.USER_SUPPORT[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.aclk
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_aclk
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_aresetn
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_arready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_aruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_arvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_awready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_awuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_awvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_bready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_bresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_buser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_bvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_rdata[127:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_rready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_ruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_rvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_wready
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_wuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv0_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_aclk
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_aresetn
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_arready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_aruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_arvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_awready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_awuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_awvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_bready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_bresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_buser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_bvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_rdata[127:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_rready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_ruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_rvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_wready
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_wuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.slv1_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_aclk
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_aresetn
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_arready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_aruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_arvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_awready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_awuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_awvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_bready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_bresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_buser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_bvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_rdata[127:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_rready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_ruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_rvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_wready
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_wuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst0_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_aclk
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_aresetn
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_arready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_aruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_arvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_awready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_awuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_awvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_bready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_bresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_buser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_bvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_rdata[127:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_rready
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_ruser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_rvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_wready
@22
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_wuser[0]
friscv_testbench.friscv_testbench.genblk2.dut.axi4lite_crossbar.mst1_wvalid
@1401200
-Interconnect
@c00200
-CSRs
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mcause[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mcounteren[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.medeleg[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mepc[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mhartid[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mideleg[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mie[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mip[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.misa[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mscratch[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mstatus[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mtval[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.mtvec[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.rdcycle[63:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.rdinstret[63:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.rdtime[63:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.ext_irq
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.sw_irq
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.timer_irq
@200
-
@1401200
-CSRs
@c00200
-ISA Regsiters
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rd_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rd_val[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_strb[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_val[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_strb[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_val[31:0]
@200
-
@c00028
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.proc_rd_wr[2:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.proc_rd_wr[2:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.proc_rd_wr[2:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.proc_rd_wr[2:0]
@1401200
-group_end
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.proc_rd_addr[14:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.proc_rd_strb[11:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.proc_rd_val[95:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x1_ra[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x2_sp[31:0]
@24
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x3_gp[31:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x4_tp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x5_t0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x6_t1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x7_t2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x8_s0_fp[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x9_s1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x10_a0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x12_a2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x13_a3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x15_a5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x16_a6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x17_a7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x18_s2[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x19_s3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x20_s4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x21_s5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x22_s6[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x23_s7[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x24_s8[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x25_s9[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x26_s10[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x27_s11[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x28_t3[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x29_t4[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x30_t5[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.isa_registers.x31_t6[31:0]
@1401200
-ISA Regsiters
@c00200
-iCache
-top
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_arready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_arvalid
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_rvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_rready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.ctrl_rresp[1:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_arcache[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_arready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_rcache
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_rdata_blk[127:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_rready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mst_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arcache[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arid[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arlock[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arsize[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_rdata[127:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_rlast
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_rready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.mem_ctrl.mem_rvalid
@1401200
-top
@c00200
-iCache Fetcher
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.flush_blocks
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.flush_reqs
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_arprot[2:0]
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_arvalid
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_arready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_rid[7:0]
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_rvalid
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.mst_rready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.arvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.arready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.araddr_ffd[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.fetching
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.loader[1:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.pull_rac
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.push_rac
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.rac_empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.rdc_afull
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.rac_full
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.push_rdc
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.pull_rdc
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.rdc_empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.rdc_full
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.cache_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.cache_hit
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.cache_miss
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.block_fill
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.cache_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.fetcher.cache_rid[7:0]
@200
-
@1401200
-iCache Fetcher
@c00200
-iCache Prefetch
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.aresetn
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.araddr_ffd[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.addr_to_fetch[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.arid_ffd[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.arprot_ffd[2:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.loader[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.fetch_next
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.next_addr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.block_fill
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.cache_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.cache_rprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.cache_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.cache_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.cache_hit
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.cache_miss
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.mem_cpl_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.mem_cpl_wr
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.memctrl_arvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.memctrl_arready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.memctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.memctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.prefetcher.memctrl_arprot[2:0]
@1401200
-iCache Prefetch
@c00200
-iCache Blocks
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.p1_ren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.p1_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.p1_hit
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.p1_miss
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.p1_wen
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.p1_waddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_ICACHE.icache.cache_blocks.p1_wdata[127:0]
@1401200
-iCache Blocks
-iCache
@800200
-dCache
@c00200
-dCache Fetcher
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.aclk
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_arready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_rready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_rresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.block_fetcher.mst_rvalid
@1401200
-dCache Fetcher
@c00200
-dCache Prefetch
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.araddr_ffd[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.arid_ffd[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.arprot_ffd[2:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.loader[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.block_fill
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.fetch_next
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.next_addr[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.cache_raddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.cache_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.cache_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.cache_rprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.cache_miss
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.cache_hit
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.mem_cpl_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.mem_cpl_wr
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.memctrl_arvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.memctrl_arready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.memctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.memctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.prefetcher.memctrl_arprot[2:0]
@1401200
-dCache Prefetch
@c00200
-dCache Rd OoO
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_acache[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_aid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_aready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_avalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl1_id[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl1_id_m[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl1_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl1_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl2_id[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl2_id_m[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl2_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl2_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_data[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_id[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_resp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.slv_valid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.req_tag_pt[4:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.tag_avlb
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.tags[63:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.cpl_tag_pt[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.RD_OOO_INSTANCE.rd_ooo_mgt.next_tag[7:0]
@200
-
@1401200
-dCache Rd OoO
@800200
-Pusher
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_awvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_awready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_wdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_wvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_wready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_bresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_bvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.mst_bready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_hit
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_miss
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.pull_wrbf
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_wen
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_waddr[31:0]
@23
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_wdata[127:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_wstrb[15:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_rid_r[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_waddr_r[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_wdata_r[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cache_wstrb_r[3:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.wdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.wrbf_fifo_afull
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.wrbf_fifo_empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.wrbf_fifo_full
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.push_addr_data
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.addr_fifo_empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.addr_fifo_full
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.data_fifo_empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.data_fifo_full
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.resp_fifo_empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.resp_fifo_full
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.wt_awready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.wt_wready
@200
-
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(4)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(5)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(6)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(7)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(8)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(9)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(10)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(11)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(12)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(13)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(14)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(15)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(16)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(17)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(18)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(19)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(20)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(21)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(22)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(23)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(24)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(25)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(26)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(27)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(28)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(29)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(30)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
(31)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.id_ram[31:0]
@1401200
-group_end
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.push_resp
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.cpl_id_m[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.to_cpl
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.pull_resp
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.req_id_m[7:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_awvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_awready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_wdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_wvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_wready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_bresp[1:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_bvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.pusher.memctrl_bready
@1000200
-Pusher
@c00200
-Wr OoO Mgt
@200
-
@24
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.NB_TAG[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.NB_TAG_W[31:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.MAX_TAG[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl1_data[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl1_id[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl1_id_m[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl1_resp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl1_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl1_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl2_data[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl2_id[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl2_id_m[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl2_resp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl2_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl2_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.next_tag[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.req_tag_pt[4:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tag_avlb
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(4)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(5)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(6)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(7)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(8)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(9)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(10)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(11)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(12)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(13)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(14)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(15)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(16)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(17)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(18)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(19)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(20)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(21)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(22)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(23)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(24)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(25)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(26)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(27)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(28)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(29)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(30)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(31)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(32)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(33)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(34)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(35)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(36)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(37)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(38)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(39)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(40)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(41)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(42)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(43)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(44)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(45)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(46)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(47)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(48)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(49)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(50)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(51)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(52)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(53)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(54)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(55)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(56)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(57)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(58)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(59)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(60)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(61)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(62)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
(63)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.tags[63:0]
@1401200
-group_end
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.cpl_tag_pt[4:0]
@200
-
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_acache[3:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_acache[3:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_acache[3:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_acache[3:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_acache[3:0]
@1401200
-group_end
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_aid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_avalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_aready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_data[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_id[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_resp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.wr_ooo_mgt.slv_ready
@1401200
-Wr OoO Mgt
@c00200
-MemCtrl
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_arready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_awprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_awready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_wdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_wvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_wready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_bready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_bresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mst_bvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_awaddr[31:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_awvalid
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_awready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.woffset[1:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_wdata[127:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_wvalid
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_wready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.mem_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.wr_strb_pos[1:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.push_woffset
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.push_woffset_r
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.wch_full
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.wch_empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.wch_aempty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.pull_woffset
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.woffset_r[1:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.ADDR_WIDTH[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.DATA_WIDTH[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.PASS_THRU[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.aempty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.afull
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.aresetn
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.data_fifo[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.data_in[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.data_out[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.empty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.empty_flag
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.flush
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.full
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.pass_thru
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.aempty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.afull
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.push
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.pull
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.mem_ctrl.WRITE_CHANNELS.wroffset_fifo.wr_en
@1401200
-MemCtrl
@1000200
-dCache
@c00200
-Control
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.async_trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sync_trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.load_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.store_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_addr_misaligned
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.mcause[31:0]
@200
-
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cfsm[3:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cfsm[3:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cfsm[3:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cfsm[3:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cfsm[3:0]
@1401200
-group_end
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_pipe
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_reqs
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_blocks
@200
-
@c00200
-flushs
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_ack
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_blocks
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.flush_reqs
@1401200
-flushs
@c00200
-axi4-lite
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.araddr[31:0]
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arprot[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.arready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rid[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rdata[31:0]
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.rready
@1401200
-axi4-lite
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.aclk
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.pull_inst
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_ready
@22
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.pc_reg[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.instruction[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.jal
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.jalr
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.branching
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cant_jump
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cant_lui_auipc
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cant_process
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.cant_sys
@c00200
-CSR IFs
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rd_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rd_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rs1_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.ctrl_rs2_val[31:0]
@1401200
-CSR IFs
@200
-
@c00200
-Processing
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_valid
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_busy
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.proc_ready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_en
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_ready
@1401200
-Processing
@200
-
@c00200
-Traps
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.sync_trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.async_trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.trap_occuring
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.store_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.load_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.dec_error
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.csr_ro_wr
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_addr_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.inst_dec_error
@1401200
-Traps
-Control
@c00200
-Memfy
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.state[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_exceptions[1:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_fenceinfo[3:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_ready_fsm
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.imm12[11:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.opcode[6:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.opcode_r[6:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.funct3[2:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs1_val[31:0]
@200
-
@c00028
#{addr_10} (30)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0] (31)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
@28
(30)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(31)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
@1401200
-group_end
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.load_misaligned
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.store_misaligned
@200
-
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(4)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(5)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(6)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(7)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(8)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(9)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(10)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(11)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(12)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(13)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(14)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(15)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(16)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(17)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(18)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(19)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(20)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(21)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(22)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(23)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(24)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(25)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(26)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(27)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(28)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(29)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(30)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
(31)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr[31:0]
@1401200
-group_end
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.addr_to_check[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.used_in_wch
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.used_in_rdch
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_pending_read
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_pending_write
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.max_rd_or
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.max_wr_or
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rd_or_full
@200
-
@c00200
-Ordering
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.memfy_rd_wr
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.rvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.rready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.bvalid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.bready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.memfy_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.memfy_opcode[6:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.memfy_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.memfy_ready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.pending_rd
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.pending_wr
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.max_rd_or
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.max_wr_or
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.push_rd
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.pull_rd
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.rd_coll
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.rd_req_aempty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.rd_req_empty
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.rd_req_afull
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.rd_req_full
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.push_wr
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.pull_wr
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.wr_coll
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.wr_req_aempty
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.wr_req_empty
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.wr_req_afull
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.ordering.wr_req_full
@1401200
-Ordering
@c00200
-WrCollision
@200
-
-
-
-
@1401200
-WrCollision
@c00200
-RdCollision
@200
-
-
-
-
@1401200
-RdCollision
@c00200
-AXI Interfaces
@22
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.araddr[31:0]
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.arcache[3:0]
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.arid[7:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.arvalid
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.arready
@200
-
@22
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rdata[31:0]
@820
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rdata[31:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rresp[1:0]
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rvalid
[color] 2
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.rready
@200
-
@22
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awaddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awcache[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awid[7:0]
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awvalid
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.awready
@200
-
@22
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.wdata[31:0]
@820
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.wdata[31:0]
@22
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.wstrb[3:0]
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.wvalid
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.wready
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.bresp[1:0]
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.bvalid
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.bready
@1401200
-AXI Interfaces
@c00200
-ISA_Regs_IFs
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs1_val[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs2_val[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_strb[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rd_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs1_val[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_rs2_val[31:0]
@1401200
-ISA_Regs_IFs
-Memfy
@c00200
-processing
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.aclk
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_busy
@22
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.pc_reg[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.control.instruction[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_valid_p
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_ready_p
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.i_inst
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.ls_inst
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.m_inst
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu_ready
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.m_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.m_ready
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.m_regs_sts[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_ready
@c00022
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
@28
(0)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(1)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(2)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(3)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(4)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(5)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(6)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(7)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(8)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(9)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(10)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(11)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(12)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(13)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(14)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(15)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(16)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(17)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(18)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(19)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(20)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(21)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(22)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(23)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(24)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(25)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(26)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(27)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(28)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(29)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(30)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
(31)friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy_regs_sts[31:0]
@1401200
-group_end
@200
-
@c00200
-pipe
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_instbus_p[85:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_valid_p
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.proc_ready_p
@1401200
-pipe
@c00200
-ALU
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.aresetn
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.rs1[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.rs2[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.rd[4:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.funct3[2:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.funct7[6:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.imm12[11:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.opcode[6:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.shamt[4:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_strb[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rd_val[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rs1_val[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.alu.alu_rs2_val[31:0]
@1401200
-ALU
@c00200
-divisor
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.funct3[2:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.funct7[6:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.opcode[6:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.rd[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.rs1[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.rs2[4:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.funct3_r[2:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.rd_wr_div
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.rd_r[4:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rd_wr
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rd_strb[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rd_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rs1_val[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.m_rs2_val[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.aclk
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.aresetn
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.computing
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.i_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.i_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.signed_div
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.divd[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.divs[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.o_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.o_valid
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.quot[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.rem[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.zero_div
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.quot_next[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.quot_sign
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.rem_sign
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.rem_sub[32:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.srst
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.step_cnt[4:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.acc[32:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.M_EXTENSION_SUPPORT.m_ext.div32.acc_next[32:0]
@1401200
-divisor
-processing
@c00200
-peripheral
-IO Subsystem
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.ADDRW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.DATAW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.DSCALE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.DWIX[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.IDW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.SLV0_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.SLV0_SIZE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.SLV1_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.SLV1_SIZE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.SLV2_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.SLV2_SIZE[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.UART_FIFO_DEPTH[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.cfsm[1:0]
@200
-
@c00200
-axi4-lite
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_awprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_awaddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_awvalid
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_awready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_wdata[127:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_wvalid
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_wready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_bready
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_bresp[1:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_bvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_araddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_arready
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_rdata[127:0]
@820
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_rdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_rvalid
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_rready
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv_rresp[1:0]
@1401200
-axi4-lite
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.mst_wr
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.mst_en
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.mst_ready
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.mst_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.mst_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.mst_wdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.mst_strb[3:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv0_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv0_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv0_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv0_en
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv0_wr
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv0_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv1_addr[31:0]
@820
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv1_rdata[31:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv1_rdata[31:0]
@24
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv1_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv1_en
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv1_wr
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv1_ready
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv2_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv2_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv2_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv2_en
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv2_wr
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.slv2_ready
@1401200
-IO Subsystem
@c00200
-UART
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.ADDRW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.CLK_DIVIDER[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.RXTX_FIFO_DEPTH[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.XLEN[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.aclk
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_en
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_wr
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_ready
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_rdata[31:0]
@820
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_rdata[31:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_strb[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_wdata[31:0]
@820
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.slv_wdata[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.clock_divider[15:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.enable
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.busy
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.loopback_mode
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.parity_en
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.parity_mode
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.stop_mode
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register2[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register3[7:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register0[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register2[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register3[7:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rxfsm[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rx_baud_cnt[15:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rx_bit_cnt[3:0]
@820
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rx_data[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rx_empty
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rx_full
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rx_pull
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.rx_push
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_push
@820
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register2[7:0]
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.register2[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.txfsm[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_baud_cnt[15:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_bit_cnt[3:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_data[7:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_data_srr[7:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_empty
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_full
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.tx_pull
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.uart_cts
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.uart_cts_sync
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.uart_rts
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.uart_rx
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.uart_rx_sync
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.uart.uart_tx
@1401200
-UART
@c00200
-Clint
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.ADDRW[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.XLEN[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.aclk
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.rtc
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.slv_en
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.slv_wr
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.slv_ready
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.slv_addr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.slv_rdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.slv_wdata[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.slv_strb[3:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.ext_irq
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.ext_irq_sync
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.sw_irq
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.sw_irq_sync
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.timer_irq
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.csrs.timer_irq_sync
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.mtime[63:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.mtime_en
@22
friscv_testbench.friscv_testbench.genblk2.dut.io_subsystem.clint.mtimecmp[63:0]
@1401200
-Clint
-peripheral
@c00200
-CacheBlocks
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_valid
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_ready
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.processing.memfy.memfy_exceptions[1:0]
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_ren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_raddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_rdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_hit
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_miss
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_wen
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_waddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_wstrb[15:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p1_wdata[127:0]
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_ren
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_raddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_rdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_hit
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_miss
[color] 3
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_wen
@22
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_waddr[31:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_wstrb[15:0]
friscv_testbench.friscv_testbench.genblk2.dut.cpu0.USE_DCACHE.dcache.cache_blocks.p2_wdata[127:0]
@1401200
-CacheBlocks
[pattern_trace] 1
[pattern_trace] 0
