$date
	Mon Jun 30 16:10:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_subtractor_tb $end
$var wire 1 ! difference $end
$var wire 1 " borrow $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " borrow $end
$var wire 1 ! difference $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1"
1$
#20000
0"
0$
1#
#30000
0!
1$
#40000
