
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000610c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  080062ec  080062ec  000162ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800640c  0800640c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800640c  0800640c  0001640c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006414  08006414  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006414  08006414  00016414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006418  08006418  00016418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800641c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  20000068  08006484  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  08006484  00020390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011058  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024fe  00000000  00000000  00031133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df8  00000000  00000000  00033638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ad1  00000000  00000000  00034430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026349  00000000  00000000  00034f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012110  00000000  00000000  0005b24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee2ec  00000000  00000000  0006d35a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000042ac  00000000  00000000  0015b648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0015f8f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	080062d4 	.word	0x080062d4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	080062d4 	.word	0x080062d4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 fccd 	bl	8000f5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f814 	bl	80005f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 f91a 	bl	8000800 <MX_GPIO_Init>
  MX_DMA_Init();
 80005cc:	f000 f8e6 	bl	800079c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80005d0:	f000 f89a 	bl	8000708 <MX_LPUART1_UART_Init>
  MX_I2C2_Init();
 80005d4:	f000 f858 	bl	8000688 <MX_I2C2_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	 EEPROMWriteExample();
	  EEPROMReadExample(Times, 1);
 80005d8:	2101      	movs	r1, #1
 80005da:	4804      	ldr	r0, [pc, #16]	; (80005ec <main+0x30>)
 80005dc:	f000 f97e 	bl	80008dc <EEPROMReadExample>
	  Start();
 80005e0:	f000 f9a2 	bl	8000928 <Start>
	  Play();
 80005e4:	f000 f9da 	bl	800099c <Play>
  {
 80005e8:	e7f6      	b.n	80005d8 <main+0x1c>
 80005ea:	bf00      	nop
 80005ec:	20000230 	.word	0x20000230

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b094      	sub	sp, #80	; 0x50
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 0318 	add.w	r3, r7, #24
 80005fa:	2238      	movs	r2, #56	; 0x38
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f004 ffc5 	bl	800558e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000612:	2000      	movs	r0, #0
 8000614:	f002 ffda 	bl	80035cc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000618:	2302      	movs	r3, #2
 800061a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000622:	2340      	movs	r3, #64	; 0x40
 8000624:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	2302      	movs	r3, #2
 8000628:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800062a:	2302      	movs	r3, #2
 800062c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800062e:	2304      	movs	r3, #4
 8000630:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000632:	2355      	movs	r3, #85	; 0x55
 8000634:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000636:	2302      	movs	r3, #2
 8000638:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800063e:	2302      	movs	r3, #2
 8000640:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000642:	f107 0318 	add.w	r3, r7, #24
 8000646:	4618      	mov	r0, r3
 8000648:	f003 f874 	bl	8003734 <HAL_RCC_OscConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000652:	f000 f9c5 	bl	80009e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000656:	230f      	movs	r3, #15
 8000658:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065a:	2303      	movs	r3, #3
 800065c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	2104      	movs	r1, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f003 fb72 	bl	8003d58 <HAL_RCC_ClockConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800067a:	f000 f9b1 	bl	80009e0 <Error_Handler>
  }
}
 800067e:	bf00      	nop
 8000680:	3750      	adds	r7, #80	; 0x50
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800068c:	4b1b      	ldr	r3, [pc, #108]	; (80006fc <MX_I2C2_Init+0x74>)
 800068e:	4a1c      	ldr	r2, [pc, #112]	; (8000700 <MX_I2C2_Init+0x78>)
 8000690:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A0A7FB;
 8000692:	4b1a      	ldr	r3, [pc, #104]	; (80006fc <MX_I2C2_Init+0x74>)
 8000694:	4a1b      	ldr	r2, [pc, #108]	; (8000704 <MX_I2C2_Init+0x7c>)
 8000696:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000698:	4b18      	ldr	r3, [pc, #96]	; (80006fc <MX_I2C2_Init+0x74>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800069e:	4b17      	ldr	r3, [pc, #92]	; (80006fc <MX_I2C2_Init+0x74>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006a4:	4b15      	ldr	r3, [pc, #84]	; (80006fc <MX_I2C2_Init+0x74>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80006aa:	4b14      	ldr	r3, [pc, #80]	; (80006fc <MX_I2C2_Init+0x74>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006b0:	4b12      	ldr	r3, [pc, #72]	; (80006fc <MX_I2C2_Init+0x74>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <MX_I2C2_Init+0x74>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006bc:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <MX_I2C2_Init+0x74>)
 80006be:	2200      	movs	r2, #0
 80006c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80006c2:	480e      	ldr	r0, [pc, #56]	; (80006fc <MX_I2C2_Init+0x74>)
 80006c4:	f001 f9d9 	bl	8001a7a <HAL_I2C_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80006ce:	f000 f987 	bl	80009e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006d2:	2100      	movs	r1, #0
 80006d4:	4809      	ldr	r0, [pc, #36]	; (80006fc <MX_I2C2_Init+0x74>)
 80006d6:	f002 fee1 	bl	800349c <HAL_I2CEx_ConfigAnalogFilter>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80006e0:	f000 f97e 	bl	80009e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80006e4:	2100      	movs	r1, #0
 80006e6:	4805      	ldr	r0, [pc, #20]	; (80006fc <MX_I2C2_Init+0x74>)
 80006e8:	f002 ff23 	bl	8003532 <HAL_I2CEx_ConfigDigitalFilter>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80006f2:	f000 f975 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000084 	.word	0x20000084
 8000700:	40005800 	.word	0x40005800
 8000704:	30a0a7fb 	.word	0x30a0a7fb

08000708 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 800070e:	4a22      	ldr	r2, [pc, #136]	; (8000798 <MX_LPUART1_UART_Init+0x90>)
 8000710:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000712:	4b20      	ldr	r3, [pc, #128]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000714:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000718:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800071a:	4b1e      	ldr	r3, [pc, #120]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000720:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000726:	4b1b      	ldr	r3, [pc, #108]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 800072e:	220c      	movs	r2, #12
 8000730:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000732:	4b18      	ldr	r3, [pc, #96]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000738:	4b16      	ldr	r3, [pc, #88]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 800073a:	2200      	movs	r2, #0
 800073c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000740:	2200      	movs	r2, #0
 8000742:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000744:	4b13      	ldr	r3, [pc, #76]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000746:	2200      	movs	r2, #0
 8000748:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800074a:	4812      	ldr	r0, [pc, #72]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 800074c:	f003 ff6e 	bl	800462c <HAL_UART_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000756:	f000 f943 	bl	80009e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800075a:	2100      	movs	r1, #0
 800075c:	480d      	ldr	r0, [pc, #52]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 800075e:	f004 fd09 	bl	8005174 <HAL_UARTEx_SetTxFifoThreshold>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000768:	f000 f93a 	bl	80009e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800076c:	2100      	movs	r1, #0
 800076e:	4809      	ldr	r0, [pc, #36]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000770:	f004 fd3e 	bl	80051f0 <HAL_UARTEx_SetRxFifoThreshold>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800077a:	f000 f931 	bl	80009e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800077e:	4805      	ldr	r0, [pc, #20]	; (8000794 <MX_LPUART1_UART_Init+0x8c>)
 8000780:	f004 fcbf 	bl	8005102 <HAL_UARTEx_DisableFifoMode>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800078a:	f000 f929 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000198 	.word	0x20000198
 8000798:	40008000 	.word	0x40008000

0800079c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007a2:	4b16      	ldr	r3, [pc, #88]	; (80007fc <MX_DMA_Init+0x60>)
 80007a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007a6:	4a15      	ldr	r2, [pc, #84]	; (80007fc <MX_DMA_Init+0x60>)
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	6493      	str	r3, [r2, #72]	; 0x48
 80007ae:	4b13      	ldr	r3, [pc, #76]	; (80007fc <MX_DMA_Init+0x60>)
 80007b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007b2:	f003 0304 	and.w	r3, r3, #4
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007ba:	4b10      	ldr	r3, [pc, #64]	; (80007fc <MX_DMA_Init+0x60>)
 80007bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007be:	4a0f      	ldr	r2, [pc, #60]	; (80007fc <MX_DMA_Init+0x60>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	6493      	str	r3, [r2, #72]	; 0x48
 80007c6:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <MX_DMA_Init+0x60>)
 80007c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2100      	movs	r1, #0
 80007d6:	200b      	movs	r0, #11
 80007d8:	f000 fd2f 	bl	800123a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007dc:	200b      	movs	r0, #11
 80007de:	f000 fd46 	bl	800126e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2100      	movs	r1, #0
 80007e6:	200c      	movs	r0, #12
 80007e8:	f000 fd27 	bl	800123a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007ec:	200c      	movs	r0, #12
 80007ee:	f000 fd3e 	bl	800126e <HAL_NVIC_EnableIRQ>

}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40021000 	.word	0x40021000

08000800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	; 0x28
 8000804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	f107 0314 	add.w	r3, r7, #20
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b2f      	ldr	r3, [pc, #188]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	4a2e      	ldr	r2, [pc, #184]	; (80008d4 <MX_GPIO_Init+0xd4>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000822:	4b2c      	ldr	r3, [pc, #176]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082e:	4b29      	ldr	r3, [pc, #164]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	4a28      	ldr	r2, [pc, #160]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000834:	f043 0320 	orr.w	r3, r3, #32
 8000838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800083a:	4b26      	ldr	r3, [pc, #152]	; (80008d4 <MX_GPIO_Init+0xd4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	f003 0320 	and.w	r3, r3, #32
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	4b23      	ldr	r3, [pc, #140]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	4a22      	ldr	r2, [pc, #136]	; (80008d4 <MX_GPIO_Init+0xd4>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000852:	4b20      	ldr	r3, [pc, #128]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	4a1c      	ldr	r2, [pc, #112]	; (80008d4 <MX_GPIO_Init+0xd4>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800086a:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_GPIO_Init+0xd4>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	2120      	movs	r1, #32
 800087a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087e:	f001 f8c1 	bl	8001a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000882:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000888:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800088c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	480f      	ldr	r0, [pc, #60]	; (80008d8 <MX_GPIO_Init+0xd8>)
 800089a:	f000 ff31 	bl	8001700 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800089e:	2320      	movs	r3, #32
 80008a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a2:	2301      	movs	r3, #1
 80008a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	4619      	mov	r1, r3
 80008b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008b8:	f000 ff22 	bl	8001700 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008bc:	2200      	movs	r2, #0
 80008be:	2100      	movs	r1, #0
 80008c0:	2028      	movs	r0, #40	; 0x28
 80008c2:	f000 fcba 	bl	800123a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008c6:	2028      	movs	r0, #40	; 0x28
 80008c8:	f000 fcd1 	bl	800126e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	; 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40021000 	.word	0x40021000
 80008d8:	48000800 	.word	0x48000800

080008dc <EEPROMReadExample>:
				data, 1);
		eepromExampleWriteFlag = 0;
	}
}

void EEPROMReadExample(uint8_t *Rdata, uint16_t len) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af02      	add	r7, sp, #8
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	460b      	mov	r3, r1
 80008e6:	807b      	strh	r3, [r7, #2]
	if (eepromExampleReadFlag && hi2c2.State == HAL_I2C_STATE_READY) {
 80008e8:	4b0d      	ldr	r3, [pc, #52]	; (8000920 <EEPROMReadExample+0x44>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d012      	beq.n	8000916 <EEPROMReadExample+0x3a>
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <EEPROMReadExample+0x48>)
 80008f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	2b20      	cmp	r3, #32
 80008fa:	d10c      	bne.n	8000916 <EEPROMReadExample+0x3a>
		HAL_I2C_Mem_Read_IT(&hi2c2, EEPROM_ADDR, 0x2c, I2C_MEMADD_SIZE_16BIT,
 80008fc:	887b      	ldrh	r3, [r7, #2]
 80008fe:	9301      	str	r3, [sp, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	2302      	movs	r3, #2
 8000906:	222c      	movs	r2, #44	; 0x2c
 8000908:	21a0      	movs	r1, #160	; 0xa0
 800090a:	4806      	ldr	r0, [pc, #24]	; (8000924 <EEPROMReadExample+0x48>)
 800090c:	f001 f950 	bl	8001bb0 <HAL_I2C_Mem_Read_IT>
				Rdata, len);
		eepromExampleReadFlag = 0;
 8000910:	4b03      	ldr	r3, [pc, #12]	; (8000920 <EEPROMReadExample+0x44>)
 8000912:	2200      	movs	r2, #0
 8000914:	701a      	strb	r2, [r3, #0]
	}
}
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	2000022c 	.word	0x2000022c
 8000924:	20000084 	.word	0x20000084

08000928 <Start>:

void Start()
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
	 if(start)
 800092c:	4b16      	ldr	r3, [pc, #88]	; (8000988 <Start+0x60>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d026      	beq.n	8000982 <Start+0x5a>
	 {
		 time = rand() % (8000 - 3000 + 1) + 3000;
 8000934:	f004 fce8 	bl	8005308 <rand>
 8000938:	4603      	mov	r3, r0
 800093a:	4a14      	ldr	r2, [pc, #80]	; (800098c <Start+0x64>)
 800093c:	fb82 1203 	smull	r1, r2, r2, r3
 8000940:	441a      	add	r2, r3
 8000942:	1311      	asrs	r1, r2, #12
 8000944:	17da      	asrs	r2, r3, #31
 8000946:	1a8a      	subs	r2, r1, r2
 8000948:	f241 3189 	movw	r1, #5001	; 0x1389
 800094c:	fb01 f202 	mul.w	r2, r1, r2
 8000950:	1a9a      	subs	r2, r3, r2
 8000952:	b293      	uxth	r3, r2
 8000954:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8000958:	b29a      	uxth	r2, r3
 800095a:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <Start+0x68>)
 800095c:	801a      	strh	r2, [r3, #0]
		 start = 0;
 800095e:	4b0a      	ldr	r3, [pc, #40]	; (8000988 <Start+0x60>)
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
		 HAL_Delay(time + 1);
 8000964:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <Start+0x68>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	3301      	adds	r3, #1
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fb68 	bl	8001040 <HAL_Delay>
		 led = 1;
 8000970:	4b08      	ldr	r3, [pc, #32]	; (8000994 <Start+0x6c>)
 8000972:	2201      	movs	r2, #1
 8000974:	701a      	strb	r2, [r3, #0]
		 stimer = HAL_GetTick();
 8000976:	f000 fb57 	bl	8001028 <HAL_GetTick>
 800097a:	4603      	mov	r3, r0
 800097c:	b29a      	uxth	r2, r3
 800097e:	4b06      	ldr	r3, [pc, #24]	; (8000998 <Start+0x70>)
 8000980:	801a      	strh	r2, [r3, #0]
	 }
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20000231 	.word	0x20000231
 800098c:	d1ac5b1f 	.word	0xd1ac5b1f
 8000990:	20000234 	.word	0x20000234
 8000994:	20000233 	.word	0x20000233
 8000998:	20000238 	.word	0x20000238

0800099c <Play>:


void Play()
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
	if(led == 1)
 80009a0:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <Play+0x34>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d110      	bne.n	80009ca <Play+0x2e>
	{
		if(play){
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <Play+0x38>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d00c      	beq.n	80009ca <Play+0x2e>
			result = HAL_GetTick() - stimer ;
 80009b0:	f000 fb3a 	bl	8001028 <HAL_GetTick>
 80009b4:	4603      	mov	r3, r0
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <Play+0x3c>)
 80009ba:	881b      	ldrh	r3, [r3, #0]
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	b29a      	uxth	r2, r3
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <Play+0x40>)
 80009c2:	801a      	strh	r2, [r3, #0]
			play = 0;
 80009c4:	4b03      	ldr	r3, [pc, #12]	; (80009d4 <Play+0x38>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000233 	.word	0x20000233
 80009d4:	20000232 	.word	0x20000232
 80009d8:	20000238 	.word	0x20000238
 80009dc:	20000236 	.word	0x20000236

080009e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e4:	b672      	cpsid	i
}
 80009e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e8:	e7fe      	b.n	80009e8 <Error_Handler+0x8>
	...

080009ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f2:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <HAL_MspInit+0x44>)
 80009f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009f6:	4a0e      	ldr	r2, [pc, #56]	; (8000a30 <HAL_MspInit+0x44>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6613      	str	r3, [r2, #96]	; 0x60
 80009fe:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <HAL_MspInit+0x44>)
 8000a00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <HAL_MspInit+0x44>)
 8000a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <HAL_MspInit+0x44>)
 8000a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a14:	6593      	str	r3, [r2, #88]	; 0x58
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <HAL_MspInit+0x44>)
 8000a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a22:	f002 fe77 	bl	8003714 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40021000 	.word	0x40021000

08000a34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b0a0      	sub	sp, #128	; 0x80
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a4c:	f107 0318 	add.w	r3, r7, #24
 8000a50:	2254      	movs	r2, #84	; 0x54
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f004 fd9a 	bl	800558e <memset>
  if(hi2c->Instance==I2C2)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a5f      	ldr	r2, [pc, #380]	; (8000bdc <HAL_I2C_MspInit+0x1a8>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	f040 80b6 	bne.w	8000bd2 <HAL_I2C_MspInit+0x19e>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a66:	2380      	movs	r3, #128	; 0x80
 8000a68:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a6e:	f107 0318 	add.w	r3, r7, #24
 8000a72:	4618      	mov	r0, r3
 8000a74:	f003 fb8c 	bl	8004190 <HAL_RCCEx_PeriphCLKConfig>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000a7e:	f7ff ffaf 	bl	80009e0 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a82:	4b57      	ldr	r3, [pc, #348]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a86:	4a56      	ldr	r2, [pc, #344]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000a88:	f043 0304 	orr.w	r3, r3, #4
 8000a8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8e:	4b54      	ldr	r3, [pc, #336]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a92:	f003 0304 	and.w	r3, r3, #4
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9a:	4b51      	ldr	r3, [pc, #324]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9e:	4a50      	ldr	r2, [pc, #320]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aa6:	4b4e      	ldr	r3, [pc, #312]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PC4     ------> I2C2_SCL
    PA8     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ab2:	2310      	movs	r3, #16
 8000ab4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab6:	2312      	movs	r3, #18
 8000ab8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ac6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000aca:	4619      	mov	r1, r3
 8000acc:	4845      	ldr	r0, [pc, #276]	; (8000be4 <HAL_I2C_MspInit+0x1b0>)
 8000ace:	f000 fe17 	bl	8001700 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ad2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ad6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad8:	2312      	movs	r3, #18
 8000ada:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ae4:	2304      	movs	r3, #4
 8000ae6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000aec:	4619      	mov	r1, r3
 8000aee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af2:	f000 fe05 	bl	8001700 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000af6:	4b3a      	ldr	r3, [pc, #232]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afa:	4a39      	ldr	r2, [pc, #228]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000afc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000b00:	6593      	str	r3, [r2, #88]	; 0x58
 8000b02:	4b37      	ldr	r3, [pc, #220]	; (8000be0 <HAL_I2C_MspInit+0x1ac>)
 8000b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel1;
 8000b0e:	4b36      	ldr	r3, [pc, #216]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b10:	4a36      	ldr	r2, [pc, #216]	; (8000bec <HAL_I2C_MspInit+0x1b8>)
 8000b12:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 8000b14:	4b34      	ldr	r3, [pc, #208]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b16:	2212      	movs	r2, #18
 8000b18:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b1a:	4b33      	ldr	r3, [pc, #204]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b20:	4b31      	ldr	r3, [pc, #196]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b26:	4b30      	ldr	r3, [pc, #192]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b28:	2280      	movs	r2, #128	; 0x80
 8000b2a:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b2c:	4b2e      	ldr	r3, [pc, #184]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b32:	4b2d      	ldr	r3, [pc, #180]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8000b38:	4b2b      	ldr	r3, [pc, #172]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b3e:	4b2a      	ldr	r3, [pc, #168]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8000b44:	4828      	ldr	r0, [pc, #160]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b46:	f000 fbad 	bl	80012a4 <HAL_DMA_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <HAL_I2C_MspInit+0x120>
    {
      Error_Handler();
 8000b50:	f7ff ff46 	bl	80009e0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4a24      	ldr	r2, [pc, #144]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b58:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b5a:	4a23      	ldr	r2, [pc, #140]	; (8000be8 <HAL_I2C_MspInit+0x1b4>)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel2;
 8000b60:	4b23      	ldr	r3, [pc, #140]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b62:	4a24      	ldr	r2, [pc, #144]	; (8000bf4 <HAL_I2C_MspInit+0x1c0>)
 8000b64:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 8000b66:	4b22      	ldr	r3, [pc, #136]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b68:	2213      	movs	r2, #19
 8000b6a:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b6c:	4b20      	ldr	r3, [pc, #128]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b6e:	2210      	movs	r2, #16
 8000b70:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b72:	4b1f      	ldr	r3, [pc, #124]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b78:	4b1d      	ldr	r3, [pc, #116]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b7a:	2280      	movs	r2, #128	; 0x80
 8000b7c:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b7e:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b84:	4b1a      	ldr	r3, [pc, #104]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8000b8a:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b90:	4b17      	ldr	r3, [pc, #92]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8000b96:	4816      	ldr	r0, [pc, #88]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000b98:	f000 fb84 	bl	80012a4 <HAL_DMA_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <HAL_I2C_MspInit+0x172>
    {
      Error_Handler();
 8000ba2:	f7ff ff1d 	bl	80009e0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a11      	ldr	r2, [pc, #68]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000baa:	639a      	str	r2, [r3, #56]	; 0x38
 8000bac:	4a10      	ldr	r2, [pc, #64]	; (8000bf0 <HAL_I2C_MspInit+0x1bc>)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	2021      	movs	r0, #33	; 0x21
 8000bb8:	f000 fb3f 	bl	800123a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000bbc:	2021      	movs	r0, #33	; 0x21
 8000bbe:	f000 fb56 	bl	800126e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	2022      	movs	r0, #34	; 0x22
 8000bc8:	f000 fb37 	bl	800123a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000bcc:	2022      	movs	r0, #34	; 0x22
 8000bce:	f000 fb4e 	bl	800126e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000bd2:	bf00      	nop
 8000bd4:	3780      	adds	r7, #128	; 0x80
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40005800 	.word	0x40005800
 8000be0:	40021000 	.word	0x40021000
 8000be4:	48000800 	.word	0x48000800
 8000be8:	200000d8 	.word	0x200000d8
 8000bec:	40020008 	.word	0x40020008
 8000bf0:	20000138 	.word	0x20000138
 8000bf4:	4002001c 	.word	0x4002001c

08000bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b09e      	sub	sp, #120	; 0x78
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c10:	f107 0310 	add.w	r3, r7, #16
 8000c14:	2254      	movs	r2, #84	; 0x54
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f004 fcb8 	bl	800558e <memset>
  if(huart->Instance==LPUART1)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a1f      	ldr	r2, [pc, #124]	; (8000ca0 <HAL_UART_MspInit+0xa8>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d136      	bne.n	8000c96 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000c28:	2320      	movs	r3, #32
 8000c2a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c30:	f107 0310 	add.w	r3, r7, #16
 8000c34:	4618      	mov	r0, r3
 8000c36:	f003 faab 	bl	8004190 <HAL_RCCEx_PeriphCLKConfig>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c40:	f7ff fece 	bl	80009e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c44:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <HAL_UART_MspInit+0xac>)
 8000c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c48:	4a16      	ldr	r2, [pc, #88]	; (8000ca4 <HAL_UART_MspInit+0xac>)
 8000c4a:	f043 0301 	orr.w	r3, r3, #1
 8000c4e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000c50:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <HAL_UART_MspInit+0xac>)
 8000c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5c:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <HAL_UART_MspInit+0xac>)
 8000c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c60:	4a10      	ldr	r2, [pc, #64]	; (8000ca4 <HAL_UART_MspInit+0xac>)
 8000c62:	f043 0301 	orr.w	r3, r3, #1
 8000c66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <HAL_UART_MspInit+0xac>)
 8000c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6c:	f003 0301 	and.w	r3, r3, #1
 8000c70:	60bb      	str	r3, [r7, #8]
 8000c72:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000c74:	230c      	movs	r3, #12
 8000c76:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000c84:	230c      	movs	r3, #12
 8000c86:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c92:	f000 fd35 	bl	8001700 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000c96:	bf00      	nop
 8000c98:	3778      	adds	r7, #120	; 0x78
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40008000 	.word	0x40008000
 8000ca4:	40021000 	.word	0x40021000

08000ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cac:	e7fe      	b.n	8000cac <NMI_Handler+0x4>

08000cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <HardFault_Handler+0x4>

08000cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb8:	e7fe      	b.n	8000cb8 <MemManage_Handler+0x4>

08000cba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbe:	e7fe      	b.n	8000cbe <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf4:	f000 f986 	bl	8001004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8000d00:	4802      	ldr	r0, [pc, #8]	; (8000d0c <DMA1_Channel1_IRQHandler+0x10>)
 8000d02:	f000 fbde 	bl	80014c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200000d8 	.word	0x200000d8

08000d10 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8000d14:	4802      	ldr	r0, [pc, #8]	; (8000d20 <DMA1_Channel2_IRQHandler+0x10>)
 8000d16:	f000 fbd4 	bl	80014c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000138 	.word	0x20000138

08000d24 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt / I2C2 wake-up interrupt through EXTI line 24.
  */
void I2C2_EV_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <I2C2_EV_IRQHandler+0x10>)
 8000d2a:	f000 ffc7 	bl	8001cbc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000084 	.word	0x20000084

08000d38 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8000d3c:	4802      	ldr	r0, [pc, #8]	; (8000d48 <I2C2_ER_IRQHandler+0x10>)
 8000d3e:	f000 ffd7 	bl	8001cf0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000084 	.word	0x20000084

08000d4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000d50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d54:	f000 fe6e 	bl	8001a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d58:	bf00      	nop
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return 1;
 8000d60:	2301      	movs	r3, #1
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <_kill>:

int _kill(int pid, int sig)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d76:	f004 fc59 	bl	800562c <__errno>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2216      	movs	r2, #22
 8000d7e:	601a      	str	r2, [r3, #0]
  return -1;
 8000d80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <_exit>:

void _exit (int status)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d94:	f04f 31ff 	mov.w	r1, #4294967295
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ffe7 	bl	8000d6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d9e:	e7fe      	b.n	8000d9e <_exit+0x12>

08000da0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	e00a      	b.n	8000dc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000db2:	f3af 8000 	nop.w
 8000db6:	4601      	mov	r1, r0
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	1c5a      	adds	r2, r3, #1
 8000dbc:	60ba      	str	r2, [r7, #8]
 8000dbe:	b2ca      	uxtb	r2, r1
 8000dc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	697a      	ldr	r2, [r7, #20]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	dbf0      	blt.n	8000db2 <_read+0x12>
  }

  return len;
 8000dd0:	687b      	ldr	r3, [r7, #4]
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3718      	adds	r7, #24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b086      	sub	sp, #24
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	60f8      	str	r0, [r7, #12]
 8000de2:	60b9      	str	r1, [r7, #8]
 8000de4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
 8000dea:	e009      	b.n	8000e00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	1c5a      	adds	r2, r3, #1
 8000df0:	60ba      	str	r2, [r7, #8]
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	617b      	str	r3, [r7, #20]
 8000e00:	697a      	ldr	r2, [r7, #20]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	dbf1      	blt.n	8000dec <_write+0x12>
  }
  return len;
 8000e08:	687b      	ldr	r3, [r7, #4]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <_close>:

int _close(int file)
{
 8000e12:	b480      	push	{r7}
 8000e14:	b083      	sub	sp, #12
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b083      	sub	sp, #12
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
 8000e32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e3a:	605a      	str	r2, [r3, #4]
  return 0;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <_isatty>:

int _isatty(int file)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3714      	adds	r7, #20
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
	...

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	; (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	; (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	; (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f004 fbbe 	bl	800562c <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	; (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20020000 	.word	0x20020000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	2000023c 	.word	0x2000023c
 8000ee4:	20000390 	.word	0x20000390

08000ee8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <SystemInit+0x20>)
 8000eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ef2:	4a05      	ldr	r2, [pc, #20]	; (8000f08 <SystemInit+0x20>)
 8000ef4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ef8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f0c:	480d      	ldr	r0, [pc, #52]	; (8000f44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f0e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f10:	f7ff ffea 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f14:	480c      	ldr	r0, [pc, #48]	; (8000f48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f16:	490d      	ldr	r1, [pc, #52]	; (8000f4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f18:	4a0d      	ldr	r2, [pc, #52]	; (8000f50 <LoopForever+0xe>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000f1c:	e002      	b.n	8000f24 <LoopCopyDataInit>

08000f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f22:	3304      	adds	r3, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f28:	d3f9      	bcc.n	8000f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f2c:	4c0a      	ldr	r4, [pc, #40]	; (8000f58 <LoopForever+0x16>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f30:	e001      	b.n	8000f36 <LoopFillZerobss>

08000f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f34:	3204      	adds	r2, #4

08000f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f38:	d3fb      	bcc.n	8000f32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f004 fb7d 	bl	8005638 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f3e:	f7ff fb3d 	bl	80005bc <main>

08000f42 <LoopForever>:

LoopForever:
    b LoopForever
 8000f42:	e7fe      	b.n	8000f42 <LoopForever>
  ldr   r0, =_estack
 8000f44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f4c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f50:	0800641c 	.word	0x0800641c
  ldr r2, =_sbss
 8000f54:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f58:	20000390 	.word	0x20000390

08000f5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f5c:	e7fe      	b.n	8000f5c <ADC1_2_IRQHandler>

08000f5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f64:	2300      	movs	r3, #0
 8000f66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f68:	2003      	movs	r0, #3
 8000f6a:	f000 f95b 	bl	8001224 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f6e:	2000      	movs	r0, #0
 8000f70:	f000 f80e 	bl	8000f90 <HAL_InitTick>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d002      	beq.n	8000f80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	71fb      	strb	r3, [r7, #7]
 8000f7e:	e001      	b.n	8000f84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f80:	f7ff fd34 	bl	80009ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f84:	79fb      	ldrb	r3, [r7, #7]

}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f9c:	4b16      	ldr	r3, [pc, #88]	; (8000ff8 <HAL_InitTick+0x68>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d022      	beq.n	8000fea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <HAL_InitTick+0x6c>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <HAL_InitTick+0x68>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 f966 	bl	800128a <HAL_SYSTICK_Config>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d10f      	bne.n	8000fe4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b0f      	cmp	r3, #15
 8000fc8:	d809      	bhi.n	8000fde <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	6879      	ldr	r1, [r7, #4]
 8000fce:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd2:	f000 f932 	bl	800123a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <HAL_InitTick+0x70>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	e007      	b.n	8000fee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	73fb      	strb	r3, [r7, #15]
 8000fe2:	e004      	b.n	8000fee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	e001      	b.n	8000fee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000008 	.word	0x20000008
 8000ffc:	20000000 	.word	0x20000000
 8001000:	20000004 	.word	0x20000004

08001004 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <HAL_IncTick+0x1c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <HAL_IncTick+0x20>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4413      	add	r3, r2
 8001012:	4a03      	ldr	r2, [pc, #12]	; (8001020 <HAL_IncTick+0x1c>)
 8001014:	6013      	str	r3, [r2, #0]
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	20000240 	.word	0x20000240
 8001024:	20000008 	.word	0x20000008

08001028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return uwTick;
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <HAL_GetTick+0x14>)
 800102e:	681b      	ldr	r3, [r3, #0]
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20000240 	.word	0x20000240

08001040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001048:	f7ff ffee 	bl	8001028 <HAL_GetTick>
 800104c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001058:	d004      	beq.n	8001064 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <HAL_Delay+0x40>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	68fa      	ldr	r2, [r7, #12]
 8001060:	4413      	add	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001064:	bf00      	nop
 8001066:	f7ff ffdf 	bl	8001028 <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	429a      	cmp	r2, r3
 8001074:	d8f7      	bhi.n	8001066 <HAL_Delay+0x26>
  {
  }
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000008 	.word	0x20000008

08001084 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010a0:	4013      	ands	r3, r2
 80010a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010b6:	4a04      	ldr	r2, [pc, #16]	; (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	60d3      	str	r3, [r2, #12]
}
 80010bc:	bf00      	nop
 80010be:	3714      	adds	r7, #20
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d0:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <__NVIC_GetPriorityGrouping+0x18>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	0a1b      	lsrs	r3, r3, #8
 80010d6:	f003 0307 	and.w	r3, r3, #7
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	db0b      	blt.n	8001112 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	f003 021f 	and.w	r2, r3, #31
 8001100:	4907      	ldr	r1, [pc, #28]	; (8001120 <__NVIC_EnableIRQ+0x38>)
 8001102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001106:	095b      	lsrs	r3, r3, #5
 8001108:	2001      	movs	r0, #1
 800110a:	fa00 f202 	lsl.w	r2, r0, r2
 800110e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000e100 	.word	0xe000e100

08001124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	2b00      	cmp	r3, #0
 8001136:	db0a      	blt.n	800114e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	b2da      	uxtb	r2, r3
 800113c:	490c      	ldr	r1, [pc, #48]	; (8001170 <__NVIC_SetPriority+0x4c>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	0112      	lsls	r2, r2, #4
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	440b      	add	r3, r1
 8001148:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800114c:	e00a      	b.n	8001164 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4908      	ldr	r1, [pc, #32]	; (8001174 <__NVIC_SetPriority+0x50>)
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	f003 030f 	and.w	r3, r3, #15
 800115a:	3b04      	subs	r3, #4
 800115c:	0112      	lsls	r2, r2, #4
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	440b      	add	r3, r1
 8001162:	761a      	strb	r2, [r3, #24]
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000e100 	.word	0xe000e100
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001178:	b480      	push	{r7}
 800117a:	b089      	sub	sp, #36	; 0x24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f1c3 0307 	rsb	r3, r3, #7
 8001192:	2b04      	cmp	r3, #4
 8001194:	bf28      	it	cs
 8001196:	2304      	movcs	r3, #4
 8001198:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	3304      	adds	r3, #4
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d902      	bls.n	80011a8 <NVIC_EncodePriority+0x30>
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3b03      	subs	r3, #3
 80011a6:	e000      	b.n	80011aa <NVIC_EncodePriority+0x32>
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ac:	f04f 32ff 	mov.w	r2, #4294967295
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43da      	mvns	r2, r3
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	401a      	ands	r2, r3
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c0:	f04f 31ff 	mov.w	r1, #4294967295
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	43d9      	mvns	r1, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d0:	4313      	orrs	r3, r2
         );
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3724      	adds	r7, #36	; 0x24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011f0:	d301      	bcc.n	80011f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f2:	2301      	movs	r3, #1
 80011f4:	e00f      	b.n	8001216 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f6:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <SysTick_Config+0x40>)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011fe:	210f      	movs	r1, #15
 8001200:	f04f 30ff 	mov.w	r0, #4294967295
 8001204:	f7ff ff8e 	bl	8001124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <SysTick_Config+0x40>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800120e:	4b04      	ldr	r3, [pc, #16]	; (8001220 <SysTick_Config+0x40>)
 8001210:	2207      	movs	r2, #7
 8001212:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	e000e010 	.word	0xe000e010

08001224 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ff29 	bl	8001084 <__NVIC_SetPriorityGrouping>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	4603      	mov	r3, r0
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
 8001246:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001248:	f7ff ff40 	bl	80010cc <__NVIC_GetPriorityGrouping>
 800124c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	6978      	ldr	r0, [r7, #20]
 8001254:	f7ff ff90 	bl	8001178 <NVIC_EncodePriority>
 8001258:	4602      	mov	r2, r0
 800125a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800125e:	4611      	mov	r1, r2
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff5f 	bl	8001124 <__NVIC_SetPriority>
}
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	4603      	mov	r3, r0
 8001276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff33 	bl	80010e8 <__NVIC_EnableIRQ>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff ffa4 	bl	80011e0 <SysTick_Config>
 8001298:	4603      	mov	r3, r0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e08d      	b.n	80013d2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b47      	ldr	r3, [pc, #284]	; (80013dc <HAL_DMA_Init+0x138>)
 80012be:	429a      	cmp	r2, r3
 80012c0:	d80f      	bhi.n	80012e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b45      	ldr	r3, [pc, #276]	; (80013e0 <HAL_DMA_Init+0x13c>)
 80012ca:	4413      	add	r3, r2
 80012cc:	4a45      	ldr	r2, [pc, #276]	; (80013e4 <HAL_DMA_Init+0x140>)
 80012ce:	fba2 2303 	umull	r2, r3, r2, r3
 80012d2:	091b      	lsrs	r3, r3, #4
 80012d4:	009a      	lsls	r2, r3, #2
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a42      	ldr	r2, [pc, #264]	; (80013e8 <HAL_DMA_Init+0x144>)
 80012de:	641a      	str	r2, [r3, #64]	; 0x40
 80012e0:	e00e      	b.n	8001300 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b40      	ldr	r3, [pc, #256]	; (80013ec <HAL_DMA_Init+0x148>)
 80012ea:	4413      	add	r3, r2
 80012ec:	4a3d      	ldr	r2, [pc, #244]	; (80013e4 <HAL_DMA_Init+0x140>)
 80012ee:	fba2 2303 	umull	r2, r3, r2, r3
 80012f2:	091b      	lsrs	r3, r3, #4
 80012f4:	009a      	lsls	r2, r3, #2
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a3c      	ldr	r2, [pc, #240]	; (80013f0 <HAL_DMA_Init+0x14c>)
 80012fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2202      	movs	r2, #2
 8001304:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800131a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001324:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	691b      	ldr	r3, [r3, #16]
 800132a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001330:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800133c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	4313      	orrs	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f972 	bl	800163c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001360:	d102      	bne.n	8001368 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800137c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d010      	beq.n	80013a8 <HAL_DMA_Init+0x104>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2b04      	cmp	r3, #4
 800138c:	d80c      	bhi.n	80013a8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 f992 	bl	80016b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	e008      	b.n	80013ba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2200      	movs	r2, #0
 80013b2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2201      	movs	r2, #1
 80013c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40020407 	.word	0x40020407
 80013e0:	bffdfff8 	.word	0xbffdfff8
 80013e4:	cccccccd 	.word	0xcccccccd
 80013e8:	40020000 	.word	0x40020000
 80013ec:	bffdfbf8 	.word	0xbffdfbf8
 80013f0:	40020400 	.word	0x40020400

080013f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013fc:	2300      	movs	r3, #0
 80013fe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d00d      	beq.n	8001428 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2204      	movs	r2, #4
 8001410:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2201      	movs	r2, #1
 8001416:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	e047      	b.n	80014b8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 020e 	bic.w	r2, r2, #14
 8001436:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f022 0201 	bic.w	r2, r2, #1
 8001446:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001452:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001456:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145c:	f003 021f 	and.w	r2, r3, #31
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	2101      	movs	r1, #1
 8001466:	fa01 f202 	lsl.w	r2, r1, r2
 800146a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001474:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00c      	beq.n	8001498 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001488:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800148c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001496:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d003      	beq.n	80014b8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	4798      	blx	r3
    }
  }
  return status;
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b084      	sub	sp, #16
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	f003 031f 	and.w	r3, r3, #31
 80014e2:	2204      	movs	r2, #4
 80014e4:	409a      	lsls	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4013      	ands	r3, r2
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d026      	beq.n	800153c <HAL_DMA_IRQHandler+0x7a>
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	f003 0304 	and.w	r3, r3, #4
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d021      	beq.n	800153c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0320 	and.w	r3, r3, #32
 8001502:	2b00      	cmp	r3, #0
 8001504:	d107      	bne.n	8001516 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f022 0204 	bic.w	r2, r2, #4
 8001514:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	f003 021f 	and.w	r2, r3, #31
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001522:	2104      	movs	r1, #4
 8001524:	fa01 f202 	lsl.w	r2, r1, r2
 8001528:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	2b00      	cmp	r3, #0
 8001530:	d071      	beq.n	8001616 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800153a:	e06c      	b.n	8001616 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001540:	f003 031f 	and.w	r3, r3, #31
 8001544:	2202      	movs	r2, #2
 8001546:	409a      	lsls	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4013      	ands	r3, r2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d02e      	beq.n	80015ae <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	2b00      	cmp	r3, #0
 8001558:	d029      	beq.n	80015ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0320 	and.w	r3, r3, #32
 8001564:	2b00      	cmp	r3, #0
 8001566:	d10b      	bne.n	8001580 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f022 020a 	bic.w	r2, r2, #10
 8001576:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001584:	f003 021f 	and.w	r2, r3, #31
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158c:	2102      	movs	r1, #2
 800158e:	fa01 f202 	lsl.w	r2, r1, r2
 8001592:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d038      	beq.n	8001616 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80015ac:	e033      	b.n	8001616 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	f003 031f 	and.w	r3, r3, #31
 80015b6:	2208      	movs	r2, #8
 80015b8:	409a      	lsls	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	4013      	ands	r3, r2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d02a      	beq.n	8001618 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	f003 0308 	and.w	r3, r3, #8
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d025      	beq.n	8001618 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f022 020e 	bic.w	r2, r2, #14
 80015da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e0:	f003 021f 	and.w	r2, r3, #31
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e8:	2101      	movs	r1, #1
 80015ea:	fa01 f202 	lsl.w	r2, r1, r2
 80015ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2201      	movs	r2, #1
 80015f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2201      	movs	r2, #1
 80015fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800160a:	2b00      	cmp	r3, #0
 800160c:	d004      	beq.n	8001618 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001616:	bf00      	nop
 8001618:	bf00      	nop
}
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800162e:	b2db      	uxtb	r3, r3
}
 8001630:	4618      	mov	r0, r3
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800163c:	b480      	push	{r7}
 800163e:	b087      	sub	sp, #28
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800164c:	429a      	cmp	r2, r3
 800164e:	d802      	bhi.n	8001656 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001650:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	e001      	b.n	800165a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001658:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	b2db      	uxtb	r3, r3
 8001664:	3b08      	subs	r3, #8
 8001666:	4a12      	ldr	r2, [pc, #72]	; (80016b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001668:	fba2 2303 	umull	r2, r3, r2, r3
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001674:	089b      	lsrs	r3, r3, #2
 8001676:	009a      	lsls	r2, r3, #2
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	4413      	add	r3, r2
 800167c:	461a      	mov	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a0b      	ldr	r2, [pc, #44]	; (80016b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001686:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f003 031f 	and.w	r3, r3, #31
 800168e:	2201      	movs	r2, #1
 8001690:	409a      	lsls	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001696:	bf00      	nop
 8001698:	371c      	adds	r7, #28
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	40020407 	.word	0x40020407
 80016a8:	40020800 	.word	0x40020800
 80016ac:	40020820 	.word	0x40020820
 80016b0:	cccccccd 	.word	0xcccccccd
 80016b4:	40020880 	.word	0x40020880

080016b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80016cc:	4413      	add	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	461a      	mov	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a08      	ldr	r2, [pc, #32]	; (80016fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80016da:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	3b01      	subs	r3, #1
 80016e0:	f003 031f 	and.w	r3, r3, #31
 80016e4:	2201      	movs	r2, #1
 80016e6:	409a      	lsls	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80016ec:	bf00      	nop
 80016ee:	3714      	adds	r7, #20
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	1000823f 	.word	0x1000823f
 80016fc:	40020940 	.word	0x40020940

08001700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001700:	b480      	push	{r7}
 8001702:	b087      	sub	sp, #28
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800170e:	e15a      	b.n	80019c6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2101      	movs	r1, #1
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	fa01 f303 	lsl.w	r3, r1, r3
 800171c:	4013      	ands	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	f000 814c 	beq.w	80019c0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f003 0303 	and.w	r3, r3, #3
 8001730:	2b01      	cmp	r3, #1
 8001732:	d005      	beq.n	8001740 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800173c:	2b02      	cmp	r3, #2
 800173e:	d130      	bne.n	80017a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	2203      	movs	r2, #3
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43db      	mvns	r3, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001776:	2201      	movs	r2, #1
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43db      	mvns	r3, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	091b      	lsrs	r3, r3, #4
 800178c:	f003 0201 	and.w	r2, r3, #1
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f003 0303 	and.w	r3, r3, #3
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d017      	beq.n	80017de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	2203      	movs	r2, #3
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43db      	mvns	r3, r3
 80017c0:	693a      	ldr	r2, [r7, #16]
 80017c2:	4013      	ands	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	689a      	ldr	r2, [r3, #8]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d123      	bne.n	8001832 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	08da      	lsrs	r2, r3, #3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3208      	adds	r2, #8
 80017f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	220f      	movs	r2, #15
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	4013      	ands	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	691a      	ldr	r2, [r3, #16]
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	08da      	lsrs	r2, r3, #3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3208      	adds	r2, #8
 800182c:	6939      	ldr	r1, [r7, #16]
 800182e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	2203      	movs	r2, #3
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4013      	ands	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f003 0203 	and.w	r2, r3, #3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800186e:	2b00      	cmp	r3, #0
 8001870:	f000 80a6 	beq.w	80019c0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001874:	4b5b      	ldr	r3, [pc, #364]	; (80019e4 <HAL_GPIO_Init+0x2e4>)
 8001876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001878:	4a5a      	ldr	r2, [pc, #360]	; (80019e4 <HAL_GPIO_Init+0x2e4>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	6613      	str	r3, [r2, #96]	; 0x60
 8001880:	4b58      	ldr	r3, [pc, #352]	; (80019e4 <HAL_GPIO_Init+0x2e4>)
 8001882:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800188c:	4a56      	ldr	r2, [pc, #344]	; (80019e8 <HAL_GPIO_Init+0x2e8>)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	089b      	lsrs	r3, r3, #2
 8001892:	3302      	adds	r3, #2
 8001894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	220f      	movs	r2, #15
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	4013      	ands	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018b6:	d01f      	beq.n	80018f8 <HAL_GPIO_Init+0x1f8>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a4c      	ldr	r2, [pc, #304]	; (80019ec <HAL_GPIO_Init+0x2ec>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d019      	beq.n	80018f4 <HAL_GPIO_Init+0x1f4>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a4b      	ldr	r2, [pc, #300]	; (80019f0 <HAL_GPIO_Init+0x2f0>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d013      	beq.n	80018f0 <HAL_GPIO_Init+0x1f0>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a4a      	ldr	r2, [pc, #296]	; (80019f4 <HAL_GPIO_Init+0x2f4>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d00d      	beq.n	80018ec <HAL_GPIO_Init+0x1ec>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a49      	ldr	r2, [pc, #292]	; (80019f8 <HAL_GPIO_Init+0x2f8>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d007      	beq.n	80018e8 <HAL_GPIO_Init+0x1e8>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a48      	ldr	r2, [pc, #288]	; (80019fc <HAL_GPIO_Init+0x2fc>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d101      	bne.n	80018e4 <HAL_GPIO_Init+0x1e4>
 80018e0:	2305      	movs	r3, #5
 80018e2:	e00a      	b.n	80018fa <HAL_GPIO_Init+0x1fa>
 80018e4:	2306      	movs	r3, #6
 80018e6:	e008      	b.n	80018fa <HAL_GPIO_Init+0x1fa>
 80018e8:	2304      	movs	r3, #4
 80018ea:	e006      	b.n	80018fa <HAL_GPIO_Init+0x1fa>
 80018ec:	2303      	movs	r3, #3
 80018ee:	e004      	b.n	80018fa <HAL_GPIO_Init+0x1fa>
 80018f0:	2302      	movs	r3, #2
 80018f2:	e002      	b.n	80018fa <HAL_GPIO_Init+0x1fa>
 80018f4:	2301      	movs	r3, #1
 80018f6:	e000      	b.n	80018fa <HAL_GPIO_Init+0x1fa>
 80018f8:	2300      	movs	r3, #0
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	f002 0203 	and.w	r2, r2, #3
 8001900:	0092      	lsls	r2, r2, #2
 8001902:	4093      	lsls	r3, r2
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4313      	orrs	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800190a:	4937      	ldr	r1, [pc, #220]	; (80019e8 <HAL_GPIO_Init+0x2e8>)
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	089b      	lsrs	r3, r3, #2
 8001910:	3302      	adds	r3, #2
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001918:	4b39      	ldr	r3, [pc, #228]	; (8001a00 <HAL_GPIO_Init+0x300>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	43db      	mvns	r3, r3
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	4013      	ands	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d003      	beq.n	800193c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800193c:	4a30      	ldr	r2, [pc, #192]	; (8001a00 <HAL_GPIO_Init+0x300>)
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001942:	4b2f      	ldr	r3, [pc, #188]	; (8001a00 <HAL_GPIO_Init+0x300>)
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	43db      	mvns	r3, r3
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	4013      	ands	r3, r2
 8001950:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d003      	beq.n	8001966 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	4313      	orrs	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001966:	4a26      	ldr	r2, [pc, #152]	; (8001a00 <HAL_GPIO_Init+0x300>)
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800196c:	4b24      	ldr	r3, [pc, #144]	; (8001a00 <HAL_GPIO_Init+0x300>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	43db      	mvns	r3, r3
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d003      	beq.n	8001990 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	4313      	orrs	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001990:	4a1b      	ldr	r2, [pc, #108]	; (8001a00 <HAL_GPIO_Init+0x300>)
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001996:	4b1a      	ldr	r3, [pc, #104]	; (8001a00 <HAL_GPIO_Init+0x300>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	43db      	mvns	r3, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4013      	ands	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d003      	beq.n	80019ba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019ba:	4a11      	ldr	r2, [pc, #68]	; (8001a00 <HAL_GPIO_Init+0x300>)
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	3301      	adds	r3, #1
 80019c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	fa22 f303 	lsr.w	r3, r2, r3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f47f ae9d 	bne.w	8001710 <HAL_GPIO_Init+0x10>
  }
}
 80019d6:	bf00      	nop
 80019d8:	bf00      	nop
 80019da:	371c      	adds	r7, #28
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40010000 	.word	0x40010000
 80019ec:	48000400 	.word	0x48000400
 80019f0:	48000800 	.word	0x48000800
 80019f4:	48000c00 	.word	0x48000c00
 80019f8:	48001000 	.word	0x48001000
 80019fc:	48001400 	.word	0x48001400
 8001a00:	40010400 	.word	0x40010400

08001a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	807b      	strh	r3, [r7, #2]
 8001a10:	4613      	mov	r3, r2
 8001a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a14:	787b      	ldrb	r3, [r7, #1]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a1a:	887a      	ldrh	r2, [r7, #2]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a20:	e002      	b.n	8001a28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a22:	887a      	ldrh	r2, [r7, #2]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a3e:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a40:	695a      	ldr	r2, [r3, #20]
 8001a42:	88fb      	ldrh	r3, [r7, #6]
 8001a44:	4013      	ands	r3, r2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d006      	beq.n	8001a58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a4a:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a4c:	88fb      	ldrh	r3, [r7, #6]
 8001a4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f806 	bl	8001a64 <HAL_GPIO_EXTI_Callback>
  }
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40010400 	.word	0x40010400

08001a64 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e08d      	b.n	8001ba8 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d106      	bne.n	8001aa6 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7fe ffc7 	bl	8000a34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2224      	movs	r2, #36	; 0x24
 8001aaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f022 0201 	bic.w	r2, r2, #1
 8001abc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001aca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ada:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d107      	bne.n	8001af4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	e006      	b.n	8001b02 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001b00:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d108      	bne.n	8001b1c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	e007      	b.n	8001b2c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b2a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6812      	ldr	r2, [r2, #0]
 8001b36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b3e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b4e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	691a      	ldr	r2, [r3, #16]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	695b      	ldr	r3, [r3, #20]
 8001b58:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69d9      	ldr	r1, [r3, #28]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a1a      	ldr	r2, [r3, #32]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	430a      	orrs	r2, r1
 8001b78:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f042 0201 	orr.w	r2, r2, #1
 8001b88:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2220      	movs	r2, #32
 8001b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af02      	add	r7, sp, #8
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	4608      	mov	r0, r1
 8001bba:	4611      	mov	r1, r2
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	817b      	strh	r3, [r7, #10]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	813b      	strh	r3, [r7, #8]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b20      	cmp	r3, #32
 8001bd4:	d166      	bne.n	8001ca4 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <HAL_I2C_Mem_Read_IT+0x32>
 8001bdc:	8bbb      	ldrh	r3, [r7, #28]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d105      	bne.n	8001bee <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001be8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e05b      	b.n	8001ca6 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bfc:	d101      	bne.n	8001c02 <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	e051      	b.n	8001ca6 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d101      	bne.n	8001c10 <HAL_I2C_Mem_Read_IT+0x60>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	e04a      	b.n	8001ca6 <HAL_I2C_Mem_Read_IT+0xf6>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2222      	movs	r2, #34	; 0x22
 8001c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2240      	movs	r2, #64	; 0x40
 8001c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	8bba      	ldrh	r2, [r7, #28]
 8001c38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	4a1c      	ldr	r2, [pc, #112]	; (8001cb0 <HAL_I2C_Mem_Read_IT+0x100>)
 8001c3e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	4a1c      	ldr	r2, [pc, #112]	; (8001cb4 <HAL_I2C_Mem_Read_IT+0x104>)
 8001c44:	635a      	str	r2, [r3, #52]	; 0x34
    hi2c->Devaddress  = DevAddress;
 8001c46:	897a      	ldrh	r2, [r7, #10]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d109      	bne.n	8001c66 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c52:	893b      	ldrh	r3, [r7, #8]
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8001c62:	651a      	str	r2, [r3, #80]	; 0x50
 8001c64:	e00b      	b.n	8001c7e <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c66:	893b      	ldrh	r3, [r7, #8]
 8001c68:	0a1b      	lsrs	r3, r3, #8
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	629a      	str	r2, [r3, #40]	; 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8001c74:	893b      	ldrh	r3, [r7, #8]
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	461a      	mov	r2, r3
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	8979      	ldrh	r1, [r7, #10]
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <HAL_I2C_Mem_Read_IT+0x108>)
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	68f8      	ldr	r0, [r7, #12]
 8001c8c:	f001 faf2 	bl	8003274 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001c98:	2101      	movs	r1, #1
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f001 fb1c 	bl	80032d8 <I2C_Enable_IRQ>

    return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	e000      	b.n	8001ca6 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 8001ca4:	2302      	movs	r3, #2
  }
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	ffff0000 	.word	0xffff0000
 8001cb4:	08001e79 	.word	0x08001e79
 8001cb8:	80002000 	.word	0x80002000

08001cbc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	68f9      	ldr	r1, [r7, #12]
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	4798      	blx	r3
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00f      	beq.n	8001d32 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d00a      	beq.n	8001d32 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d20:	f043 0201 	orr.w	r2, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d30:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00f      	beq.n	8001d5c <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d00a      	beq.n	8001d5c <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4a:	f043 0208 	orr.w	r2, r3, #8
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d5a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d00f      	beq.n	8001d86 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d00a      	beq.n	8001d86 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d74:	f043 0202 	orr.w	r2, r3, #2
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d84:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f003 030b 	and.w	r3, r3, #11
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8001d96:	68f9      	ldr	r1, [r7, #12]
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f001 f911 	bl	8002fc0 <I2C_ITError>
  }
}
 8001d9e:	bf00      	nop
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b083      	sub	sp, #12
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001df6:	b480      	push	{r7}
 8001df8:	b083      	sub	sp, #12
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	70fb      	strb	r3, [r7, #3]
 8001e02:	4613      	mov	r3, r2
 8001e04:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001e1a:	bf00      	nop
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
	...

08001e78 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af02      	add	r7, sp, #8
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8001e84:	4b8d      	ldr	r3, [pc, #564]	; (80020bc <I2C_Mem_ISR_IT+0x244>)
 8001e86:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d101      	bne.n	8001e9a <I2C_Mem_ISR_IT+0x22>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e10c      	b.n	80020b4 <I2C_Mem_ISR_IT+0x23c>
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	f003 0310 	and.w	r3, r3, #16
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d012      	beq.n	8001ed2 <I2C_Mem_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00d      	beq.n	8001ed2 <I2C_Mem_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2210      	movs	r2, #16
 8001ebc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	f043 0204 	orr.w	r2, r3, #4
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001eca:	68f8      	ldr	r0, [r7, #12]
 8001ecc:	f001 f98f 	bl	80031ee <I2C_Flush_TXDR>
 8001ed0:	e0dd      	b.n	800208e <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d022      	beq.n	8001f22 <I2C_Mem_ISR_IT+0xaa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d01d      	beq.n	8001f22 <I2C_Mem_ISR_IT+0xaa>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	f023 0304 	bic.w	r3, r3, #4
 8001eec:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001f20:	e0b5      	b.n	800208e <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d02c      	beq.n	8001f86 <I2C_Mem_ISR_IT+0x10e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d027      	beq.n	8001f86 <I2C_Mem_ISR_IT+0x10e>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f3e:	d118      	bne.n	8001f72 <I2C_Mem_ISR_IT+0xfa>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	781a      	ldrb	r2, [r3, #0]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f50:	1c5a      	adds	r2, r3, #1
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	3b01      	subs	r3, #1
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8001f70:	e08d      	b.n	800208e <I2C_Mem_ISR_IT+0x216>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f7a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001f82:	651a      	str	r2, [r3, #80]	; 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8001f84:	e083      	b.n	800208e <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d03c      	beq.n	800200a <I2C_Mem_ISR_IT+0x192>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d037      	beq.n	800200a <I2C_Mem_ISR_IT+0x192>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d02c      	beq.n	8001ffe <I2C_Mem_ISR_IT+0x186>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d128      	bne.n	8001ffe <I2C_Mem_ISR_IT+0x186>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	2bff      	cmp	r3, #255	; 0xff
 8001fb4:	d910      	bls.n	8001fd8 <I2C_Mem_ISR_IT+0x160>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	22ff      	movs	r2, #255	; 0xff
 8001fba:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc0:	b299      	uxth	r1, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	2300      	movs	r3, #0
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f001 f94f 	bl	8003274 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fd6:	e017      	b.n	8002008 <I2C_Mem_ISR_IT+0x190>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe6:	b299      	uxth	r1, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	2300      	movs	r3, #0
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f001 f93c 	bl	8003274 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ffc:	e004      	b.n	8002008 <I2C_Mem_ISR_IT+0x190>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001ffe:	2140      	movs	r1, #64	; 0x40
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f000 ffdd 	bl	8002fc0 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002006:	e042      	b.n	800208e <I2C_Mem_ISR_IT+0x216>
 8002008:	e041      	b.n	800208e <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002010:	2b00      	cmp	r3, #0
 8002012:	d03c      	beq.n	800208e <I2C_Mem_ISR_IT+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800201a:	2b00      	cmp	r3, #0
 800201c:	d037      	beq.n	800208e <I2C_Mem_ISR_IT+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800201e:	2101      	movs	r1, #1
 8002020:	68f8      	ldr	r0, [r7, #12]
 8002022:	f001 f9dd 	bl	80033e0 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002026:	2102      	movs	r1, #2
 8002028:	68f8      	ldr	r0, [r7, #12]
 800202a:	f001 f955 	bl	80032d8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b22      	cmp	r3, #34	; 0x22
 8002038:	d101      	bne.n	800203e <I2C_Mem_ISR_IT+0x1c6>
    {
      direction = I2C_GENERATE_START_READ;
 800203a:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <I2C_Mem_ISR_IT+0x248>)
 800203c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002042:	b29b      	uxth	r3, r3
 8002044:	2bff      	cmp	r3, #255	; 0xff
 8002046:	d910      	bls.n	800206a <I2C_Mem_ISR_IT+0x1f2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	22ff      	movs	r2, #255	; 0xff
 800204c:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002052:	b299      	uxth	r1, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002058:	b2da      	uxtb	r2, r3
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f001 f906 	bl	8003274 <I2C_TransferConfig>
 8002068:	e011      	b.n	800208e <I2C_Mem_ISR_IT+0x216>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800206e:	b29a      	uxth	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002078:	b299      	uxth	r1, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800207e:	b2da      	uxtb	r2, r3
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	9300      	str	r3, [sp, #0]
 8002084:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f001 f8f3 	bl	8003274 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	f003 0320 	and.w	r3, r3, #32
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <I2C_Mem_ISR_IT+0x232>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d003      	beq.n	80020aa <I2C_Mem_ISR_IT+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80020a2:	6939      	ldr	r1, [r7, #16]
 80020a4:	68f8      	ldr	r0, [r7, #12]
 80020a6:	f000 fd0b 	bl	8002ac0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	80002000 	.word	0x80002000
 80020c0:	80002400 	.word	0x80002400

080020c4 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d101      	bne.n	80020e8 <I2C_Slave_ISR_IT+0x24>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e0e2      	b.n	80022ae <I2C_Slave_ISR_IT+0x1ea>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	f003 0320 	and.w	r3, r3, #32
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d009      	beq.n	800210e <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002100:	2b00      	cmp	r3, #0
 8002102:	d004      	beq.n	800210e <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002104:	6939      	ldr	r1, [r7, #16]
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f000 fda2 	bl	8002c50 <I2C_ITSlaveCplt>
 800210c:	e0ca      	b.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	f003 0310 	and.w	r3, r3, #16
 8002114:	2b00      	cmp	r3, #0
 8002116:	d04b      	beq.n	80021b0 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800211e:	2b00      	cmp	r3, #0
 8002120:	d046      	beq.n	80021b0 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002126:	b29b      	uxth	r3, r3
 8002128:	2b00      	cmp	r3, #0
 800212a:	d128      	bne.n	800217e <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b28      	cmp	r3, #40	; 0x28
 8002136:	d108      	bne.n	800214a <I2C_Slave_ISR_IT+0x86>
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800213e:	d104      	bne.n	800214a <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002140:	6939      	ldr	r1, [r7, #16]
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 fee8 	bl	8002f18 <I2C_ITListenCplt>
 8002148:	e031      	b.n	80021ae <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b29      	cmp	r3, #41	; 0x29
 8002154:	d10e      	bne.n	8002174 <I2C_Slave_ISR_IT+0xb0>
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800215c:	d00a      	beq.n	8002174 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2210      	movs	r2, #16
 8002164:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f001 f841 	bl	80031ee <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 fc4b 	bl	8002a08 <I2C_ITSlaveSeqCplt>
 8002172:	e01c      	b.n	80021ae <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2210      	movs	r2, #16
 800217a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800217c:	e08f      	b.n	800229e <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2210      	movs	r2, #16
 8002184:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218a:	f043 0204 	orr.w	r2, r3, #4
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <I2C_Slave_ISR_IT+0xdc>
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800219e:	d17e      	bne.n	800229e <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a4:	4619      	mov	r1, r3
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f000 ff0a 	bl	8002fc0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80021ac:	e077      	b.n	800229e <I2C_Slave_ISR_IT+0x1da>
 80021ae:	e076      	b.n	800229e <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d02f      	beq.n	800221a <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d02a      	beq.n	800221a <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d018      	beq.n	8002200 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021ea:	3b01      	subs	r3, #1
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	3b01      	subs	r3, #1
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002204:	b29b      	uxth	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d14b      	bne.n	80022a2 <I2C_Slave_ISR_IT+0x1de>
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002210:	d047      	beq.n	80022a2 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002212:	68f8      	ldr	r0, [r7, #12]
 8002214:	f000 fbf8 	bl	8002a08 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002218:	e043      	b.n	80022a2 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	f003 0308 	and.w	r3, r3, #8
 8002220:	2b00      	cmp	r3, #0
 8002222:	d009      	beq.n	8002238 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800222a:	2b00      	cmp	r3, #0
 800222c:	d004      	beq.n	8002238 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800222e:	6939      	ldr	r1, [r7, #16]
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f000 fb28 	bl	8002886 <I2C_ITAddrCplt>
 8002236:	e035      	b.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d030      	beq.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002248:	2b00      	cmp	r3, #0
 800224a:	d02b      	beq.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002250:	b29b      	uxth	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d018      	beq.n	8002288 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	781a      	ldrb	r2, [r3, #0]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002270:	b29b      	uxth	r3, r3
 8002272:	3b01      	subs	r3, #1
 8002274:	b29a      	uxth	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800227e:	3b01      	subs	r3, #1
 8002280:	b29a      	uxth	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	851a      	strh	r2, [r3, #40]	; 0x28
 8002286:	e00d      	b.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800228e:	d002      	beq.n	8002296 <I2C_Slave_ISR_IT+0x1d2>
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d106      	bne.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f000 fbb6 	bl	8002a08 <I2C_ITSlaveSeqCplt>
 800229c:	e002      	b.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800229e:	bf00      	nop
 80022a0:	e000      	b.n	80022a4 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80022a2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3718      	adds	r7, #24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b088      	sub	sp, #32
 80022ba:	af02      	add	r7, sp, #8
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <I2C_Master_ISR_DMA+0x1a>
 80022cc:	2302      	movs	r3, #2
 80022ce:	e0d9      	b.n	8002484 <I2C_Master_ISR_DMA+0x1ce>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	f003 0310 	and.w	r3, r3, #16
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d016      	beq.n	8002310 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d011      	beq.n	8002310 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2210      	movs	r2, #16
 80022f2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f8:	f043 0204 	orr.w	r2, r3, #4
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002300:	2120      	movs	r1, #32
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 ffe8 	bl	80032d8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	f000 ff70 	bl	80031ee <I2C_Flush_TXDR>
 800230e:	e0b4      	b.n	800247a <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002316:	2b00      	cmp	r3, #0
 8002318:	d071      	beq.n	80023fe <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002320:	2b00      	cmp	r3, #0
 8002322:	d06c      	beq.n	80023fe <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002332:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002338:	b29b      	uxth	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d04e      	beq.n	80023dc <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	b29b      	uxth	r3, r3
 8002346:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800234a:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002350:	b29b      	uxth	r3, r3
 8002352:	2bff      	cmp	r3, #255	; 0xff
 8002354:	d906      	bls.n	8002364 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	22ff      	movs	r2, #255	; 0xff
 800235a:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800235c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	e010      	b.n	8002386 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002368:	b29a      	uxth	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002372:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002376:	d003      	beq.n	8002380 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	e002      	b.n	8002386 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002380:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002384:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800238a:	b2da      	uxtb	r2, r3
 800238c:	8a79      	ldrh	r1, [r7, #18]
 800238e:	2300      	movs	r3, #0
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 ff6d 	bl	8003274 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800239e:	b29a      	uxth	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b22      	cmp	r3, #34	; 0x22
 80023b6:	d108      	bne.n	80023ca <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023c6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80023c8:	e057      	b.n	800247a <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023d8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80023da:	e04e      	b.n	800247a <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023ea:	d003      	beq.n	80023f4 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 face 	bl	800298e <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80023f2:	e042      	b.n	800247a <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80023f4:	2140      	movs	r1, #64	; 0x40
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	f000 fde2 	bl	8002fc0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80023fc:	e03d      	b.n	800247a <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002404:	2b00      	cmp	r3, #0
 8002406:	d028      	beq.n	800245a <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800240e:	2b00      	cmp	r3, #0
 8002410:	d023      	beq.n	800245a <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002416:	b29b      	uxth	r3, r3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d119      	bne.n	8002450 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002426:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800242a:	d025      	beq.n	8002478 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002430:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002434:	d108      	bne.n	8002448 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002444:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002446:	e017      	b.n	8002478 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f000 faa0 	bl	800298e <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800244e:	e013      	b.n	8002478 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002450:	2140      	movs	r1, #64	; 0x40
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f000 fdb4 	bl	8002fc0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002458:	e00e      	b.n	8002478 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	f003 0320 	and.w	r3, r3, #32
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00a      	beq.n	800247a <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800246a:	2b00      	cmp	r3, #0
 800246c:	d005      	beq.n	800247a <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800246e:	68b9      	ldr	r1, [r7, #8]
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 fb25 	bl	8002ac0 <I2C_ITMasterCplt>
 8002476:	e000      	b.n	800247a <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8002478:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002498:	4b8d      	ldr	r3, [pc, #564]	; (80026d0 <I2C_Mem_ISR_DMA+0x244>)
 800249a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d101      	bne.n	80024aa <I2C_Mem_ISR_DMA+0x1e>
 80024a6:	2302      	movs	r3, #2
 80024a8:	e10e      	b.n	80026c8 <I2C_Mem_ISR_DMA+0x23c>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	f003 0310 	and.w	r3, r3, #16
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d016      	beq.n	80024ea <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d011      	beq.n	80024ea <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2210      	movs	r2, #16
 80024cc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	f043 0204 	orr.w	r2, r3, #4
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80024da:	2120      	movs	r1, #32
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 fefb 	bl	80032d8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f000 fe83 	bl	80031ee <I2C_Flush_TXDR>
 80024e8:	e0e9      	b.n	80026be <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00e      	beq.n	8002512 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d009      	beq.n	8002512 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002506:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f04f 32ff 	mov.w	r2, #4294967295
 800250e:	651a      	str	r2, [r3, #80]	; 0x50
 8002510:	e0d5      	b.n	80026be <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002518:	2b00      	cmp	r3, #0
 800251a:	d05f      	beq.n	80025dc <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002522:	2b00      	cmp	r3, #0
 8002524:	d05a      	beq.n	80025dc <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002526:	2101      	movs	r1, #1
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f000 ff59 	bl	80033e0 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800252e:	2110      	movs	r1, #16
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 fed1 	bl	80032d8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800253a:	b29b      	uxth	r3, r3
 800253c:	2b00      	cmp	r3, #0
 800253e:	d048      	beq.n	80025d2 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002544:	b29b      	uxth	r3, r3
 8002546:	2bff      	cmp	r3, #255	; 0xff
 8002548:	d910      	bls.n	800256c <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	22ff      	movs	r2, #255	; 0xff
 800254e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002554:	b299      	uxth	r1, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255a:	b2da      	uxtb	r2, r3
 800255c:	2300      	movs	r3, #0
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 fe85 	bl	8003274 <I2C_TransferConfig>
 800256a:	e011      	b.n	8002590 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002570:	b29a      	uxth	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257a:	b299      	uxth	r1, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002580:	b2da      	uxtb	r2, r3
 8002582:	2300      	movs	r3, #0
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f000 fe72 	bl	8003274 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	b29a      	uxth	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b22      	cmp	r3, #34	; 0x22
 80025ac:	d108      	bne.n	80025c0 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025bc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80025be:	e07e      	b.n	80026be <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025ce:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80025d0:	e075      	b.n	80026be <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80025d2:	2140      	movs	r1, #64	; 0x40
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 fcf3 	bl	8002fc0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80025da:	e070      	b.n	80026be <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d05d      	beq.n	80026a2 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d058      	beq.n	80026a2 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80025f0:	2101      	movs	r1, #1
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 fef4 	bl	80033e0 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80025f8:	2110      	movs	r1, #16
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f000 fe6c 	bl	80032d8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b22      	cmp	r3, #34	; 0x22
 800260a:	d101      	bne.n	8002610 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 800260c:	4b31      	ldr	r3, [pc, #196]	; (80026d4 <I2C_Mem_ISR_DMA+0x248>)
 800260e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002614:	b29b      	uxth	r3, r3
 8002616:	2bff      	cmp	r3, #255	; 0xff
 8002618:	d910      	bls.n	800263c <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	22ff      	movs	r2, #255	; 0xff
 800261e:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002624:	b299      	uxth	r1, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262a:	b2da      	uxtb	r2, r3
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 fe1d 	bl	8003274 <I2C_TransferConfig>
 800263a:	e011      	b.n	8002660 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800264a:	b299      	uxth	r1, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002650:	b2da      	uxtb	r2, r3
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f000 fe0a 	bl	8003274 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002664:	b29a      	uxth	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	b29a      	uxth	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b22      	cmp	r3, #34	; 0x22
 800267c:	d108      	bne.n	8002690 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800268c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800268e:	e016      	b.n	80026be <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800269e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80026a0:	e00d      	b.n	80026be <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	f003 0320 	and.w	r3, r3, #32
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d008      	beq.n	80026be <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80026b6:	68b9      	ldr	r1, [r7, #8]
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fa01 	bl	8002ac0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	80002000 	.word	0x80002000
 80026d4:	80002400 	.word	0x80002400

080026d8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b088      	sub	sp, #32
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d101      	bne.n	80026fc <I2C_Slave_ISR_DMA+0x24>
 80026f8:	2302      	movs	r3, #2
 80026fa:	e0c0      	b.n	800287e <I2C_Slave_ISR_DMA+0x1a6>
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f003 0320 	and.w	r3, r3, #32
 800270a:	2b00      	cmp	r3, #0
 800270c:	d009      	beq.n	8002722 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002714:	2b00      	cmp	r3, #0
 8002716:	d004      	beq.n	8002722 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002718:	68b9      	ldr	r1, [r7, #8]
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f000 fa98 	bl	8002c50 <I2C_ITSlaveCplt>
 8002720:	e0a8      	b.n	8002874 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f003 0310 	and.w	r3, r3, #16
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 8095 	beq.w	8002858 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 808f 	beq.w	8002858 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d104      	bne.n	800274e <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800274a:	2b00      	cmp	r3, #0
 800274c:	d07d      	beq.n	800284a <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00c      	beq.n	8002770 <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d007      	beq.n	8002770 <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 800276c:	2301      	movs	r3, #1
 800276e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00c      	beq.n	8002792 <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d007      	beq.n	8002792 <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 800278e:	2301      	movs	r3, #1
 8002790:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d128      	bne.n	80027ea <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b28      	cmp	r3, #40	; 0x28
 80027a2:	d108      	bne.n	80027b6 <I2C_Slave_ISR_DMA+0xde>
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80027aa:	d104      	bne.n	80027b6 <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80027ac:	68b9      	ldr	r1, [r7, #8]
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 fbb2 	bl	8002f18 <I2C_ITListenCplt>
 80027b4:	e048      	b.n	8002848 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b29      	cmp	r3, #41	; 0x29
 80027c0:	d10e      	bne.n	80027e0 <I2C_Slave_ISR_DMA+0x108>
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027c8:	d00a      	beq.n	80027e0 <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2210      	movs	r2, #16
 80027d0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f000 fd0b 	bl	80031ee <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f915 	bl	8002a08 <I2C_ITSlaveSeqCplt>
 80027de:	e033      	b.n	8002848 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2210      	movs	r2, #16
 80027e6:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80027e8:	e034      	b.n	8002854 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2210      	movs	r2, #16
 80027f0:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f043 0204 	orr.w	r2, r3, #4
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002804:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d003      	beq.n	8002814 <I2C_Slave_ISR_DMA+0x13c>
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002812:	d11f      	bne.n	8002854 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002814:	7dfb      	ldrb	r3, [r7, #23]
 8002816:	2b21      	cmp	r3, #33	; 0x21
 8002818:	d002      	beq.n	8002820 <I2C_Slave_ISR_DMA+0x148>
 800281a:	7dfb      	ldrb	r3, [r7, #23]
 800281c:	2b29      	cmp	r3, #41	; 0x29
 800281e:	d103      	bne.n	8002828 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2221      	movs	r2, #33	; 0x21
 8002824:	631a      	str	r2, [r3, #48]	; 0x30
 8002826:	e008      	b.n	800283a <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002828:	7dfb      	ldrb	r3, [r7, #23]
 800282a:	2b22      	cmp	r3, #34	; 0x22
 800282c:	d002      	beq.n	8002834 <I2C_Slave_ISR_DMA+0x15c>
 800282e:	7dfb      	ldrb	r3, [r7, #23]
 8002830:	2b2a      	cmp	r3, #42	; 0x2a
 8002832:	d102      	bne.n	800283a <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2222      	movs	r2, #34	; 0x22
 8002838:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283e:	4619      	mov	r1, r3
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fbbd 	bl	8002fc0 <I2C_ITError>
      if (treatdmanack == 1U)
 8002846:	e005      	b.n	8002854 <I2C_Slave_ISR_DMA+0x17c>
 8002848:	e004      	b.n	8002854 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2210      	movs	r2, #16
 8002850:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002852:	e00f      	b.n	8002874 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8002854:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002856:	e00d      	b.n	8002874 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f003 0308 	and.w	r3, r3, #8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d008      	beq.n	8002874 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800286c:	68b9      	ldr	r1, [r7, #8]
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f809 	bl	8002886 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3720      	adds	r7, #32
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
 800288e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002896:	b2db      	uxtb	r3, r3
 8002898:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800289c:	2b28      	cmp	r3, #40	; 0x28
 800289e:	d16a      	bne.n	8002976 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	0c1b      	lsrs	r3, r3, #16
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	0c1b      	lsrs	r3, r3, #16
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80028be:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028cc:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80028da:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d138      	bne.n	8002956 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80028e4:	897b      	ldrh	r3, [r7, #10]
 80028e6:	09db      	lsrs	r3, r3, #7
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	89bb      	ldrh	r3, [r7, #12]
 80028ec:	4053      	eors	r3, r2
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	f003 0306 	and.w	r3, r3, #6
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d11c      	bne.n	8002932 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80028f8:	897b      	ldrh	r3, [r7, #10]
 80028fa:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800290a:	2b02      	cmp	r3, #2
 800290c:	d13b      	bne.n	8002986 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2208      	movs	r2, #8
 800291a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002924:	89ba      	ldrh	r2, [r7, #12]
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	4619      	mov	r1, r3
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7ff fa63 	bl	8001df6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002930:	e029      	b.n	8002986 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002932:	893b      	ldrh	r3, [r7, #8]
 8002934:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002936:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 fd50 	bl	80033e0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002948:	89ba      	ldrh	r2, [r7, #12]
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	4619      	mov	r1, r3
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7ff fa51 	bl	8001df6 <HAL_I2C_AddrCallback>
}
 8002954:	e017      	b.n	8002986 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002956:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 fd40 	bl	80033e0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002968:	89ba      	ldrh	r2, [r7, #12]
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	4619      	mov	r1, r3
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f7ff fa41 	bl	8001df6 <HAL_I2C_AddrCallback>
}
 8002974:	e007      	b.n	8002986 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2208      	movs	r2, #8
 800297c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002986:	bf00      	nop
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b21      	cmp	r3, #33	; 0x21
 80029a8:	d115      	bne.n	80029d6 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2220      	movs	r2, #32
 80029ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2211      	movs	r2, #17
 80029b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80029be:	2101      	movs	r1, #1
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 fd0d 	bl	80033e0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff f9e9 	bl	8001da6 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80029d4:	e014      	b.n	8002a00 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2220      	movs	r2, #32
 80029da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2212      	movs	r2, #18
 80029e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80029ea:	2102      	movs	r1, #2
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 fcf7 	bl	80033e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff f9dd 	bl	8001dba <HAL_I2C_MasterRxCpltCallback>
}
 8002a00:	bf00      	nop
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d008      	beq.n	8002a3c <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	e00c      	b.n	8002a56 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d007      	beq.n	8002a56 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a54:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b29      	cmp	r3, #41	; 0x29
 8002a60:	d112      	bne.n	8002a88 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2228      	movs	r2, #40	; 0x28
 8002a66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2221      	movs	r2, #33	; 0x21
 8002a6e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002a70:	2101      	movs	r1, #1
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 fcb4 	bl	80033e0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff f9a4 	bl	8001dce <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002a86:	e017      	b.n	8002ab8 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b2a      	cmp	r3, #42	; 0x2a
 8002a92:	d111      	bne.n	8002ab8 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2228      	movs	r2, #40	; 0x28
 8002a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2222      	movs	r2, #34	; 0x22
 8002aa0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002aa2:	2102      	movs	r1, #2
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 fc9b 	bl	80033e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7ff f995 	bl	8001de2 <HAL_I2C_SlaveRxCpltCallback>
}
 8002ab8:	bf00      	nop
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b21      	cmp	r3, #33	; 0x21
 8002ae0:	d107      	bne.n	8002af2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 fc7b 	bl	80033e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2211      	movs	r2, #17
 8002aee:	631a      	str	r2, [r3, #48]	; 0x30
 8002af0:	e00c      	b.n	8002b0c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b22      	cmp	r3, #34	; 0x22
 8002afc:	d106      	bne.n	8002b0c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002afe:	2102      	movs	r1, #2
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f000 fc6d 	bl	80033e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2212      	movs	r2, #18
 8002b0a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6859      	ldr	r1, [r3, #4]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	4b4c      	ldr	r3, [pc, #304]	; (8002c48 <I2C_ITMasterCplt+0x188>)
 8002b18:	400b      	ands	r3, r1
 8002b1a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a49      	ldr	r2, [pc, #292]	; (8002c4c <I2C_ITMasterCplt+0x18c>)
 8002b26:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f003 0310 	and.w	r3, r3, #16
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2210      	movs	r2, #16
 8002b38:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	f043 0204 	orr.w	r2, r3, #4
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b60      	cmp	r3, #96	; 0x60
 8002b50:	d10a      	bne.n	8002b68 <I2C_ITMasterCplt+0xa8>
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002b66:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 fb40 	bl	80031ee <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b60      	cmp	r3, #96	; 0x60
 8002b7e:	d002      	beq.n	8002b86 <I2C_ITMasterCplt+0xc6>
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d006      	beq.n	8002b94 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 fa17 	bl	8002fc0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002b92:	e054      	b.n	8002c3e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b21      	cmp	r3, #33	; 0x21
 8002b9e:	d124      	bne.n	8002bea <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b40      	cmp	r3, #64	; 0x40
 8002bb8:	d10b      	bne.n	8002bd2 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7ff f92b 	bl	8001e26 <HAL_I2C_MemTxCpltCallback>
}
 8002bd0:	e035      	b.n	8002c3e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff f8df 	bl	8001da6 <HAL_I2C_MasterTxCpltCallback>
}
 8002be8:	e029      	b.n	8002c3e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b22      	cmp	r3, #34	; 0x22
 8002bf4:	d123      	bne.n	8002c3e <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d10b      	bne.n	8002c28 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7ff f90a 	bl	8001e3a <HAL_I2C_MemRxCpltCallback>
}
 8002c26:	e00a      	b.n	8002c3e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f7ff f8be 	bl	8001dba <HAL_I2C_MasterRxCpltCallback>
}
 8002c3e:	bf00      	nop
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	fe00e800 	.word	0xfe00e800
 8002c4c:	ffff0000 	.word	0xffff0000

08002c50 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c72:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002c7c:	7afb      	ldrb	r3, [r7, #11]
 8002c7e:	2b21      	cmp	r3, #33	; 0x21
 8002c80:	d002      	beq.n	8002c88 <I2C_ITSlaveCplt+0x38>
 8002c82:	7afb      	ldrb	r3, [r7, #11]
 8002c84:	2b29      	cmp	r3, #41	; 0x29
 8002c86:	d108      	bne.n	8002c9a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002c88:	f248 0101 	movw	r1, #32769	; 0x8001
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 fba7 	bl	80033e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2221      	movs	r2, #33	; 0x21
 8002c96:	631a      	str	r2, [r3, #48]	; 0x30
 8002c98:	e019      	b.n	8002cce <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002c9a:	7afb      	ldrb	r3, [r7, #11]
 8002c9c:	2b22      	cmp	r3, #34	; 0x22
 8002c9e:	d002      	beq.n	8002ca6 <I2C_ITSlaveCplt+0x56>
 8002ca0:	7afb      	ldrb	r3, [r7, #11]
 8002ca2:	2b2a      	cmp	r3, #42	; 0x2a
 8002ca4:	d108      	bne.n	8002cb8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002ca6:	f248 0102 	movw	r1, #32770	; 0x8002
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 fb98 	bl	80033e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2222      	movs	r2, #34	; 0x22
 8002cb4:	631a      	str	r2, [r3, #48]	; 0x30
 8002cb6:	e00a      	b.n	8002cce <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8002cb8:	7afb      	ldrb	r3, [r7, #11]
 8002cba:	2b28      	cmp	r3, #40	; 0x28
 8002cbc:	d107      	bne.n	8002cce <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002cbe:	f248 0103 	movw	r1, #32771	; 0x8003
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fb8c 	bl	80033e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	685a      	ldr	r2, [r3, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cdc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6859      	ldr	r1, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	4b89      	ldr	r3, [pc, #548]	; (8002f10 <I2C_ITSlaveCplt+0x2c0>)
 8002cea:	400b      	ands	r3, r1
 8002cec:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 fa7d 	bl	80031ee <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d013      	beq.n	8002d26 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d0c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d01f      	beq.n	8002d56 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d24:	e017      	b.n	8002d56 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d012      	beq.n	8002d56 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d3e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d006      	beq.n	8002d56 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d020      	beq.n	8002da2 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f023 0304 	bic.w	r3, r3, #4
 8002d66:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00c      	beq.n	8002da2 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d005      	beq.n	8002db8 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db0:	f043 0204 	orr.w	r2, r3, #4
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f003 0310 	and.w	r3, r3, #16
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d049      	beq.n	8002e56 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d044      	beq.n	8002e56 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d128      	bne.n	8002e28 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b28      	cmp	r3, #40	; 0x28
 8002de0:	d108      	bne.n	8002df4 <I2C_ITSlaveCplt+0x1a4>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002de8:	d104      	bne.n	8002df4 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002dea:	6979      	ldr	r1, [r7, #20]
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 f893 	bl	8002f18 <I2C_ITListenCplt>
 8002df2:	e030      	b.n	8002e56 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b29      	cmp	r3, #41	; 0x29
 8002dfe:	d10e      	bne.n	8002e1e <I2C_ITSlaveCplt+0x1ce>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e06:	d00a      	beq.n	8002e1e <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2210      	movs	r2, #16
 8002e0e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 f9ec 	bl	80031ee <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7ff fdf6 	bl	8002a08 <I2C_ITSlaveSeqCplt>
 8002e1c:	e01b      	b.n	8002e56 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2210      	movs	r2, #16
 8002e24:	61da      	str	r2, [r3, #28]
 8002e26:	e016      	b.n	8002e56 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2210      	movs	r2, #16
 8002e2e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e34:	f043 0204 	orr.w	r2, r3, #4
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <I2C_ITSlaveCplt+0x1fa>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e48:	d105      	bne.n	8002e56 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4e:	4619      	mov	r1, r3
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f8b5 	bl	8002fc0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d010      	beq.n	8002e8e <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e70:	4619      	mov	r1, r3
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f8a4 	bl	8002fc0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b28      	cmp	r3, #40	; 0x28
 8002e82:	d141      	bne.n	8002f08 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002e84:	6979      	ldr	r1, [r7, #20]
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f846 	bl	8002f18 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002e8c:	e03c      	b.n	8002f08 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e92:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e96:	d014      	beq.n	8002ec2 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7ff fdb5 	bl	8002a08 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a1c      	ldr	r2, [pc, #112]	; (8002f14 <I2C_ITSlaveCplt+0x2c4>)
 8002ea2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7fe ffa9 	bl	8001e12 <HAL_I2C_ListenCpltCallback>
}
 8002ec0:	e022      	b.n	8002f08 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b22      	cmp	r3, #34	; 0x22
 8002ecc:	d10e      	bne.n	8002eec <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7fe ff7c 	bl	8001de2 <HAL_I2C_SlaveRxCpltCallback>
}
 8002eea:	e00d      	b.n	8002f08 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7fe ff63 	bl	8001dce <HAL_I2C_SlaveTxCpltCallback>
}
 8002f08:	bf00      	nop
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	fe00e800 	.word	0xfe00e800
 8002f14:	ffff0000 	.word	0xffff0000

08002f18 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a25      	ldr	r2, [pc, #148]	; (8002fbc <I2C_ITListenCplt+0xa4>)
 8002f26:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2220      	movs	r2, #32
 8002f32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	f003 0304 	and.w	r3, r3, #4
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d022      	beq.n	8002f94 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d012      	beq.n	8002f94 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8c:	f043 0204 	orr.w	r2, r3, #4
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002f94:	f248 0103 	movw	r1, #32771	; 0x8003
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 fa21 	bl	80033e0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2210      	movs	r2, #16
 8002fa4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7fe ff2f 	bl	8001e12 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002fb4:	bf00      	nop
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	ffff0000 	.word	0xffff0000

08002fc0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fd0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a6d      	ldr	r2, [pc, #436]	; (8003194 <I2C_ITError+0x1d4>)
 8002fde:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	431a      	orrs	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002ff2:	7bfb      	ldrb	r3, [r7, #15]
 8002ff4:	2b28      	cmp	r3, #40	; 0x28
 8002ff6:	d005      	beq.n	8003004 <I2C_ITError+0x44>
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	2b29      	cmp	r3, #41	; 0x29
 8002ffc:	d002      	beq.n	8003004 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	2b2a      	cmp	r3, #42	; 0x2a
 8003002:	d10b      	bne.n	800301c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003004:	2103      	movs	r1, #3
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f9ea 	bl	80033e0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2228      	movs	r2, #40	; 0x28
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a60      	ldr	r2, [pc, #384]	; (8003198 <I2C_ITError+0x1d8>)
 8003018:	635a      	str	r2, [r3, #52]	; 0x34
 800301a:	e030      	b.n	800307e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800301c:	f248 0103 	movw	r1, #32771	; 0x8003
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 f9dd 	bl	80033e0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f8e1 	bl	80031ee <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003032:	b2db      	uxtb	r3, r3
 8003034:	2b60      	cmp	r3, #96	; 0x60
 8003036:	d01f      	beq.n	8003078 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2220      	movs	r2, #32
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	f003 0320 	and.w	r3, r3, #32
 800304a:	2b20      	cmp	r3, #32
 800304c:	d114      	bne.n	8003078 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	f003 0310 	and.w	r3, r3, #16
 8003058:	2b10      	cmp	r3, #16
 800305a:	d109      	bne.n	8003070 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2210      	movs	r2, #16
 8003062:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003068:	f043 0204 	orr.w	r2, r3, #4
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2220      	movs	r2, #32
 8003076:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003088:	2b00      	cmp	r3, #0
 800308a:	d039      	beq.n	8003100 <I2C_ITError+0x140>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b11      	cmp	r3, #17
 8003090:	d002      	beq.n	8003098 <I2C_ITError+0xd8>
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b21      	cmp	r3, #33	; 0x21
 8003096:	d133      	bne.n	8003100 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030a6:	d107      	bne.n	80030b8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80030b6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fe faaf 	bl	8001620 <HAL_DMA_GetState>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d017      	beq.n	80030f8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030cc:	4a33      	ldr	r2, [pc, #204]	; (800319c <I2C_ITError+0x1dc>)
 80030ce:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030dc:	4618      	mov	r0, r3
 80030de:	f7fe f989 	bl	80013f4 <HAL_DMA_Abort_IT>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d04d      	beq.n	8003184 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030f2:	4610      	mov	r0, r2
 80030f4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80030f6:	e045      	b.n	8003184 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 f851 	bl	80031a0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80030fe:	e041      	b.n	8003184 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003104:	2b00      	cmp	r3, #0
 8003106:	d039      	beq.n	800317c <I2C_ITError+0x1bc>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b12      	cmp	r3, #18
 800310c:	d002      	beq.n	8003114 <I2C_ITError+0x154>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2b22      	cmp	r3, #34	; 0x22
 8003112:	d133      	bne.n	800317c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800311e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003122:	d107      	bne.n	8003134 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003132:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003138:	4618      	mov	r0, r3
 800313a:	f7fe fa71 	bl	8001620 <HAL_DMA_GetState>
 800313e:	4603      	mov	r3, r0
 8003140:	2b01      	cmp	r3, #1
 8003142:	d017      	beq.n	8003174 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003148:	4a14      	ldr	r2, [pc, #80]	; (800319c <I2C_ITError+0x1dc>)
 800314a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003158:	4618      	mov	r0, r3
 800315a:	f7fe f94b 	bl	80013f4 <HAL_DMA_Abort_IT>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d011      	beq.n	8003188 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800316e:	4610      	mov	r0, r2
 8003170:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003172:	e009      	b.n	8003188 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 f813 	bl	80031a0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800317a:	e005      	b.n	8003188 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f000 f80f 	bl	80031a0 <I2C_TreatErrorCallback>
  }
}
 8003182:	e002      	b.n	800318a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003184:	bf00      	nop
 8003186:	e000      	b.n	800318a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003188:	bf00      	nop
}
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	ffff0000 	.word	0xffff0000
 8003198:	080020c5 	.word	0x080020c5
 800319c:	08003237 	.word	0x08003237

080031a0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b60      	cmp	r3, #96	; 0x60
 80031b2:	d10e      	bne.n	80031d2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7fe fe49 	bl	8001e62 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80031d0:	e009      	b.n	80031e6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7fe fe34 	bl	8001e4e <HAL_I2C_ErrorCallback>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b02      	cmp	r3, #2
 8003202:	d103      	bne.n	800320c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2200      	movs	r2, #0
 800320a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b01      	cmp	r3, #1
 8003218:	d007      	beq.n	800322a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	699a      	ldr	r2, [r3, #24]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	619a      	str	r2, [r3, #24]
  }
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b084      	sub	sp, #16
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003242:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003248:	2b00      	cmp	r3, #0
 800324a:	d003      	beq.n	8003254 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003250:	2200      	movs	r2, #0
 8003252:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003260:	2200      	movs	r2, #0
 8003262:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f7ff ff9b 	bl	80031a0 <I2C_TreatErrorCallback>
}
 800326a:	bf00      	nop
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003274:	b480      	push	{r7}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	607b      	str	r3, [r7, #4]
 800327e:	460b      	mov	r3, r1
 8003280:	817b      	strh	r3, [r7, #10]
 8003282:	4613      	mov	r3, r2
 8003284:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003286:	897b      	ldrh	r3, [r7, #10]
 8003288:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800328c:	7a7b      	ldrb	r3, [r7, #9]
 800328e:	041b      	lsls	r3, r3, #16
 8003290:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003294:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800329a:	6a3b      	ldr	r3, [r7, #32]
 800329c:	4313      	orrs	r3, r2
 800329e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032a2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	6a3b      	ldr	r3, [r7, #32]
 80032ac:	0d5b      	lsrs	r3, r3, #21
 80032ae:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80032b2:	4b08      	ldr	r3, [pc, #32]	; (80032d4 <I2C_TransferConfig+0x60>)
 80032b4:	430b      	orrs	r3, r1
 80032b6:	43db      	mvns	r3, r3
 80032b8:	ea02 0103 	and.w	r1, r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	697a      	ldr	r2, [r7, #20]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80032c6:	bf00      	nop
 80032c8:	371c      	adds	r7, #28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	03ff63ff 	.word	0x03ff63ff

080032d8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ec:	4a39      	ldr	r2, [pc, #228]	; (80033d4 <I2C_Enable_IRQ+0xfc>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d032      	beq.n	8003358 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80032f6:	4a38      	ldr	r2, [pc, #224]	; (80033d8 <I2C_Enable_IRQ+0x100>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d02d      	beq.n	8003358 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003300:	4a36      	ldr	r2, [pc, #216]	; (80033dc <I2C_Enable_IRQ+0x104>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d028      	beq.n	8003358 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003306:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800330a:	2b00      	cmp	r3, #0
 800330c:	da03      	bge.n	8003316 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003314:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003316:	887b      	ldrh	r3, [r7, #2]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b00      	cmp	r3, #0
 800331e:	d003      	beq.n	8003328 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8003326:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003328:	887b      	ldrh	r3, [r7, #2]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d003      	beq.n	800333a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8003338:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800333a:	887b      	ldrh	r3, [r7, #2]
 800333c:	2b10      	cmp	r3, #16
 800333e:	d103      	bne.n	8003348 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003346:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003348:	887b      	ldrh	r3, [r7, #2]
 800334a:	2b20      	cmp	r3, #32
 800334c:	d133      	bne.n	80033b6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f043 0320 	orr.w	r3, r3, #32
 8003354:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003356:	e02e      	b.n	80033b6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003358:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800335c:	2b00      	cmp	r3, #0
 800335e:	da03      	bge.n	8003368 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003366:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003368:	887b      	ldrh	r3, [r7, #2]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8003378:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800337a:	887b      	ldrh	r3, [r7, #2]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800338a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800338c:	887b      	ldrh	r3, [r7, #2]
 800338e:	2b10      	cmp	r3, #16
 8003390:	d103      	bne.n	800339a <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003398:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800339a:	887b      	ldrh	r3, [r7, #2]
 800339c:	2b20      	cmp	r3, #32
 800339e:	d103      	bne.n	80033a8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80033a6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80033a8:	887b      	ldrh	r3, [r7, #2]
 80033aa:	2b40      	cmp	r3, #64	; 0x40
 80033ac:	d103      	bne.n	80033b6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033b4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6819      	ldr	r1, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	601a      	str	r2, [r3, #0]
}
 80033c6:	bf00      	nop
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	080022b7 	.word	0x080022b7
 80033d8:	080026d9 	.word	0x080026d9
 80033dc:	0800248d 	.word	0x0800248d

080033e0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	460b      	mov	r3, r1
 80033ea:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80033f0:	887b      	ldrh	r3, [r7, #2]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00f      	beq.n	800341a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8003400:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003408:	b2db      	uxtb	r3, r3
 800340a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800340e:	2b28      	cmp	r3, #40	; 0x28
 8003410:	d003      	beq.n	800341a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003418:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800341a:	887b      	ldrh	r3, [r7, #2]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00f      	beq.n	8003444 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800342a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003432:	b2db      	uxtb	r3, r3
 8003434:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003438:	2b28      	cmp	r3, #40	; 0x28
 800343a:	d003      	beq.n	8003444 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003442:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003444:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003448:	2b00      	cmp	r3, #0
 800344a:	da03      	bge.n	8003454 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003452:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003454:	887b      	ldrh	r3, [r7, #2]
 8003456:	2b10      	cmp	r3, #16
 8003458:	d103      	bne.n	8003462 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003460:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003462:	887b      	ldrh	r3, [r7, #2]
 8003464:	2b20      	cmp	r3, #32
 8003466:	d103      	bne.n	8003470 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f043 0320 	orr.w	r3, r3, #32
 800346e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003470:	887b      	ldrh	r3, [r7, #2]
 8003472:	2b40      	cmp	r3, #64	; 0x40
 8003474:	d103      	bne.n	800347e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800347c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6819      	ldr	r1, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	43da      	mvns	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	400a      	ands	r2, r1
 800348e:	601a      	str	r2, [r3, #0]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	d138      	bne.n	8003524 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d101      	bne.n	80034c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034bc:	2302      	movs	r3, #2
 80034be:	e032      	b.n	8003526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2224      	movs	r2, #36	; 0x24
 80034cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0201 	bic.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80034ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6819      	ldr	r1, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2220      	movs	r2, #32
 8003514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003520:	2300      	movs	r3, #0
 8003522:	e000      	b.n	8003526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003524:	2302      	movs	r3, #2
  }
}
 8003526:	4618      	mov	r0, r3
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003532:	b480      	push	{r7}
 8003534:	b085      	sub	sp, #20
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b20      	cmp	r3, #32
 8003546:	d139      	bne.n	80035bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800354e:	2b01      	cmp	r3, #1
 8003550:	d101      	bne.n	8003556 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003552:	2302      	movs	r3, #2
 8003554:	e033      	b.n	80035be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2224      	movs	r2, #36	; 0x24
 8003562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0201 	bic.w	r2, r2, #1
 8003574:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003584:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	021b      	lsls	r3, r3, #8
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	4313      	orrs	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2220      	movs	r2, #32
 80035ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035b8:	2300      	movs	r3, #0
 80035ba:	e000      	b.n	80035be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035bc:	2302      	movs	r3, #2
  }
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
	...

080035cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d141      	bne.n	800365e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035da:	4b4b      	ldr	r3, [pc, #300]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035e6:	d131      	bne.n	800364c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035e8:	4b47      	ldr	r3, [pc, #284]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035ee:	4a46      	ldr	r2, [pc, #280]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035f8:	4b43      	ldr	r3, [pc, #268]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003600:	4a41      	ldr	r2, [pc, #260]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003602:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003606:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003608:	4b40      	ldr	r3, [pc, #256]	; (800370c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2232      	movs	r2, #50	; 0x32
 800360e:	fb02 f303 	mul.w	r3, r2, r3
 8003612:	4a3f      	ldr	r2, [pc, #252]	; (8003710 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003614:	fba2 2303 	umull	r2, r3, r2, r3
 8003618:	0c9b      	lsrs	r3, r3, #18
 800361a:	3301      	adds	r3, #1
 800361c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800361e:	e002      	b.n	8003626 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	3b01      	subs	r3, #1
 8003624:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003626:	4b38      	ldr	r3, [pc, #224]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800362e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003632:	d102      	bne.n	800363a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1f2      	bne.n	8003620 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800363a:	4b33      	ldr	r3, [pc, #204]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003642:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003646:	d158      	bne.n	80036fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e057      	b.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800364c:	4b2e      	ldr	r3, [pc, #184]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800364e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003652:	4a2d      	ldr	r2, [pc, #180]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003654:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003658:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800365c:	e04d      	b.n	80036fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003664:	d141      	bne.n	80036ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003666:	4b28      	ldr	r3, [pc, #160]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800366e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003672:	d131      	bne.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003674:	4b24      	ldr	r3, [pc, #144]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003676:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800367a:	4a23      	ldr	r2, [pc, #140]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800367c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003680:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003684:	4b20      	ldr	r3, [pc, #128]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800368c:	4a1e      	ldr	r2, [pc, #120]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800368e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003692:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003694:	4b1d      	ldr	r3, [pc, #116]	; (800370c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2232      	movs	r2, #50	; 0x32
 800369a:	fb02 f303 	mul.w	r3, r2, r3
 800369e:	4a1c      	ldr	r2, [pc, #112]	; (8003710 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036a0:	fba2 2303 	umull	r2, r3, r2, r3
 80036a4:	0c9b      	lsrs	r3, r3, #18
 80036a6:	3301      	adds	r3, #1
 80036a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036aa:	e002      	b.n	80036b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b2:	4b15      	ldr	r3, [pc, #84]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036be:	d102      	bne.n	80036c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f2      	bne.n	80036ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036c6:	4b10      	ldr	r3, [pc, #64]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036d2:	d112      	bne.n	80036fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e011      	b.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036d8:	4b0b      	ldr	r3, [pc, #44]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80036e8:	e007      	b.n	80036fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80036ea:	4b07      	ldr	r3, [pc, #28]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036f2:	4a05      	ldr	r2, [pc, #20]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3714      	adds	r7, #20
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	40007000 	.word	0x40007000
 800370c:	20000000 	.word	0x20000000
 8003710:	431bde83 	.word	0x431bde83

08003714 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003718:	4b05      	ldr	r3, [pc, #20]	; (8003730 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	4a04      	ldr	r2, [pc, #16]	; (8003730 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800371e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003722:	6093      	str	r3, [r2, #8]
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40007000 	.word	0x40007000

08003734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e2fe      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d075      	beq.n	800383e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003752:	4b97      	ldr	r3, [pc, #604]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f003 030c 	and.w	r3, r3, #12
 800375a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800375c:	4b94      	ldr	r3, [pc, #592]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f003 0303 	and.w	r3, r3, #3
 8003764:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	2b0c      	cmp	r3, #12
 800376a:	d102      	bne.n	8003772 <HAL_RCC_OscConfig+0x3e>
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	2b03      	cmp	r3, #3
 8003770:	d002      	beq.n	8003778 <HAL_RCC_OscConfig+0x44>
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	2b08      	cmp	r3, #8
 8003776:	d10b      	bne.n	8003790 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003778:	4b8d      	ldr	r3, [pc, #564]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d05b      	beq.n	800383c <HAL_RCC_OscConfig+0x108>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d157      	bne.n	800383c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e2d9      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003798:	d106      	bne.n	80037a8 <HAL_RCC_OscConfig+0x74>
 800379a:	4b85      	ldr	r3, [pc, #532]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a84      	ldr	r2, [pc, #528]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037a4:	6013      	str	r3, [r2, #0]
 80037a6:	e01d      	b.n	80037e4 <HAL_RCC_OscConfig+0xb0>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037b0:	d10c      	bne.n	80037cc <HAL_RCC_OscConfig+0x98>
 80037b2:	4b7f      	ldr	r3, [pc, #508]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a7e      	ldr	r2, [pc, #504]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037bc:	6013      	str	r3, [r2, #0]
 80037be:	4b7c      	ldr	r3, [pc, #496]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a7b      	ldr	r2, [pc, #492]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c8:	6013      	str	r3, [r2, #0]
 80037ca:	e00b      	b.n	80037e4 <HAL_RCC_OscConfig+0xb0>
 80037cc:	4b78      	ldr	r3, [pc, #480]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a77      	ldr	r2, [pc, #476]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037d6:	6013      	str	r3, [r2, #0]
 80037d8:	4b75      	ldr	r3, [pc, #468]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a74      	ldr	r2, [pc, #464]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80037de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d013      	beq.n	8003814 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ec:	f7fd fc1c 	bl	8001028 <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037f2:	e008      	b.n	8003806 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037f4:	f7fd fc18 	bl	8001028 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b64      	cmp	r3, #100	; 0x64
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e29e      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003806:	4b6a      	ldr	r3, [pc, #424]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0f0      	beq.n	80037f4 <HAL_RCC_OscConfig+0xc0>
 8003812:	e014      	b.n	800383e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003814:	f7fd fc08 	bl	8001028 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800381c:	f7fd fc04 	bl	8001028 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b64      	cmp	r3, #100	; 0x64
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e28a      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800382e:	4b60      	ldr	r3, [pc, #384]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1f0      	bne.n	800381c <HAL_RCC_OscConfig+0xe8>
 800383a:	e000      	b.n	800383e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d075      	beq.n	8003936 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800384a:	4b59      	ldr	r3, [pc, #356]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 030c 	and.w	r3, r3, #12
 8003852:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003854:	4b56      	ldr	r3, [pc, #344]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	f003 0303 	and.w	r3, r3, #3
 800385c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	2b0c      	cmp	r3, #12
 8003862:	d102      	bne.n	800386a <HAL_RCC_OscConfig+0x136>
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2b02      	cmp	r3, #2
 8003868:	d002      	beq.n	8003870 <HAL_RCC_OscConfig+0x13c>
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	2b04      	cmp	r3, #4
 800386e:	d11f      	bne.n	80038b0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003870:	4b4f      	ldr	r3, [pc, #316]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_OscConfig+0x154>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e25d      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003888:	4b49      	ldr	r3, [pc, #292]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	061b      	lsls	r3, r3, #24
 8003896:	4946      	ldr	r1, [pc, #280]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800389c:	4b45      	ldr	r3, [pc, #276]	; (80039b4 <HAL_RCC_OscConfig+0x280>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fd fb75 	bl	8000f90 <HAL_InitTick>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d043      	beq.n	8003934 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e249      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d023      	beq.n	8003900 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038b8:	4b3d      	ldr	r3, [pc, #244]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a3c      	ldr	r2, [pc, #240]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80038be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c4:	f7fd fbb0 	bl	8001028 <HAL_GetTick>
 80038c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038ca:	e008      	b.n	80038de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038cc:	f7fd fbac 	bl	8001028 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e232      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038de:	4b34      	ldr	r3, [pc, #208]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0f0      	beq.n	80038cc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ea:	4b31      	ldr	r3, [pc, #196]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	061b      	lsls	r3, r3, #24
 80038f8:	492d      	ldr	r1, [pc, #180]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	604b      	str	r3, [r1, #4]
 80038fe:	e01a      	b.n	8003936 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003900:	4b2b      	ldr	r3, [pc, #172]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a2a      	ldr	r2, [pc, #168]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003906:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800390a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390c:	f7fd fb8c 	bl	8001028 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003914:	f7fd fb88 	bl	8001028 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e20e      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003926:	4b22      	ldr	r3, [pc, #136]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0x1e0>
 8003932:	e000      	b.n	8003936 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003934:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b00      	cmp	r3, #0
 8003940:	d041      	beq.n	80039c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d01c      	beq.n	8003984 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800394a:	4b19      	ldr	r3, [pc, #100]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 800394c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003950:	4a17      	ldr	r2, [pc, #92]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003952:	f043 0301 	orr.w	r3, r3, #1
 8003956:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395a:	f7fd fb65 	bl	8001028 <HAL_GetTick>
 800395e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003960:	e008      	b.n	8003974 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003962:	f7fd fb61 	bl	8001028 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d901      	bls.n	8003974 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e1e7      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003974:	4b0e      	ldr	r3, [pc, #56]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003976:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0ef      	beq.n	8003962 <HAL_RCC_OscConfig+0x22e>
 8003982:	e020      	b.n	80039c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003984:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 8003986:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800398a:	4a09      	ldr	r2, [pc, #36]	; (80039b0 <HAL_RCC_OscConfig+0x27c>)
 800398c:	f023 0301 	bic.w	r3, r3, #1
 8003990:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003994:	f7fd fb48 	bl	8001028 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800399a:	e00d      	b.n	80039b8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800399c:	f7fd fb44 	bl	8001028 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d906      	bls.n	80039b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e1ca      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
 80039ae:	bf00      	nop
 80039b0:	40021000 	.word	0x40021000
 80039b4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039b8:	4b8c      	ldr	r3, [pc, #560]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 80039ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1ea      	bne.n	800399c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0304 	and.w	r3, r3, #4
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 80a6 	beq.w	8003b20 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039d4:	2300      	movs	r3, #0
 80039d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039d8:	4b84      	ldr	r3, [pc, #528]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 80039da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d101      	bne.n	80039e8 <HAL_RCC_OscConfig+0x2b4>
 80039e4:	2301      	movs	r3, #1
 80039e6:	e000      	b.n	80039ea <HAL_RCC_OscConfig+0x2b6>
 80039e8:	2300      	movs	r3, #0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00d      	beq.n	8003a0a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ee:	4b7f      	ldr	r3, [pc, #508]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 80039f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f2:	4a7e      	ldr	r2, [pc, #504]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 80039f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f8:	6593      	str	r3, [r2, #88]	; 0x58
 80039fa:	4b7c      	ldr	r3, [pc, #496]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 80039fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003a06:	2301      	movs	r3, #1
 8003a08:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a0a:	4b79      	ldr	r3, [pc, #484]	; (8003bf0 <HAL_RCC_OscConfig+0x4bc>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d118      	bne.n	8003a48 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a16:	4b76      	ldr	r3, [pc, #472]	; (8003bf0 <HAL_RCC_OscConfig+0x4bc>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a75      	ldr	r2, [pc, #468]	; (8003bf0 <HAL_RCC_OscConfig+0x4bc>)
 8003a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a22:	f7fd fb01 	bl	8001028 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a2a:	f7fd fafd 	bl	8001028 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e183      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a3c:	4b6c      	ldr	r3, [pc, #432]	; (8003bf0 <HAL_RCC_OscConfig+0x4bc>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f0      	beq.n	8003a2a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d108      	bne.n	8003a62 <HAL_RCC_OscConfig+0x32e>
 8003a50:	4b66      	ldr	r3, [pc, #408]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a56:	4a65      	ldr	r2, [pc, #404]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a58:	f043 0301 	orr.w	r3, r3, #1
 8003a5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a60:	e024      	b.n	8003aac <HAL_RCC_OscConfig+0x378>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	2b05      	cmp	r3, #5
 8003a68:	d110      	bne.n	8003a8c <HAL_RCC_OscConfig+0x358>
 8003a6a:	4b60      	ldr	r3, [pc, #384]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a70:	4a5e      	ldr	r2, [pc, #376]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a72:	f043 0304 	orr.w	r3, r3, #4
 8003a76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a7a:	4b5c      	ldr	r3, [pc, #368]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a80:	4a5a      	ldr	r2, [pc, #360]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a8a:	e00f      	b.n	8003aac <HAL_RCC_OscConfig+0x378>
 8003a8c:	4b57      	ldr	r3, [pc, #348]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a92:	4a56      	ldr	r2, [pc, #344]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a94:	f023 0301 	bic.w	r3, r3, #1
 8003a98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a9c:	4b53      	ldr	r3, [pc, #332]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aa2:	4a52      	ldr	r2, [pc, #328]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003aa4:	f023 0304 	bic.w	r3, r3, #4
 8003aa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d016      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab4:	f7fd fab8 	bl	8001028 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003abc:	f7fd fab4 	bl	8001028 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e138      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad2:	4b46      	ldr	r3, [pc, #280]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad8:	f003 0302 	and.w	r3, r3, #2
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d0ed      	beq.n	8003abc <HAL_RCC_OscConfig+0x388>
 8003ae0:	e015      	b.n	8003b0e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae2:	f7fd faa1 	bl	8001028 <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ae8:	e00a      	b.n	8003b00 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aea:	f7fd fa9d 	bl	8001028 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e121      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b00:	4b3a      	ldr	r3, [pc, #232]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1ed      	bne.n	8003aea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b0e:	7ffb      	ldrb	r3, [r7, #31]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d105      	bne.n	8003b20 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b14:	4b35      	ldr	r3, [pc, #212]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b18:	4a34      	ldr	r2, [pc, #208]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b1e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0320 	and.w	r3, r3, #32
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d03c      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d01c      	beq.n	8003b6e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b34:	4b2d      	ldr	r3, [pc, #180]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b36:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b3a:	4a2c      	ldr	r2, [pc, #176]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
 8003b40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b44:	f7fd fa70 	bl	8001028 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b4c:	f7fd fa6c 	bl	8001028 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e0f2      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b5e:	4b23      	ldr	r3, [pc, #140]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0ef      	beq.n	8003b4c <HAL_RCC_OscConfig+0x418>
 8003b6c:	e01b      	b.n	8003ba6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b6e:	4b1f      	ldr	r3, [pc, #124]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b74:	4a1d      	ldr	r2, [pc, #116]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b76:	f023 0301 	bic.w	r3, r3, #1
 8003b7a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7e:	f7fd fa53 	bl	8001028 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b86:	f7fd fa4f 	bl	8001028 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e0d5      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b98:	4b14      	ldr	r3, [pc, #80]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003b9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1ef      	bne.n	8003b86 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 80c9 	beq.w	8003d42 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bb0:	4b0e      	ldr	r3, [pc, #56]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 030c 	and.w	r3, r3, #12
 8003bb8:	2b0c      	cmp	r3, #12
 8003bba:	f000 8083 	beq.w	8003cc4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d15e      	bne.n	8003c84 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc6:	4b09      	ldr	r3, [pc, #36]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a08      	ldr	r2, [pc, #32]	; (8003bec <HAL_RCC_OscConfig+0x4b8>)
 8003bcc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd2:	f7fd fa29 	bl	8001028 <HAL_GetTick>
 8003bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bd8:	e00c      	b.n	8003bf4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bda:	f7fd fa25 	bl	8001028 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d905      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e0ab      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf4:	4b55      	ldr	r3, [pc, #340]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1ec      	bne.n	8003bda <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c00:	4b52      	ldr	r3, [pc, #328]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c02:	68da      	ldr	r2, [r3, #12]
 8003c04:	4b52      	ldr	r3, [pc, #328]	; (8003d50 <HAL_RCC_OscConfig+0x61c>)
 8003c06:	4013      	ands	r3, r2
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	6a11      	ldr	r1, [r2, #32]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c10:	3a01      	subs	r2, #1
 8003c12:	0112      	lsls	r2, r2, #4
 8003c14:	4311      	orrs	r1, r2
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003c1a:	0212      	lsls	r2, r2, #8
 8003c1c:	4311      	orrs	r1, r2
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003c22:	0852      	lsrs	r2, r2, #1
 8003c24:	3a01      	subs	r2, #1
 8003c26:	0552      	lsls	r2, r2, #21
 8003c28:	4311      	orrs	r1, r2
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c2e:	0852      	lsrs	r2, r2, #1
 8003c30:	3a01      	subs	r2, #1
 8003c32:	0652      	lsls	r2, r2, #25
 8003c34:	4311      	orrs	r1, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c3a:	06d2      	lsls	r2, r2, #27
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	4943      	ldr	r1, [pc, #268]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c44:	4b41      	ldr	r3, [pc, #260]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a40      	ldr	r2, [pc, #256]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c4e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c50:	4b3e      	ldr	r3, [pc, #248]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	4a3d      	ldr	r2, [pc, #244]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5c:	f7fd f9e4 	bl	8001028 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c64:	f7fd f9e0 	bl	8001028 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e066      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c76:	4b35      	ldr	r3, [pc, #212]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0x530>
 8003c82:	e05e      	b.n	8003d42 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c84:	4b31      	ldr	r3, [pc, #196]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a30      	ldr	r2, [pc, #192]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003c8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c90:	f7fd f9ca 	bl	8001028 <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c98:	f7fd f9c6 	bl	8001028 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e04c      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003caa:	4b28      	ldr	r3, [pc, #160]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1f0      	bne.n	8003c98 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003cb6:	4b25      	ldr	r3, [pc, #148]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	4924      	ldr	r1, [pc, #144]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003cbc:	4b25      	ldr	r3, [pc, #148]	; (8003d54 <HAL_RCC_OscConfig+0x620>)
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	60cb      	str	r3, [r1, #12]
 8003cc2:	e03e      	b.n	8003d42 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e039      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003cd0:	4b1e      	ldr	r3, [pc, #120]	; (8003d4c <HAL_RCC_OscConfig+0x618>)
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	f003 0203 	and.w	r2, r3, #3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d12c      	bne.n	8003d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d123      	bne.n	8003d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d00:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d11b      	bne.n	8003d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d10:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d113      	bne.n	8003d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d20:	085b      	lsrs	r3, r3, #1
 8003d22:	3b01      	subs	r3, #1
 8003d24:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d109      	bne.n	8003d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d34:	085b      	lsrs	r3, r3, #1
 8003d36:	3b01      	subs	r3, #1
 8003d38:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d001      	beq.n	8003d42 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3720      	adds	r7, #32
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	019f800c 	.word	0x019f800c
 8003d54:	feeefffc 	.word	0xfeeefffc

08003d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003d62:	2300      	movs	r3, #0
 8003d64:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e11e      	b.n	8003fae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d70:	4b91      	ldr	r3, [pc, #580]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 030f 	and.w	r3, r3, #15
 8003d78:	683a      	ldr	r2, [r7, #0]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d910      	bls.n	8003da0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7e:	4b8e      	ldr	r3, [pc, #568]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f023 020f 	bic.w	r2, r3, #15
 8003d86:	498c      	ldr	r1, [pc, #560]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8e:	4b8a      	ldr	r3, [pc, #552]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 030f 	and.w	r3, r3, #15
 8003d96:	683a      	ldr	r2, [r7, #0]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e106      	b.n	8003fae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d073      	beq.n	8003e94 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d129      	bne.n	8003e08 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003db4:	4b81      	ldr	r3, [pc, #516]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d101      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e0f4      	b.n	8003fae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003dc4:	f000 f99e 	bl	8004104 <RCC_GetSysClockFreqFromPLLSource>
 8003dc8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	4a7c      	ldr	r2, [pc, #496]	; (8003fc0 <HAL_RCC_ClockConfig+0x268>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d93f      	bls.n	8003e52 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003dd2:	4b7a      	ldr	r3, [pc, #488]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d009      	beq.n	8003df2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d033      	beq.n	8003e52 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d12f      	bne.n	8003e52 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003df2:	4b72      	ldr	r3, [pc, #456]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dfa:	4a70      	ldr	r2, [pc, #448]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003e02:	2380      	movs	r3, #128	; 0x80
 8003e04:	617b      	str	r3, [r7, #20]
 8003e06:	e024      	b.n	8003e52 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d107      	bne.n	8003e20 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e10:	4b6a      	ldr	r3, [pc, #424]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d109      	bne.n	8003e30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e0c6      	b.n	8003fae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e20:	4b66      	ldr	r3, [pc, #408]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e0be      	b.n	8003fae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003e30:	f000 f8ce 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8003e34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	4a61      	ldr	r2, [pc, #388]	; (8003fc0 <HAL_RCC_ClockConfig+0x268>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d909      	bls.n	8003e52 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e3e:	4b5f      	ldr	r3, [pc, #380]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e46:	4a5d      	ldr	r2, [pc, #372]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e4c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003e4e:	2380      	movs	r3, #128	; 0x80
 8003e50:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e52:	4b5a      	ldr	r3, [pc, #360]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f023 0203 	bic.w	r2, r3, #3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	4957      	ldr	r1, [pc, #348]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e64:	f7fd f8e0 	bl	8001028 <HAL_GetTick>
 8003e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e6a:	e00a      	b.n	8003e82 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e6c:	f7fd f8dc 	bl	8001028 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e095      	b.n	8003fae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e82:	4b4e      	ldr	r3, [pc, #312]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 020c 	and.w	r2, r3, #12
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d1eb      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d023      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0304 	and.w	r3, r3, #4
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d005      	beq.n	8003eb8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003eac:	4b43      	ldr	r3, [pc, #268]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	4a42      	ldr	r2, [pc, #264]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003eb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003eb6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0308 	and.w	r3, r3, #8
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d007      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003ec4:	4b3d      	ldr	r3, [pc, #244]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003ecc:	4a3b      	ldr	r2, [pc, #236]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003ece:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ed2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ed4:	4b39      	ldr	r3, [pc, #228]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	4936      	ldr	r1, [pc, #216]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	608b      	str	r3, [r1, #8]
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	2b80      	cmp	r3, #128	; 0x80
 8003eec:	d105      	bne.n	8003efa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003eee:	4b33      	ldr	r3, [pc, #204]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	4a32      	ldr	r2, [pc, #200]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003ef4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ef8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003efa:	4b2f      	ldr	r3, [pc, #188]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 030f 	and.w	r3, r3, #15
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d21d      	bcs.n	8003f44 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f08:	4b2b      	ldr	r3, [pc, #172]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f023 020f 	bic.w	r2, r3, #15
 8003f10:	4929      	ldr	r1, [pc, #164]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003f18:	f7fd f886 	bl	8001028 <HAL_GetTick>
 8003f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f1e:	e00a      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f20:	f7fd f882 	bl	8001028 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e03b      	b.n	8003fae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f36:	4b20      	ldr	r3, [pc, #128]	; (8003fb8 <HAL_RCC_ClockConfig+0x260>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d1ed      	bne.n	8003f20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d008      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f50:	4b1a      	ldr	r3, [pc, #104]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4917      	ldr	r1, [pc, #92]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0308 	and.w	r3, r3, #8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d009      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f6e:	4b13      	ldr	r3, [pc, #76]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	490f      	ldr	r1, [pc, #60]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f82:	f000 f825 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8003f86:	4602      	mov	r2, r0
 8003f88:	4b0c      	ldr	r3, [pc, #48]	; (8003fbc <HAL_RCC_ClockConfig+0x264>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	091b      	lsrs	r3, r3, #4
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	490c      	ldr	r1, [pc, #48]	; (8003fc4 <HAL_RCC_ClockConfig+0x26c>)
 8003f94:	5ccb      	ldrb	r3, [r1, r3]
 8003f96:	f003 031f 	and.w	r3, r3, #31
 8003f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9e:	4a0a      	ldr	r2, [pc, #40]	; (8003fc8 <HAL_RCC_ClockConfig+0x270>)
 8003fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003fa2:	4b0a      	ldr	r3, [pc, #40]	; (8003fcc <HAL_RCC_ClockConfig+0x274>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fc fff2 	bl	8000f90 <HAL_InitTick>
 8003fac:	4603      	mov	r3, r0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	40022000 	.word	0x40022000
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	04c4b400 	.word	0x04c4b400
 8003fc4:	080062ec 	.word	0x080062ec
 8003fc8:	20000000 	.word	0x20000000
 8003fcc:	20000004 	.word	0x20000004

08003fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003fd6:	4b2c      	ldr	r3, [pc, #176]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	d102      	bne.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fe2:	4b2a      	ldr	r3, [pc, #168]	; (800408c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fe4:	613b      	str	r3, [r7, #16]
 8003fe6:	e047      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003fe8:	4b27      	ldr	r3, [pc, #156]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f003 030c 	and.w	r3, r3, #12
 8003ff0:	2b08      	cmp	r3, #8
 8003ff2:	d102      	bne.n	8003ffa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ff4:	4b26      	ldr	r3, [pc, #152]	; (8004090 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ff6:	613b      	str	r3, [r7, #16]
 8003ff8:	e03e      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003ffa:	4b23      	ldr	r3, [pc, #140]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f003 030c 	and.w	r3, r3, #12
 8004002:	2b0c      	cmp	r3, #12
 8004004:	d136      	bne.n	8004074 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004006:	4b20      	ldr	r3, [pc, #128]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004010:	4b1d      	ldr	r3, [pc, #116]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	091b      	lsrs	r3, r3, #4
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	3301      	adds	r3, #1
 800401c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2b03      	cmp	r3, #3
 8004022:	d10c      	bne.n	800403e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004024:	4a1a      	ldr	r2, [pc, #104]	; (8004090 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	fbb2 f3f3 	udiv	r3, r2, r3
 800402c:	4a16      	ldr	r2, [pc, #88]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 800402e:	68d2      	ldr	r2, [r2, #12]
 8004030:	0a12      	lsrs	r2, r2, #8
 8004032:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004036:	fb02 f303 	mul.w	r3, r2, r3
 800403a:	617b      	str	r3, [r7, #20]
      break;
 800403c:	e00c      	b.n	8004058 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800403e:	4a13      	ldr	r2, [pc, #76]	; (800408c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	fbb2 f3f3 	udiv	r3, r2, r3
 8004046:	4a10      	ldr	r2, [pc, #64]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004048:	68d2      	ldr	r2, [r2, #12]
 800404a:	0a12      	lsrs	r2, r2, #8
 800404c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004050:	fb02 f303 	mul.w	r3, r2, r3
 8004054:	617b      	str	r3, [r7, #20]
      break;
 8004056:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004058:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <HAL_RCC_GetSysClockFreq+0xb8>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	0e5b      	lsrs	r3, r3, #25
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	3301      	adds	r3, #1
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	e001      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004078:	693b      	ldr	r3, [r7, #16]
}
 800407a:	4618      	mov	r0, r3
 800407c:	371c      	adds	r7, #28
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	40021000 	.word	0x40021000
 800408c:	00f42400 	.word	0x00f42400
 8004090:	016e3600 	.word	0x016e3600

08004094 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004098:	4b03      	ldr	r3, [pc, #12]	; (80040a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800409a:	681b      	ldr	r3, [r3, #0]
}
 800409c:	4618      	mov	r0, r3
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	20000000 	.word	0x20000000

080040ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80040b0:	f7ff fff0 	bl	8004094 <HAL_RCC_GetHCLKFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	0a1b      	lsrs	r3, r3, #8
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	4904      	ldr	r1, [pc, #16]	; (80040d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040c2:	5ccb      	ldrb	r3, [r1, r3]
 80040c4:	f003 031f 	and.w	r3, r3, #31
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40021000 	.word	0x40021000
 80040d4:	080062fc 	.word	0x080062fc

080040d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040dc:	f7ff ffda 	bl	8004094 <HAL_RCC_GetHCLKFreq>
 80040e0:	4602      	mov	r2, r0
 80040e2:	4b06      	ldr	r3, [pc, #24]	; (80040fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	0adb      	lsrs	r3, r3, #11
 80040e8:	f003 0307 	and.w	r3, r3, #7
 80040ec:	4904      	ldr	r1, [pc, #16]	; (8004100 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040ee:	5ccb      	ldrb	r3, [r1, r3]
 80040f0:	f003 031f 	and.w	r3, r3, #31
 80040f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40021000 	.word	0x40021000
 8004100:	080062fc 	.word	0x080062fc

08004104 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004104:	b480      	push	{r7}
 8004106:	b087      	sub	sp, #28
 8004108:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800410a:	4b1e      	ldr	r3, [pc, #120]	; (8004184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004114:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	091b      	lsrs	r3, r3, #4
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	3301      	adds	r3, #1
 8004120:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	2b03      	cmp	r3, #3
 8004126:	d10c      	bne.n	8004142 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004128:	4a17      	ldr	r2, [pc, #92]	; (8004188 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004130:	4a14      	ldr	r2, [pc, #80]	; (8004184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004132:	68d2      	ldr	r2, [r2, #12]
 8004134:	0a12      	lsrs	r2, r2, #8
 8004136:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800413a:	fb02 f303 	mul.w	r3, r2, r3
 800413e:	617b      	str	r3, [r7, #20]
    break;
 8004140:	e00c      	b.n	800415c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004142:	4a12      	ldr	r2, [pc, #72]	; (800418c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	fbb2 f3f3 	udiv	r3, r2, r3
 800414a:	4a0e      	ldr	r2, [pc, #56]	; (8004184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800414c:	68d2      	ldr	r2, [r2, #12]
 800414e:	0a12      	lsrs	r2, r2, #8
 8004150:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004154:	fb02 f303 	mul.w	r3, r2, r3
 8004158:	617b      	str	r3, [r7, #20]
    break;
 800415a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800415c:	4b09      	ldr	r3, [pc, #36]	; (8004184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	0e5b      	lsrs	r3, r3, #25
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	3301      	adds	r3, #1
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	fbb2 f3f3 	udiv	r3, r2, r3
 8004174:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004176:	687b      	ldr	r3, [r7, #4]
}
 8004178:	4618      	mov	r0, r3
 800417a:	371c      	adds	r7, #28
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr
 8004184:	40021000 	.word	0x40021000
 8004188:	016e3600 	.word	0x016e3600
 800418c:	00f42400 	.word	0x00f42400

08004190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004198:	2300      	movs	r3, #0
 800419a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800419c:	2300      	movs	r3, #0
 800419e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8098 	beq.w	80042de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ae:	2300      	movs	r3, #0
 80041b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041b2:	4b43      	ldr	r3, [pc, #268]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10d      	bne.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041be:	4b40      	ldr	r3, [pc, #256]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041c2:	4a3f      	ldr	r2, [pc, #252]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041c8:	6593      	str	r3, [r2, #88]	; 0x58
 80041ca:	4b3d      	ldr	r3, [pc, #244]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d2:	60bb      	str	r3, [r7, #8]
 80041d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041d6:	2301      	movs	r3, #1
 80041d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041da:	4b3a      	ldr	r3, [pc, #232]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a39      	ldr	r2, [pc, #228]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80041e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041e6:	f7fc ff1f 	bl	8001028 <HAL_GetTick>
 80041ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041ec:	e009      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ee:	f7fc ff1b 	bl	8001028 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d902      	bls.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	74fb      	strb	r3, [r7, #19]
        break;
 8004200:	e005      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004202:	4b30      	ldr	r3, [pc, #192]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0ef      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800420e:	7cfb      	ldrb	r3, [r7, #19]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d159      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004214:	4b2a      	ldr	r3, [pc, #168]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800421a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800421e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d01e      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800422a:	697a      	ldr	r2, [r7, #20]
 800422c:	429a      	cmp	r2, r3
 800422e:	d019      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004230:	4b23      	ldr	r3, [pc, #140]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004236:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800423a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800423c:	4b20      	ldr	r3, [pc, #128]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800423e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004242:	4a1f      	ldr	r2, [pc, #124]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004244:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004248:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800424c:	4b1c      	ldr	r3, [pc, #112]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800424e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004252:	4a1b      	ldr	r2, [pc, #108]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004258:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800425c:	4a18      	ldr	r2, [pc, #96]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b00      	cmp	r3, #0
 800426c:	d016      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426e:	f7fc fedb 	bl	8001028 <HAL_GetTick>
 8004272:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004274:	e00b      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004276:	f7fc fed7 	bl	8001028 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	f241 3288 	movw	r2, #5000	; 0x1388
 8004284:	4293      	cmp	r3, r2
 8004286:	d902      	bls.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	74fb      	strb	r3, [r7, #19]
            break;
 800428c:	e006      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800428e:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d0ec      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800429c:	7cfb      	ldrb	r3, [r7, #19]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d10b      	bne.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042a2:	4b07      	ldr	r3, [pc, #28]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042b0:	4903      	ldr	r1, [pc, #12]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80042b8:	e008      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042ba:	7cfb      	ldrb	r3, [r7, #19]
 80042bc:	74bb      	strb	r3, [r7, #18]
 80042be:	e005      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80042c0:	40021000 	.word	0x40021000
 80042c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c8:	7cfb      	ldrb	r3, [r7, #19]
 80042ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042cc:	7c7b      	ldrb	r3, [r7, #17]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d105      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d2:	4ba7      	ldr	r3, [pc, #668]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d6:	4aa6      	ldr	r2, [pc, #664]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00a      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042ea:	4ba1      	ldr	r3, [pc, #644]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f0:	f023 0203 	bic.w	r2, r3, #3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	499d      	ldr	r1, [pc, #628]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00a      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800430c:	4b98      	ldr	r3, [pc, #608]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004312:	f023 020c 	bic.w	r2, r3, #12
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	4995      	ldr	r1, [pc, #596]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800431c:	4313      	orrs	r3, r2
 800431e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0304 	and.w	r3, r3, #4
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00a      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800432e:	4b90      	ldr	r3, [pc, #576]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004330:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004334:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	498c      	ldr	r1, [pc, #560]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433e:	4313      	orrs	r3, r2
 8004340:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0308 	and.w	r3, r3, #8
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00a      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004350:	4b87      	ldr	r3, [pc, #540]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004356:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	4984      	ldr	r1, [pc, #528]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0310 	and.w	r3, r3, #16
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00a      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004372:	4b7f      	ldr	r3, [pc, #508]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004374:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004378:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	497b      	ldr	r1, [pc, #492]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004382:	4313      	orrs	r3, r2
 8004384:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0320 	and.w	r3, r3, #32
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00a      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004394:	4b76      	ldr	r3, [pc, #472]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800439a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	4973      	ldr	r1, [pc, #460]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00a      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043b6:	4b6e      	ldr	r3, [pc, #440]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043bc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	496a      	ldr	r1, [pc, #424]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00a      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043d8:	4b65      	ldr	r3, [pc, #404]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043de:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	4962      	ldr	r1, [pc, #392]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043fa:	4b5d      	ldr	r3, [pc, #372]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004400:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004408:	4959      	ldr	r1, [pc, #356]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00a      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800441c:	4b54      	ldr	r3, [pc, #336]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800441e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004422:	f023 0203 	bic.w	r2, r3, #3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442a:	4951      	ldr	r1, [pc, #324]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800443e:	4b4c      	ldr	r3, [pc, #304]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004444:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444c:	4948      	ldr	r1, [pc, #288]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800444e:	4313      	orrs	r3, r2
 8004450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800445c:	2b00      	cmp	r3, #0
 800445e:	d015      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004460:	4b43      	ldr	r3, [pc, #268]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004466:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	4940      	ldr	r1, [pc, #256]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004470:	4313      	orrs	r3, r2
 8004472:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800447e:	d105      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004480:	4b3b      	ldr	r3, [pc, #236]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	4a3a      	ldr	r2, [pc, #232]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004486:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800448a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004494:	2b00      	cmp	r3, #0
 8004496:	d015      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004498:	4b35      	ldr	r3, [pc, #212]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800449e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044a6:	4932      	ldr	r1, [pc, #200]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044b6:	d105      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044b8:	4b2d      	ldr	r3, [pc, #180]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	4a2c      	ldr	r2, [pc, #176]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044c2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d015      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80044d0:	4b27      	ldr	r3, [pc, #156]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044de:	4924      	ldr	r1, [pc, #144]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044ee:	d105      	bne.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044f0:	4b1f      	ldr	r3, [pc, #124]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4a1e      	ldr	r2, [pc, #120]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d015      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004508:	4b19      	ldr	r3, [pc, #100]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800450e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004516:	4916      	ldr	r1, [pc, #88]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004518:	4313      	orrs	r3, r2
 800451a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004522:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004526:	d105      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004528:	4b11      	ldr	r3, [pc, #68]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	4a10      	ldr	r2, [pc, #64]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004532:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d019      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004540:	4b0b      	ldr	r3, [pc, #44]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004546:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	4908      	ldr	r1, [pc, #32]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004550:	4313      	orrs	r3, r2
 8004552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800455e:	d109      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004560:	4b03      	ldr	r3, [pc, #12]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	4a02      	ldr	r2, [pc, #8]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004566:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800456a:	60d3      	str	r3, [r2, #12]
 800456c:	e002      	b.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800456e:	bf00      	nop
 8004570:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d015      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004580:	4b29      	ldr	r3, [pc, #164]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004586:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	4926      	ldr	r1, [pc, #152]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004590:	4313      	orrs	r3, r2
 8004592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800459e:	d105      	bne.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80045a0:	4b21      	ldr	r3, [pc, #132]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4a20      	ldr	r2, [pc, #128]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045aa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d015      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80045b8:	4b1b      	ldr	r3, [pc, #108]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045be:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c6:	4918      	ldr	r1, [pc, #96]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045d6:	d105      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80045d8:	4b13      	ldr	r3, [pc, #76]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	4a12      	ldr	r2, [pc, #72]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d015      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80045f0:	4b0d      	ldr	r3, [pc, #52]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80045f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80045f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fe:	490a      	ldr	r1, [pc, #40]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004600:	4313      	orrs	r3, r2
 8004602:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800460a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800460e:	d105      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004610:	4b05      	ldr	r3, [pc, #20]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	4a04      	ldr	r2, [pc, #16]	; (8004628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004616:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800461a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800461c:	7cbb      	ldrb	r3, [r7, #18]
}
 800461e:	4618      	mov	r0, r3
 8004620:	3718      	adds	r7, #24
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40021000 	.word	0x40021000

0800462c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e042      	b.n	80046c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004644:	2b00      	cmp	r3, #0
 8004646:	d106      	bne.n	8004656 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7fc fad1 	bl	8000bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2224      	movs	r2, #36	; 0x24
 800465a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 0201 	bic.w	r2, r2, #1
 800466c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fb24 	bl	8004cc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f825 	bl	80046cc <UART_SetConfig>
 8004682:	4603      	mov	r3, r0
 8004684:	2b01      	cmp	r3, #1
 8004686:	d101      	bne.n	800468c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e01b      	b.n	80046c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800469a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689a      	ldr	r2, [r3, #8]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0201 	orr.w	r2, r2, #1
 80046ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 fba3 	bl	8004e08 <UART_CheckIdleState>
 80046c2:	4603      	mov	r3, r0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3708      	adds	r7, #8
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046d0:	b08c      	sub	sp, #48	; 0x30
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046d6:	2300      	movs	r3, #0
 80046d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	431a      	orrs	r2, r3
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	431a      	orrs	r2, r3
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	4baa      	ldr	r3, [pc, #680]	; (80049a4 <UART_SetConfig+0x2d8>)
 80046fc:	4013      	ands	r3, r2
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	6812      	ldr	r2, [r2, #0]
 8004702:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004704:	430b      	orrs	r3, r1
 8004706:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	430a      	orrs	r2, r1
 800471c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a9f      	ldr	r2, [pc, #636]	; (80049a8 <UART_SetConfig+0x2dc>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d004      	beq.n	8004738 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004734:	4313      	orrs	r3, r2
 8004736:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004742:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800474c:	430b      	orrs	r3, r1
 800474e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004756:	f023 010f 	bic.w	r1, r3, #15
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	430a      	orrs	r2, r1
 8004764:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a90      	ldr	r2, [pc, #576]	; (80049ac <UART_SetConfig+0x2e0>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d125      	bne.n	80047bc <UART_SetConfig+0xf0>
 8004770:	4b8f      	ldr	r3, [pc, #572]	; (80049b0 <UART_SetConfig+0x2e4>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004776:	f003 0303 	and.w	r3, r3, #3
 800477a:	2b03      	cmp	r3, #3
 800477c:	d81a      	bhi.n	80047b4 <UART_SetConfig+0xe8>
 800477e:	a201      	add	r2, pc, #4	; (adr r2, 8004784 <UART_SetConfig+0xb8>)
 8004780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004784:	08004795 	.word	0x08004795
 8004788:	080047a5 	.word	0x080047a5
 800478c:	0800479d 	.word	0x0800479d
 8004790:	080047ad 	.word	0x080047ad
 8004794:	2301      	movs	r3, #1
 8004796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800479a:	e116      	b.n	80049ca <UART_SetConfig+0x2fe>
 800479c:	2302      	movs	r3, #2
 800479e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047a2:	e112      	b.n	80049ca <UART_SetConfig+0x2fe>
 80047a4:	2304      	movs	r3, #4
 80047a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047aa:	e10e      	b.n	80049ca <UART_SetConfig+0x2fe>
 80047ac:	2308      	movs	r3, #8
 80047ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047b2:	e10a      	b.n	80049ca <UART_SetConfig+0x2fe>
 80047b4:	2310      	movs	r3, #16
 80047b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ba:	e106      	b.n	80049ca <UART_SetConfig+0x2fe>
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a7c      	ldr	r2, [pc, #496]	; (80049b4 <UART_SetConfig+0x2e8>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d138      	bne.n	8004838 <UART_SetConfig+0x16c>
 80047c6:	4b7a      	ldr	r3, [pc, #488]	; (80049b0 <UART_SetConfig+0x2e4>)
 80047c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047cc:	f003 030c 	and.w	r3, r3, #12
 80047d0:	2b0c      	cmp	r3, #12
 80047d2:	d82d      	bhi.n	8004830 <UART_SetConfig+0x164>
 80047d4:	a201      	add	r2, pc, #4	; (adr r2, 80047dc <UART_SetConfig+0x110>)
 80047d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047da:	bf00      	nop
 80047dc:	08004811 	.word	0x08004811
 80047e0:	08004831 	.word	0x08004831
 80047e4:	08004831 	.word	0x08004831
 80047e8:	08004831 	.word	0x08004831
 80047ec:	08004821 	.word	0x08004821
 80047f0:	08004831 	.word	0x08004831
 80047f4:	08004831 	.word	0x08004831
 80047f8:	08004831 	.word	0x08004831
 80047fc:	08004819 	.word	0x08004819
 8004800:	08004831 	.word	0x08004831
 8004804:	08004831 	.word	0x08004831
 8004808:	08004831 	.word	0x08004831
 800480c:	08004829 	.word	0x08004829
 8004810:	2300      	movs	r3, #0
 8004812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004816:	e0d8      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004818:	2302      	movs	r3, #2
 800481a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800481e:	e0d4      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004820:	2304      	movs	r3, #4
 8004822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004826:	e0d0      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004828:	2308      	movs	r3, #8
 800482a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800482e:	e0cc      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004830:	2310      	movs	r3, #16
 8004832:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004836:	e0c8      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a5e      	ldr	r2, [pc, #376]	; (80049b8 <UART_SetConfig+0x2ec>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d125      	bne.n	800488e <UART_SetConfig+0x1c2>
 8004842:	4b5b      	ldr	r3, [pc, #364]	; (80049b0 <UART_SetConfig+0x2e4>)
 8004844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004848:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800484c:	2b30      	cmp	r3, #48	; 0x30
 800484e:	d016      	beq.n	800487e <UART_SetConfig+0x1b2>
 8004850:	2b30      	cmp	r3, #48	; 0x30
 8004852:	d818      	bhi.n	8004886 <UART_SetConfig+0x1ba>
 8004854:	2b20      	cmp	r3, #32
 8004856:	d00a      	beq.n	800486e <UART_SetConfig+0x1a2>
 8004858:	2b20      	cmp	r3, #32
 800485a:	d814      	bhi.n	8004886 <UART_SetConfig+0x1ba>
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <UART_SetConfig+0x19a>
 8004860:	2b10      	cmp	r3, #16
 8004862:	d008      	beq.n	8004876 <UART_SetConfig+0x1aa>
 8004864:	e00f      	b.n	8004886 <UART_SetConfig+0x1ba>
 8004866:	2300      	movs	r3, #0
 8004868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800486c:	e0ad      	b.n	80049ca <UART_SetConfig+0x2fe>
 800486e:	2302      	movs	r3, #2
 8004870:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004874:	e0a9      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004876:	2304      	movs	r3, #4
 8004878:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800487c:	e0a5      	b.n	80049ca <UART_SetConfig+0x2fe>
 800487e:	2308      	movs	r3, #8
 8004880:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004884:	e0a1      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004886:	2310      	movs	r3, #16
 8004888:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800488c:	e09d      	b.n	80049ca <UART_SetConfig+0x2fe>
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a4a      	ldr	r2, [pc, #296]	; (80049bc <UART_SetConfig+0x2f0>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d125      	bne.n	80048e4 <UART_SetConfig+0x218>
 8004898:	4b45      	ldr	r3, [pc, #276]	; (80049b0 <UART_SetConfig+0x2e4>)
 800489a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800489e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80048a2:	2bc0      	cmp	r3, #192	; 0xc0
 80048a4:	d016      	beq.n	80048d4 <UART_SetConfig+0x208>
 80048a6:	2bc0      	cmp	r3, #192	; 0xc0
 80048a8:	d818      	bhi.n	80048dc <UART_SetConfig+0x210>
 80048aa:	2b80      	cmp	r3, #128	; 0x80
 80048ac:	d00a      	beq.n	80048c4 <UART_SetConfig+0x1f8>
 80048ae:	2b80      	cmp	r3, #128	; 0x80
 80048b0:	d814      	bhi.n	80048dc <UART_SetConfig+0x210>
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <UART_SetConfig+0x1f0>
 80048b6:	2b40      	cmp	r3, #64	; 0x40
 80048b8:	d008      	beq.n	80048cc <UART_SetConfig+0x200>
 80048ba:	e00f      	b.n	80048dc <UART_SetConfig+0x210>
 80048bc:	2300      	movs	r3, #0
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048c2:	e082      	b.n	80049ca <UART_SetConfig+0x2fe>
 80048c4:	2302      	movs	r3, #2
 80048c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048ca:	e07e      	b.n	80049ca <UART_SetConfig+0x2fe>
 80048cc:	2304      	movs	r3, #4
 80048ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048d2:	e07a      	b.n	80049ca <UART_SetConfig+0x2fe>
 80048d4:	2308      	movs	r3, #8
 80048d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048da:	e076      	b.n	80049ca <UART_SetConfig+0x2fe>
 80048dc:	2310      	movs	r3, #16
 80048de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048e2:	e072      	b.n	80049ca <UART_SetConfig+0x2fe>
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a35      	ldr	r2, [pc, #212]	; (80049c0 <UART_SetConfig+0x2f4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d12a      	bne.n	8004944 <UART_SetConfig+0x278>
 80048ee:	4b30      	ldr	r3, [pc, #192]	; (80049b0 <UART_SetConfig+0x2e4>)
 80048f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048fc:	d01a      	beq.n	8004934 <UART_SetConfig+0x268>
 80048fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004902:	d81b      	bhi.n	800493c <UART_SetConfig+0x270>
 8004904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004908:	d00c      	beq.n	8004924 <UART_SetConfig+0x258>
 800490a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800490e:	d815      	bhi.n	800493c <UART_SetConfig+0x270>
 8004910:	2b00      	cmp	r3, #0
 8004912:	d003      	beq.n	800491c <UART_SetConfig+0x250>
 8004914:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004918:	d008      	beq.n	800492c <UART_SetConfig+0x260>
 800491a:	e00f      	b.n	800493c <UART_SetConfig+0x270>
 800491c:	2300      	movs	r3, #0
 800491e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004922:	e052      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004924:	2302      	movs	r3, #2
 8004926:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800492a:	e04e      	b.n	80049ca <UART_SetConfig+0x2fe>
 800492c:	2304      	movs	r3, #4
 800492e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004932:	e04a      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004934:	2308      	movs	r3, #8
 8004936:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800493a:	e046      	b.n	80049ca <UART_SetConfig+0x2fe>
 800493c:	2310      	movs	r3, #16
 800493e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004942:	e042      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a17      	ldr	r2, [pc, #92]	; (80049a8 <UART_SetConfig+0x2dc>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d13a      	bne.n	80049c4 <UART_SetConfig+0x2f8>
 800494e:	4b18      	ldr	r3, [pc, #96]	; (80049b0 <UART_SetConfig+0x2e4>)
 8004950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004954:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004958:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800495c:	d01a      	beq.n	8004994 <UART_SetConfig+0x2c8>
 800495e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004962:	d81b      	bhi.n	800499c <UART_SetConfig+0x2d0>
 8004964:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004968:	d00c      	beq.n	8004984 <UART_SetConfig+0x2b8>
 800496a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800496e:	d815      	bhi.n	800499c <UART_SetConfig+0x2d0>
 8004970:	2b00      	cmp	r3, #0
 8004972:	d003      	beq.n	800497c <UART_SetConfig+0x2b0>
 8004974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004978:	d008      	beq.n	800498c <UART_SetConfig+0x2c0>
 800497a:	e00f      	b.n	800499c <UART_SetConfig+0x2d0>
 800497c:	2300      	movs	r3, #0
 800497e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004982:	e022      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004984:	2302      	movs	r3, #2
 8004986:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800498a:	e01e      	b.n	80049ca <UART_SetConfig+0x2fe>
 800498c:	2304      	movs	r3, #4
 800498e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004992:	e01a      	b.n	80049ca <UART_SetConfig+0x2fe>
 8004994:	2308      	movs	r3, #8
 8004996:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800499a:	e016      	b.n	80049ca <UART_SetConfig+0x2fe>
 800499c:	2310      	movs	r3, #16
 800499e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049a2:	e012      	b.n	80049ca <UART_SetConfig+0x2fe>
 80049a4:	cfff69f3 	.word	0xcfff69f3
 80049a8:	40008000 	.word	0x40008000
 80049ac:	40013800 	.word	0x40013800
 80049b0:	40021000 	.word	0x40021000
 80049b4:	40004400 	.word	0x40004400
 80049b8:	40004800 	.word	0x40004800
 80049bc:	40004c00 	.word	0x40004c00
 80049c0:	40005000 	.word	0x40005000
 80049c4:	2310      	movs	r3, #16
 80049c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4aae      	ldr	r2, [pc, #696]	; (8004c88 <UART_SetConfig+0x5bc>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	f040 8097 	bne.w	8004b04 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80049da:	2b08      	cmp	r3, #8
 80049dc:	d823      	bhi.n	8004a26 <UART_SetConfig+0x35a>
 80049de:	a201      	add	r2, pc, #4	; (adr r2, 80049e4 <UART_SetConfig+0x318>)
 80049e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e4:	08004a09 	.word	0x08004a09
 80049e8:	08004a27 	.word	0x08004a27
 80049ec:	08004a11 	.word	0x08004a11
 80049f0:	08004a27 	.word	0x08004a27
 80049f4:	08004a17 	.word	0x08004a17
 80049f8:	08004a27 	.word	0x08004a27
 80049fc:	08004a27 	.word	0x08004a27
 8004a00:	08004a27 	.word	0x08004a27
 8004a04:	08004a1f 	.word	0x08004a1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a08:	f7ff fb50 	bl	80040ac <HAL_RCC_GetPCLK1Freq>
 8004a0c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a0e:	e010      	b.n	8004a32 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a10:	4b9e      	ldr	r3, [pc, #632]	; (8004c8c <UART_SetConfig+0x5c0>)
 8004a12:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a14:	e00d      	b.n	8004a32 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a16:	f7ff fadb 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8004a1a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a1c:	e009      	b.n	8004a32 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a24:	e005      	b.n	8004a32 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004a26:	2300      	movs	r3, #0
 8004a28:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004a30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 8130 	beq.w	8004c9a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	4a94      	ldr	r2, [pc, #592]	; (8004c90 <UART_SetConfig+0x5c4>)
 8004a40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a44:	461a      	mov	r2, r3
 8004a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a48:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a4c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	4413      	add	r3, r2
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d305      	bcc.n	8004a6a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d903      	bls.n	8004a72 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a70:	e113      	b.n	8004c9a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a74:	2200      	movs	r2, #0
 8004a76:	60bb      	str	r3, [r7, #8]
 8004a78:	60fa      	str	r2, [r7, #12]
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	4a84      	ldr	r2, [pc, #528]	; (8004c90 <UART_SetConfig+0x5c4>)
 8004a80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2200      	movs	r2, #0
 8004a88:	603b      	str	r3, [r7, #0]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a94:	f7fb fc14 	bl	80002c0 <__aeabi_uldivmod>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	020b      	lsls	r3, r1, #8
 8004aaa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004aae:	0202      	lsls	r2, r0, #8
 8004ab0:	6979      	ldr	r1, [r7, #20]
 8004ab2:	6849      	ldr	r1, [r1, #4]
 8004ab4:	0849      	lsrs	r1, r1, #1
 8004ab6:	2000      	movs	r0, #0
 8004ab8:	460c      	mov	r4, r1
 8004aba:	4605      	mov	r5, r0
 8004abc:	eb12 0804 	adds.w	r8, r2, r4
 8004ac0:	eb43 0905 	adc.w	r9, r3, r5
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	469a      	mov	sl, r3
 8004acc:	4693      	mov	fp, r2
 8004ace:	4652      	mov	r2, sl
 8004ad0:	465b      	mov	r3, fp
 8004ad2:	4640      	mov	r0, r8
 8004ad4:	4649      	mov	r1, r9
 8004ad6:	f7fb fbf3 	bl	80002c0 <__aeabi_uldivmod>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4613      	mov	r3, r2
 8004ae0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ae8:	d308      	bcc.n	8004afc <UART_SetConfig+0x430>
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004af0:	d204      	bcs.n	8004afc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	6a3a      	ldr	r2, [r7, #32]
 8004af8:	60da      	str	r2, [r3, #12]
 8004afa:	e0ce      	b.n	8004c9a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004b02:	e0ca      	b.n	8004c9a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b0c:	d166      	bne.n	8004bdc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004b0e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d827      	bhi.n	8004b66 <UART_SetConfig+0x49a>
 8004b16:	a201      	add	r2, pc, #4	; (adr r2, 8004b1c <UART_SetConfig+0x450>)
 8004b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1c:	08004b41 	.word	0x08004b41
 8004b20:	08004b49 	.word	0x08004b49
 8004b24:	08004b51 	.word	0x08004b51
 8004b28:	08004b67 	.word	0x08004b67
 8004b2c:	08004b57 	.word	0x08004b57
 8004b30:	08004b67 	.word	0x08004b67
 8004b34:	08004b67 	.word	0x08004b67
 8004b38:	08004b67 	.word	0x08004b67
 8004b3c:	08004b5f 	.word	0x08004b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b40:	f7ff fab4 	bl	80040ac <HAL_RCC_GetPCLK1Freq>
 8004b44:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b46:	e014      	b.n	8004b72 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b48:	f7ff fac6 	bl	80040d8 <HAL_RCC_GetPCLK2Freq>
 8004b4c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b4e:	e010      	b.n	8004b72 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b50:	4b4e      	ldr	r3, [pc, #312]	; (8004c8c <UART_SetConfig+0x5c0>)
 8004b52:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b54:	e00d      	b.n	8004b72 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b56:	f7ff fa3b 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8004b5a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b5c:	e009      	b.n	8004b72 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b64:	e005      	b.n	8004b72 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 8090 	beq.w	8004c9a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	4a44      	ldr	r2, [pc, #272]	; (8004c90 <UART_SetConfig+0x5c4>)
 8004b80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b84:	461a      	mov	r2, r3
 8004b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b88:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b8c:	005a      	lsls	r2, r3, #1
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	085b      	lsrs	r3, r3, #1
 8004b94:	441a      	add	r2, r3
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	2b0f      	cmp	r3, #15
 8004ba4:	d916      	bls.n	8004bd4 <UART_SetConfig+0x508>
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bac:	d212      	bcs.n	8004bd4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	f023 030f 	bic.w	r3, r3, #15
 8004bb6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	085b      	lsrs	r3, r3, #1
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	8bfb      	ldrh	r3, [r7, #30]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	8bfa      	ldrh	r2, [r7, #30]
 8004bd0:	60da      	str	r2, [r3, #12]
 8004bd2:	e062      	b.n	8004c9a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004bda:	e05e      	b.n	8004c9a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bdc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d828      	bhi.n	8004c36 <UART_SetConfig+0x56a>
 8004be4:	a201      	add	r2, pc, #4	; (adr r2, 8004bec <UART_SetConfig+0x520>)
 8004be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bea:	bf00      	nop
 8004bec:	08004c11 	.word	0x08004c11
 8004bf0:	08004c19 	.word	0x08004c19
 8004bf4:	08004c21 	.word	0x08004c21
 8004bf8:	08004c37 	.word	0x08004c37
 8004bfc:	08004c27 	.word	0x08004c27
 8004c00:	08004c37 	.word	0x08004c37
 8004c04:	08004c37 	.word	0x08004c37
 8004c08:	08004c37 	.word	0x08004c37
 8004c0c:	08004c2f 	.word	0x08004c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c10:	f7ff fa4c 	bl	80040ac <HAL_RCC_GetPCLK1Freq>
 8004c14:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c16:	e014      	b.n	8004c42 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c18:	f7ff fa5e 	bl	80040d8 <HAL_RCC_GetPCLK2Freq>
 8004c1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c1e:	e010      	b.n	8004c42 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c20:	4b1a      	ldr	r3, [pc, #104]	; (8004c8c <UART_SetConfig+0x5c0>)
 8004c22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c24:	e00d      	b.n	8004c42 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c26:	f7ff f9d3 	bl	8003fd0 <HAL_RCC_GetSysClockFreq>
 8004c2a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004c2c:	e009      	b.n	8004c42 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004c34:	e005      	b.n	8004c42 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004c40:	bf00      	nop
    }

    if (pclk != 0U)
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d028      	beq.n	8004c9a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4c:	4a10      	ldr	r2, [pc, #64]	; (8004c90 <UART_SetConfig+0x5c4>)
 8004c4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c52:	461a      	mov	r2, r3
 8004c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c56:	fbb3 f2f2 	udiv	r2, r3, r2
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	085b      	lsrs	r3, r3, #1
 8004c60:	441a      	add	r2, r3
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	2b0f      	cmp	r3, #15
 8004c70:	d910      	bls.n	8004c94 <UART_SetConfig+0x5c8>
 8004c72:	6a3b      	ldr	r3, [r7, #32]
 8004c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c78:	d20c      	bcs.n	8004c94 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	60da      	str	r2, [r3, #12]
 8004c84:	e009      	b.n	8004c9a <UART_SetConfig+0x5ce>
 8004c86:	bf00      	nop
 8004c88:	40008000 	.word	0x40008000
 8004c8c:	00f42400 	.word	0x00f42400
 8004c90:	08006304 	.word	0x08006304
      }
      else
      {
        ret = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2200      	movs	r2, #0
 8004cae:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004cb6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3730      	adds	r7, #48	; 0x30
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004cc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd0:	f003 0308 	and.w	r3, r3, #8
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00a      	beq.n	8004cee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d36:	f003 0304 	and.w	r3, r3, #4
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7a:	f003 0320 	and.w	r3, r3, #32
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	430a      	orrs	r2, r1
 8004d96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d01a      	beq.n	8004dda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	430a      	orrs	r2, r1
 8004db8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dc2:	d10a      	bne.n	8004dda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	605a      	str	r2, [r3, #4]
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b098      	sub	sp, #96	; 0x60
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e18:	f7fc f906 	bl	8001028 <HAL_GetTick>
 8004e1c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0308 	and.w	r3, r3, #8
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	d12f      	bne.n	8004e8c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e34:	2200      	movs	r2, #0
 8004e36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f000 f88e 	bl	8004f5c <UART_WaitOnFlagUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d022      	beq.n	8004e8c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e5a:	653b      	str	r3, [r7, #80]	; 0x50
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	461a      	mov	r2, r3
 8004e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e64:	647b      	str	r3, [r7, #68]	; 0x44
 8004e66:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e6c:	e841 2300 	strex	r3, r2, [r1]
 8004e70:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e6      	bne.n	8004e46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e063      	b.n	8004f54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0304 	and.w	r3, r3, #4
 8004e96:	2b04      	cmp	r3, #4
 8004e98:	d149      	bne.n	8004f2e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e9a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e9e:	9300      	str	r3, [sp, #0]
 8004ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 f857 	bl	8004f5c <UART_WaitOnFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d03c      	beq.n	8004f2e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebc:	e853 3f00 	ldrex	r3, [r3]
 8004ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ed2:	633b      	str	r3, [r7, #48]	; 0x30
 8004ed4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ed8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eda:	e841 2300 	strex	r3, r2, [r1]
 8004ede:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1e6      	bne.n	8004eb4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	3308      	adds	r3, #8
 8004eec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	e853 3f00 	ldrex	r3, [r3]
 8004ef4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f023 0301 	bic.w	r3, r3, #1
 8004efc:	64bb      	str	r3, [r7, #72]	; 0x48
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3308      	adds	r3, #8
 8004f04:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f06:	61fa      	str	r2, [r7, #28]
 8004f08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	69b9      	ldr	r1, [r7, #24]
 8004f0c:	69fa      	ldr	r2, [r7, #28]
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	617b      	str	r3, [r7, #20]
   return(result);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e5      	bne.n	8004ee6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e012      	b.n	8004f54 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3758      	adds	r7, #88	; 0x58
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	603b      	str	r3, [r7, #0]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f6c:	e04f      	b.n	800500e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f74:	d04b      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f76:	f7fc f857 	bl	8001028 <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d302      	bcc.n	8004f8c <UART_WaitOnFlagUntilTimeout+0x30>
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d101      	bne.n	8004f90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e04e      	b.n	800502e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d037      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b80      	cmp	r3, #128	; 0x80
 8004fa2:	d034      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b40      	cmp	r3, #64	; 0x40
 8004fa8:	d031      	beq.n	800500e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69db      	ldr	r3, [r3, #28]
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	d110      	bne.n	8004fda <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2208      	movs	r2, #8
 8004fbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f838 	bl	8005036 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2208      	movs	r2, #8
 8004fca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e029      	b.n	800502e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fe4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fe8:	d111      	bne.n	800500e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ff2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 f81e 	bl	8005036 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e00f      	b.n	800502e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	69da      	ldr	r2, [r3, #28]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	4013      	ands	r3, r2
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	429a      	cmp	r2, r3
 800501c:	bf0c      	ite	eq
 800501e:	2301      	moveq	r3, #1
 8005020:	2300      	movne	r3, #0
 8005022:	b2db      	uxtb	r3, r3
 8005024:	461a      	mov	r2, r3
 8005026:	79fb      	ldrb	r3, [r7, #7]
 8005028:	429a      	cmp	r2, r3
 800502a:	d0a0      	beq.n	8004f6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005036:	b480      	push	{r7}
 8005038:	b095      	sub	sp, #84	; 0x54
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005046:	e853 3f00 	ldrex	r3, [r3]
 800504a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800504c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005052:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	461a      	mov	r2, r3
 800505a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800505c:	643b      	str	r3, [r7, #64]	; 0x40
 800505e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005060:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005062:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005064:	e841 2300 	strex	r3, r2, [r1]
 8005068:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800506a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1e6      	bne.n	800503e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3308      	adds	r3, #8
 8005076:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005078:	6a3b      	ldr	r3, [r7, #32]
 800507a:	e853 3f00 	ldrex	r3, [r3]
 800507e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005086:	f023 0301 	bic.w	r3, r3, #1
 800508a:	64bb      	str	r3, [r7, #72]	; 0x48
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	3308      	adds	r3, #8
 8005092:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005094:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005096:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005098:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800509a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800509c:	e841 2300 	strex	r3, r2, [r1]
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1e3      	bne.n	8005070 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d118      	bne.n	80050e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f023 0310 	bic.w	r3, r3, #16
 80050c4:	647b      	str	r3, [r7, #68]	; 0x44
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050ce:	61bb      	str	r3, [r7, #24]
 80050d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d2:	6979      	ldr	r1, [r7, #20]
 80050d4:	69ba      	ldr	r2, [r7, #24]
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	613b      	str	r3, [r7, #16]
   return(result);
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1e6      	bne.n	80050b0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	675a      	str	r2, [r3, #116]	; 0x74
}
 80050f6:	bf00      	nop
 80050f8:	3754      	adds	r7, #84	; 0x54
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005102:	b480      	push	{r7}
 8005104:	b085      	sub	sp, #20
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005110:	2b01      	cmp	r3, #1
 8005112:	d101      	bne.n	8005118 <HAL_UARTEx_DisableFifoMode+0x16>
 8005114:	2302      	movs	r3, #2
 8005116:	e027      	b.n	8005168 <HAL_UARTEx_DisableFifoMode+0x66>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2224      	movs	r2, #36	; 0x24
 8005124:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 0201 	bic.w	r2, r2, #1
 800513e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005146:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2220      	movs	r2, #32
 800515a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3714      	adds	r7, #20
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005188:	2302      	movs	r3, #2
 800518a:	e02d      	b.n	80051e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2224      	movs	r2, #36	; 0x24
 8005198:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0201 	bic.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f84f 	bl	800526c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2220      	movs	r2, #32
 80051da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005204:	2302      	movs	r3, #2
 8005206:	e02d      	b.n	8005264 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2224      	movs	r2, #36	; 0x24
 8005214:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0201 	bic.w	r2, r2, #1
 800522e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	683a      	ldr	r2, [r7, #0]
 8005240:	430a      	orrs	r2, r1
 8005242:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f811 	bl	800526c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2220      	movs	r2, #32
 8005256:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005278:	2b00      	cmp	r3, #0
 800527a:	d108      	bne.n	800528e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800528c:	e031      	b.n	80052f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800528e:	2308      	movs	r3, #8
 8005290:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005292:	2308      	movs	r3, #8
 8005294:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	0e5b      	lsrs	r3, r3, #25
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	0f5b      	lsrs	r3, r3, #29
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052b6:	7bbb      	ldrb	r3, [r7, #14]
 80052b8:	7b3a      	ldrb	r2, [r7, #12]
 80052ba:	4911      	ldr	r1, [pc, #68]	; (8005300 <UARTEx_SetNbDataToProcess+0x94>)
 80052bc:	5c8a      	ldrb	r2, [r1, r2]
 80052be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80052c2:	7b3a      	ldrb	r2, [r7, #12]
 80052c4:	490f      	ldr	r1, [pc, #60]	; (8005304 <UARTEx_SetNbDataToProcess+0x98>)
 80052c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
 80052d6:	7b7a      	ldrb	r2, [r7, #13]
 80052d8:	4909      	ldr	r1, [pc, #36]	; (8005300 <UARTEx_SetNbDataToProcess+0x94>)
 80052da:	5c8a      	ldrb	r2, [r1, r2]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80052e0:	7b7a      	ldrb	r2, [r7, #13]
 80052e2:	4908      	ldr	r1, [pc, #32]	; (8005304 <UARTEx_SetNbDataToProcess+0x98>)
 80052e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80052ea:	b29a      	uxth	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80052f2:	bf00      	nop
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	0800631c 	.word	0x0800631c
 8005304:	08006324 	.word	0x08006324

08005308 <rand>:
 8005308:	4b16      	ldr	r3, [pc, #88]	; (8005364 <rand+0x5c>)
 800530a:	b510      	push	{r4, lr}
 800530c:	681c      	ldr	r4, [r3, #0]
 800530e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005310:	b9b3      	cbnz	r3, 8005340 <rand+0x38>
 8005312:	2018      	movs	r0, #24
 8005314:	f000 fa22 	bl	800575c <malloc>
 8005318:	4602      	mov	r2, r0
 800531a:	6320      	str	r0, [r4, #48]	; 0x30
 800531c:	b920      	cbnz	r0, 8005328 <rand+0x20>
 800531e:	4b12      	ldr	r3, [pc, #72]	; (8005368 <rand+0x60>)
 8005320:	4812      	ldr	r0, [pc, #72]	; (800536c <rand+0x64>)
 8005322:	2152      	movs	r1, #82	; 0x52
 8005324:	f000 f9b0 	bl	8005688 <__assert_func>
 8005328:	4911      	ldr	r1, [pc, #68]	; (8005370 <rand+0x68>)
 800532a:	4b12      	ldr	r3, [pc, #72]	; (8005374 <rand+0x6c>)
 800532c:	e9c0 1300 	strd	r1, r3, [r0]
 8005330:	4b11      	ldr	r3, [pc, #68]	; (8005378 <rand+0x70>)
 8005332:	6083      	str	r3, [r0, #8]
 8005334:	230b      	movs	r3, #11
 8005336:	8183      	strh	r3, [r0, #12]
 8005338:	2100      	movs	r1, #0
 800533a:	2001      	movs	r0, #1
 800533c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005340:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005342:	480e      	ldr	r0, [pc, #56]	; (800537c <rand+0x74>)
 8005344:	690b      	ldr	r3, [r1, #16]
 8005346:	694c      	ldr	r4, [r1, #20]
 8005348:	4a0d      	ldr	r2, [pc, #52]	; (8005380 <rand+0x78>)
 800534a:	4358      	muls	r0, r3
 800534c:	fb02 0004 	mla	r0, r2, r4, r0
 8005350:	fba3 3202 	umull	r3, r2, r3, r2
 8005354:	3301      	adds	r3, #1
 8005356:	eb40 0002 	adc.w	r0, r0, r2
 800535a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800535e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005362:	bd10      	pop	{r4, pc}
 8005364:	20000064 	.word	0x20000064
 8005368:	0800632c 	.word	0x0800632c
 800536c:	08006343 	.word	0x08006343
 8005370:	abcd330e 	.word	0xabcd330e
 8005374:	e66d1234 	.word	0xe66d1234
 8005378:	0005deec 	.word	0x0005deec
 800537c:	5851f42d 	.word	0x5851f42d
 8005380:	4c957f2d 	.word	0x4c957f2d

08005384 <std>:
 8005384:	2300      	movs	r3, #0
 8005386:	b510      	push	{r4, lr}
 8005388:	4604      	mov	r4, r0
 800538a:	e9c0 3300 	strd	r3, r3, [r0]
 800538e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005392:	6083      	str	r3, [r0, #8]
 8005394:	8181      	strh	r1, [r0, #12]
 8005396:	6643      	str	r3, [r0, #100]	; 0x64
 8005398:	81c2      	strh	r2, [r0, #14]
 800539a:	6183      	str	r3, [r0, #24]
 800539c:	4619      	mov	r1, r3
 800539e:	2208      	movs	r2, #8
 80053a0:	305c      	adds	r0, #92	; 0x5c
 80053a2:	f000 f8f4 	bl	800558e <memset>
 80053a6:	4b0d      	ldr	r3, [pc, #52]	; (80053dc <std+0x58>)
 80053a8:	6263      	str	r3, [r4, #36]	; 0x24
 80053aa:	4b0d      	ldr	r3, [pc, #52]	; (80053e0 <std+0x5c>)
 80053ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80053ae:	4b0d      	ldr	r3, [pc, #52]	; (80053e4 <std+0x60>)
 80053b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80053b2:	4b0d      	ldr	r3, [pc, #52]	; (80053e8 <std+0x64>)
 80053b4:	6323      	str	r3, [r4, #48]	; 0x30
 80053b6:	4b0d      	ldr	r3, [pc, #52]	; (80053ec <std+0x68>)
 80053b8:	6224      	str	r4, [r4, #32]
 80053ba:	429c      	cmp	r4, r3
 80053bc:	d006      	beq.n	80053cc <std+0x48>
 80053be:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80053c2:	4294      	cmp	r4, r2
 80053c4:	d002      	beq.n	80053cc <std+0x48>
 80053c6:	33d0      	adds	r3, #208	; 0xd0
 80053c8:	429c      	cmp	r4, r3
 80053ca:	d105      	bne.n	80053d8 <std+0x54>
 80053cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80053d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d4:	f000 b954 	b.w	8005680 <__retarget_lock_init_recursive>
 80053d8:	bd10      	pop	{r4, pc}
 80053da:	bf00      	nop
 80053dc:	08005509 	.word	0x08005509
 80053e0:	0800552b 	.word	0x0800552b
 80053e4:	08005563 	.word	0x08005563
 80053e8:	08005587 	.word	0x08005587
 80053ec:	20000244 	.word	0x20000244

080053f0 <stdio_exit_handler>:
 80053f0:	4a02      	ldr	r2, [pc, #8]	; (80053fc <stdio_exit_handler+0xc>)
 80053f2:	4903      	ldr	r1, [pc, #12]	; (8005400 <stdio_exit_handler+0x10>)
 80053f4:	4803      	ldr	r0, [pc, #12]	; (8005404 <stdio_exit_handler+0x14>)
 80053f6:	f000 b869 	b.w	80054cc <_fwalk_sglue>
 80053fa:	bf00      	nop
 80053fc:	2000000c 	.word	0x2000000c
 8005400:	080059d1 	.word	0x080059d1
 8005404:	20000018 	.word	0x20000018

08005408 <cleanup_stdio>:
 8005408:	6841      	ldr	r1, [r0, #4]
 800540a:	4b0c      	ldr	r3, [pc, #48]	; (800543c <cleanup_stdio+0x34>)
 800540c:	4299      	cmp	r1, r3
 800540e:	b510      	push	{r4, lr}
 8005410:	4604      	mov	r4, r0
 8005412:	d001      	beq.n	8005418 <cleanup_stdio+0x10>
 8005414:	f000 fadc 	bl	80059d0 <_fflush_r>
 8005418:	68a1      	ldr	r1, [r4, #8]
 800541a:	4b09      	ldr	r3, [pc, #36]	; (8005440 <cleanup_stdio+0x38>)
 800541c:	4299      	cmp	r1, r3
 800541e:	d002      	beq.n	8005426 <cleanup_stdio+0x1e>
 8005420:	4620      	mov	r0, r4
 8005422:	f000 fad5 	bl	80059d0 <_fflush_r>
 8005426:	68e1      	ldr	r1, [r4, #12]
 8005428:	4b06      	ldr	r3, [pc, #24]	; (8005444 <cleanup_stdio+0x3c>)
 800542a:	4299      	cmp	r1, r3
 800542c:	d004      	beq.n	8005438 <cleanup_stdio+0x30>
 800542e:	4620      	mov	r0, r4
 8005430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005434:	f000 bacc 	b.w	80059d0 <_fflush_r>
 8005438:	bd10      	pop	{r4, pc}
 800543a:	bf00      	nop
 800543c:	20000244 	.word	0x20000244
 8005440:	200002ac 	.word	0x200002ac
 8005444:	20000314 	.word	0x20000314

08005448 <global_stdio_init.part.0>:
 8005448:	b510      	push	{r4, lr}
 800544a:	4b0b      	ldr	r3, [pc, #44]	; (8005478 <global_stdio_init.part.0+0x30>)
 800544c:	4c0b      	ldr	r4, [pc, #44]	; (800547c <global_stdio_init.part.0+0x34>)
 800544e:	4a0c      	ldr	r2, [pc, #48]	; (8005480 <global_stdio_init.part.0+0x38>)
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	4620      	mov	r0, r4
 8005454:	2200      	movs	r2, #0
 8005456:	2104      	movs	r1, #4
 8005458:	f7ff ff94 	bl	8005384 <std>
 800545c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005460:	2201      	movs	r2, #1
 8005462:	2109      	movs	r1, #9
 8005464:	f7ff ff8e 	bl	8005384 <std>
 8005468:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800546c:	2202      	movs	r2, #2
 800546e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005472:	2112      	movs	r1, #18
 8005474:	f7ff bf86 	b.w	8005384 <std>
 8005478:	2000037c 	.word	0x2000037c
 800547c:	20000244 	.word	0x20000244
 8005480:	080053f1 	.word	0x080053f1

08005484 <__sfp_lock_acquire>:
 8005484:	4801      	ldr	r0, [pc, #4]	; (800548c <__sfp_lock_acquire+0x8>)
 8005486:	f000 b8fc 	b.w	8005682 <__retarget_lock_acquire_recursive>
 800548a:	bf00      	nop
 800548c:	20000385 	.word	0x20000385

08005490 <__sfp_lock_release>:
 8005490:	4801      	ldr	r0, [pc, #4]	; (8005498 <__sfp_lock_release+0x8>)
 8005492:	f000 b8f7 	b.w	8005684 <__retarget_lock_release_recursive>
 8005496:	bf00      	nop
 8005498:	20000385 	.word	0x20000385

0800549c <__sinit>:
 800549c:	b510      	push	{r4, lr}
 800549e:	4604      	mov	r4, r0
 80054a0:	f7ff fff0 	bl	8005484 <__sfp_lock_acquire>
 80054a4:	6a23      	ldr	r3, [r4, #32]
 80054a6:	b11b      	cbz	r3, 80054b0 <__sinit+0x14>
 80054a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054ac:	f7ff bff0 	b.w	8005490 <__sfp_lock_release>
 80054b0:	4b04      	ldr	r3, [pc, #16]	; (80054c4 <__sinit+0x28>)
 80054b2:	6223      	str	r3, [r4, #32]
 80054b4:	4b04      	ldr	r3, [pc, #16]	; (80054c8 <__sinit+0x2c>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1f5      	bne.n	80054a8 <__sinit+0xc>
 80054bc:	f7ff ffc4 	bl	8005448 <global_stdio_init.part.0>
 80054c0:	e7f2      	b.n	80054a8 <__sinit+0xc>
 80054c2:	bf00      	nop
 80054c4:	08005409 	.word	0x08005409
 80054c8:	2000037c 	.word	0x2000037c

080054cc <_fwalk_sglue>:
 80054cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054d0:	4607      	mov	r7, r0
 80054d2:	4688      	mov	r8, r1
 80054d4:	4614      	mov	r4, r2
 80054d6:	2600      	movs	r6, #0
 80054d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054dc:	f1b9 0901 	subs.w	r9, r9, #1
 80054e0:	d505      	bpl.n	80054ee <_fwalk_sglue+0x22>
 80054e2:	6824      	ldr	r4, [r4, #0]
 80054e4:	2c00      	cmp	r4, #0
 80054e6:	d1f7      	bne.n	80054d8 <_fwalk_sglue+0xc>
 80054e8:	4630      	mov	r0, r6
 80054ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054ee:	89ab      	ldrh	r3, [r5, #12]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d907      	bls.n	8005504 <_fwalk_sglue+0x38>
 80054f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054f8:	3301      	adds	r3, #1
 80054fa:	d003      	beq.n	8005504 <_fwalk_sglue+0x38>
 80054fc:	4629      	mov	r1, r5
 80054fe:	4638      	mov	r0, r7
 8005500:	47c0      	blx	r8
 8005502:	4306      	orrs	r6, r0
 8005504:	3568      	adds	r5, #104	; 0x68
 8005506:	e7e9      	b.n	80054dc <_fwalk_sglue+0x10>

08005508 <__sread>:
 8005508:	b510      	push	{r4, lr}
 800550a:	460c      	mov	r4, r1
 800550c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005510:	f000 f868 	bl	80055e4 <_read_r>
 8005514:	2800      	cmp	r0, #0
 8005516:	bfab      	itete	ge
 8005518:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800551a:	89a3      	ldrhlt	r3, [r4, #12]
 800551c:	181b      	addge	r3, r3, r0
 800551e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005522:	bfac      	ite	ge
 8005524:	6563      	strge	r3, [r4, #84]	; 0x54
 8005526:	81a3      	strhlt	r3, [r4, #12]
 8005528:	bd10      	pop	{r4, pc}

0800552a <__swrite>:
 800552a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800552e:	461f      	mov	r7, r3
 8005530:	898b      	ldrh	r3, [r1, #12]
 8005532:	05db      	lsls	r3, r3, #23
 8005534:	4605      	mov	r5, r0
 8005536:	460c      	mov	r4, r1
 8005538:	4616      	mov	r6, r2
 800553a:	d505      	bpl.n	8005548 <__swrite+0x1e>
 800553c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005540:	2302      	movs	r3, #2
 8005542:	2200      	movs	r2, #0
 8005544:	f000 f83c 	bl	80055c0 <_lseek_r>
 8005548:	89a3      	ldrh	r3, [r4, #12]
 800554a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800554e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005552:	81a3      	strh	r3, [r4, #12]
 8005554:	4632      	mov	r2, r6
 8005556:	463b      	mov	r3, r7
 8005558:	4628      	mov	r0, r5
 800555a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800555e:	f000 b853 	b.w	8005608 <_write_r>

08005562 <__sseek>:
 8005562:	b510      	push	{r4, lr}
 8005564:	460c      	mov	r4, r1
 8005566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800556a:	f000 f829 	bl	80055c0 <_lseek_r>
 800556e:	1c43      	adds	r3, r0, #1
 8005570:	89a3      	ldrh	r3, [r4, #12]
 8005572:	bf15      	itete	ne
 8005574:	6560      	strne	r0, [r4, #84]	; 0x54
 8005576:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800557a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800557e:	81a3      	strheq	r3, [r4, #12]
 8005580:	bf18      	it	ne
 8005582:	81a3      	strhne	r3, [r4, #12]
 8005584:	bd10      	pop	{r4, pc}

08005586 <__sclose>:
 8005586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800558a:	f000 b809 	b.w	80055a0 <_close_r>

0800558e <memset>:
 800558e:	4402      	add	r2, r0
 8005590:	4603      	mov	r3, r0
 8005592:	4293      	cmp	r3, r2
 8005594:	d100      	bne.n	8005598 <memset+0xa>
 8005596:	4770      	bx	lr
 8005598:	f803 1b01 	strb.w	r1, [r3], #1
 800559c:	e7f9      	b.n	8005592 <memset+0x4>
	...

080055a0 <_close_r>:
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	4d06      	ldr	r5, [pc, #24]	; (80055bc <_close_r+0x1c>)
 80055a4:	2300      	movs	r3, #0
 80055a6:	4604      	mov	r4, r0
 80055a8:	4608      	mov	r0, r1
 80055aa:	602b      	str	r3, [r5, #0]
 80055ac:	f7fb fc31 	bl	8000e12 <_close>
 80055b0:	1c43      	adds	r3, r0, #1
 80055b2:	d102      	bne.n	80055ba <_close_r+0x1a>
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	b103      	cbz	r3, 80055ba <_close_r+0x1a>
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
 80055bc:	20000380 	.word	0x20000380

080055c0 <_lseek_r>:
 80055c0:	b538      	push	{r3, r4, r5, lr}
 80055c2:	4d07      	ldr	r5, [pc, #28]	; (80055e0 <_lseek_r+0x20>)
 80055c4:	4604      	mov	r4, r0
 80055c6:	4608      	mov	r0, r1
 80055c8:	4611      	mov	r1, r2
 80055ca:	2200      	movs	r2, #0
 80055cc:	602a      	str	r2, [r5, #0]
 80055ce:	461a      	mov	r2, r3
 80055d0:	f7fb fc46 	bl	8000e60 <_lseek>
 80055d4:	1c43      	adds	r3, r0, #1
 80055d6:	d102      	bne.n	80055de <_lseek_r+0x1e>
 80055d8:	682b      	ldr	r3, [r5, #0]
 80055da:	b103      	cbz	r3, 80055de <_lseek_r+0x1e>
 80055dc:	6023      	str	r3, [r4, #0]
 80055de:	bd38      	pop	{r3, r4, r5, pc}
 80055e0:	20000380 	.word	0x20000380

080055e4 <_read_r>:
 80055e4:	b538      	push	{r3, r4, r5, lr}
 80055e6:	4d07      	ldr	r5, [pc, #28]	; (8005604 <_read_r+0x20>)
 80055e8:	4604      	mov	r4, r0
 80055ea:	4608      	mov	r0, r1
 80055ec:	4611      	mov	r1, r2
 80055ee:	2200      	movs	r2, #0
 80055f0:	602a      	str	r2, [r5, #0]
 80055f2:	461a      	mov	r2, r3
 80055f4:	f7fb fbd4 	bl	8000da0 <_read>
 80055f8:	1c43      	adds	r3, r0, #1
 80055fa:	d102      	bne.n	8005602 <_read_r+0x1e>
 80055fc:	682b      	ldr	r3, [r5, #0]
 80055fe:	b103      	cbz	r3, 8005602 <_read_r+0x1e>
 8005600:	6023      	str	r3, [r4, #0]
 8005602:	bd38      	pop	{r3, r4, r5, pc}
 8005604:	20000380 	.word	0x20000380

08005608 <_write_r>:
 8005608:	b538      	push	{r3, r4, r5, lr}
 800560a:	4d07      	ldr	r5, [pc, #28]	; (8005628 <_write_r+0x20>)
 800560c:	4604      	mov	r4, r0
 800560e:	4608      	mov	r0, r1
 8005610:	4611      	mov	r1, r2
 8005612:	2200      	movs	r2, #0
 8005614:	602a      	str	r2, [r5, #0]
 8005616:	461a      	mov	r2, r3
 8005618:	f7fb fbdf 	bl	8000dda <_write>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	d102      	bne.n	8005626 <_write_r+0x1e>
 8005620:	682b      	ldr	r3, [r5, #0]
 8005622:	b103      	cbz	r3, 8005626 <_write_r+0x1e>
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	bd38      	pop	{r3, r4, r5, pc}
 8005628:	20000380 	.word	0x20000380

0800562c <__errno>:
 800562c:	4b01      	ldr	r3, [pc, #4]	; (8005634 <__errno+0x8>)
 800562e:	6818      	ldr	r0, [r3, #0]
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop
 8005634:	20000064 	.word	0x20000064

08005638 <__libc_init_array>:
 8005638:	b570      	push	{r4, r5, r6, lr}
 800563a:	4d0d      	ldr	r5, [pc, #52]	; (8005670 <__libc_init_array+0x38>)
 800563c:	4c0d      	ldr	r4, [pc, #52]	; (8005674 <__libc_init_array+0x3c>)
 800563e:	1b64      	subs	r4, r4, r5
 8005640:	10a4      	asrs	r4, r4, #2
 8005642:	2600      	movs	r6, #0
 8005644:	42a6      	cmp	r6, r4
 8005646:	d109      	bne.n	800565c <__libc_init_array+0x24>
 8005648:	4d0b      	ldr	r5, [pc, #44]	; (8005678 <__libc_init_array+0x40>)
 800564a:	4c0c      	ldr	r4, [pc, #48]	; (800567c <__libc_init_array+0x44>)
 800564c:	f000 fe42 	bl	80062d4 <_init>
 8005650:	1b64      	subs	r4, r4, r5
 8005652:	10a4      	asrs	r4, r4, #2
 8005654:	2600      	movs	r6, #0
 8005656:	42a6      	cmp	r6, r4
 8005658:	d105      	bne.n	8005666 <__libc_init_array+0x2e>
 800565a:	bd70      	pop	{r4, r5, r6, pc}
 800565c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005660:	4798      	blx	r3
 8005662:	3601      	adds	r6, #1
 8005664:	e7ee      	b.n	8005644 <__libc_init_array+0xc>
 8005666:	f855 3b04 	ldr.w	r3, [r5], #4
 800566a:	4798      	blx	r3
 800566c:	3601      	adds	r6, #1
 800566e:	e7f2      	b.n	8005656 <__libc_init_array+0x1e>
 8005670:	08006414 	.word	0x08006414
 8005674:	08006414 	.word	0x08006414
 8005678:	08006414 	.word	0x08006414
 800567c:	08006418 	.word	0x08006418

08005680 <__retarget_lock_init_recursive>:
 8005680:	4770      	bx	lr

08005682 <__retarget_lock_acquire_recursive>:
 8005682:	4770      	bx	lr

08005684 <__retarget_lock_release_recursive>:
 8005684:	4770      	bx	lr
	...

08005688 <__assert_func>:
 8005688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800568a:	4614      	mov	r4, r2
 800568c:	461a      	mov	r2, r3
 800568e:	4b09      	ldr	r3, [pc, #36]	; (80056b4 <__assert_func+0x2c>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4605      	mov	r5, r0
 8005694:	68d8      	ldr	r0, [r3, #12]
 8005696:	b14c      	cbz	r4, 80056ac <__assert_func+0x24>
 8005698:	4b07      	ldr	r3, [pc, #28]	; (80056b8 <__assert_func+0x30>)
 800569a:	9100      	str	r1, [sp, #0]
 800569c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80056a0:	4906      	ldr	r1, [pc, #24]	; (80056bc <__assert_func+0x34>)
 80056a2:	462b      	mov	r3, r5
 80056a4:	f000 f9bc 	bl	8005a20 <fiprintf>
 80056a8:	f000 f9dc 	bl	8005a64 <abort>
 80056ac:	4b04      	ldr	r3, [pc, #16]	; (80056c0 <__assert_func+0x38>)
 80056ae:	461c      	mov	r4, r3
 80056b0:	e7f3      	b.n	800569a <__assert_func+0x12>
 80056b2:	bf00      	nop
 80056b4:	20000064 	.word	0x20000064
 80056b8:	0800639b 	.word	0x0800639b
 80056bc:	080063a8 	.word	0x080063a8
 80056c0:	080063d6 	.word	0x080063d6

080056c4 <_free_r>:
 80056c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80056c6:	2900      	cmp	r1, #0
 80056c8:	d044      	beq.n	8005754 <_free_r+0x90>
 80056ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056ce:	9001      	str	r0, [sp, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f1a1 0404 	sub.w	r4, r1, #4
 80056d6:	bfb8      	it	lt
 80056d8:	18e4      	addlt	r4, r4, r3
 80056da:	f000 f8e7 	bl	80058ac <__malloc_lock>
 80056de:	4a1e      	ldr	r2, [pc, #120]	; (8005758 <_free_r+0x94>)
 80056e0:	9801      	ldr	r0, [sp, #4]
 80056e2:	6813      	ldr	r3, [r2, #0]
 80056e4:	b933      	cbnz	r3, 80056f4 <_free_r+0x30>
 80056e6:	6063      	str	r3, [r4, #4]
 80056e8:	6014      	str	r4, [r2, #0]
 80056ea:	b003      	add	sp, #12
 80056ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056f0:	f000 b8e2 	b.w	80058b8 <__malloc_unlock>
 80056f4:	42a3      	cmp	r3, r4
 80056f6:	d908      	bls.n	800570a <_free_r+0x46>
 80056f8:	6825      	ldr	r5, [r4, #0]
 80056fa:	1961      	adds	r1, r4, r5
 80056fc:	428b      	cmp	r3, r1
 80056fe:	bf01      	itttt	eq
 8005700:	6819      	ldreq	r1, [r3, #0]
 8005702:	685b      	ldreq	r3, [r3, #4]
 8005704:	1949      	addeq	r1, r1, r5
 8005706:	6021      	streq	r1, [r4, #0]
 8005708:	e7ed      	b.n	80056e6 <_free_r+0x22>
 800570a:	461a      	mov	r2, r3
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	b10b      	cbz	r3, 8005714 <_free_r+0x50>
 8005710:	42a3      	cmp	r3, r4
 8005712:	d9fa      	bls.n	800570a <_free_r+0x46>
 8005714:	6811      	ldr	r1, [r2, #0]
 8005716:	1855      	adds	r5, r2, r1
 8005718:	42a5      	cmp	r5, r4
 800571a:	d10b      	bne.n	8005734 <_free_r+0x70>
 800571c:	6824      	ldr	r4, [r4, #0]
 800571e:	4421      	add	r1, r4
 8005720:	1854      	adds	r4, r2, r1
 8005722:	42a3      	cmp	r3, r4
 8005724:	6011      	str	r1, [r2, #0]
 8005726:	d1e0      	bne.n	80056ea <_free_r+0x26>
 8005728:	681c      	ldr	r4, [r3, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	6053      	str	r3, [r2, #4]
 800572e:	440c      	add	r4, r1
 8005730:	6014      	str	r4, [r2, #0]
 8005732:	e7da      	b.n	80056ea <_free_r+0x26>
 8005734:	d902      	bls.n	800573c <_free_r+0x78>
 8005736:	230c      	movs	r3, #12
 8005738:	6003      	str	r3, [r0, #0]
 800573a:	e7d6      	b.n	80056ea <_free_r+0x26>
 800573c:	6825      	ldr	r5, [r4, #0]
 800573e:	1961      	adds	r1, r4, r5
 8005740:	428b      	cmp	r3, r1
 8005742:	bf04      	itt	eq
 8005744:	6819      	ldreq	r1, [r3, #0]
 8005746:	685b      	ldreq	r3, [r3, #4]
 8005748:	6063      	str	r3, [r4, #4]
 800574a:	bf04      	itt	eq
 800574c:	1949      	addeq	r1, r1, r5
 800574e:	6021      	streq	r1, [r4, #0]
 8005750:	6054      	str	r4, [r2, #4]
 8005752:	e7ca      	b.n	80056ea <_free_r+0x26>
 8005754:	b003      	add	sp, #12
 8005756:	bd30      	pop	{r4, r5, pc}
 8005758:	20000388 	.word	0x20000388

0800575c <malloc>:
 800575c:	4b02      	ldr	r3, [pc, #8]	; (8005768 <malloc+0xc>)
 800575e:	4601      	mov	r1, r0
 8005760:	6818      	ldr	r0, [r3, #0]
 8005762:	f000 b823 	b.w	80057ac <_malloc_r>
 8005766:	bf00      	nop
 8005768:	20000064 	.word	0x20000064

0800576c <sbrk_aligned>:
 800576c:	b570      	push	{r4, r5, r6, lr}
 800576e:	4e0e      	ldr	r6, [pc, #56]	; (80057a8 <sbrk_aligned+0x3c>)
 8005770:	460c      	mov	r4, r1
 8005772:	6831      	ldr	r1, [r6, #0]
 8005774:	4605      	mov	r5, r0
 8005776:	b911      	cbnz	r1, 800577e <sbrk_aligned+0x12>
 8005778:	f000 f964 	bl	8005a44 <_sbrk_r>
 800577c:	6030      	str	r0, [r6, #0]
 800577e:	4621      	mov	r1, r4
 8005780:	4628      	mov	r0, r5
 8005782:	f000 f95f 	bl	8005a44 <_sbrk_r>
 8005786:	1c43      	adds	r3, r0, #1
 8005788:	d00a      	beq.n	80057a0 <sbrk_aligned+0x34>
 800578a:	1cc4      	adds	r4, r0, #3
 800578c:	f024 0403 	bic.w	r4, r4, #3
 8005790:	42a0      	cmp	r0, r4
 8005792:	d007      	beq.n	80057a4 <sbrk_aligned+0x38>
 8005794:	1a21      	subs	r1, r4, r0
 8005796:	4628      	mov	r0, r5
 8005798:	f000 f954 	bl	8005a44 <_sbrk_r>
 800579c:	3001      	adds	r0, #1
 800579e:	d101      	bne.n	80057a4 <sbrk_aligned+0x38>
 80057a0:	f04f 34ff 	mov.w	r4, #4294967295
 80057a4:	4620      	mov	r0, r4
 80057a6:	bd70      	pop	{r4, r5, r6, pc}
 80057a8:	2000038c 	.word	0x2000038c

080057ac <_malloc_r>:
 80057ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057b0:	1ccd      	adds	r5, r1, #3
 80057b2:	f025 0503 	bic.w	r5, r5, #3
 80057b6:	3508      	adds	r5, #8
 80057b8:	2d0c      	cmp	r5, #12
 80057ba:	bf38      	it	cc
 80057bc:	250c      	movcc	r5, #12
 80057be:	2d00      	cmp	r5, #0
 80057c0:	4607      	mov	r7, r0
 80057c2:	db01      	blt.n	80057c8 <_malloc_r+0x1c>
 80057c4:	42a9      	cmp	r1, r5
 80057c6:	d905      	bls.n	80057d4 <_malloc_r+0x28>
 80057c8:	230c      	movs	r3, #12
 80057ca:	603b      	str	r3, [r7, #0]
 80057cc:	2600      	movs	r6, #0
 80057ce:	4630      	mov	r0, r6
 80057d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80058a8 <_malloc_r+0xfc>
 80057d8:	f000 f868 	bl	80058ac <__malloc_lock>
 80057dc:	f8d8 3000 	ldr.w	r3, [r8]
 80057e0:	461c      	mov	r4, r3
 80057e2:	bb5c      	cbnz	r4, 800583c <_malloc_r+0x90>
 80057e4:	4629      	mov	r1, r5
 80057e6:	4638      	mov	r0, r7
 80057e8:	f7ff ffc0 	bl	800576c <sbrk_aligned>
 80057ec:	1c43      	adds	r3, r0, #1
 80057ee:	4604      	mov	r4, r0
 80057f0:	d155      	bne.n	800589e <_malloc_r+0xf2>
 80057f2:	f8d8 4000 	ldr.w	r4, [r8]
 80057f6:	4626      	mov	r6, r4
 80057f8:	2e00      	cmp	r6, #0
 80057fa:	d145      	bne.n	8005888 <_malloc_r+0xdc>
 80057fc:	2c00      	cmp	r4, #0
 80057fe:	d048      	beq.n	8005892 <_malloc_r+0xe6>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	4631      	mov	r1, r6
 8005804:	4638      	mov	r0, r7
 8005806:	eb04 0903 	add.w	r9, r4, r3
 800580a:	f000 f91b 	bl	8005a44 <_sbrk_r>
 800580e:	4581      	cmp	r9, r0
 8005810:	d13f      	bne.n	8005892 <_malloc_r+0xe6>
 8005812:	6821      	ldr	r1, [r4, #0]
 8005814:	1a6d      	subs	r5, r5, r1
 8005816:	4629      	mov	r1, r5
 8005818:	4638      	mov	r0, r7
 800581a:	f7ff ffa7 	bl	800576c <sbrk_aligned>
 800581e:	3001      	adds	r0, #1
 8005820:	d037      	beq.n	8005892 <_malloc_r+0xe6>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	442b      	add	r3, r5
 8005826:	6023      	str	r3, [r4, #0]
 8005828:	f8d8 3000 	ldr.w	r3, [r8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d038      	beq.n	80058a2 <_malloc_r+0xf6>
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	42a2      	cmp	r2, r4
 8005834:	d12b      	bne.n	800588e <_malloc_r+0xe2>
 8005836:	2200      	movs	r2, #0
 8005838:	605a      	str	r2, [r3, #4]
 800583a:	e00f      	b.n	800585c <_malloc_r+0xb0>
 800583c:	6822      	ldr	r2, [r4, #0]
 800583e:	1b52      	subs	r2, r2, r5
 8005840:	d41f      	bmi.n	8005882 <_malloc_r+0xd6>
 8005842:	2a0b      	cmp	r2, #11
 8005844:	d917      	bls.n	8005876 <_malloc_r+0xca>
 8005846:	1961      	adds	r1, r4, r5
 8005848:	42a3      	cmp	r3, r4
 800584a:	6025      	str	r5, [r4, #0]
 800584c:	bf18      	it	ne
 800584e:	6059      	strne	r1, [r3, #4]
 8005850:	6863      	ldr	r3, [r4, #4]
 8005852:	bf08      	it	eq
 8005854:	f8c8 1000 	streq.w	r1, [r8]
 8005858:	5162      	str	r2, [r4, r5]
 800585a:	604b      	str	r3, [r1, #4]
 800585c:	4638      	mov	r0, r7
 800585e:	f104 060b 	add.w	r6, r4, #11
 8005862:	f000 f829 	bl	80058b8 <__malloc_unlock>
 8005866:	f026 0607 	bic.w	r6, r6, #7
 800586a:	1d23      	adds	r3, r4, #4
 800586c:	1af2      	subs	r2, r6, r3
 800586e:	d0ae      	beq.n	80057ce <_malloc_r+0x22>
 8005870:	1b9b      	subs	r3, r3, r6
 8005872:	50a3      	str	r3, [r4, r2]
 8005874:	e7ab      	b.n	80057ce <_malloc_r+0x22>
 8005876:	42a3      	cmp	r3, r4
 8005878:	6862      	ldr	r2, [r4, #4]
 800587a:	d1dd      	bne.n	8005838 <_malloc_r+0x8c>
 800587c:	f8c8 2000 	str.w	r2, [r8]
 8005880:	e7ec      	b.n	800585c <_malloc_r+0xb0>
 8005882:	4623      	mov	r3, r4
 8005884:	6864      	ldr	r4, [r4, #4]
 8005886:	e7ac      	b.n	80057e2 <_malloc_r+0x36>
 8005888:	4634      	mov	r4, r6
 800588a:	6876      	ldr	r6, [r6, #4]
 800588c:	e7b4      	b.n	80057f8 <_malloc_r+0x4c>
 800588e:	4613      	mov	r3, r2
 8005890:	e7cc      	b.n	800582c <_malloc_r+0x80>
 8005892:	230c      	movs	r3, #12
 8005894:	603b      	str	r3, [r7, #0]
 8005896:	4638      	mov	r0, r7
 8005898:	f000 f80e 	bl	80058b8 <__malloc_unlock>
 800589c:	e797      	b.n	80057ce <_malloc_r+0x22>
 800589e:	6025      	str	r5, [r4, #0]
 80058a0:	e7dc      	b.n	800585c <_malloc_r+0xb0>
 80058a2:	605b      	str	r3, [r3, #4]
 80058a4:	deff      	udf	#255	; 0xff
 80058a6:	bf00      	nop
 80058a8:	20000388 	.word	0x20000388

080058ac <__malloc_lock>:
 80058ac:	4801      	ldr	r0, [pc, #4]	; (80058b4 <__malloc_lock+0x8>)
 80058ae:	f7ff bee8 	b.w	8005682 <__retarget_lock_acquire_recursive>
 80058b2:	bf00      	nop
 80058b4:	20000384 	.word	0x20000384

080058b8 <__malloc_unlock>:
 80058b8:	4801      	ldr	r0, [pc, #4]	; (80058c0 <__malloc_unlock+0x8>)
 80058ba:	f7ff bee3 	b.w	8005684 <__retarget_lock_release_recursive>
 80058be:	bf00      	nop
 80058c0:	20000384 	.word	0x20000384

080058c4 <__sflush_r>:
 80058c4:	898a      	ldrh	r2, [r1, #12]
 80058c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ca:	4605      	mov	r5, r0
 80058cc:	0710      	lsls	r0, r2, #28
 80058ce:	460c      	mov	r4, r1
 80058d0:	d458      	bmi.n	8005984 <__sflush_r+0xc0>
 80058d2:	684b      	ldr	r3, [r1, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	dc05      	bgt.n	80058e4 <__sflush_r+0x20>
 80058d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80058da:	2b00      	cmp	r3, #0
 80058dc:	dc02      	bgt.n	80058e4 <__sflush_r+0x20>
 80058de:	2000      	movs	r0, #0
 80058e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058e6:	2e00      	cmp	r6, #0
 80058e8:	d0f9      	beq.n	80058de <__sflush_r+0x1a>
 80058ea:	2300      	movs	r3, #0
 80058ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80058f0:	682f      	ldr	r7, [r5, #0]
 80058f2:	6a21      	ldr	r1, [r4, #32]
 80058f4:	602b      	str	r3, [r5, #0]
 80058f6:	d032      	beq.n	800595e <__sflush_r+0x9a>
 80058f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80058fa:	89a3      	ldrh	r3, [r4, #12]
 80058fc:	075a      	lsls	r2, r3, #29
 80058fe:	d505      	bpl.n	800590c <__sflush_r+0x48>
 8005900:	6863      	ldr	r3, [r4, #4]
 8005902:	1ac0      	subs	r0, r0, r3
 8005904:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005906:	b10b      	cbz	r3, 800590c <__sflush_r+0x48>
 8005908:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800590a:	1ac0      	subs	r0, r0, r3
 800590c:	2300      	movs	r3, #0
 800590e:	4602      	mov	r2, r0
 8005910:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005912:	6a21      	ldr	r1, [r4, #32]
 8005914:	4628      	mov	r0, r5
 8005916:	47b0      	blx	r6
 8005918:	1c43      	adds	r3, r0, #1
 800591a:	89a3      	ldrh	r3, [r4, #12]
 800591c:	d106      	bne.n	800592c <__sflush_r+0x68>
 800591e:	6829      	ldr	r1, [r5, #0]
 8005920:	291d      	cmp	r1, #29
 8005922:	d82b      	bhi.n	800597c <__sflush_r+0xb8>
 8005924:	4a29      	ldr	r2, [pc, #164]	; (80059cc <__sflush_r+0x108>)
 8005926:	410a      	asrs	r2, r1
 8005928:	07d6      	lsls	r6, r2, #31
 800592a:	d427      	bmi.n	800597c <__sflush_r+0xb8>
 800592c:	2200      	movs	r2, #0
 800592e:	6062      	str	r2, [r4, #4]
 8005930:	04d9      	lsls	r1, r3, #19
 8005932:	6922      	ldr	r2, [r4, #16]
 8005934:	6022      	str	r2, [r4, #0]
 8005936:	d504      	bpl.n	8005942 <__sflush_r+0x7e>
 8005938:	1c42      	adds	r2, r0, #1
 800593a:	d101      	bne.n	8005940 <__sflush_r+0x7c>
 800593c:	682b      	ldr	r3, [r5, #0]
 800593e:	b903      	cbnz	r3, 8005942 <__sflush_r+0x7e>
 8005940:	6560      	str	r0, [r4, #84]	; 0x54
 8005942:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005944:	602f      	str	r7, [r5, #0]
 8005946:	2900      	cmp	r1, #0
 8005948:	d0c9      	beq.n	80058de <__sflush_r+0x1a>
 800594a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800594e:	4299      	cmp	r1, r3
 8005950:	d002      	beq.n	8005958 <__sflush_r+0x94>
 8005952:	4628      	mov	r0, r5
 8005954:	f7ff feb6 	bl	80056c4 <_free_r>
 8005958:	2000      	movs	r0, #0
 800595a:	6360      	str	r0, [r4, #52]	; 0x34
 800595c:	e7c0      	b.n	80058e0 <__sflush_r+0x1c>
 800595e:	2301      	movs	r3, #1
 8005960:	4628      	mov	r0, r5
 8005962:	47b0      	blx	r6
 8005964:	1c41      	adds	r1, r0, #1
 8005966:	d1c8      	bne.n	80058fa <__sflush_r+0x36>
 8005968:	682b      	ldr	r3, [r5, #0]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0c5      	beq.n	80058fa <__sflush_r+0x36>
 800596e:	2b1d      	cmp	r3, #29
 8005970:	d001      	beq.n	8005976 <__sflush_r+0xb2>
 8005972:	2b16      	cmp	r3, #22
 8005974:	d101      	bne.n	800597a <__sflush_r+0xb6>
 8005976:	602f      	str	r7, [r5, #0]
 8005978:	e7b1      	b.n	80058de <__sflush_r+0x1a>
 800597a:	89a3      	ldrh	r3, [r4, #12]
 800597c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005980:	81a3      	strh	r3, [r4, #12]
 8005982:	e7ad      	b.n	80058e0 <__sflush_r+0x1c>
 8005984:	690f      	ldr	r7, [r1, #16]
 8005986:	2f00      	cmp	r7, #0
 8005988:	d0a9      	beq.n	80058de <__sflush_r+0x1a>
 800598a:	0793      	lsls	r3, r2, #30
 800598c:	680e      	ldr	r6, [r1, #0]
 800598e:	bf08      	it	eq
 8005990:	694b      	ldreq	r3, [r1, #20]
 8005992:	600f      	str	r7, [r1, #0]
 8005994:	bf18      	it	ne
 8005996:	2300      	movne	r3, #0
 8005998:	eba6 0807 	sub.w	r8, r6, r7
 800599c:	608b      	str	r3, [r1, #8]
 800599e:	f1b8 0f00 	cmp.w	r8, #0
 80059a2:	dd9c      	ble.n	80058de <__sflush_r+0x1a>
 80059a4:	6a21      	ldr	r1, [r4, #32]
 80059a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80059a8:	4643      	mov	r3, r8
 80059aa:	463a      	mov	r2, r7
 80059ac:	4628      	mov	r0, r5
 80059ae:	47b0      	blx	r6
 80059b0:	2800      	cmp	r0, #0
 80059b2:	dc06      	bgt.n	80059c2 <__sflush_r+0xfe>
 80059b4:	89a3      	ldrh	r3, [r4, #12]
 80059b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059ba:	81a3      	strh	r3, [r4, #12]
 80059bc:	f04f 30ff 	mov.w	r0, #4294967295
 80059c0:	e78e      	b.n	80058e0 <__sflush_r+0x1c>
 80059c2:	4407      	add	r7, r0
 80059c4:	eba8 0800 	sub.w	r8, r8, r0
 80059c8:	e7e9      	b.n	800599e <__sflush_r+0xda>
 80059ca:	bf00      	nop
 80059cc:	dfbffffe 	.word	0xdfbffffe

080059d0 <_fflush_r>:
 80059d0:	b538      	push	{r3, r4, r5, lr}
 80059d2:	690b      	ldr	r3, [r1, #16]
 80059d4:	4605      	mov	r5, r0
 80059d6:	460c      	mov	r4, r1
 80059d8:	b913      	cbnz	r3, 80059e0 <_fflush_r+0x10>
 80059da:	2500      	movs	r5, #0
 80059dc:	4628      	mov	r0, r5
 80059de:	bd38      	pop	{r3, r4, r5, pc}
 80059e0:	b118      	cbz	r0, 80059ea <_fflush_r+0x1a>
 80059e2:	6a03      	ldr	r3, [r0, #32]
 80059e4:	b90b      	cbnz	r3, 80059ea <_fflush_r+0x1a>
 80059e6:	f7ff fd59 	bl	800549c <__sinit>
 80059ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0f3      	beq.n	80059da <_fflush_r+0xa>
 80059f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80059f4:	07d0      	lsls	r0, r2, #31
 80059f6:	d404      	bmi.n	8005a02 <_fflush_r+0x32>
 80059f8:	0599      	lsls	r1, r3, #22
 80059fa:	d402      	bmi.n	8005a02 <_fflush_r+0x32>
 80059fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059fe:	f7ff fe40 	bl	8005682 <__retarget_lock_acquire_recursive>
 8005a02:	4628      	mov	r0, r5
 8005a04:	4621      	mov	r1, r4
 8005a06:	f7ff ff5d 	bl	80058c4 <__sflush_r>
 8005a0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a0c:	07da      	lsls	r2, r3, #31
 8005a0e:	4605      	mov	r5, r0
 8005a10:	d4e4      	bmi.n	80059dc <_fflush_r+0xc>
 8005a12:	89a3      	ldrh	r3, [r4, #12]
 8005a14:	059b      	lsls	r3, r3, #22
 8005a16:	d4e1      	bmi.n	80059dc <_fflush_r+0xc>
 8005a18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a1a:	f7ff fe33 	bl	8005684 <__retarget_lock_release_recursive>
 8005a1e:	e7dd      	b.n	80059dc <_fflush_r+0xc>

08005a20 <fiprintf>:
 8005a20:	b40e      	push	{r1, r2, r3}
 8005a22:	b503      	push	{r0, r1, lr}
 8005a24:	4601      	mov	r1, r0
 8005a26:	ab03      	add	r3, sp, #12
 8005a28:	4805      	ldr	r0, [pc, #20]	; (8005a40 <fiprintf+0x20>)
 8005a2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a2e:	6800      	ldr	r0, [r0, #0]
 8005a30:	9301      	str	r3, [sp, #4]
 8005a32:	f000 f847 	bl	8005ac4 <_vfiprintf_r>
 8005a36:	b002      	add	sp, #8
 8005a38:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a3c:	b003      	add	sp, #12
 8005a3e:	4770      	bx	lr
 8005a40:	20000064 	.word	0x20000064

08005a44 <_sbrk_r>:
 8005a44:	b538      	push	{r3, r4, r5, lr}
 8005a46:	4d06      	ldr	r5, [pc, #24]	; (8005a60 <_sbrk_r+0x1c>)
 8005a48:	2300      	movs	r3, #0
 8005a4a:	4604      	mov	r4, r0
 8005a4c:	4608      	mov	r0, r1
 8005a4e:	602b      	str	r3, [r5, #0]
 8005a50:	f7fb fa14 	bl	8000e7c <_sbrk>
 8005a54:	1c43      	adds	r3, r0, #1
 8005a56:	d102      	bne.n	8005a5e <_sbrk_r+0x1a>
 8005a58:	682b      	ldr	r3, [r5, #0]
 8005a5a:	b103      	cbz	r3, 8005a5e <_sbrk_r+0x1a>
 8005a5c:	6023      	str	r3, [r4, #0]
 8005a5e:	bd38      	pop	{r3, r4, r5, pc}
 8005a60:	20000380 	.word	0x20000380

08005a64 <abort>:
 8005a64:	b508      	push	{r3, lr}
 8005a66:	2006      	movs	r0, #6
 8005a68:	f000 fb94 	bl	8006194 <raise>
 8005a6c:	2001      	movs	r0, #1
 8005a6e:	f7fb f98d 	bl	8000d8c <_exit>

08005a72 <__sfputc_r>:
 8005a72:	6893      	ldr	r3, [r2, #8]
 8005a74:	3b01      	subs	r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	b410      	push	{r4}
 8005a7a:	6093      	str	r3, [r2, #8]
 8005a7c:	da08      	bge.n	8005a90 <__sfputc_r+0x1e>
 8005a7e:	6994      	ldr	r4, [r2, #24]
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	db01      	blt.n	8005a88 <__sfputc_r+0x16>
 8005a84:	290a      	cmp	r1, #10
 8005a86:	d103      	bne.n	8005a90 <__sfputc_r+0x1e>
 8005a88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a8c:	f000 bac4 	b.w	8006018 <__swbuf_r>
 8005a90:	6813      	ldr	r3, [r2, #0]
 8005a92:	1c58      	adds	r0, r3, #1
 8005a94:	6010      	str	r0, [r2, #0]
 8005a96:	7019      	strb	r1, [r3, #0]
 8005a98:	4608      	mov	r0, r1
 8005a9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <__sfputs_r>:
 8005aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aa2:	4606      	mov	r6, r0
 8005aa4:	460f      	mov	r7, r1
 8005aa6:	4614      	mov	r4, r2
 8005aa8:	18d5      	adds	r5, r2, r3
 8005aaa:	42ac      	cmp	r4, r5
 8005aac:	d101      	bne.n	8005ab2 <__sfputs_r+0x12>
 8005aae:	2000      	movs	r0, #0
 8005ab0:	e007      	b.n	8005ac2 <__sfputs_r+0x22>
 8005ab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ab6:	463a      	mov	r2, r7
 8005ab8:	4630      	mov	r0, r6
 8005aba:	f7ff ffda 	bl	8005a72 <__sfputc_r>
 8005abe:	1c43      	adds	r3, r0, #1
 8005ac0:	d1f3      	bne.n	8005aaa <__sfputs_r+0xa>
 8005ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005ac4 <_vfiprintf_r>:
 8005ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ac8:	460d      	mov	r5, r1
 8005aca:	b09d      	sub	sp, #116	; 0x74
 8005acc:	4614      	mov	r4, r2
 8005ace:	4698      	mov	r8, r3
 8005ad0:	4606      	mov	r6, r0
 8005ad2:	b118      	cbz	r0, 8005adc <_vfiprintf_r+0x18>
 8005ad4:	6a03      	ldr	r3, [r0, #32]
 8005ad6:	b90b      	cbnz	r3, 8005adc <_vfiprintf_r+0x18>
 8005ad8:	f7ff fce0 	bl	800549c <__sinit>
 8005adc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ade:	07d9      	lsls	r1, r3, #31
 8005ae0:	d405      	bmi.n	8005aee <_vfiprintf_r+0x2a>
 8005ae2:	89ab      	ldrh	r3, [r5, #12]
 8005ae4:	059a      	lsls	r2, r3, #22
 8005ae6:	d402      	bmi.n	8005aee <_vfiprintf_r+0x2a>
 8005ae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005aea:	f7ff fdca 	bl	8005682 <__retarget_lock_acquire_recursive>
 8005aee:	89ab      	ldrh	r3, [r5, #12]
 8005af0:	071b      	lsls	r3, r3, #28
 8005af2:	d501      	bpl.n	8005af8 <_vfiprintf_r+0x34>
 8005af4:	692b      	ldr	r3, [r5, #16]
 8005af6:	b99b      	cbnz	r3, 8005b20 <_vfiprintf_r+0x5c>
 8005af8:	4629      	mov	r1, r5
 8005afa:	4630      	mov	r0, r6
 8005afc:	f000 faca 	bl	8006094 <__swsetup_r>
 8005b00:	b170      	cbz	r0, 8005b20 <_vfiprintf_r+0x5c>
 8005b02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b04:	07dc      	lsls	r4, r3, #31
 8005b06:	d504      	bpl.n	8005b12 <_vfiprintf_r+0x4e>
 8005b08:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0c:	b01d      	add	sp, #116	; 0x74
 8005b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b12:	89ab      	ldrh	r3, [r5, #12]
 8005b14:	0598      	lsls	r0, r3, #22
 8005b16:	d4f7      	bmi.n	8005b08 <_vfiprintf_r+0x44>
 8005b18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b1a:	f7ff fdb3 	bl	8005684 <__retarget_lock_release_recursive>
 8005b1e:	e7f3      	b.n	8005b08 <_vfiprintf_r+0x44>
 8005b20:	2300      	movs	r3, #0
 8005b22:	9309      	str	r3, [sp, #36]	; 0x24
 8005b24:	2320      	movs	r3, #32
 8005b26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005b2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b2e:	2330      	movs	r3, #48	; 0x30
 8005b30:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005ce4 <_vfiprintf_r+0x220>
 8005b34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005b38:	f04f 0901 	mov.w	r9, #1
 8005b3c:	4623      	mov	r3, r4
 8005b3e:	469a      	mov	sl, r3
 8005b40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b44:	b10a      	cbz	r2, 8005b4a <_vfiprintf_r+0x86>
 8005b46:	2a25      	cmp	r2, #37	; 0x25
 8005b48:	d1f9      	bne.n	8005b3e <_vfiprintf_r+0x7a>
 8005b4a:	ebba 0b04 	subs.w	fp, sl, r4
 8005b4e:	d00b      	beq.n	8005b68 <_vfiprintf_r+0xa4>
 8005b50:	465b      	mov	r3, fp
 8005b52:	4622      	mov	r2, r4
 8005b54:	4629      	mov	r1, r5
 8005b56:	4630      	mov	r0, r6
 8005b58:	f7ff ffa2 	bl	8005aa0 <__sfputs_r>
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	f000 80a9 	beq.w	8005cb4 <_vfiprintf_r+0x1f0>
 8005b62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b64:	445a      	add	r2, fp
 8005b66:	9209      	str	r2, [sp, #36]	; 0x24
 8005b68:	f89a 3000 	ldrb.w	r3, [sl]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 80a1 	beq.w	8005cb4 <_vfiprintf_r+0x1f0>
 8005b72:	2300      	movs	r3, #0
 8005b74:	f04f 32ff 	mov.w	r2, #4294967295
 8005b78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b7c:	f10a 0a01 	add.w	sl, sl, #1
 8005b80:	9304      	str	r3, [sp, #16]
 8005b82:	9307      	str	r3, [sp, #28]
 8005b84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005b88:	931a      	str	r3, [sp, #104]	; 0x68
 8005b8a:	4654      	mov	r4, sl
 8005b8c:	2205      	movs	r2, #5
 8005b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b92:	4854      	ldr	r0, [pc, #336]	; (8005ce4 <_vfiprintf_r+0x220>)
 8005b94:	f7fa fb44 	bl	8000220 <memchr>
 8005b98:	9a04      	ldr	r2, [sp, #16]
 8005b9a:	b9d8      	cbnz	r0, 8005bd4 <_vfiprintf_r+0x110>
 8005b9c:	06d1      	lsls	r1, r2, #27
 8005b9e:	bf44      	itt	mi
 8005ba0:	2320      	movmi	r3, #32
 8005ba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ba6:	0713      	lsls	r3, r2, #28
 8005ba8:	bf44      	itt	mi
 8005baa:	232b      	movmi	r3, #43	; 0x2b
 8005bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005bb0:	f89a 3000 	ldrb.w	r3, [sl]
 8005bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8005bb6:	d015      	beq.n	8005be4 <_vfiprintf_r+0x120>
 8005bb8:	9a07      	ldr	r2, [sp, #28]
 8005bba:	4654      	mov	r4, sl
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	f04f 0c0a 	mov.w	ip, #10
 8005bc2:	4621      	mov	r1, r4
 8005bc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005bc8:	3b30      	subs	r3, #48	; 0x30
 8005bca:	2b09      	cmp	r3, #9
 8005bcc:	d94d      	bls.n	8005c6a <_vfiprintf_r+0x1a6>
 8005bce:	b1b0      	cbz	r0, 8005bfe <_vfiprintf_r+0x13a>
 8005bd0:	9207      	str	r2, [sp, #28]
 8005bd2:	e014      	b.n	8005bfe <_vfiprintf_r+0x13a>
 8005bd4:	eba0 0308 	sub.w	r3, r0, r8
 8005bd8:	fa09 f303 	lsl.w	r3, r9, r3
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	9304      	str	r3, [sp, #16]
 8005be0:	46a2      	mov	sl, r4
 8005be2:	e7d2      	b.n	8005b8a <_vfiprintf_r+0xc6>
 8005be4:	9b03      	ldr	r3, [sp, #12]
 8005be6:	1d19      	adds	r1, r3, #4
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	9103      	str	r1, [sp, #12]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	bfbb      	ittet	lt
 8005bf0:	425b      	neglt	r3, r3
 8005bf2:	f042 0202 	orrlt.w	r2, r2, #2
 8005bf6:	9307      	strge	r3, [sp, #28]
 8005bf8:	9307      	strlt	r3, [sp, #28]
 8005bfa:	bfb8      	it	lt
 8005bfc:	9204      	strlt	r2, [sp, #16]
 8005bfe:	7823      	ldrb	r3, [r4, #0]
 8005c00:	2b2e      	cmp	r3, #46	; 0x2e
 8005c02:	d10c      	bne.n	8005c1e <_vfiprintf_r+0x15a>
 8005c04:	7863      	ldrb	r3, [r4, #1]
 8005c06:	2b2a      	cmp	r3, #42	; 0x2a
 8005c08:	d134      	bne.n	8005c74 <_vfiprintf_r+0x1b0>
 8005c0a:	9b03      	ldr	r3, [sp, #12]
 8005c0c:	1d1a      	adds	r2, r3, #4
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	9203      	str	r2, [sp, #12]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	bfb8      	it	lt
 8005c16:	f04f 33ff 	movlt.w	r3, #4294967295
 8005c1a:	3402      	adds	r4, #2
 8005c1c:	9305      	str	r3, [sp, #20]
 8005c1e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005cf4 <_vfiprintf_r+0x230>
 8005c22:	7821      	ldrb	r1, [r4, #0]
 8005c24:	2203      	movs	r2, #3
 8005c26:	4650      	mov	r0, sl
 8005c28:	f7fa fafa 	bl	8000220 <memchr>
 8005c2c:	b138      	cbz	r0, 8005c3e <_vfiprintf_r+0x17a>
 8005c2e:	9b04      	ldr	r3, [sp, #16]
 8005c30:	eba0 000a 	sub.w	r0, r0, sl
 8005c34:	2240      	movs	r2, #64	; 0x40
 8005c36:	4082      	lsls	r2, r0
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	3401      	adds	r4, #1
 8005c3c:	9304      	str	r3, [sp, #16]
 8005c3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c42:	4829      	ldr	r0, [pc, #164]	; (8005ce8 <_vfiprintf_r+0x224>)
 8005c44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005c48:	2206      	movs	r2, #6
 8005c4a:	f7fa fae9 	bl	8000220 <memchr>
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	d03f      	beq.n	8005cd2 <_vfiprintf_r+0x20e>
 8005c52:	4b26      	ldr	r3, [pc, #152]	; (8005cec <_vfiprintf_r+0x228>)
 8005c54:	bb1b      	cbnz	r3, 8005c9e <_vfiprintf_r+0x1da>
 8005c56:	9b03      	ldr	r3, [sp, #12]
 8005c58:	3307      	adds	r3, #7
 8005c5a:	f023 0307 	bic.w	r3, r3, #7
 8005c5e:	3308      	adds	r3, #8
 8005c60:	9303      	str	r3, [sp, #12]
 8005c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c64:	443b      	add	r3, r7
 8005c66:	9309      	str	r3, [sp, #36]	; 0x24
 8005c68:	e768      	b.n	8005b3c <_vfiprintf_r+0x78>
 8005c6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c6e:	460c      	mov	r4, r1
 8005c70:	2001      	movs	r0, #1
 8005c72:	e7a6      	b.n	8005bc2 <_vfiprintf_r+0xfe>
 8005c74:	2300      	movs	r3, #0
 8005c76:	3401      	adds	r4, #1
 8005c78:	9305      	str	r3, [sp, #20]
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	f04f 0c0a 	mov.w	ip, #10
 8005c80:	4620      	mov	r0, r4
 8005c82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c86:	3a30      	subs	r2, #48	; 0x30
 8005c88:	2a09      	cmp	r2, #9
 8005c8a:	d903      	bls.n	8005c94 <_vfiprintf_r+0x1d0>
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d0c6      	beq.n	8005c1e <_vfiprintf_r+0x15a>
 8005c90:	9105      	str	r1, [sp, #20]
 8005c92:	e7c4      	b.n	8005c1e <_vfiprintf_r+0x15a>
 8005c94:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c98:	4604      	mov	r4, r0
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e7f0      	b.n	8005c80 <_vfiprintf_r+0x1bc>
 8005c9e:	ab03      	add	r3, sp, #12
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	462a      	mov	r2, r5
 8005ca4:	4b12      	ldr	r3, [pc, #72]	; (8005cf0 <_vfiprintf_r+0x22c>)
 8005ca6:	a904      	add	r1, sp, #16
 8005ca8:	4630      	mov	r0, r6
 8005caa:	f3af 8000 	nop.w
 8005cae:	4607      	mov	r7, r0
 8005cb0:	1c78      	adds	r0, r7, #1
 8005cb2:	d1d6      	bne.n	8005c62 <_vfiprintf_r+0x19e>
 8005cb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cb6:	07d9      	lsls	r1, r3, #31
 8005cb8:	d405      	bmi.n	8005cc6 <_vfiprintf_r+0x202>
 8005cba:	89ab      	ldrh	r3, [r5, #12]
 8005cbc:	059a      	lsls	r2, r3, #22
 8005cbe:	d402      	bmi.n	8005cc6 <_vfiprintf_r+0x202>
 8005cc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cc2:	f7ff fcdf 	bl	8005684 <__retarget_lock_release_recursive>
 8005cc6:	89ab      	ldrh	r3, [r5, #12]
 8005cc8:	065b      	lsls	r3, r3, #25
 8005cca:	f53f af1d 	bmi.w	8005b08 <_vfiprintf_r+0x44>
 8005cce:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005cd0:	e71c      	b.n	8005b0c <_vfiprintf_r+0x48>
 8005cd2:	ab03      	add	r3, sp, #12
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	462a      	mov	r2, r5
 8005cd8:	4b05      	ldr	r3, [pc, #20]	; (8005cf0 <_vfiprintf_r+0x22c>)
 8005cda:	a904      	add	r1, sp, #16
 8005cdc:	4630      	mov	r0, r6
 8005cde:	f000 f879 	bl	8005dd4 <_printf_i>
 8005ce2:	e7e4      	b.n	8005cae <_vfiprintf_r+0x1ea>
 8005ce4:	080063d7 	.word	0x080063d7
 8005ce8:	080063e1 	.word	0x080063e1
 8005cec:	00000000 	.word	0x00000000
 8005cf0:	08005aa1 	.word	0x08005aa1
 8005cf4:	080063dd 	.word	0x080063dd

08005cf8 <_printf_common>:
 8005cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cfc:	4616      	mov	r6, r2
 8005cfe:	4699      	mov	r9, r3
 8005d00:	688a      	ldr	r2, [r1, #8]
 8005d02:	690b      	ldr	r3, [r1, #16]
 8005d04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	bfb8      	it	lt
 8005d0c:	4613      	movlt	r3, r2
 8005d0e:	6033      	str	r3, [r6, #0]
 8005d10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d14:	4607      	mov	r7, r0
 8005d16:	460c      	mov	r4, r1
 8005d18:	b10a      	cbz	r2, 8005d1e <_printf_common+0x26>
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	6033      	str	r3, [r6, #0]
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	0699      	lsls	r1, r3, #26
 8005d22:	bf42      	ittt	mi
 8005d24:	6833      	ldrmi	r3, [r6, #0]
 8005d26:	3302      	addmi	r3, #2
 8005d28:	6033      	strmi	r3, [r6, #0]
 8005d2a:	6825      	ldr	r5, [r4, #0]
 8005d2c:	f015 0506 	ands.w	r5, r5, #6
 8005d30:	d106      	bne.n	8005d40 <_printf_common+0x48>
 8005d32:	f104 0a19 	add.w	sl, r4, #25
 8005d36:	68e3      	ldr	r3, [r4, #12]
 8005d38:	6832      	ldr	r2, [r6, #0]
 8005d3a:	1a9b      	subs	r3, r3, r2
 8005d3c:	42ab      	cmp	r3, r5
 8005d3e:	dc26      	bgt.n	8005d8e <_printf_common+0x96>
 8005d40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d44:	1e13      	subs	r3, r2, #0
 8005d46:	6822      	ldr	r2, [r4, #0]
 8005d48:	bf18      	it	ne
 8005d4a:	2301      	movne	r3, #1
 8005d4c:	0692      	lsls	r2, r2, #26
 8005d4e:	d42b      	bmi.n	8005da8 <_printf_common+0xb0>
 8005d50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d54:	4649      	mov	r1, r9
 8005d56:	4638      	mov	r0, r7
 8005d58:	47c0      	blx	r8
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d01e      	beq.n	8005d9c <_printf_common+0xa4>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	6922      	ldr	r2, [r4, #16]
 8005d62:	f003 0306 	and.w	r3, r3, #6
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	bf02      	ittt	eq
 8005d6a:	68e5      	ldreq	r5, [r4, #12]
 8005d6c:	6833      	ldreq	r3, [r6, #0]
 8005d6e:	1aed      	subeq	r5, r5, r3
 8005d70:	68a3      	ldr	r3, [r4, #8]
 8005d72:	bf0c      	ite	eq
 8005d74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d78:	2500      	movne	r5, #0
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	bfc4      	itt	gt
 8005d7e:	1a9b      	subgt	r3, r3, r2
 8005d80:	18ed      	addgt	r5, r5, r3
 8005d82:	2600      	movs	r6, #0
 8005d84:	341a      	adds	r4, #26
 8005d86:	42b5      	cmp	r5, r6
 8005d88:	d11a      	bne.n	8005dc0 <_printf_common+0xc8>
 8005d8a:	2000      	movs	r0, #0
 8005d8c:	e008      	b.n	8005da0 <_printf_common+0xa8>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4652      	mov	r2, sl
 8005d92:	4649      	mov	r1, r9
 8005d94:	4638      	mov	r0, r7
 8005d96:	47c0      	blx	r8
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d103      	bne.n	8005da4 <_printf_common+0xac>
 8005d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da4:	3501      	adds	r5, #1
 8005da6:	e7c6      	b.n	8005d36 <_printf_common+0x3e>
 8005da8:	18e1      	adds	r1, r4, r3
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	2030      	movs	r0, #48	; 0x30
 8005dae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005db2:	4422      	add	r2, r4
 8005db4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005db8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	e7c7      	b.n	8005d50 <_printf_common+0x58>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	47c0      	blx	r8
 8005dca:	3001      	adds	r0, #1
 8005dcc:	d0e6      	beq.n	8005d9c <_printf_common+0xa4>
 8005dce:	3601      	adds	r6, #1
 8005dd0:	e7d9      	b.n	8005d86 <_printf_common+0x8e>
	...

08005dd4 <_printf_i>:
 8005dd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd8:	7e0f      	ldrb	r7, [r1, #24]
 8005dda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ddc:	2f78      	cmp	r7, #120	; 0x78
 8005dde:	4691      	mov	r9, r2
 8005de0:	4680      	mov	r8, r0
 8005de2:	460c      	mov	r4, r1
 8005de4:	469a      	mov	sl, r3
 8005de6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005dea:	d807      	bhi.n	8005dfc <_printf_i+0x28>
 8005dec:	2f62      	cmp	r7, #98	; 0x62
 8005dee:	d80a      	bhi.n	8005e06 <_printf_i+0x32>
 8005df0:	2f00      	cmp	r7, #0
 8005df2:	f000 80d4 	beq.w	8005f9e <_printf_i+0x1ca>
 8005df6:	2f58      	cmp	r7, #88	; 0x58
 8005df8:	f000 80c0 	beq.w	8005f7c <_printf_i+0x1a8>
 8005dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e04:	e03a      	b.n	8005e7c <_printf_i+0xa8>
 8005e06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e0a:	2b15      	cmp	r3, #21
 8005e0c:	d8f6      	bhi.n	8005dfc <_printf_i+0x28>
 8005e0e:	a101      	add	r1, pc, #4	; (adr r1, 8005e14 <_printf_i+0x40>)
 8005e10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e14:	08005e6d 	.word	0x08005e6d
 8005e18:	08005e81 	.word	0x08005e81
 8005e1c:	08005dfd 	.word	0x08005dfd
 8005e20:	08005dfd 	.word	0x08005dfd
 8005e24:	08005dfd 	.word	0x08005dfd
 8005e28:	08005dfd 	.word	0x08005dfd
 8005e2c:	08005e81 	.word	0x08005e81
 8005e30:	08005dfd 	.word	0x08005dfd
 8005e34:	08005dfd 	.word	0x08005dfd
 8005e38:	08005dfd 	.word	0x08005dfd
 8005e3c:	08005dfd 	.word	0x08005dfd
 8005e40:	08005f85 	.word	0x08005f85
 8005e44:	08005ead 	.word	0x08005ead
 8005e48:	08005f3f 	.word	0x08005f3f
 8005e4c:	08005dfd 	.word	0x08005dfd
 8005e50:	08005dfd 	.word	0x08005dfd
 8005e54:	08005fa7 	.word	0x08005fa7
 8005e58:	08005dfd 	.word	0x08005dfd
 8005e5c:	08005ead 	.word	0x08005ead
 8005e60:	08005dfd 	.word	0x08005dfd
 8005e64:	08005dfd 	.word	0x08005dfd
 8005e68:	08005f47 	.word	0x08005f47
 8005e6c:	682b      	ldr	r3, [r5, #0]
 8005e6e:	1d1a      	adds	r2, r3, #4
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	602a      	str	r2, [r5, #0]
 8005e74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e09f      	b.n	8005fc0 <_printf_i+0x1ec>
 8005e80:	6820      	ldr	r0, [r4, #0]
 8005e82:	682b      	ldr	r3, [r5, #0]
 8005e84:	0607      	lsls	r7, r0, #24
 8005e86:	f103 0104 	add.w	r1, r3, #4
 8005e8a:	6029      	str	r1, [r5, #0]
 8005e8c:	d501      	bpl.n	8005e92 <_printf_i+0xbe>
 8005e8e:	681e      	ldr	r6, [r3, #0]
 8005e90:	e003      	b.n	8005e9a <_printf_i+0xc6>
 8005e92:	0646      	lsls	r6, r0, #25
 8005e94:	d5fb      	bpl.n	8005e8e <_printf_i+0xba>
 8005e96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005e9a:	2e00      	cmp	r6, #0
 8005e9c:	da03      	bge.n	8005ea6 <_printf_i+0xd2>
 8005e9e:	232d      	movs	r3, #45	; 0x2d
 8005ea0:	4276      	negs	r6, r6
 8005ea2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ea6:	485a      	ldr	r0, [pc, #360]	; (8006010 <_printf_i+0x23c>)
 8005ea8:	230a      	movs	r3, #10
 8005eaa:	e012      	b.n	8005ed2 <_printf_i+0xfe>
 8005eac:	682b      	ldr	r3, [r5, #0]
 8005eae:	6820      	ldr	r0, [r4, #0]
 8005eb0:	1d19      	adds	r1, r3, #4
 8005eb2:	6029      	str	r1, [r5, #0]
 8005eb4:	0605      	lsls	r5, r0, #24
 8005eb6:	d501      	bpl.n	8005ebc <_printf_i+0xe8>
 8005eb8:	681e      	ldr	r6, [r3, #0]
 8005eba:	e002      	b.n	8005ec2 <_printf_i+0xee>
 8005ebc:	0641      	lsls	r1, r0, #25
 8005ebe:	d5fb      	bpl.n	8005eb8 <_printf_i+0xe4>
 8005ec0:	881e      	ldrh	r6, [r3, #0]
 8005ec2:	4853      	ldr	r0, [pc, #332]	; (8006010 <_printf_i+0x23c>)
 8005ec4:	2f6f      	cmp	r7, #111	; 0x6f
 8005ec6:	bf0c      	ite	eq
 8005ec8:	2308      	moveq	r3, #8
 8005eca:	230a      	movne	r3, #10
 8005ecc:	2100      	movs	r1, #0
 8005ece:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ed2:	6865      	ldr	r5, [r4, #4]
 8005ed4:	60a5      	str	r5, [r4, #8]
 8005ed6:	2d00      	cmp	r5, #0
 8005ed8:	bfa2      	ittt	ge
 8005eda:	6821      	ldrge	r1, [r4, #0]
 8005edc:	f021 0104 	bicge.w	r1, r1, #4
 8005ee0:	6021      	strge	r1, [r4, #0]
 8005ee2:	b90e      	cbnz	r6, 8005ee8 <_printf_i+0x114>
 8005ee4:	2d00      	cmp	r5, #0
 8005ee6:	d04b      	beq.n	8005f80 <_printf_i+0x1ac>
 8005ee8:	4615      	mov	r5, r2
 8005eea:	fbb6 f1f3 	udiv	r1, r6, r3
 8005eee:	fb03 6711 	mls	r7, r3, r1, r6
 8005ef2:	5dc7      	ldrb	r7, [r0, r7]
 8005ef4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ef8:	4637      	mov	r7, r6
 8005efa:	42bb      	cmp	r3, r7
 8005efc:	460e      	mov	r6, r1
 8005efe:	d9f4      	bls.n	8005eea <_printf_i+0x116>
 8005f00:	2b08      	cmp	r3, #8
 8005f02:	d10b      	bne.n	8005f1c <_printf_i+0x148>
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	07de      	lsls	r6, r3, #31
 8005f08:	d508      	bpl.n	8005f1c <_printf_i+0x148>
 8005f0a:	6923      	ldr	r3, [r4, #16]
 8005f0c:	6861      	ldr	r1, [r4, #4]
 8005f0e:	4299      	cmp	r1, r3
 8005f10:	bfde      	ittt	le
 8005f12:	2330      	movle	r3, #48	; 0x30
 8005f14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005f1c:	1b52      	subs	r2, r2, r5
 8005f1e:	6122      	str	r2, [r4, #16]
 8005f20:	f8cd a000 	str.w	sl, [sp]
 8005f24:	464b      	mov	r3, r9
 8005f26:	aa03      	add	r2, sp, #12
 8005f28:	4621      	mov	r1, r4
 8005f2a:	4640      	mov	r0, r8
 8005f2c:	f7ff fee4 	bl	8005cf8 <_printf_common>
 8005f30:	3001      	adds	r0, #1
 8005f32:	d14a      	bne.n	8005fca <_printf_i+0x1f6>
 8005f34:	f04f 30ff 	mov.w	r0, #4294967295
 8005f38:	b004      	add	sp, #16
 8005f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	f043 0320 	orr.w	r3, r3, #32
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	4833      	ldr	r0, [pc, #204]	; (8006014 <_printf_i+0x240>)
 8005f48:	2778      	movs	r7, #120	; 0x78
 8005f4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f4e:	6823      	ldr	r3, [r4, #0]
 8005f50:	6829      	ldr	r1, [r5, #0]
 8005f52:	061f      	lsls	r7, r3, #24
 8005f54:	f851 6b04 	ldr.w	r6, [r1], #4
 8005f58:	d402      	bmi.n	8005f60 <_printf_i+0x18c>
 8005f5a:	065f      	lsls	r7, r3, #25
 8005f5c:	bf48      	it	mi
 8005f5e:	b2b6      	uxthmi	r6, r6
 8005f60:	07df      	lsls	r7, r3, #31
 8005f62:	bf48      	it	mi
 8005f64:	f043 0320 	orrmi.w	r3, r3, #32
 8005f68:	6029      	str	r1, [r5, #0]
 8005f6a:	bf48      	it	mi
 8005f6c:	6023      	strmi	r3, [r4, #0]
 8005f6e:	b91e      	cbnz	r6, 8005f78 <_printf_i+0x1a4>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	f023 0320 	bic.w	r3, r3, #32
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	2310      	movs	r3, #16
 8005f7a:	e7a7      	b.n	8005ecc <_printf_i+0xf8>
 8005f7c:	4824      	ldr	r0, [pc, #144]	; (8006010 <_printf_i+0x23c>)
 8005f7e:	e7e4      	b.n	8005f4a <_printf_i+0x176>
 8005f80:	4615      	mov	r5, r2
 8005f82:	e7bd      	b.n	8005f00 <_printf_i+0x12c>
 8005f84:	682b      	ldr	r3, [r5, #0]
 8005f86:	6826      	ldr	r6, [r4, #0]
 8005f88:	6961      	ldr	r1, [r4, #20]
 8005f8a:	1d18      	adds	r0, r3, #4
 8005f8c:	6028      	str	r0, [r5, #0]
 8005f8e:	0635      	lsls	r5, r6, #24
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	d501      	bpl.n	8005f98 <_printf_i+0x1c4>
 8005f94:	6019      	str	r1, [r3, #0]
 8005f96:	e002      	b.n	8005f9e <_printf_i+0x1ca>
 8005f98:	0670      	lsls	r0, r6, #25
 8005f9a:	d5fb      	bpl.n	8005f94 <_printf_i+0x1c0>
 8005f9c:	8019      	strh	r1, [r3, #0]
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	6123      	str	r3, [r4, #16]
 8005fa2:	4615      	mov	r5, r2
 8005fa4:	e7bc      	b.n	8005f20 <_printf_i+0x14c>
 8005fa6:	682b      	ldr	r3, [r5, #0]
 8005fa8:	1d1a      	adds	r2, r3, #4
 8005faa:	602a      	str	r2, [r5, #0]
 8005fac:	681d      	ldr	r5, [r3, #0]
 8005fae:	6862      	ldr	r2, [r4, #4]
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	f7fa f934 	bl	8000220 <memchr>
 8005fb8:	b108      	cbz	r0, 8005fbe <_printf_i+0x1ea>
 8005fba:	1b40      	subs	r0, r0, r5
 8005fbc:	6060      	str	r0, [r4, #4]
 8005fbe:	6863      	ldr	r3, [r4, #4]
 8005fc0:	6123      	str	r3, [r4, #16]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fc8:	e7aa      	b.n	8005f20 <_printf_i+0x14c>
 8005fca:	6923      	ldr	r3, [r4, #16]
 8005fcc:	462a      	mov	r2, r5
 8005fce:	4649      	mov	r1, r9
 8005fd0:	4640      	mov	r0, r8
 8005fd2:	47d0      	blx	sl
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	d0ad      	beq.n	8005f34 <_printf_i+0x160>
 8005fd8:	6823      	ldr	r3, [r4, #0]
 8005fda:	079b      	lsls	r3, r3, #30
 8005fdc:	d413      	bmi.n	8006006 <_printf_i+0x232>
 8005fde:	68e0      	ldr	r0, [r4, #12]
 8005fe0:	9b03      	ldr	r3, [sp, #12]
 8005fe2:	4298      	cmp	r0, r3
 8005fe4:	bfb8      	it	lt
 8005fe6:	4618      	movlt	r0, r3
 8005fe8:	e7a6      	b.n	8005f38 <_printf_i+0x164>
 8005fea:	2301      	movs	r3, #1
 8005fec:	4632      	mov	r2, r6
 8005fee:	4649      	mov	r1, r9
 8005ff0:	4640      	mov	r0, r8
 8005ff2:	47d0      	blx	sl
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	d09d      	beq.n	8005f34 <_printf_i+0x160>
 8005ff8:	3501      	adds	r5, #1
 8005ffa:	68e3      	ldr	r3, [r4, #12]
 8005ffc:	9903      	ldr	r1, [sp, #12]
 8005ffe:	1a5b      	subs	r3, r3, r1
 8006000:	42ab      	cmp	r3, r5
 8006002:	dcf2      	bgt.n	8005fea <_printf_i+0x216>
 8006004:	e7eb      	b.n	8005fde <_printf_i+0x20a>
 8006006:	2500      	movs	r5, #0
 8006008:	f104 0619 	add.w	r6, r4, #25
 800600c:	e7f5      	b.n	8005ffa <_printf_i+0x226>
 800600e:	bf00      	nop
 8006010:	080063e8 	.word	0x080063e8
 8006014:	080063f9 	.word	0x080063f9

08006018 <__swbuf_r>:
 8006018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800601a:	460e      	mov	r6, r1
 800601c:	4614      	mov	r4, r2
 800601e:	4605      	mov	r5, r0
 8006020:	b118      	cbz	r0, 800602a <__swbuf_r+0x12>
 8006022:	6a03      	ldr	r3, [r0, #32]
 8006024:	b90b      	cbnz	r3, 800602a <__swbuf_r+0x12>
 8006026:	f7ff fa39 	bl	800549c <__sinit>
 800602a:	69a3      	ldr	r3, [r4, #24]
 800602c:	60a3      	str	r3, [r4, #8]
 800602e:	89a3      	ldrh	r3, [r4, #12]
 8006030:	071a      	lsls	r2, r3, #28
 8006032:	d525      	bpl.n	8006080 <__swbuf_r+0x68>
 8006034:	6923      	ldr	r3, [r4, #16]
 8006036:	b31b      	cbz	r3, 8006080 <__swbuf_r+0x68>
 8006038:	6823      	ldr	r3, [r4, #0]
 800603a:	6922      	ldr	r2, [r4, #16]
 800603c:	1a98      	subs	r0, r3, r2
 800603e:	6963      	ldr	r3, [r4, #20]
 8006040:	b2f6      	uxtb	r6, r6
 8006042:	4283      	cmp	r3, r0
 8006044:	4637      	mov	r7, r6
 8006046:	dc04      	bgt.n	8006052 <__swbuf_r+0x3a>
 8006048:	4621      	mov	r1, r4
 800604a:	4628      	mov	r0, r5
 800604c:	f7ff fcc0 	bl	80059d0 <_fflush_r>
 8006050:	b9e0      	cbnz	r0, 800608c <__swbuf_r+0x74>
 8006052:	68a3      	ldr	r3, [r4, #8]
 8006054:	3b01      	subs	r3, #1
 8006056:	60a3      	str	r3, [r4, #8]
 8006058:	6823      	ldr	r3, [r4, #0]
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	6022      	str	r2, [r4, #0]
 800605e:	701e      	strb	r6, [r3, #0]
 8006060:	6962      	ldr	r2, [r4, #20]
 8006062:	1c43      	adds	r3, r0, #1
 8006064:	429a      	cmp	r2, r3
 8006066:	d004      	beq.n	8006072 <__swbuf_r+0x5a>
 8006068:	89a3      	ldrh	r3, [r4, #12]
 800606a:	07db      	lsls	r3, r3, #31
 800606c:	d506      	bpl.n	800607c <__swbuf_r+0x64>
 800606e:	2e0a      	cmp	r6, #10
 8006070:	d104      	bne.n	800607c <__swbuf_r+0x64>
 8006072:	4621      	mov	r1, r4
 8006074:	4628      	mov	r0, r5
 8006076:	f7ff fcab 	bl	80059d0 <_fflush_r>
 800607a:	b938      	cbnz	r0, 800608c <__swbuf_r+0x74>
 800607c:	4638      	mov	r0, r7
 800607e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006080:	4621      	mov	r1, r4
 8006082:	4628      	mov	r0, r5
 8006084:	f000 f806 	bl	8006094 <__swsetup_r>
 8006088:	2800      	cmp	r0, #0
 800608a:	d0d5      	beq.n	8006038 <__swbuf_r+0x20>
 800608c:	f04f 37ff 	mov.w	r7, #4294967295
 8006090:	e7f4      	b.n	800607c <__swbuf_r+0x64>
	...

08006094 <__swsetup_r>:
 8006094:	b538      	push	{r3, r4, r5, lr}
 8006096:	4b2a      	ldr	r3, [pc, #168]	; (8006140 <__swsetup_r+0xac>)
 8006098:	4605      	mov	r5, r0
 800609a:	6818      	ldr	r0, [r3, #0]
 800609c:	460c      	mov	r4, r1
 800609e:	b118      	cbz	r0, 80060a8 <__swsetup_r+0x14>
 80060a0:	6a03      	ldr	r3, [r0, #32]
 80060a2:	b90b      	cbnz	r3, 80060a8 <__swsetup_r+0x14>
 80060a4:	f7ff f9fa 	bl	800549c <__sinit>
 80060a8:	89a3      	ldrh	r3, [r4, #12]
 80060aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060ae:	0718      	lsls	r0, r3, #28
 80060b0:	d422      	bmi.n	80060f8 <__swsetup_r+0x64>
 80060b2:	06d9      	lsls	r1, r3, #27
 80060b4:	d407      	bmi.n	80060c6 <__swsetup_r+0x32>
 80060b6:	2309      	movs	r3, #9
 80060b8:	602b      	str	r3, [r5, #0]
 80060ba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060be:	81a3      	strh	r3, [r4, #12]
 80060c0:	f04f 30ff 	mov.w	r0, #4294967295
 80060c4:	e034      	b.n	8006130 <__swsetup_r+0x9c>
 80060c6:	0758      	lsls	r0, r3, #29
 80060c8:	d512      	bpl.n	80060f0 <__swsetup_r+0x5c>
 80060ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060cc:	b141      	cbz	r1, 80060e0 <__swsetup_r+0x4c>
 80060ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060d2:	4299      	cmp	r1, r3
 80060d4:	d002      	beq.n	80060dc <__swsetup_r+0x48>
 80060d6:	4628      	mov	r0, r5
 80060d8:	f7ff faf4 	bl	80056c4 <_free_r>
 80060dc:	2300      	movs	r3, #0
 80060de:	6363      	str	r3, [r4, #52]	; 0x34
 80060e0:	89a3      	ldrh	r3, [r4, #12]
 80060e2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80060e6:	81a3      	strh	r3, [r4, #12]
 80060e8:	2300      	movs	r3, #0
 80060ea:	6063      	str	r3, [r4, #4]
 80060ec:	6923      	ldr	r3, [r4, #16]
 80060ee:	6023      	str	r3, [r4, #0]
 80060f0:	89a3      	ldrh	r3, [r4, #12]
 80060f2:	f043 0308 	orr.w	r3, r3, #8
 80060f6:	81a3      	strh	r3, [r4, #12]
 80060f8:	6923      	ldr	r3, [r4, #16]
 80060fa:	b94b      	cbnz	r3, 8006110 <__swsetup_r+0x7c>
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006102:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006106:	d003      	beq.n	8006110 <__swsetup_r+0x7c>
 8006108:	4621      	mov	r1, r4
 800610a:	4628      	mov	r0, r5
 800610c:	f000 f884 	bl	8006218 <__smakebuf_r>
 8006110:	89a0      	ldrh	r0, [r4, #12]
 8006112:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006116:	f010 0301 	ands.w	r3, r0, #1
 800611a:	d00a      	beq.n	8006132 <__swsetup_r+0x9e>
 800611c:	2300      	movs	r3, #0
 800611e:	60a3      	str	r3, [r4, #8]
 8006120:	6963      	ldr	r3, [r4, #20]
 8006122:	425b      	negs	r3, r3
 8006124:	61a3      	str	r3, [r4, #24]
 8006126:	6923      	ldr	r3, [r4, #16]
 8006128:	b943      	cbnz	r3, 800613c <__swsetup_r+0xa8>
 800612a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800612e:	d1c4      	bne.n	80060ba <__swsetup_r+0x26>
 8006130:	bd38      	pop	{r3, r4, r5, pc}
 8006132:	0781      	lsls	r1, r0, #30
 8006134:	bf58      	it	pl
 8006136:	6963      	ldrpl	r3, [r4, #20]
 8006138:	60a3      	str	r3, [r4, #8]
 800613a:	e7f4      	b.n	8006126 <__swsetup_r+0x92>
 800613c:	2000      	movs	r0, #0
 800613e:	e7f7      	b.n	8006130 <__swsetup_r+0x9c>
 8006140:	20000064 	.word	0x20000064

08006144 <_raise_r>:
 8006144:	291f      	cmp	r1, #31
 8006146:	b538      	push	{r3, r4, r5, lr}
 8006148:	4604      	mov	r4, r0
 800614a:	460d      	mov	r5, r1
 800614c:	d904      	bls.n	8006158 <_raise_r+0x14>
 800614e:	2316      	movs	r3, #22
 8006150:	6003      	str	r3, [r0, #0]
 8006152:	f04f 30ff 	mov.w	r0, #4294967295
 8006156:	bd38      	pop	{r3, r4, r5, pc}
 8006158:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800615a:	b112      	cbz	r2, 8006162 <_raise_r+0x1e>
 800615c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006160:	b94b      	cbnz	r3, 8006176 <_raise_r+0x32>
 8006162:	4620      	mov	r0, r4
 8006164:	f000 f830 	bl	80061c8 <_getpid_r>
 8006168:	462a      	mov	r2, r5
 800616a:	4601      	mov	r1, r0
 800616c:	4620      	mov	r0, r4
 800616e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006172:	f000 b817 	b.w	80061a4 <_kill_r>
 8006176:	2b01      	cmp	r3, #1
 8006178:	d00a      	beq.n	8006190 <_raise_r+0x4c>
 800617a:	1c59      	adds	r1, r3, #1
 800617c:	d103      	bne.n	8006186 <_raise_r+0x42>
 800617e:	2316      	movs	r3, #22
 8006180:	6003      	str	r3, [r0, #0]
 8006182:	2001      	movs	r0, #1
 8006184:	e7e7      	b.n	8006156 <_raise_r+0x12>
 8006186:	2400      	movs	r4, #0
 8006188:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800618c:	4628      	mov	r0, r5
 800618e:	4798      	blx	r3
 8006190:	2000      	movs	r0, #0
 8006192:	e7e0      	b.n	8006156 <_raise_r+0x12>

08006194 <raise>:
 8006194:	4b02      	ldr	r3, [pc, #8]	; (80061a0 <raise+0xc>)
 8006196:	4601      	mov	r1, r0
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	f7ff bfd3 	b.w	8006144 <_raise_r>
 800619e:	bf00      	nop
 80061a0:	20000064 	.word	0x20000064

080061a4 <_kill_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	4d07      	ldr	r5, [pc, #28]	; (80061c4 <_kill_r+0x20>)
 80061a8:	2300      	movs	r3, #0
 80061aa:	4604      	mov	r4, r0
 80061ac:	4608      	mov	r0, r1
 80061ae:	4611      	mov	r1, r2
 80061b0:	602b      	str	r3, [r5, #0]
 80061b2:	f7fa fddb 	bl	8000d6c <_kill>
 80061b6:	1c43      	adds	r3, r0, #1
 80061b8:	d102      	bne.n	80061c0 <_kill_r+0x1c>
 80061ba:	682b      	ldr	r3, [r5, #0]
 80061bc:	b103      	cbz	r3, 80061c0 <_kill_r+0x1c>
 80061be:	6023      	str	r3, [r4, #0]
 80061c0:	bd38      	pop	{r3, r4, r5, pc}
 80061c2:	bf00      	nop
 80061c4:	20000380 	.word	0x20000380

080061c8 <_getpid_r>:
 80061c8:	f7fa bdc8 	b.w	8000d5c <_getpid>

080061cc <__swhatbuf_r>:
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	460c      	mov	r4, r1
 80061d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d4:	2900      	cmp	r1, #0
 80061d6:	b096      	sub	sp, #88	; 0x58
 80061d8:	4615      	mov	r5, r2
 80061da:	461e      	mov	r6, r3
 80061dc:	da0d      	bge.n	80061fa <__swhatbuf_r+0x2e>
 80061de:	89a3      	ldrh	r3, [r4, #12]
 80061e0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80061e4:	f04f 0100 	mov.w	r1, #0
 80061e8:	bf0c      	ite	eq
 80061ea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80061ee:	2340      	movne	r3, #64	; 0x40
 80061f0:	2000      	movs	r0, #0
 80061f2:	6031      	str	r1, [r6, #0]
 80061f4:	602b      	str	r3, [r5, #0]
 80061f6:	b016      	add	sp, #88	; 0x58
 80061f8:	bd70      	pop	{r4, r5, r6, pc}
 80061fa:	466a      	mov	r2, sp
 80061fc:	f000 f848 	bl	8006290 <_fstat_r>
 8006200:	2800      	cmp	r0, #0
 8006202:	dbec      	blt.n	80061de <__swhatbuf_r+0x12>
 8006204:	9901      	ldr	r1, [sp, #4]
 8006206:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800620a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800620e:	4259      	negs	r1, r3
 8006210:	4159      	adcs	r1, r3
 8006212:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006216:	e7eb      	b.n	80061f0 <__swhatbuf_r+0x24>

08006218 <__smakebuf_r>:
 8006218:	898b      	ldrh	r3, [r1, #12]
 800621a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800621c:	079d      	lsls	r5, r3, #30
 800621e:	4606      	mov	r6, r0
 8006220:	460c      	mov	r4, r1
 8006222:	d507      	bpl.n	8006234 <__smakebuf_r+0x1c>
 8006224:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006228:	6023      	str	r3, [r4, #0]
 800622a:	6123      	str	r3, [r4, #16]
 800622c:	2301      	movs	r3, #1
 800622e:	6163      	str	r3, [r4, #20]
 8006230:	b002      	add	sp, #8
 8006232:	bd70      	pop	{r4, r5, r6, pc}
 8006234:	ab01      	add	r3, sp, #4
 8006236:	466a      	mov	r2, sp
 8006238:	f7ff ffc8 	bl	80061cc <__swhatbuf_r>
 800623c:	9900      	ldr	r1, [sp, #0]
 800623e:	4605      	mov	r5, r0
 8006240:	4630      	mov	r0, r6
 8006242:	f7ff fab3 	bl	80057ac <_malloc_r>
 8006246:	b948      	cbnz	r0, 800625c <__smakebuf_r+0x44>
 8006248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800624c:	059a      	lsls	r2, r3, #22
 800624e:	d4ef      	bmi.n	8006230 <__smakebuf_r+0x18>
 8006250:	f023 0303 	bic.w	r3, r3, #3
 8006254:	f043 0302 	orr.w	r3, r3, #2
 8006258:	81a3      	strh	r3, [r4, #12]
 800625a:	e7e3      	b.n	8006224 <__smakebuf_r+0xc>
 800625c:	89a3      	ldrh	r3, [r4, #12]
 800625e:	6020      	str	r0, [r4, #0]
 8006260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006264:	81a3      	strh	r3, [r4, #12]
 8006266:	9b00      	ldr	r3, [sp, #0]
 8006268:	6163      	str	r3, [r4, #20]
 800626a:	9b01      	ldr	r3, [sp, #4]
 800626c:	6120      	str	r0, [r4, #16]
 800626e:	b15b      	cbz	r3, 8006288 <__smakebuf_r+0x70>
 8006270:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006274:	4630      	mov	r0, r6
 8006276:	f000 f81d 	bl	80062b4 <_isatty_r>
 800627a:	b128      	cbz	r0, 8006288 <__smakebuf_r+0x70>
 800627c:	89a3      	ldrh	r3, [r4, #12]
 800627e:	f023 0303 	bic.w	r3, r3, #3
 8006282:	f043 0301 	orr.w	r3, r3, #1
 8006286:	81a3      	strh	r3, [r4, #12]
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	431d      	orrs	r5, r3
 800628c:	81a5      	strh	r5, [r4, #12]
 800628e:	e7cf      	b.n	8006230 <__smakebuf_r+0x18>

08006290 <_fstat_r>:
 8006290:	b538      	push	{r3, r4, r5, lr}
 8006292:	4d07      	ldr	r5, [pc, #28]	; (80062b0 <_fstat_r+0x20>)
 8006294:	2300      	movs	r3, #0
 8006296:	4604      	mov	r4, r0
 8006298:	4608      	mov	r0, r1
 800629a:	4611      	mov	r1, r2
 800629c:	602b      	str	r3, [r5, #0]
 800629e:	f7fa fdc4 	bl	8000e2a <_fstat>
 80062a2:	1c43      	adds	r3, r0, #1
 80062a4:	d102      	bne.n	80062ac <_fstat_r+0x1c>
 80062a6:	682b      	ldr	r3, [r5, #0]
 80062a8:	b103      	cbz	r3, 80062ac <_fstat_r+0x1c>
 80062aa:	6023      	str	r3, [r4, #0]
 80062ac:	bd38      	pop	{r3, r4, r5, pc}
 80062ae:	bf00      	nop
 80062b0:	20000380 	.word	0x20000380

080062b4 <_isatty_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	4d06      	ldr	r5, [pc, #24]	; (80062d0 <_isatty_r+0x1c>)
 80062b8:	2300      	movs	r3, #0
 80062ba:	4604      	mov	r4, r0
 80062bc:	4608      	mov	r0, r1
 80062be:	602b      	str	r3, [r5, #0]
 80062c0:	f7fa fdc3 	bl	8000e4a <_isatty>
 80062c4:	1c43      	adds	r3, r0, #1
 80062c6:	d102      	bne.n	80062ce <_isatty_r+0x1a>
 80062c8:	682b      	ldr	r3, [r5, #0]
 80062ca:	b103      	cbz	r3, 80062ce <_isatty_r+0x1a>
 80062cc:	6023      	str	r3, [r4, #0]
 80062ce:	bd38      	pop	{r3, r4, r5, pc}
 80062d0:	20000380 	.word	0x20000380

080062d4 <_init>:
 80062d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062d6:	bf00      	nop
 80062d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062da:	bc08      	pop	{r3}
 80062dc:	469e      	mov	lr, r3
 80062de:	4770      	bx	lr

080062e0 <_fini>:
 80062e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062e2:	bf00      	nop
 80062e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062e6:	bc08      	pop	{r3}
 80062e8:	469e      	mov	lr, r3
 80062ea:	4770      	bx	lr
