# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Users\allan\OneDrive\Documentos\logica_vhdl\18_05_09\ex_1\ex_1.csv
# Generated on: Fri Jun 01 02:31:24 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
clock_in,Unknown,PIN_G21,6,B6_N1,,,,,
bot_dec,Unknown,PIN_H2,1,B1_N1,,,,,
leds[9],Unknown,PIN_J1,1,B1_N1,,,,,
leds[8],Unknown,PIN_J2,1,B1_N1,,,,,
leds[7],Unknown,PIN_J3,1,B1_N1,,,,,
leds[6],Unknown,PIN_H1,1,B1_N1,,,,,
leds[5],Unknown,PIN_F2,1,B1_N0,,,,,
leds[4],Unknown,PIN_E1,1,B1_N0,,,,,
leds[3],Unknown,PIN_C1,1,B1_N0,,,,,
leds[2],Unknown,PIN_C2,1,B1_N0,,,,,
leds[1],Unknown,PIN_B2,1,B1_N0,,,,,
leds[0],Unknown,PIN_B1,1,B1_N0,,,,,
tail_in,Unknown,PIN_G3,1,B1_N0,,,,,
saida0[6],Unknown,PIN_E11,7,B7_N1,,,,,
neg,Unknown,PIN_G15,7,B7_N0,,,,,
saida0[5],Unknown,PIN_F11,7,B7_N1,,,,,
saida0[4],Unknown,PIN_H12,7,B7_N1,,,,,
saida0[3],Unknown,PIN_H13,7,B7_N1,,,,,
saida0[2],Unknown,PIN_G12,7,B7_N1,,,,,
saida0[1],Unknown,PIN_F12,7,B7_N1,,,,,
saida0[0],Unknown,PIN_F13,7,B7_N1,,,,,
saida1[6],Unknown,PIN_A13,7,B7_N1,,,,,
saida1[5],Unknown,PIN_B13,7,B7_N1,,,,,
saida1[4],Unknown,PIN_C13,7,B7_N1,,,,,
saida1[3],Unknown,PIN_A14,7,B7_N1,,,,,
saida1[2],Unknown,PIN_B14,7,B7_N1,,,,,
saida1[1],Unknown,PIN_E14,7,B7_N1,,,,,
saida1[0],Unknown,PIN_A15,7,B7_N1,,,,,
saida2[0],Unknown,PIN_F14,7,B7_N0,,,,,
saida2[1],Unknown,PIN_B17,7,B7_N1,,,,,
saida2[2],Unknown,PIN_A17,7,B7_N1,,,,,
saida2[3],Unknown,PIN_E15,7,B7_N0,,,,,
saida2[4],Unknown,PIN_B16,7,B7_N1,,,,,
saida2[5],Unknown,PIN_A16,7,B7_N1,,,,,
saida2[6],Unknown,PIN_D15,7,B7_N0,,,,,
