Warning (10268): Verilog HDL information at q_8_37c.sv(25): always construct contains both blocking and non-blocking assignments File: C:/Users/czhe/Downloads/digital_design/q_8_37c_ex_8_8_eff_oneh/q_8_37c.sv Line: 25
