Source Block: verilog-ethernet/rtl/udp_mux_64_4.v@191:201@HdlIdDef
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

Diff Content:
- 196 reg frame_reg = 0, frame_next;
+ 196 reg [1:0] select_reg = 2'd0, select_next;
+ 196 reg frame_reg = 1'b0, frame_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/ip_mux_2.v@118:128
    input  wire        enable,
    input  wire [0:0]  select
);

reg [0:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 2:
verilog-ethernet/rtl/udp_mux_64_4.v@193:203
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;

Clone Blocks 3:
verilog-ethernet/rtl/udp_mux_64_4.v@194:204

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;
reg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;

Clone Blocks 4:
verilog-ethernet/rtl/ip_mux_64_4.v@170:180
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;

Clone Blocks 5:
verilog-ethernet/lib/axis/rtl/axis_mux_64_4.v@85:95
    input  wire                   enable,
    input  wire [1:0]             select
);

reg [1:0] select_reg = 2'd0, select_next;
reg frame_reg = 1'b0, frame_next;

reg input_0_axis_tready_reg = 1'b0, input_0_axis_tready_next;
reg input_1_axis_tready_reg = 1'b0, input_1_axis_tready_next;
reg input_2_axis_tready_reg = 1'b0, input_2_axis_tready_next;
reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;

Clone Blocks 6:
verilog-ethernet/lib/axis/rtl/axis_mux_4.v@79:89
    input  wire                   enable,
    input  wire [1:0]             select
);

reg [1:0] select_reg = 2'd0, select_next;
reg frame_reg = 1'b0, frame_next;

reg input_0_axis_tready_reg = 1'b0, input_0_axis_tready_next;
reg input_1_axis_tready_reg = 1'b0, input_1_axis_tready_next;
reg input_2_axis_tready_reg = 1'b0, input_2_axis_tready_next;
reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;

Clone Blocks 7:
verilog-ethernet/rtl/udp_mux_4.v@189:199

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;
reg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;

Clone Blocks 8:
verilog-ethernet/rtl/ip_mux_4.v@165:175
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;

Clone Blocks 9:
verilog-ethernet/rtl/ip_mux_4.v@166:176
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

Clone Blocks 10:
verilog-ethernet/rtl/eth_mux_4.v@101:111
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;
reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;
reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;
reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;

Clone Blocks 11:
verilog-ethernet/rtl/ip_mux_64_4.v@173:183
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 12:
verilog-ethernet/rtl/udp_mux_4.v@188:198
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;

Clone Blocks 13:
verilog-ethernet/rtl/udp_mux_4.v@188:198
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;

Clone Blocks 14:
verilog-ethernet/rtl/eth_mux_4.v@101:111
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;
reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;
reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;
reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;

Clone Blocks 15:
verilog-ethernet/rtl/ip_mux_64_4.v@171:181
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

Clone Blocks 16:
verilog-ethernet/rtl/ip_mux_64_4.v@173:183
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 17:
verilog-ethernet/rtl/ip_mux_64_2.v@121:131
    input  wire        enable,
    input  wire [0:0]  select
);

reg [0:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 18:
verilog-ethernet/rtl/udp_mux_4.v@189:199

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;
reg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;

Clone Blocks 19:
verilog-ethernet/rtl/udp_mux_64_4.v@190:200
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;

Clone Blocks 20:
verilog-ethernet/rtl/udp_mux_4.v@185:195
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;

Clone Blocks 21:
verilog-ethernet/rtl/ip_mux_4.v@168:178
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 22:
verilog-ethernet/rtl/ip_mux_4.v@165:175
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;

Clone Blocks 23:
verilog-ethernet/lib/axis/rtl/axis_mux_64_4.v@85:95
    input  wire                   enable,
    input  wire [1:0]             select
);

reg [1:0] select_reg = 2'd0, select_next;
reg frame_reg = 1'b0, frame_next;

reg input_0_axis_tready_reg = 1'b0, input_0_axis_tready_next;
reg input_1_axis_tready_reg = 1'b0, input_1_axis_tready_next;
reg input_2_axis_tready_reg = 1'b0, input_2_axis_tready_next;
reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;

Clone Blocks 24:
verilog-ethernet/rtl/udp_mux_4.v@186:196
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

Clone Blocks 25:
verilog-ethernet/rtl/ip_mux_4.v@166:176
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

Clone Blocks 26:
verilog-ethernet/rtl/ip_mux_4.v@168:178
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 27:
verilog-ethernet/rtl/udp_mux_4.v@185:195
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;

Clone Blocks 28:
verilog-ethernet/rtl/ip_mux_64_4.v@170:180
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;

Clone Blocks 29:
verilog-ethernet/rtl/ip_mux_2.v@118:128
    input  wire        enable,
    input  wire [0:0]  select
);

reg [0:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 30:
verilog-ethernet/lib/axis/rtl/axis_mux_4.v@79:89
    input  wire                   enable,
    input  wire [1:0]             select
);

reg [1:0] select_reg = 2'd0, select_next;
reg frame_reg = 1'b0, frame_next;

reg input_0_axis_tready_reg = 1'b0, input_0_axis_tready_next;
reg input_1_axis_tready_reg = 1'b0, input_1_axis_tready_next;
reg input_2_axis_tready_reg = 1'b0, input_2_axis_tready_next;
reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;

Clone Blocks 31:
verilog-ethernet/rtl/eth_mux_64_4.v@106:116
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;
reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;
reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;
reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;

Clone Blocks 32:
verilog-ethernet/rtl/eth_mux_64_4.v@106:116
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_eth_hdr_ready_reg = 0, input_0_eth_hdr_ready_next;
reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;
reg input_2_eth_hdr_ready_reg = 0, input_2_eth_hdr_ready_next;
reg input_3_eth_hdr_ready_reg = 0, input_3_eth_hdr_ready_next;

Clone Blocks 33:
verilog-ethernet/rtl/ip_mux_64_4.v@171:181
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;
reg input_2_ip_hdr_ready_reg = 0, input_2_ip_hdr_ready_next;
reg input_3_ip_hdr_ready_reg = 0, input_3_ip_hdr_ready_next;

Clone Blocks 34:
verilog-ethernet/rtl/udp_mux_64_4.v@191:201
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

Clone Blocks 35:
verilog-ethernet/rtl/ip_mux_64_2.v@121:131
    input  wire        enable,
    input  wire [0:0]  select
);

reg [0:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_ip_hdr_ready_reg = 0, input_0_ip_hdr_ready_next;
reg input_1_ip_hdr_ready_reg = 0, input_1_ip_hdr_ready_next;

reg input_0_ip_payload_tready_reg = 0, input_0_ip_payload_tready_next;

Clone Blocks 36:
verilog-ethernet/rtl/udp_mux_4.v@186:196
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

Clone Blocks 37:
verilog-ethernet/rtl/udp_mux_64_4.v@194:204

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;
reg input_1_udp_payload_tready_reg = 0, input_1_udp_payload_tready_next;

Clone Blocks 38:
verilog-ethernet/rtl/udp_mux_64_4.v@190:200
     */
    input  wire        enable,
    input  wire [1:0]  select
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;

Clone Blocks 39:
verilog-ethernet/rtl/udp_mux_64_4.v@193:203
);

reg [1:0] select_reg = 0, select_next;
reg frame_reg = 0, frame_next;

reg input_0_udp_hdr_ready_reg = 0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 0, input_3_udp_hdr_ready_next;

reg input_0_udp_payload_tready_reg = 0, input_0_udp_payload_tready_next;

