Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 16:53:22 2023
| Host         : DESKTOP-8A2631E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_Project_control_sets_placed.rpt
| Design       : Final_Project
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            6 |
|      4 |            3 |
|      5 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------+---------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                Enable Signal                |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------------------------------------+---------------------------------------------------+------------------+----------------+
|  Nanoprocessor_4bit_0/PC_3bit_0/D_FF_0/Q_reg[3]_1  |                                             | Nanoprocessor_4bit_0/PC_3bit_0/D_FF_2/Q_reg[3]_0  |                1 |              1 |
|  Nanoprocessor_4bit_0/Ins_Decoder_0/Q_reg          |                                             |                                                   |                1 |              3 |
|  Nanoprocessor_4bit_0/PC_3bit_0/D_FF_1/Q_reg[3][0] |                                             |                                                   |                1 |              3 |
|  Nanoprocessor_4bit_0/PC_3bit_0/D_FF_0/E[0]        |                                             |                                                   |                1 |              3 |
|  Nanoprocessor_4bit_0/PC_3bit_0/D_FF_2/Q_reg[3][0] |                                             |                                                   |                1 |              3 |
|  Nanoprocessor_4bit_0/Slow_Clk_0/CLK               |                                             |                                                   |                1 |              3 |
|  Clk_in_IBUF_BUFG                                  |                                             |                                                   |                1 |              3 |
|  Nanoprocessor_4bit_0/Slow_Clk_0/CLK               | Nanoprocessor_4bit_0/PC_3bit_0/D_FF_2/RS[2] | Reset_IBUF                                        |                1 |              4 |
|  Nanoprocessor_4bit_0/Slow_Clk_0/CLK               | Nanoprocessor_4bit_0/PC_3bit_0/D_FF_2/RS[1] | Reset_IBUF                                        |                1 |              4 |
|  Nanoprocessor_4bit_0/Slow_Clk_0/CLK               | Nanoprocessor_4bit_0/PC_3bit_0/D_FF_2/RS[0] | Reset_IBUF                                        |                1 |              4 |
|  Nanoprocessor_4bit_0/Slow_Clk_0/CLK               | Nanoprocessor_4bit_0/PC_3bit_0/D_FF_0/RS[0] | Reset_IBUF                                        |                1 |              5 |
|  Clk_in_IBUF_BUFG                                  |                                             | Nanoprocessor_4bit_0/Slow_Clk_0/count[31]_i_1_n_0 |                8 |             31 |
+----------------------------------------------------+---------------------------------------------+---------------------------------------------------+------------------+----------------+


