

================================================================
== Vivado HLS Report for 'broadcaster_and_mac_s'
================================================================
* Date:           Thu Aug  5 18:55:53 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 1.450 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 6.200 ns | 6.200 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      120|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       69|    -|
|Register             |        -|      -|      622|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      622|      189|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |and_ln879_fu_155_p2               |    and   |      0|  0|  32|          32|          32|
    |ap_condition_241                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_338                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op26_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op27_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op29_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op41_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_60_p5            |    and   |      0|  0|   2|           1|           0|
    |icmp_ln879_fu_161_p2              |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_fu_149_p2               |    xor   |      0|  0|  32|          32|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 120|         114|          83|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |arpTableRequest_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |arpTableRequest_V_V_TDATA_int    |  15|          3|   32|         96|
    |dataIn_TDATA_blk_n               |   9|          2|    1|          2|
    |ip_header_out_V_blk_n            |   9|          2|    1|          2|
    |no_ip_header_out_V_blk_n         |   9|          2|    1|          2|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  69|         15|   38|        108|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |bmr_fsm_state                             |    1|   0|    1|          0|
    |bmr_fsm_state_load_reg_199                |    1|   0|    1|          0|
    |bmr_fsm_state_load_reg_199_pp0_iter1_reg  |    1|   0|    1|          0|
    |dst_ip_addr_V_reg_212                     |   32|   0|   32|          0|
    |icmp_ln879_reg_222                        |    1|   0|    1|          0|
    |icmp_ln879_reg_222_pp0_iter1_reg          |    1|   0|    1|          0|
    |reg_127                                   |  512|   0|  512|          0|
    |reg_131                                   |   64|   0|   64|          0|
    |start_once_reg                            |    1|   0|    1|          0|
    |tmp_last_V_2_reg_207                      |    1|   0|    1|          0|
    |tmp_last_V_reg_226                        |    1|   0|    1|          0|
    |tmp_reg_203                               |    1|   0|    1|          0|
    |tmp_reg_203_pp0_iter1_reg                 |    1|   0|    1|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  622|   0|  622|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|start_full_n                |  in |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|ap_done                     | out |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|start_out                   | out |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|start_write                 | out |    1| ap_ctrl_hs | broadcaster_and_mac_ | return value |
|dataIn_TVALID               |  in |    1|    axis    |    dataIn_V_data_V   |    pointer   |
|dataIn_TDATA                |  in |  512|    axis    |    dataIn_V_data_V   |    pointer   |
|ip_header_out_V_din         | out |  577|   ap_fifo  |    ip_header_out_V   |    pointer   |
|ip_header_out_V_full_n      |  in |    1|   ap_fifo  |    ip_header_out_V   |    pointer   |
|ip_header_out_V_write       | out |    1|   ap_fifo  |    ip_header_out_V   |    pointer   |
|no_ip_header_out_V_din      | out |  577|   ap_fifo  |  no_ip_header_out_V  |    pointer   |
|no_ip_header_out_V_full_n   |  in |    1|   ap_fifo  |  no_ip_header_out_V  |    pointer   |
|no_ip_header_out_V_write    | out |    1|   ap_fifo  |  no_ip_header_out_V  |    pointer   |
|arpTableRequest_V_V_TREADY  |  in |    1|    axis    |  arpTableRequest_V_V |    pointer   |
|arpTableRequest_V_V_TDATA   | out |   32|    axis    |  arpTableRequest_V_V |    pointer   |
|arpTableRequest_V_V_TVALID  | out |    1|    axis    |  arpTableRequest_V_V |    pointer   |
|dataIn_TREADY               | out |    1|    axis    |    dataIn_V_last_V   |    pointer   |
|dataIn_TLAST                |  in |    1|    axis    |    dataIn_V_last_V   |    pointer   |
|dataIn_TKEEP                |  in |   64|    axis    |    dataIn_V_keep_V   |    pointer   |
|regSubNetMask_V             |  in |   32|  ap_stable |    regSubNetMask_V   |    pointer   |
|regDefaultGateway_V         |  in |   32|  ap_stable |  regDefaultGateway_V |    pointer   |
+----------------------------+-----+-----+------------+----------------------+--------------+

