
---------- Begin Simulation Statistics ----------
final_tick                                22877219000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693688                       # Number of bytes of host memory used
host_op_rate                                   221442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.29                       # Real time elapsed on the host
host_tick_rate                              505165959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022877                       # Number of seconds simulated
sim_ticks                                 22877219000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.735172                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300305                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603907                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             423                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              294                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716881                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6957                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.287722                       # CPI: cycles per instruction
system.cpu.discardedOps                         15388                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169602                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801197                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454446                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8390120                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.437116                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         22877219                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830172     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721878     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455694     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028311                       # Class of committed instruction
system.cpu.tickCycles                        14487099                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        123278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          196                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            196                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              27592                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38088                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7103                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50495                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27592                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       201365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 201365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14870400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14870400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78087                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78087    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78087                       # Request fanout histogram
system.membus.respLayer1.occupancy          725021750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           427982000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        89218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       241925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                243127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        93952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16877696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16971648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45387                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4875264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126582                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002101                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045793                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126316     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    266      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126582                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          367516000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         403639995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2984                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3103                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data                2984                       # number of overall hits
system.l2.overall_hits::total                    3103                       # number of overall hits
system.l2.demand_misses::.cpu.inst                349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              77743                       # number of demand (read+write) misses
system.l2.demand_misses::total                  78092                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               349                       # number of overall misses
system.l2.overall_misses::.cpu.data             77743                       # number of overall misses
system.l2.overall_misses::total                 78092                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36181000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8354608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8390789000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36181000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8354608000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8390789000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                81195                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               81195                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.745726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.963036                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.961783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.745726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.963036                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.961783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103670.487106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107464.440528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107447.485018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103670.487106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107464.440528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107447.485018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               38088                       # number of writebacks
system.l2.writebacks::total                     38088                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         77738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78087                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        77738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            78087                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6799409000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6828610000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6799409000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6828610000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.745726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.962974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.961722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.745726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.962974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.961722                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83670.487106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87465.705318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87448.743069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83670.487106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87465.705318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87448.743069                       # average overall mshr miss latency
system.l2.replacements                          45387                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51130                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              253                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          253                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    57                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5514298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5514298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109204.832162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109204.832162                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4504398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4504398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89204.832162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89204.832162                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36181000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36181000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.745726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.745726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103670.487106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103670.487106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.745726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.745726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83670.487106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83670.487106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        27248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2840310000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2840310000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.902999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.902999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104239.210217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104239.210217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        27243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2295011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2295011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.902833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84242.227361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84242.227361                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27162.894833                       # Cycle average of tags in use
system.l2.tags.total_refs                      161865                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.071077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.979051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       107.410811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27015.504971                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.824448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.828946                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31776                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1373115                       # Number of tag accesses
system.l2.tags.data_accesses                  1373115                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9950464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9995136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4875264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4875264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           77738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1952685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         434950769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             436903454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1952685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1952685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      213105623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            213105623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      213105623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1952685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        434950769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650009077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     76176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    155476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001905285500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4710                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4710                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              269843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71533                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38088                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156174                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    76176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4754                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2318609500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  780870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5246872000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14846.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33596.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69691                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                76176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    796.726786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   668.427126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.025624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          161      0.86%      0.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2033     10.89%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          894      4.79%     16.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          902      4.83%     21.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          793      4.25%     25.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          994      5.33%     30.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          645      3.46%     34.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          773      4.14%     38.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11468     61.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.157113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.365618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.603218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4708     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4710                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4301     91.32%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              175      3.72%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              197      4.18%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.13%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.06%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.45%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4710                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9995136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4874176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9995136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4875264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       436.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       213.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    436.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    213.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22869199000                       # Total gap between requests
system.mem_ctrls.avgGap                     196851.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9950464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4874176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1952684.895834585419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 434950769.147246420383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 213058064.443934381008                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       155476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        76176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20792500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5226079500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 540199039000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29788.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33613.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7091459.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             64131480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             34086690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           553264320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          196971480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1805812320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3989094270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5425615200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12068975760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.554322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14048989250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    763880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8064349750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             69122340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             36739395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           561818040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          200578500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1805812320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4540758510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4961055840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12175884945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.227494                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12834950500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    763880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9278388500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038687                       # number of overall hits
system.cpu.icache.overall_hits::total         1038687                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          468                       # number of overall misses
system.cpu.icache.overall_misses::total           468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41161000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41161000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41161000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41161000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039155                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000450                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000450                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000450                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000450                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87950.854701                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87950.854701                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87950.854701                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87950.854701                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.icache.writebacks::total               266                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40225000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40225000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85950.854701                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85950.854701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85950.854701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85950.854701                       # average overall mshr miss latency
system.cpu.icache.replacements                    266                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038687                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41161000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41161000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87950.854701                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87950.854701                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40225000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40225000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85950.854701                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85950.854701                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           193.216691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039155                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               468                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2220.416667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.216691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.754753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2078778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2078778                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7041999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7041999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7042121                       # number of overall hits
system.cpu.dcache.overall_hits::total         7042121                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99501                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100991                       # number of overall misses
system.cpu.dcache.overall_misses::total        100991                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10740198000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10740198000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10740198000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10740198000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143112                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014138                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014138                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107940.603612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107940.603612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106348.070620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106348.070620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51130                       # number of writebacks
system.cpu.dcache.writebacks::total             51130                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        79973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        79973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80727                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8575856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8575856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8659672000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8659672000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011198                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011198                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011301                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107234.391607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107234.391607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107271.074114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107271.074114                       # average overall mshr miss latency
system.cpu.dcache.replacements                  80471                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5656136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5656136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2994546000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2994546000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 100232.494310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100232.494310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          455                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2908684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2908684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 98864.212637                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98864.212637                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1385863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1385863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        69625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69625                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7745652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7745652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111248.143627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111248.143627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19073                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19073                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5667172000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5667172000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112105.792056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112105.792056                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          122                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           122                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1490                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1490                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.924318                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.924318                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          754                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          754                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     83816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     83816000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.467742                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.467742                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 111161.803714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 111161.803714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           242.955979                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7122924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.234717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   242.955979                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14367103                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14367103                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22877219000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
