{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558687793300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558687793301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 10:49:53 2019 " "Processing started: Fri May 24 10:49:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558687793301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687793301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000_peripherals_lite -c MKRVIDOR4000_peripherals_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000_peripherals_lite -c MKRVIDOR4000_peripherals_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687793301 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "software/launcher/mem_init/meminit.qip " "Tcl Script File software/launcher/mem_init/meminit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE software/launcher/mem_init/meminit.qip " "set_global_assignment -name QIP_FILE software/launcher/mem_init/meminit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1558687793453 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1558687793453 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../build/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.qip " "Tcl Script File ../build/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../build/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.qip " "set_global_assignment -name QIP_FILE ../build/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1558687793453 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1558687793453 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687793559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558687793586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558687793586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_irq_mapper " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_irq_mapper" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_irq_mapper.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811701 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811715 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811715 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811715 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811715 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv(48) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv(49) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026_default_decode " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026_default_decode" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811723 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026 " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv(48) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv(49) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011_default_decode " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011_default_decode" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811724 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011 " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004_default_decode " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004_default_decode" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811725 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004 " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003_default_decode " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003_default_decode" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811726 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003 " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002_default_decode " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002_default_decode" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811727 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002 " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001_default_decode " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001_default_decode" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811728 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001 " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558687811729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_default_decode " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_default_decode" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811730 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_timer_0 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_timer_0" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811739 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_sdram " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_sdram" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_qspi " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_qspi" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption " "Found entity 1: altera_qspi_address_adaption" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption_core " "Found entity 1: altera_qspi_address_adaption_core" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_asmi2_qspi_interface " "Found entity 1: arduino_asmi2_qspi_interface" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv 3 3 " "Found 3 design units, including 3 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_cmd_generator " "Found entity 1: altera_asmi2_cmd_generator" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811747 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_adapter_32_8 " "Found entity 2: data_adapter_32_8" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811747 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_adapter_8_32 " "Found entity 3: data_adapter_8_32" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_xip_controller " "Found entity 1: altera_asmi2_xip_controller" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/avst_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/avst_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avst_fifo " "Found entity 1: avst_fifo" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/avst_fifo.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/avst_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PIO.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PIO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PIO " "Found entity 1: PIO" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PIO.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PIO.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0 " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811760 ""} { "Info" "ISGN_ENTITY_NAME" "2 MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811760 ""} { "Info" "ISGN_ENTITY_NAME" "3 MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu " "Found entity 3: MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAILBOX " "Found entity 1: MAILBOX" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 o_i2c_master " "Found entity 1: o_i2c_master" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811762 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_top.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_spi " "Found entity 1: tiny_spi" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_ENCODER " "Found entity 1: QUAD_ENCODER" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEOPIXEL " "Found entity 1: NEOPIXEL" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v 1 1 " "Found 1 design units, including 1 entities, in source file MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" { { "Info" "ISGN_ENTITY_NAME" "1 JTAG_BRIDGE " "Found entity 1: JTAG_BRIDGE" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL " "Found entity 1: SYSTEM_PLL" {  } { { "../../../ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811771 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "ALTERA_ATTRIBUTE DVI_OUT.v(34) " "Verilog HDL Attribute warning at DVI_OUT.v(34): overriding existing value for attribute \"ALTERA_ATTRIBUTE\"" {  } { { "../../../ip/DVI_OUT/rtl/DVI_OUT.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/DVI_OUT/rtl/DVI_OUT.v" 34 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sausy/Projects/VidorBitstream/ip/DVI_OUT/rtl/DVI_OUT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sausy/Projects/VidorBitstream/ip/DVI_OUT/rtl/DVI_OUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVI_OUT " "Found entity 1: DVI_OUT" {  } { { "../../../ip/DVI_OUT/rtl/DVI_OUT.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/DVI_OUT/rtl/DVI_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sausy/Projects/VidorBitstream/ip/DVI_OUT/rtl/TMDS_ENCODE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sausy/Projects/VidorBitstream/ip/DVI_OUT/rtl/TMDS_ENCODE.v" { { "Info" "ISGN_ENTITY_NAME" "1 TMDS_ENCODE " "Found entity 1: TMDS_ENCODE" {  } { { "../../../ip/DVI_OUT/rtl/TMDS_ENCODE.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/DVI_OUT/rtl/TMDS_ENCODE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811773 ""}
{ "Warning" "WVRFX_VERI_MACRO_REDEFINITION_QSF" "FREE_VERSION MKRVIDOR4000_peripherals_top.v(219) " "Verilog HDL macro warning at MKRVIDOR4000_peripherals_top.v(219): overriding existing definition for macro \"FREE_VERSION\", which was defined in the Quartus Prime Settings File (.qsf) or on the command line" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 219 0 0 } }  } 0 10886 "Verilog HDL macro warning at %2!s!: overriding existing definition for macro \"%1!s!\", which was defined in the Quartus Prime Settings File (.qsf) or on the command line" 0 0 "Analysis & Synthesis" 0 -1 1558687811773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_peripherals_top " "Found entity 1: MKRVIDOR4000_peripherals_top" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687811774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687811774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_CLK MKRVIDOR4000_peripherals_top.v(146) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(146): created implicit net for \"wFLASH_CLK\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_MOSI MKRVIDOR4000_peripherals_top.v(243) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(243): created implicit net for \"wFLASH_MOSI\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_SCK MKRVIDOR4000_peripherals_top.v(244) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(244): created implicit net for \"wFLASH_SCK\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_CS MKRVIDOR4000_peripherals_top.v(245) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(245): created implicit net for \"wFLASH_CS\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wQSPI_CLK MKRVIDOR4000_peripherals_top.v(247) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(247): created implicit net for \"wQSPI_CLK\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wQSPI_NCS MKRVIDOR4000_peripherals_top.v(248) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(248): created implicit net for \"wQSPI_NCS\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wQSPI_OE MKRVIDOR4000_peripherals_top.v(249) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(249): created implicit net for \"wQSPI_OE\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wNINA_MISO MKRVIDOR4000_peripherals_top.v(254) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(254): created implicit net for \"wNINA_MISO\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wNINA_MOSI MKRVIDOR4000_peripherals_top.v(255) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(255): created implicit net for \"wNINA_MOSI\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wNINA_SCLK MKRVIDOR4000_peripherals_top.v(256) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(256): created implicit net for \"wNINA_SCLK\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wNINA_SS MKRVIDOR4000_peripherals_top.v(257) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(257): created implicit net for \"wNINA_SS\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wI2C1_SDAL_I MKRVIDOR4000_peripherals_top.v(360) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(360): created implicit net for \"wI2C1_SDAL_I\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 360 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wI2C1_SDAL_O MKRVIDOR4000_peripherals_top.v(361) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(361): created implicit net for \"wI2C1_SDAL_O\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 361 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wI2C1_SDAL_E MKRVIDOR4000_peripherals_top.v(362) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(362): created implicit net for \"wI2C1_SDAL_E\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDUMMY1 MKRVIDOR4000_peripherals_top.v(427) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(427): created implicit net for \"wDUMMY1\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 427 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDUMMY0 MKRVIDOR4000_peripherals_top.v(427) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_peripherals_top.v(427): created implicit net for \"wDUMMY0\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 427 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MKRVIDOR4000_peripherals_lite_sys_sdram.v(318) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558687811795 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MKRVIDOR4000_peripherals_lite_sys_sdram.v(328) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558687811795 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MKRVIDOR4000_peripherals_lite_sys_sdram.v(338) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558687811795 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MKRVIDOR4000_peripherals_lite_sys_sdram.v(682) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558687811796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MKRVIDOR4000_peripherals_top " "Elaborating entity \"MKRVIDOR4000_peripherals_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558687811878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDUMMY1 MKRVIDOR4000_peripherals_top.v(427) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_top.v(427): object \"wDUMMY1\" assigned a value but never read" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687811882 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDUMMY0 MKRVIDOR4000_peripherals_top.v(427) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_top.v(427): object \"wDUMMY0\" assigned a value but never read" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687811882 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wI2C1_SDA_I MKRVIDOR4000_peripherals_top.v(178) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_top.v(178): object \"wI2C1_SDA_I\" assigned a value but never read" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687811883 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wI2C1_SDA_O MKRVIDOR4000_peripherals_top.v(178) " "Verilog HDL warning at MKRVIDOR4000_peripherals_top.v(178): object wI2C1_SDA_O used but never assigned" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 178 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687811883 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wI2C1_SDA_E MKRVIDOR4000_peripherals_top.v(178) " "Verilog HDL warning at MKRVIDOR4000_peripherals_top.v(178): object wI2C1_SDA_E used but never assigned" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 178 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687811883 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wWM_OUT3 MKRVIDOR4000_peripherals_top.v(419) " "Verilog HDL warning at MKRVIDOR4000_peripherals_top.v(419): object wWM_OUT3 used but never assigned" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687811883 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wPEX_OUT1 MKRVIDOR4000_peripherals_top.v(420) " "Verilog HDL warning at MKRVIDOR4000_peripherals_top.v(420): object wPEX_OUT1 used but never assigned" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687811883 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wPEX_OUT2 MKRVIDOR4000_peripherals_top.v(420) " "Verilog HDL warning at MKRVIDOR4000_peripherals_top.v(420): object wPEX_OUT2 used but never assigned" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687811884 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wPEX_OUT3 MKRVIDOR4000_peripherals_top.v(420) " "Verilog HDL warning at MKRVIDOR4000_peripherals_top.v(420): object wPEX_OUT3 used but never assigned" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687811884 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MKRVIDOR4000_peripherals_top.v(204) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(204): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811885 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 MKRVIDOR4000_peripherals_top.v(426) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(426): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811886 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 MKRVIDOR4000_peripherals_top.v(427) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(427): truncated value with size 32 to match size of target (21)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811886 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 MKRVIDOR4000_peripherals_top.v(428) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(428): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811886 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 MKRVIDOR4000_peripherals_top.v(470) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(470): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811886 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MKRVIDOR4000_peripherals_top.v(499) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(499): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811887 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MKRVIDOR4000_peripherals_top.v(508) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(508): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811887 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MKRVIDOR4000_peripherals_top.v(513) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_top.v(513): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687811887 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSAM_OUT2\[15..0\] 0 MKRVIDOR4000_peripherals_top.v(418) " "Net \"wSAM_OUT2\[15..0\]\" at MKRVIDOR4000_peripherals_top.v(418) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 418 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811932 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSAM_OUT3\[0\] 0 MKRVIDOR4000_peripherals_top.v(418) " "Net \"wSAM_OUT3\[0\]\" at MKRVIDOR4000_peripherals_top.v(418) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 418 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT1\[20..18\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT1\[20..18\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT1\[14..11\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT1\[14..11\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT1\[9..1\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT1\[9..1\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT2\[20\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT2\[20\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT2\[15..12\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT2\[15..12\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT2\[10..0\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT2\[10..0\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT3\[20..18\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT3\[20..18\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wWM_OUT3\[15..0\] 0 MKRVIDOR4000_peripherals_top.v(419) " "Net \"wWM_OUT3\[15..0\]\" at MKRVIDOR4000_peripherals_top.v(419) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wPEX_OUT1\[18..0\] 0 MKRVIDOR4000_peripherals_top.v(420) " "Net \"wPEX_OUT1\[18..0\]\" at MKRVIDOR4000_peripherals_top.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wPEX_OUT2\[18..0\] 0 MKRVIDOR4000_peripherals_top.v(420) " "Net \"wPEX_OUT2\[18..0\]\" at MKRVIDOR4000_peripherals_top.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wPEX_OUT3\[18..0\] 0 MKRVIDOR4000_peripherals_top.v(420) " "Net \"wPEX_OUT3\[18..0\]\" at MKRVIDOR4000_peripherals_top.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wI2C1_SDA_O 0 MKRVIDOR4000_peripherals_top.v(178) " "Net \"wI2C1_SDA_O\" at MKRVIDOR4000_peripherals_top.v(178) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 178 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wI2C1_SDA_E 0 MKRVIDOR4000_peripherals_top.v(178) " "Net \"wI2C1_SDA_E\" at MKRVIDOR4000_peripherals_top.v(178) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 178 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558687811933 "|MKRVIDOR4000_peripherals_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL SYSTEM_PLL:PLL_inst " "Elaborating entity \"SYSTEM_PLL\" for hierarchy \"SYSTEM_PLL:PLL_inst\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "PLL_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687811969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../../../ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" "altpll_component" { Text "/home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../../../ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 12 " "Parameter \"clk2_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 12 " "Parameter \"clk3_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 5000 " "Parameter \"clk3_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 4 " "Parameter \"clk4_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SYSTEM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SYSTEM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812021 ""}  } { { "../../../ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687812020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/SYSTEM_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/SYSTEM_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL_altpll " "Found entity 1: SYSTEM_PLL_altpll" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687812051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687812051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL_altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated " "Elaborating entity \"SYSTEM_PLL_altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys MKRVIDOR4000_peripherals_lite_sys:u0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "u0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_BRIDGE MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge " "Elaborating entity \"JTAG_BRIDGE\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "jtag_bridge" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rUIR JTAG_BRIDGE.v(41) " "Verilog HDL or VHDL warning at JTAG_BRIDGE.v(41): object \"rUIR\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687812121 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 JTAG_BRIDGE.v(112) " "Verilog HDL assignment warning at JTAG_BRIDGE.v(112): truncated value with size 32 to match size of target (5)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687812122 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 JTAG_BRIDGE.v(129) " "Verilog HDL assignment warning at JTAG_BRIDGE.v(129): truncated value with size 32 to match size of target (5)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687812122 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "VJTAG_INST" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812154 ""}  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687812154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|sld_virtual_jtag_basic:VJTAG_INST\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST " "Elaborating entity \"dcfifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "WRFIFO_INST" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 225 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687812996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 70 " "Parameter \"lpm_width\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687812996 ""}  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 225 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687812996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_b3l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_b3l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_b3l1 " "Found entity 1: dcfifo_b3l1" {  } { { "db/dcfifo_b3l1.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_b3l1 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated " "Elaborating entity \"dcfifo_b3l1\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_en6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_en6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_en6 " "Found entity 1: a_graycounter_en6" {  } { { "db/a_graycounter_en6.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/a_graycounter_en6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_en6 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|a_graycounter_en6:rdptr_g1p " "Elaborating entity \"a_graycounter_en6\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|a_graycounter_en6:rdptr_g1p\"" {  } { { "db/dcfifo_b3l1.tdf" "rdptr_g1p" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_a5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_a5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_a5c " "Found entity 1: a_graycounter_a5c" {  } { { "db/a_graycounter_a5c.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/a_graycounter_a5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_a5c MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|a_graycounter_a5c:wrptr_g1p " "Elaborating entity \"a_graycounter_a5c\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|a_graycounter_a5c:wrptr_g1p\"" {  } { { "db/dcfifo_b3l1.tdf" "wrptr_g1p" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mi91 " "Found entity 1: altsyncram_mi91" {  } { { "db/altsyncram_mi91.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_mi91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mi91 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|altsyncram_mi91:fifo_ram " "Elaborating entity \"altsyncram_mi91\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|altsyncram_mi91:fifo_ram\"" {  } { { "db/dcfifo_b3l1.tdf" "fifo_ram" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_687.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_687.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_687 " "Found entity 1: decode_687" {  } { { "db/decode_687.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/decode_687.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_687 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|altsyncram_mi91:fifo_ram\|decode_687:address_decoder " "Elaborating entity \"decode_687\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|altsyncram_mi91:fifo_ram\|decode_687:address_decoder\"" {  } { { "db/altsyncram_mi91.tdf" "address_decoder" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_mi91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_548.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_548.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_548 " "Found entity 1: mux_548" {  } { { "db/mux_548.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/mux_548.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_548 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|altsyncram_mi91:fifo_ram\|mux_548:output_mux " "Elaborating entity \"mux_548\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|altsyncram_mi91:fifo_ram\|mux_548:output_mux\"" {  } { { "db/altsyncram_mi91.tdf" "output_mux" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_mi91.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_b9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_b9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_b9l " "Found entity 1: alt_synch_pipe_b9l" {  } { { "db/alt_synch_pipe_b9l.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/alt_synch_pipe_b9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_b9l MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_b9l\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\"" {  } { { "db/dcfifo_b3l1.tdf" "rs_dgwp" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_su8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_su8 " "Found entity 1: dffpipe_su8" {  } { { "db/dffpipe_su8.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dffpipe_su8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_su8 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\|dffpipe_su8:dffpipe7 " "Elaborating entity \"dffpipe_su8\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\|dffpipe_su8:dffpipe7\"" {  } { { "db/alt_synch_pipe_b9l.tdf" "dffpipe7" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/alt_synch_pipe_b9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_166.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_166.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_166 " "Found entity 1: cmpr_166" {  } { { "db/cmpr_166.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/cmpr_166.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_166 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|cmpr_166:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_166\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|cmpr_166:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_b3l1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_066.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_066.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_066 " "Found entity 1: cmpr_066" {  } { { "db/cmpr_066.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/cmpr_066.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_066 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|cmpr_066:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_066\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|cmpr_066:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_b3l1.tdf" "rdempty_eq_comp1_msb" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c28 " "Found entity 1: mux_c28" {  } { { "db/mux_c28.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/mux_c28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c28 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|mux_c28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_c28\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:WRFIFO_INST\|dcfifo_b3l1:auto_generated\|mux_c28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_b3l1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_b3l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST " "Elaborating entity \"dcfifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "RDFIFO_INST" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 262 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813495 ""}  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/JTAG_BRIDGE.v" 262 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687813495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73l1 " "Found entity 1: dcfifo_73l1" {  } { { "db/dcfifo_73l1.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_73l1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73l1 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated " "Elaborating entity \"dcfifo_73l1\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ii91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ii91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ii91 " "Found entity 1: altsyncram_ii91" {  } { { "db/altsyncram_ii91.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_ii91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ii91 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|altsyncram_ii91:fifo_ram " "Elaborating entity \"altsyncram_ii91\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|altsyncram_ii91:fifo_ram\"" {  } { { "db/dcfifo_73l1.tdf" "fifo_ram" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_73l1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_348.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_348.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_348 " "Found entity 1: mux_348" {  } { { "db/mux_348.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/mux_348.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_348 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|altsyncram_ii91:fifo_ram\|mux_348:output_mux " "Elaborating entity \"mux_348\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|altsyncram_ii91:fifo_ram\|mux_348:output_mux\"" {  } { { "db/altsyncram_ii91.tdf" "output_mux" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_ii91.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c9l " "Found entity 1: alt_synch_pipe_c9l" {  } { { "db/alt_synch_pipe_c9l.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/alt_synch_pipe_c9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c9l MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c9l\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\"" {  } { { "db/dcfifo_73l1.tdf" "rs_dgwp" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dcfifo_73l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe3 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|JTAG_BRIDGE:jtag_bridge\|dcfifo:RDFIFO_INST\|dcfifo_73l1:auto_generated\|alt_synch_pipe_c9l:rs_dgwp\|dffpipe_tu8:dffpipe3\"" {  } { { "db/alt_synch_pipe_c9l.tdf" "dffpipe3" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/alt_synch_pipe_c9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEOPIXEL MKRVIDOR4000_peripherals_lite_sys:u0\|NEOPIXEL:neopixel_0 " "Elaborating entity \"NEOPIXEL\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|NEOPIXEL:neopixel_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "neopixel_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 NEOPIXEL.sv(80) " "Verilog HDL assignment warning at NEOPIXEL.sv(80): truncated value with size 32 to match size of target (5)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813625 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NEOPIXEL.sv(89) " "Verilog HDL assignment warning at NEOPIXEL.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813625 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 NEOPIXEL.sv(93) " "Verilog HDL assignment warning at NEOPIXEL.sv(93): truncated value with size 32 to match size of target (22)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813625 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NEOPIXEL.sv(96) " "Verilog HDL assignment warning at NEOPIXEL.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813625 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NEOPIXEL.sv(97) " "Verilog HDL assignment warning at NEOPIXEL.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813625 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NEOPIXEL.sv(98) " "Verilog HDL assignment warning at NEOPIXEL.sv(98): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813625 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NEOPIXEL.sv(99) " "Verilog HDL assignment warning at NEOPIXEL.sv(99): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813625 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NEOPIXEL.sv(141) " "Verilog HDL assignment warning at NEOPIXEL.sv(141): truncated value with size 32 to match size of target (15)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813627 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NEOPIXEL.sv(155) " "Verilog HDL assignment warning at NEOPIXEL.sv(155): truncated value with size 32 to match size of target (2)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813628 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NEOPIXEL.sv(177) " "Verilog HDL assignment warning at NEOPIXEL.sv(177): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813629 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NEOPIXEL.sv(187) " "Verilog HDL assignment warning at NEOPIXEL.sv(187): truncated value with size 32 to match size of target (1)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813629 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 NEOPIXEL.sv(211) " "Verilog HDL assignment warning at NEOPIXEL.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813630 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NEOPIXEL.sv(224) " "Verilog HDL assignment warning at NEOPIXEL.sv(224): truncated value with size 32 to match size of target (15)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813630 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NEOPIXEL.sv(229) " "Verilog HDL assignment warning at NEOPIXEL.sv(229): truncated value with size 32 to match size of target (15)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813630 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NEOPIXEL.sv(254) " "Verilog HDL assignment warning at NEOPIXEL.sv(254): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813632 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NEOPIXEL.sv(264) " "Verilog HDL assignment warning at NEOPIXEL.sv(264): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813632 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NEOPIXEL.sv(274) " "Verilog HDL assignment warning at NEOPIXEL.sv(274): truncated value with size 32 to match size of target (15)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/NEOPIXEL.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813632 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUAD_ENCODER MKRVIDOR4000_peripherals_lite_sys:u0\|QUAD_ENCODER:quad_encoder_0 " "Elaborating entity \"QUAD_ENCODER\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|QUAD_ENCODER:quad_encoder_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "quad_encoder_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "55 44 QUAD_ENCODER.sv(74) " "Verilog HDL assignment warning at QUAD_ENCODER.sv(74): truncated value with size 55 to match size of target (44)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813706 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "55 44 QUAD_ENCODER.sv(75) " "Verilog HDL assignment warning at QUAD_ENCODER.sv(75): truncated value with size 55 to match size of target (44)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813706 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 QUAD_ENCODER.sv(82) " "Verilog HDL assignment warning at QUAD_ENCODER.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/QUAD_ENCODER.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813707 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_spi MKRVIDOR4000_peripherals_lite_sys:u0\|tiny_spi:flash_spi " "Elaborating entity \"tiny_spi\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|tiny_spi:flash_spi\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "flash_spi" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_spi.v(122) " "Verilog HDL assignment warning at tiny_spi.v(122): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813733 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_spi.v(146) " "Verilog HDL assignment warning at tiny_spi.v(146): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813733 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tiny_spi.v(155) " "Verilog HDL assignment warning at tiny_spi.v(155): truncated value with size 32 to match size of target (3)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813733 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_spi.v(173) " "Verilog HDL assignment warning at tiny_spi.v(173): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813733 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tiny_spi.v(183) " "Verilog HDL assignment warning at tiny_spi.v(183): truncated value with size 32 to match size of target (3)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813733 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(188) " "Verilog HDL assignment warning at tiny_spi.v(188): truncated value with size 32 to match size of target (2)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813734 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_spi.v(193) " "Verilog HDL assignment warning at tiny_spi.v(193): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813734 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_spi.v(205) " "Verilog HDL assignment warning at tiny_spi.v(205): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813734 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tiny_spi.v(224) " "Verilog HDL assignment warning at tiny_spi.v(224): truncated value with size 32 to match size of target (2)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/tiny_spi.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813734 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o_i2c_master MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0 " "Elaborating entity \"o_i2c_master\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "i2c_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0\|i2c_master_top:i2c_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0\|i2c_master_top:i2c_top_inst\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_top.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|o_i2c_master:i2c_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813763 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(364) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(364): ignoring full_case attribute on case statement with explicit default case item" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 364 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1558687813764 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(364) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(364): all case item expressions in this case statement are onehot" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558687813765 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(360) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(360): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 360 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1558687813765 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAILBOX MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb " "Elaborating entity \"MAILBOX\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "mb" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MAILBOX.sv(65) " "Verilog HDL assignment warning at MAILBOX.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813794 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MAILBOX.sv(74) " "Verilog HDL assignment warning at MAILBOX.sv(74): truncated value with size 32 to match size of target (9)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813795 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MAILBOX.sv(75) " "Verilog HDL assignment warning at MAILBOX.sv(75): truncated value with size 32 to match size of target (9)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813795 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MAILBOX.sv(126) " "Verilog HDL assignment warning at MAILBOX.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813796 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MAILBOX.sv(155) " "Verilog HDL assignment warning at MAILBOX.sv(155): truncated value with size 32 to match size of target (4)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MAILBOX.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687813796 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "nios2_gen2_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0.v" "cpu" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench:the_MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench:the_MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "the_MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_test_bench" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687813956 ""}  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687813956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_vlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687813988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687813988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687813989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu\|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "onchip_memory2_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687814047 ""}  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687814047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uh72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uh72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uh72 " "Found entity 1: altsyncram_uh72" {  } { { "db/altsyncram_uh72.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_uh72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687814080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uh72 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uh72:auto_generated " "Elaborating entity \"altsyncram_uh72\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uh72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIO MKRVIDOR4000_peripherals_lite_sys:u0\|PIO:pex_pio " "Elaborating entity \"PIO\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|PIO:pex_pio\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "pex_pio" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_qspi MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_qspi\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "qspi" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v" "asmi2_inst_qspi_ctrl" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "csr_controller" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_rd_status MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(157) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(157): object \"write_csr_rd_status\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_isr MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(160) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(160): object \"write_csr_isr\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_ier MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(161) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(161): object \"write_csr_ier\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_10 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(164) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(164): object \"write_csr_com_10\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_11 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(165) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(165): object \"write_csr_com_11\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_12 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(166) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(166): object \"write_csr_com_12\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_14 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(168) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(168): object \"write_csr_misc_14\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_15 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(169) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(169): object \"write_csr_misc_15\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_0 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(177) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(177): object \"write_csr_device_id_data_0\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_1 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(178) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(178): object \"write_csr_device_id_data_1\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_2 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(179) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(179): object \"write_csr_device_id_data_2\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_3 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(180) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(180): object \"write_csr_device_id_data_3\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_4 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(181) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(181): object \"write_csr_device_id_data_4\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_enable MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(183) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(183): object \"read_csr_wr_enable\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_disable MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(184) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(184): object \"read_csr_wr_disable\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_status MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(185) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(185): object \"read_csr_wr_status\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_erase MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(187) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(187): object \"read_csr_sector_erase\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814345 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_subsector_erase MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(188) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(188): object \"read_csr_subsector_erase\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_isr MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(189) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(189): object \"read_csr_isr\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_ier MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(190) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(190): object \"read_csr_ier\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_control MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(191) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(191): object \"read_csr_control\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_10 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(193) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(193): object \"read_csr_com_10\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_11 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(194) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(194): object \"read_csr_com_11\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_12 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(195) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(195): object \"read_csr_com_12\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_13 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(196) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(196): object \"read_csr_misc_13\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_16 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(199) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(199): object \"read_csr_misc_16\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_17 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(200) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(200): object \"read_csr_misc_17\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_18 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(201) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(201): object \"read_csr_misc_18\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_en MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(202) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(202): object \"read_csr_4bytes_addr_en\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_ex MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(203) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(203): object \"read_csr_4bytes_addr_ex\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_protect MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(204) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(204): object \"read_csr_sector_protect\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_0 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(208) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(208): object \"read_csr_device_id_data_0\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_1 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(209) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(209): object \"read_csr_device_id_data_1\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_2 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(210) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(210): object \"read_csr_device_id_data_2\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_3 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(211) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(211): object \"read_csr_device_id_data_3\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_4 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(212) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(212): object \"read_csr_device_id_data_4\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814346 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_14_data_reg MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(493) " "Verilog HDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(493): object csr_misc_14_data_reg used but never assigned" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 493 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687814347 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_15_data_reg MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(494) " "Verilog HDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(494): object csr_misc_15_data_reg used but never assigned" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 494 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687814347 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_18_data_reg MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(497) " "Verilog HDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(497): object csr_misc_18_data_reg used but never assigned" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 497 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687814347 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_rd_device_id_data_reg MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(506) " "Verilog HDL or VHDL warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(506): object \"csr_rd_device_id_data_reg\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814347 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(432) " "Verilog HDL assignment warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(432): truncated value with size 32 to match size of target (1)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814350 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_control_data_reg MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Verilog HDL Always Construct warning at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564): inferring latch(es) for variable \"csr_control_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558687814352 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[1\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[1\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[2\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[2\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[3\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[3\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[8\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[8\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[9\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[9\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[10\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[10\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[11\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[11\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[12\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[12\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[13\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[13\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[14\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[14\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[15\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[15\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[16\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[16\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[17\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[17\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[18\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[18\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[19\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[19\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814370 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[20\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[20\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[21\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[21\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[22\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[22\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[23\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[23\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[24\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[24\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[25\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[25\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[26\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[26\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[27\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[27\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[28\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[28\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[29\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[29\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[30\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[30\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[31\] MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[31\]\" at MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv(564)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687814371 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_xip_controller MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller " "Elaborating entity \"altera_asmi2_xip_controller\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "xip_controller" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr_combi_reg altera_asmi2_xip_controller.sv(60) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(60): object \"mem_wr_combi_reg\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814407 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_burstcount_cnt_done altera_asmi2_xip_controller.sv(75) " "Verilog HDL warning at altera_asmi2_xip_controller.sv(75): object wr_burstcount_cnt_done used but never assigned" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687814407 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_burst altera_asmi2_xip_controller.sv(506) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(506): object \"is_burst\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814407 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avst_fifo MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst " "Elaborating entity \"avst_fifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" "avst_fifo_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/avst_fifo.v" "avst_fifo" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/avst_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "merlin_demultiplexer_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "multiplexer" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer.sv" "arb" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_cmd_generator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0 " "Elaborating entity \"altera_asmi2_cmd_generator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "asmi2_cmd_generator_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_dummy altera_asmi2_cmd_generator.sv(86) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(86): object \"has_dummy\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814477 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_word_in altera_asmi2_cmd_generator.sv(111) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(111): object \"last_data_word_in\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814477 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "discard_rsp_pck altera_asmi2_cmd_generator.sv(112) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(112): object \"discard_rsp_pck\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814477 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cmd_eop_reg altera_asmi2_cmd_generator.sv(114) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(114): object \"in_cmd_eop_reg\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814477 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_data_in_reg altera_asmi2_cmd_generator.sv(498) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(498): object \"has_data_in_reg\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814477 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_asmi2_cmd_generator.sv(144) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(144): truncated value with size 9 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814478 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_asmi2_cmd_generator.sv(216) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(216): truncated value with size 4 to match size of target (3)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814478 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(446) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(446): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814480 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(453) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814480 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(460) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814480 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_32_8 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst " "Elaborating entity \"data_adapter_32_8\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_32_8_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(615) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(615): object \"state_read_addr\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814495 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 altera_asmi2_cmd_generator.sv(619) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(619): object \"state_d1\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814495 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 altera_asmi2_cmd_generator.sv(621) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(621): object \"in_ready_d1\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire altera_asmi2_cmd_generator.sv(640) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(640): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 altera_asmi2_cmd_generator.sv(646) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(646): object \"mem_readdata0\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 altera_asmi2_cmd_generator.sv(651) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(651): object \"mem_readdata1\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 altera_asmi2_cmd_generator.sv(656) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(656): object \"mem_readdata2\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(663) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(663): object state_waitrequest used but never assigned" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 663 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(664) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(664): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(667) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(667): object \"out_channel\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket altera_asmi2_cmd_generator.sv(671) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(671): object \"out_startofpacket\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket altera_asmi2_cmd_generator.sv(672) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(672): object \"out_endofpacket\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty altera_asmi2_cmd_generator.sv(675) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(675): object \"out_empty\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(678) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(678): object \"out_error\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814496 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_asmi2_cmd_generator.sv(716) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(716): truncated value with size 4 to match size of target (1)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814497 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(844) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(844): truncated value with size 32 to match size of target (1)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814499 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(861) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(861): truncated value with size 32 to match size of target (1)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814499 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_8_32 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst " "Elaborating entity \"data_adapter_8_32\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_8_32_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(942) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(942): object \"state_read_addr\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 942 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814507 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(987) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(987): object state_waitrequest used but never assigned" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 987 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558687814507 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(988) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(988): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 988 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814507 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(991) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(991): object \"out_channel\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814507 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(997) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(997): object \"out_error\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 997 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814507 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1141) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1141): truncated value with size 32 to match size of target (2)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814509 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1164) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1164): truncated value with size 32 to match size of target (2)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814509 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1190) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1190): truncated value with size 32 to match size of target (2)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814509 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1213) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1213): truncated value with size 32 to match size of target (2)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814510 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_asmi2_qspi_interface MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0 " "Elaborating entity \"arduino_asmi2_qspi_interface\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "asmi2_qspi_interface_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_reset_controller:rst_controller\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" "rst_controller" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|altera_qspi_address_adaption:addr_adaption_1 " "Elaborating entity \"altera_qspi_address_adaption\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|altera_qspi_address_adaption:addr_adaption_1\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v" "addr_adaption_1" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_write altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_write\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814555 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_read altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_read\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814555 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_addr altera_qspi_address_adaption.sv(73) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(73): object \"temp_mem_addr\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814555 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_wrdata altera_qspi_address_adaption.sv(74) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(74): object \"temp_mem_wrdata\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814555 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_byteenable altera_qspi_address_adaption.sv(75) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(75): object \"temp_mem_byteenable\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814555 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_burstcount altera_qspi_address_adaption.sv(76) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(76): object \"temp_mem_burstcount\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814555 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption_core MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|altera_qspi_address_adaption:addr_adaption_1\|altera_qspi_address_adaption_core:addr_adaption " "Elaborating entity \"altera_qspi_address_adaption_core\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|altera_qspi_address_adaption:addr_adaption_1\|altera_qspi_address_adaption_core:addr_adaption\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" "addr_adaption" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_0_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_0_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_1_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_1_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_2_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_2_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_3_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_3_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_4_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_4_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sid_combi altera_qspi_address_adaption_core.sv(92) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(92): object \"write_sid_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"read_mem_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"write_mem_combi\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_trigger_pulse altera_qspi_address_adaption_core.sv(114) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(114): object \"reset_trigger_pulse\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687814566 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_qspi_address_adaption_core.sv(395) " "Verilog HDL Case Statement warning at altera_qspi_address_adaption_core.sv(395): incomplete case statement has no default case item" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_qspi_address_adaption_core.sv" 395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1558687814568 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM MKRVIDOR4000_peripherals_lite_sys:u0\|PWM:sam_pwm " "Elaborating entity \"PWM\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|PWM:sam_pwm\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "sam_pwm" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PWM.v(62) " "Verilog HDL assignment warning at PWM.v(62): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814588 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PWM.v(63) " "Verilog HDL assignment warning at PWM.v(63): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814589 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PWM.v(69) " "Verilog HDL assignment warning at PWM.v(69): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814591 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PWM.v(87) " "Verilog HDL assignment warning at PWM.v(87): truncated value with size 32 to match size of target (16)" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/PWM.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558687814593 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_sdram MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_sdram\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "sdram" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram\|MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module:the_MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram\|MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module:the_MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "the_MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_timer_0 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_timer_0\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "timer_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "mm_interconnect_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_bridge_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_bridge_avalon_master_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v" "jtag_bridge_avalon_master_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mb_mst_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mb_mst_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v" "mb_mst_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "mm_interconnect_1" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687814779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:neopixel_0_data_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:neopixel_0_data_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "neopixel_0_data_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "nios2_gen2_0_data_master_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sdram_s1_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sam_pwm_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sam_pwm_avalon_slave_0_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sam_pwm_avalon_slave_0_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:quad_encoder_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:quad_encoder_0_avalon_slave_0_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "quad_encoder_0_avalon_slave_0_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:i2c_0_avalon_slave_0_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "i2c_0_avalon_slave_0_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qspi_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qspi_avl_csr_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "qspi_avl_csr_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qspi_avl_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:qspi_avl_mem_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "qspi_avl_mem_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tspi_0_d_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tspi_0_d_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "tspi_0_d_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sam_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sam_pio_s1_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sam_pio_s1_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "timer_0_s1_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mb_slv_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mb_slv_translator\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "mb_slv_translator" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:neopixel_0_data_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:neopixel_0_data_agent\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "neopixel_0_data_agent" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "nios2_gen2_0_data_master_agent" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sdram_s1_agent" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sam_pwm_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sam_pwm_avalon_slave_0_agent\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sam_pwm_avalon_slave_0_agent" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sam_pwm_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sam_pwm_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sam_pwm_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sam_pwm_avalon_slave_0_agent_rsp_fifo\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sam_pwm_avalon_slave_0_agent_rsp_fifo" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 3961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_csr_agent_rdata_fifo\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "qspi_avl_csr_agent_rdata_fifo" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 4752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qspi_avl_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:qspi_avl_mem_agent\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "qspi_avl_mem_agent" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 4836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "qspi_avl_mem_agent_rdata_fifo" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 4918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router:router " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router:router\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "router" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 6809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_default_decode MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router:router\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_default_decode\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router:router\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001:router_001\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "router_001" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 6825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687815997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001_default_decode MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001:router_001\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001:router_001\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002:router_002\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "router_002" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 6841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002_default_decode MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002:router_002\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002_default_decode\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002:router_002\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003:router_003\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "router_003" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 6857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003_default_decode MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003:router_003\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003_default_decode\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003:router_003\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004:router_004\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "router_004" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 6873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004_default_decode MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004:router_004\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004_default_decode\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004:router_004\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011:router_011 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011:router_011\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "router_011" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 6985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011_default_decode MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011:router_011\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011_default_decode:the_default_decode " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011_default_decode\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011:router_011\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011_default_decode:the_default_decode\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" "the_default_decode" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026:router_026 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026:router_026\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "router_026" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026_default_decode MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026:router_026\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026_default_decode:the_default_decode " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026_default_decode\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026:router_026\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026_default_decode:the_default_decode\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" "the_default_decode" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_026.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qspi_avl_mem_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qspi_avl_mem_burst_adapter\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "qspi_avl_mem_burst_adapter" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qspi_avl_mem_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:qspi_avl_mem_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "cmd_demux" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "cmd_demux_001" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "cmd_demux_002" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "cmd_mux" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "cmd_mux_001" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 7554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_007:rsp_demux_007\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "rsp_demux_007" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008:rsp_demux_008\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "rsp_demux_008" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "rsp_mux" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "rsp_mux_001" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001.sv" "arb" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "rsp_mux_002" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002.sv" "arb" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sdram_s1_rsp_width_adapter" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687816540 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687816541 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558687816541 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "sdram_s1_cmd_width_adapter" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "crosser" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1.v" 8937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MKRVIDOR4000_peripherals_lite_sys_irq_mapper MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_irq_mapper:irq_mapper " "Elaborating entity \"MKRVIDOR4000_peripherals_lite_sys_irq_mapper\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_irq_mapper:irq_mapper\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "irq_mapper" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MKRVIDOR4000_peripherals_lite_sys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MKRVIDOR4000_peripherals_lite_sys:u0\|altera_reset_controller:rst_controller\"" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" "rst_controller" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/MKRVIDOR4000_peripherals_lite_sys.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687816741 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wb_cyc_i i2c_top_inst 32 1 " "Port \"wb_cyc_i\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558687819763 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wb_dat_i i2c_top_inst 32 8 " "Port \"wb_dat_i\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558687819763 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wb_dat_o i2c_top_inst 32 8 " "Port \"wb_dat_o\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1558687819763 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wb_cyc_i i2c_top_inst 32 1 " "Port \"wb_cyc_i\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558687819764 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wb_dat_i i2c_top_inst 32 8 " "Port \"wb_dat_i\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558687819764 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wb_dat_o i2c_top_inst 32 8 " "Port \"wb_dat_o\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1558687819765 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wb_cyc_i i2c_top_inst 32 1 " "Port \"wb_cyc_i\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558687819766 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wb_dat_i i2c_top_inst 32 8 " "Port \"wb_dat_i\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558687819766 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "wb_dat_o i2c_top_inst 32 8 " "Port \"wb_dat_o\" on the entity instantiation of \"i2c_top_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" "i2c_top_inst" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/o_i2c_master.v" 73 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1558687819766 "|MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558687820364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.24.10:50:27 Progress: Loading sldc00eb945/alt_sld_fab_wrapper_hw.tcl " "2019.05.24.10:50:27 Progress: Loading sldc00eb945/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687827643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687830491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687830684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687831684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687831828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687831971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687832128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687832131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687832131 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558687832832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc00eb945/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc00eb945/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc00eb945/alt_sld_fab.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/ip/sldc00eb945/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687833077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687833077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687833175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687833175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687833176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687833176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687833262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687833262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687833364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687833364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687833364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/ip/sldc00eb945/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687833451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687833451 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1558687838838 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1558687838838 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb\|rDPRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb\|rDPRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558687843014 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1558687843013 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558687843013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687843042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843042 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687843042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpg1 " "Found entity 1: altsyncram_bpg1" {  } { { "db/altsyncram_bpg1.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_bpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687843070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687843070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb\|altsyncram:rDPRAM_rtl_0 " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb\|altsyncram:rDPRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687843098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb\|altsyncram:rDPRAM_rtl_0 " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|MAILBOX:mb\|altsyncram:rDPRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843098 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687843098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76r1 " "Found entity 1: altsyncram_76r1" {  } { { "db/altsyncram_76r1.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_76r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687843132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687843132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687843170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558687843170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558687843170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sg1 " "Found entity 1: altsyncram_7sg1" {  } { { "db/altsyncram_7sg1.tdf" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/altsyncram_7sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558687843201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687843201 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558687844071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 442 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" 284 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 356 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller.sv" 845 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_sdram.v" 306 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" 298 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 1162 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_xip_controller.sv" 568 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" 331 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu.v" 182 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v" 167 -1 0 } } { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/MKRVIDOR4000_peripherals_lite_sys_timer_0.v" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558687844310 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558687844310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_CKE VCC " "Pin \"oSDRAM_CKE\" is stuck at VCC" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558687847446 "|MKRVIDOR4000_peripherals_top|oSDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558687847446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687847891 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0\|outgoing_data\[1\]~en High " "Register MKRVIDOR4000_peripherals_lite_sys:u0\|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi\|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl\|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0\|outgoing_data\[1\]~en will power up to High" {  } { { "MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/arduino_asmi2_qspi_interface.sv" 331 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1558687848119 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1558687848119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "658 " "658 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558687853856 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558687854083 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558687854083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687854205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/output_files/MKRVIDOR4000_peripherals_lite.map.smsg " "Generated suppressed messages file /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/output_files/MKRVIDOR4000_peripherals_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687855087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558687858715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558687858715 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" 119 0 0 } } { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 148 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1558687859045 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/sausy/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" "" { Text "/home/sausy/Projects/VidorBitstream/ip/SYSTEM_PLL/rtl/SYSTEM_PLL.v" 119 0 0 } } { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 148 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1558687859045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRESETn " "No output dependent on input pin \"iRESETn\"" {  } { { "../rtl/MKRVIDOR4000_peripherals_top.v" "" { Text "/home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558687859458 "|MKRVIDOR4000_peripherals_top|iRESETn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558687859458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11261 " "Implemented 11261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558687859458 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558687859458 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558687859458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10977 " "Implemented 10977 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558687859458 ""} { "Info" "ICUT_CUT_TM_RAMS" "161 " "Implemented 161 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558687859458 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558687859458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558687859458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1337 " "Peak virtual memory: 1337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558687859536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 10:50:59 2019 " "Processing ended: Fri May 24 10:50:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558687859536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558687859536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558687859536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558687859536 ""}
