<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BOOSTED_REG_BANK.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="reg_to_bus_1bit_sel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="reg_to_bus_1bit_sel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="reg_to_bus_1bit_sel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="reg_to_bus_1bit_sel.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_to_bus_1bit_sel.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_to_bus_1bit_sel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="reg_to_bus_1bit_sel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="reg_to_bus_1bit_sel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_to_bus_1bit_sel_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_to_bus_1bit_sel_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_to_bus_1bit_sel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="reg_to_bus_2bit_sel.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="reg_to_bus_2bit_sel.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="reg_to_bus_2bit_sel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="reg_to_bus_2bit_sel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="reg_to_bus_2bit_sel.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_to_bus_2bit_sel.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_to_bus_2bit_sel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="reg_to_bus_2bit_sel.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg_to_bus_2bit_sel.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="reg_to_bus_2bit_sel.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_to_bus_2bit_sel_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_to_bus_2bit_sel_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_to_bus_2bit_sel_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reg_to_bus_2bit_sel_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_to_bus_2bit_sel_reg_to_bus_2bit_sel_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_to_bus_2bit_sel_reg_to_bus_2bit_sel_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reg_to_bus_2bit_sel_reg_to_bus_2bit_sel_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_to_bus_2bit_sel_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_to_bus_2bit_sel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590673772" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1590673772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590674955" xil_pn:in_ck="2029790132602339391" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590674955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="reg_to_bus_1bit_sel.v"/>
    </transform>
    <transform xil_pn:end_ts="1590674955" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2501514937528149485" xil_pn:start_ts="1590674955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590674957" xil_pn:in_ck="-3117292334684870200" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6871700565742672049" xil_pn:start_ts="1590674955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.vf"/>
    </transform>
    <transform xil_pn:end_ts="1590674957" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2108460636393652071" xil_pn:start_ts="1590674957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590674957" xil_pn:in_ck="-1832335467859357883" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590674957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="reg_to_bus_1bit_sel.v"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.vf"/>
    </transform>
    <transform xil_pn:end_ts="1590674960" xil_pn:in_ck="-1832335467859357883" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3572440770161318389" xil_pn:start_ts="1590674957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel_beh.prj"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1590674960" xil_pn:in_ck="-2867815857637846493" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8567644733289767400" xil_pn:start_ts="1590674960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1590674871" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590674871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590674913" xil_pn:in_ck="-3117292334684870200" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3754949924534934223" xil_pn:start_ts="1590674911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.vf"/>
    </transform>
    <transform xil_pn:end_ts="1590674913" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2108460636393652071" xil_pn:start_ts="1590674913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590673572" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590673572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590674913" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2501514937528149485" xil_pn:start_ts="1590674913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590673572" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1590673572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590674913" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8020095124157049059" xil_pn:start_ts="1590674913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590674930" xil_pn:in_ck="-1832335467859357883" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1843633718715369034" xil_pn:start_ts="1590674913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="reg_to_bus_1bit_sel.ngr"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.jhd"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.lso"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.ngc"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.ngr"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.prj"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.stx"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.syr"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel.xst"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel_reg_to_bus_2bit_sel_sch_tb_beh.prj"/>
      <outfile xil_pn:name="reg_to_bus_2bit_sel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
