Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Feb  8 15:24:36 2018
| Host             : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Top_wrapper_power_routed.rpt -pb Top_wrapper_power_summary_routed.pb -rpx Top_wrapper_power_routed.rpx
| Design           : Top_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.725        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.579        |
| Device Static (W)        | 0.146        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.1         |
| Junction Temperature (C) | 44.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        5 |       --- |             --- |
| Slice Logic              |     0.008 |    10446 |       --- |             --- |
|   LUT as Logic           |     0.007 |     4265 |     53200 |            8.02 |
|   CARRY4                 |    <0.001 |      216 |     13300 |            1.62 |
|   Register               |    <0.001 |     4510 |    106400 |            4.24 |
|   LUT as Distributed RAM |    <0.001 |       96 |     17400 |            0.55 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      163 |     17400 |            0.94 |
|   Others                 |     0.000 |      373 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       32 |     53200 |            0.06 |
| Signals                  |     0.015 |     9958 |       --- |             --- |
| Block RAM                |     0.004 |        6 |       140 |            4.29 |
| DSPs                     |     0.003 |       32 |       220 |           14.55 |
| I/O                      |     0.005 |       15 |       200 |            7.50 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.146 |          |           |                 |
| Total                    |     1.725 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.045 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------+-----------------+
| Clock      | Domain                                                 | Constraint (ns) |
+------------+--------------------------------------------------------+-----------------+
| clk_fpga_0 | Top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | Top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |           100.0 |
| clk_fpga_2 | Top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |           100.0 |
+------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| Top_wrapper                                                                       |     1.579 |
|   Top_i                                                                           |     1.574 |
|     axi_bram_ctrl_0                                                               |     0.003 |
|       U0                                                                          |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                     |     0.003 |
|             GEN_ARB.I_SNG_PORT                                                    |    <0.001 |
|             I_RD_CHNL                                                             |     0.002 |
|               I_WRAP_BRST                                                         |    <0.001 |
|             I_WR_CHNL                                                             |    <0.001 |
|               BID_FIFO                                                            |    <0.001 |
|               I_WRAP_BRST                                                         |    <0.001 |
|     axi_gpio_0                                                                    |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|     axi_i2s_receiver_0                                                            |    <0.001 |
|       inst                                                                        |    <0.001 |
|         axi_i2s_receiver_v1_0_M_AXIS_inst                                         |    <0.001 |
|           my_receiver                                                             |    <0.001 |
|     axi_i2s_transmitter_0                                                         |    <0.001 |
|       inst                                                                        |    <0.001 |
|         audio_transmitter_S_AXIS_inst                                             |    <0.001 |
|           my_xmitter                                                              |    <0.001 |
|     axi_interconnect_0                                                            |     0.024 |
|       m00_couplers                                                                |     0.008 |
|         auto_ds                                                                   |     0.005 |
|           inst                                                                    |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |     0.005 |
|               USE_READ.read_addr_inst                                             |     0.002 |
|                 cmd_queue                                                         |     0.001 |
|                   inst                                                            |     0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                |    <0.001 |
|                                 RAM_reg_0_31_24_28                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_READ.read_data_inst                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_6_8                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                |    <0.001 |
|                                 RAM_reg_0_31_24_28                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |     0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       m01_couplers                                                                |     0.008 |
|         auto_ds                                                                   |     0.005 |
|           inst                                                                    |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |     0.005 |
|               USE_READ.read_addr_inst                                             |     0.002 |
|                 cmd_queue                                                         |     0.001 |
|                   inst                                                            |     0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                |    <0.001 |
|                                 RAM_reg_0_31_24_28                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_READ.read_data_inst                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_6_8                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                |    <0.001 |
|                                 RAM_reg_0_31_24_28                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |     0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       s00_couplers                                                                |     0.005 |
|         auto_pc                                                                   |     0.000 |
|           inst                                                                    |     0.000 |
|         auto_us                                                                   |     0.005 |
|           inst                                                                    |     0.005 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |     0.001 |
|                 r.r_pipe                                                          |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|                 gen_id_queue.id_queue                                             |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |     0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|                 gen_id_queue.id_queue                                             |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|       xbar                                                                        |     0.002 |
|         inst                                                                      |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                |     0.002 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |     0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     blk_mem_gen_0                                                                 |     0.004 |
|       U0                                                                          |     0.004 |
|         inst_blk_mem_gen                                                          |     0.004 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                   |     0.004 |
|             valid.cstr                                                            |     0.004 |
|               ramloop[0].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[1].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[2].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|               ramloop[3].ram.r                                                    |     0.001 |
|                 prim_noinit.ram                                                   |    <0.001 |
|     eq_core_0                                                                     |     0.013 |
|       inst                                                                        |     0.013 |
|         audio_receiver_S_AXIS_inst                                                |    <0.001 |
|         audio_sender_M_AXIS_inst                                                  |    <0.001 |
|         eq_core_v1_0_S00_AXI_inst                                                 |     0.012 |
|           z1_mem_L                                                                |    <0.001 |
|             U0                                                                    |    <0.001 |
|               inst_blk_mem_gen                                                    |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                   valid.cstr                                                      |    <0.001 |
|                     ramloop[0].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                             |    <0.001 |
|           z1_mem_R                                                                |    <0.001 |
|             U0                                                                    |    <0.001 |
|               inst_blk_mem_gen                                                    |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                   valid.cstr                                                      |    <0.001 |
|                     ramloop[0].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                             |    <0.001 |
|           z2_mem_L                                                                |    <0.001 |
|             U0                                                                    |    <0.001 |
|               inst_blk_mem_gen                                                    |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                   valid.cstr                                                      |    <0.001 |
|                     ramloop[0].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                             |    <0.001 |
|           z2_mem_R                                                                |    <0.001 |
|             U0                                                                    |    <0.001 |
|               inst_blk_mem_gen                                                    |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                   valid.cstr                                                      |    <0.001 |
|                     ramloop[0].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                             |    <0.001 |
|     processing_system7_0                                                          |     1.530 |
|       inst                                                                        |     1.530 |
|     rst_ps7_0_100M                                                                |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|   iic_0_scl_iobuf                                                                 |    <0.001 |
|   iic_0_sda_iobuf                                                                 |    <0.001 |
+-----------------------------------------------------------------------------------+-----------+


