{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 19:12:13 2011 " "Info: Processing started: Fri Dec 09 19:12:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_1 -c lab_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_1 -c lab_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clockdiv " "Info: Assuming node \"clockdiv\" is an undefined clock" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockdiv" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk:clkassignstage\|clkstate " "Info: Detected ripple clock \"clk:clkassignstage\|clkstate\" as buffer" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk:clkassignstage\|clkstate" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockdiv register clk:clkassignstage\|Count\[0\] register clk:clkassignstage\|Count\[22\] 236.02 MHz 4.237 ns Internal " "Info: Clock \"clockdiv\" has Internal fmax of 236.02 MHz between source register \"clk:clkassignstage\|Count\[0\]\" and destination register \"clk:clkassignstage\|Count\[22\]\" (period= 4.237 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.995 ns + Longest register register " "Info: + Longest register to register delay is 3.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk:clkassignstage\|Count\[0\] 1 REG LCFF_X37_Y11_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y11_N9; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk:clkassignstage|Count[0] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.495 ns) 0.868 ns clk:clkassignstage\|Add0~1 2 COMB LCCOMB_X37_Y11_N8 2 " "Info: 2: + IC(0.373 ns) + CELL(0.495 ns) = 0.868 ns; Loc. = LCCOMB_X37_Y11_N8; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk:clkassignstage|Count[0] clk:clkassignstage|Add0~1 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.948 ns clk:clkassignstage\|Add0~3 3 COMB LCCOMB_X37_Y11_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.948 ns; Loc. = LCCOMB_X37_Y11_N10; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~1 clk:clkassignstage|Add0~3 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.028 ns clk:clkassignstage\|Add0~5 4 COMB LCCOMB_X37_Y11_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.028 ns; Loc. = LCCOMB_X37_Y11_N12; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~3 clk:clkassignstage|Add0~5 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.202 ns clk:clkassignstage\|Add0~7 5 COMB LCCOMB_X37_Y11_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.202 ns; Loc. = LCCOMB_X37_Y11_N14; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { clk:clkassignstage|Add0~5 clk:clkassignstage|Add0~7 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.282 ns clk:clkassignstage\|Add0~9 6 COMB LCCOMB_X37_Y11_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.282 ns; Loc. = LCCOMB_X37_Y11_N16; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~7 clk:clkassignstage|Add0~9 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.362 ns clk:clkassignstage\|Add0~11 7 COMB LCCOMB_X37_Y11_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.362 ns; Loc. = LCCOMB_X37_Y11_N18; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~9 clk:clkassignstage|Add0~11 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.442 ns clk:clkassignstage\|Add0~13 8 COMB LCCOMB_X37_Y11_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.442 ns; Loc. = LCCOMB_X37_Y11_N20; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~11 clk:clkassignstage|Add0~13 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.522 ns clk:clkassignstage\|Add0~15 9 COMB LCCOMB_X37_Y11_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.522 ns; Loc. = LCCOMB_X37_Y11_N22; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~13 clk:clkassignstage|Add0~15 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.602 ns clk:clkassignstage\|Add0~17 10 COMB LCCOMB_X37_Y11_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.602 ns; Loc. = LCCOMB_X37_Y11_N24; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~15 clk:clkassignstage|Add0~17 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.682 ns clk:clkassignstage\|Add0~19 11 COMB LCCOMB_X37_Y11_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.682 ns; Loc. = LCCOMB_X37_Y11_N26; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~17 clk:clkassignstage|Add0~19 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.762 ns clk:clkassignstage\|Add0~21 12 COMB LCCOMB_X37_Y11_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.762 ns; Loc. = LCCOMB_X37_Y11_N28; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~19 clk:clkassignstage|Add0~21 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.923 ns clk:clkassignstage\|Add0~23 13 COMB LCCOMB_X37_Y11_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 1.923 ns; Loc. = LCCOMB_X37_Y11_N30; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { clk:clkassignstage|Add0~21 clk:clkassignstage|Add0~23 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.003 ns clk:clkassignstage\|Add0~25 14 COMB LCCOMB_X37_Y10_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.003 ns; Loc. = LCCOMB_X37_Y10_N0; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~23 clk:clkassignstage|Add0~25 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.083 ns clk:clkassignstage\|Add0~27 15 COMB LCCOMB_X37_Y10_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.083 ns; Loc. = LCCOMB_X37_Y10_N2; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~25 clk:clkassignstage|Add0~27 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.163 ns clk:clkassignstage\|Add0~29 16 COMB LCCOMB_X37_Y10_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.163 ns; Loc. = LCCOMB_X37_Y10_N4; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~27 clk:clkassignstage|Add0~29 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.243 ns clk:clkassignstage\|Add0~31 17 COMB LCCOMB_X37_Y10_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.243 ns; Loc. = LCCOMB_X37_Y10_N6; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~29 clk:clkassignstage|Add0~31 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.323 ns clk:clkassignstage\|Add0~33 18 COMB LCCOMB_X37_Y10_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.323 ns; Loc. = LCCOMB_X37_Y10_N8; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~31 clk:clkassignstage|Add0~33 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.403 ns clk:clkassignstage\|Add0~35 19 COMB LCCOMB_X37_Y10_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.403 ns; Loc. = LCCOMB_X37_Y10_N10; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~33 clk:clkassignstage|Add0~35 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.483 ns clk:clkassignstage\|Add0~37 20 COMB LCCOMB_X37_Y10_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.483 ns; Loc. = LCCOMB_X37_Y10_N12; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~35 clk:clkassignstage|Add0~37 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.657 ns clk:clkassignstage\|Add0~39 21 COMB LCCOMB_X37_Y10_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 2.657 ns; Loc. = LCCOMB_X37_Y10_N14; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { clk:clkassignstage|Add0~37 clk:clkassignstage|Add0~39 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.737 ns clk:clkassignstage\|Add0~41 22 COMB LCCOMB_X37_Y10_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.737 ns; Loc. = LCCOMB_X37_Y10_N16; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~39 clk:clkassignstage|Add0~41 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.817 ns clk:clkassignstage\|Add0~43 23 COMB LCCOMB_X37_Y10_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.817 ns; Loc. = LCCOMB_X37_Y10_N18; Fanout = 2; COMB Node = 'clk:clkassignstage\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:clkassignstage|Add0~41 clk:clkassignstage|Add0~43 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.275 ns clk:clkassignstage\|Add0~44 24 COMB LCCOMB_X37_Y10_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 3.275 ns; Loc. = LCCOMB_X37_Y10_N20; Fanout = 1; COMB Node = 'clk:clkassignstage\|Add0~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { clk:clkassignstage|Add0~43 clk:clkassignstage|Add0~44 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 3.899 ns clk:clkassignstage\|Count~12 25 COMB LCCOMB_X37_Y10_N28 1 " "Info: 25: + IC(0.302 ns) + CELL(0.322 ns) = 3.899 ns; Loc. = LCCOMB_X37_Y10_N28; Fanout = 1; COMB Node = 'clk:clkassignstage\|Count~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { clk:clkassignstage|Add0~44 clk:clkassignstage|Count~12 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.995 ns clk:clkassignstage\|Count\[22\] 26 REG LCFF_X37_Y10_N29 3 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 3.995 ns; Loc. = LCFF_X37_Y10_N29; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clk:clkassignstage|Count~12 clk:clkassignstage|Count[22] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.320 ns ( 83.10 % ) " "Info: Total cell delay = 3.320 ns ( 83.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 16.90 % ) " "Info: Total interconnect delay = 0.675 ns ( 16.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { clk:clkassignstage|Count[0] clk:clkassignstage|Add0~1 clk:clkassignstage|Add0~3 clk:clkassignstage|Add0~5 clk:clkassignstage|Add0~7 clk:clkassignstage|Add0~9 clk:clkassignstage|Add0~11 clk:clkassignstage|Add0~13 clk:clkassignstage|Add0~15 clk:clkassignstage|Add0~17 clk:clkassignstage|Add0~19 clk:clkassignstage|Add0~21 clk:clkassignstage|Add0~23 clk:clkassignstage|Add0~25 clk:clkassignstage|Add0~27 clk:clkassignstage|Add0~29 clk:clkassignstage|Add0~31 clk:clkassignstage|Add0~33 clk:clkassignstage|Add0~35 clk:clkassignstage|Add0~37 clk:clkassignstage|Add0~39 clk:clkassignstage|Add0~41 clk:clkassignstage|Add0~43 clk:clkassignstage|Add0~44 clk:clkassignstage|Count~12 clk:clkassignstage|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { clk:clkassignstage|Count[0] {} clk:clkassignstage|Add0~1 {} clk:clkassignstage|Add0~3 {} clk:clkassignstage|Add0~5 {} clk:clkassignstage|Add0~7 {} clk:clkassignstage|Add0~9 {} clk:clkassignstage|Add0~11 {} clk:clkassignstage|Add0~13 {} clk:clkassignstage|Add0~15 {} clk:clkassignstage|Add0~17 {} clk:clkassignstage|Add0~19 {} clk:clkassignstage|Add0~21 {} clk:clkassignstage|Add0~23 {} clk:clkassignstage|Add0~25 {} clk:clkassignstage|Add0~27 {} clk:clkassignstage|Add0~29 {} clk:clkassignstage|Add0~31 {} clk:clkassignstage|Add0~33 {} clk:clkassignstage|Add0~35 {} clk:clkassignstage|Add0~37 {} clk:clkassignstage|Add0~39 {} clk:clkassignstage|Add0~41 {} clk:clkassignstage|Add0~43 {} clk:clkassignstage|Add0~44 {} clk:clkassignstage|Count~12 {} clk:clkassignstage|Count[22] {} } { 0.000ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv destination 2.859 ns + Shortest register " "Info: + Shortest clock path from clock \"clockdiv\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clockdiv~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clockdiv~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clockdiv clockdiv~clkctrl } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns clk:clkassignstage\|Count\[22\] 3 REG LCFF_X37_Y10_N29 3 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X37_Y10_N29; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clockdiv~clkctrl clk:clkassignstage|Count[22] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[22] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clockdiv\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clockdiv~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clockdiv~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clockdiv clockdiv~clkctrl } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns clk:clkassignstage\|Count\[0\] 3 REG LCFF_X37_Y11_N9 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X37_Y11_N9; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clockdiv~clkctrl clk:clkassignstage|Count[0] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[22] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { clk:clkassignstage|Count[0] clk:clkassignstage|Add0~1 clk:clkassignstage|Add0~3 clk:clkassignstage|Add0~5 clk:clkassignstage|Add0~7 clk:clkassignstage|Add0~9 clk:clkassignstage|Add0~11 clk:clkassignstage|Add0~13 clk:clkassignstage|Add0~15 clk:clkassignstage|Add0~17 clk:clkassignstage|Add0~19 clk:clkassignstage|Add0~21 clk:clkassignstage|Add0~23 clk:clkassignstage|Add0~25 clk:clkassignstage|Add0~27 clk:clkassignstage|Add0~29 clk:clkassignstage|Add0~31 clk:clkassignstage|Add0~33 clk:clkassignstage|Add0~35 clk:clkassignstage|Add0~37 clk:clkassignstage|Add0~39 clk:clkassignstage|Add0~41 clk:clkassignstage|Add0~43 clk:clkassignstage|Add0~44 clk:clkassignstage|Count~12 clk:clkassignstage|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { clk:clkassignstage|Count[0] {} clk:clkassignstage|Add0~1 {} clk:clkassignstage|Add0~3 {} clk:clkassignstage|Add0~5 {} clk:clkassignstage|Add0~7 {} clk:clkassignstage|Add0~9 {} clk:clkassignstage|Add0~11 {} clk:clkassignstage|Add0~13 {} clk:clkassignstage|Add0~15 {} clk:clkassignstage|Add0~17 {} clk:clkassignstage|Add0~19 {} clk:clkassignstage|Add0~21 {} clk:clkassignstage|Add0~23 {} clk:clkassignstage|Add0~25 {} clk:clkassignstage|Add0~27 {} clk:clkassignstage|Add0~29 {} clk:clkassignstage|Add0~31 {} clk:clkassignstage|Add0~33 {} clk:clkassignstage|Add0~35 {} clk:clkassignstage|Add0~37 {} clk:clkassignstage|Add0~39 {} clk:clkassignstage|Add0~41 {} clk:clkassignstage|Add0~43 {} clk:clkassignstage|Add0~44 {} clk:clkassignstage|Count~12 {} clk:clkassignstage|Count[22] {} } { 0.000ns 0.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[22] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y.LA R clockdiv 1.291 ns register " "Info: tsu for register \"y.LA\" (data pin = \"R\", clock pin = \"clockdiv\") is 1.291 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.925 ns + Longest pin register " "Info: + Longest pin to register delay is 8.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns R 1 PIN PIN_U14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_U14; Fanout = 8; PIN Node = 'R'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.648 ns) + CELL(0.541 ns) 8.032 ns Selector1~0 2 COMB LCCOMB_X40_Y25_N14 1 " "Info: 2: + IC(6.648 ns) + CELL(0.541 ns) = 8.032 ns; Loc. = LCCOMB_X40_Y25_N14; Fanout = 1; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { R Selector1~0 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.322 ns) 8.829 ns Selector1~2 3 COMB LCCOMB_X39_Y25_N0 1 " "Info: 3: + IC(0.475 ns) + CELL(0.322 ns) = 8.829 ns; Loc. = LCCOMB_X39_Y25_N0; Fanout = 1; COMB Node = 'Selector1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { Selector1~0 Selector1~2 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.925 ns y.LA 4 REG LCFF_X39_Y25_N1 5 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.925 ns; Loc. = LCFF_X39_Y25_N1; Fanout = 5; REG Node = 'y.LA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector1~2 y.LA } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 20.19 % ) " "Info: Total cell delay = 1.802 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 7.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.925 ns" { R Selector1~0 Selector1~2 y.LA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.925 ns" { R {} R~combout {} Selector1~0 {} Selector1~2 {} y.LA {} } { 0.000ns 0.000ns 6.648ns 0.475ns 0.000ns } { 0.000ns 0.843ns 0.541ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv destination 7.596 ns - Shortest register " "Info: - Shortest clock path from clock \"clockdiv\" to destination register is 7.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.879 ns) 3.633 ns clk:clkassignstage\|clkstate 2 REG LCFF_X36_Y11_N13 2 " "Info: 2: + IC(1.728 ns) + CELL(0.879 ns) = 3.633 ns; Loc. = LCFF_X36_Y11_N13; Fanout = 2; REG Node = 'clk:clkassignstage\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clockdiv clk:clkassignstage|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.369 ns) + CELL(0.000 ns) 6.002 ns clk:clkassignstage\|clkstate~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(2.369 ns) + CELL(0.000 ns) = 6.002 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'clk:clkassignstage\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 7.596 ns y.LA 4 REG LCFF_X39_Y25_N1 5 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 7.596 ns; Loc. = LCFF_X39_Y25_N1; Fanout = 5; REG Node = 'y.LA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk:clkassignstage|clkstate~clkctrl y.LA } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 33.00 % ) " "Info: Total cell delay = 2.507 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 67.00 % ) " "Info: Total interconnect delay = 5.089 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.596 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LA {} } { 0.000ns 0.000ns 1.728ns 2.369ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.925 ns" { R Selector1~0 Selector1~2 y.LA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.925 ns" { R {} R~combout {} Selector1~0 {} Selector1~2 {} y.LA {} } { 0.000ns 0.000ns 6.648ns 0.475ns 0.000ns } { 0.000ns 0.843ns 0.541ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.596 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LA {} } { 0.000ns 0.000ns 1.728ns 2.369ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clockdiv Lights\[6\] y.RA 19.214 ns register " "Info: tco from clock \"clockdiv\" to destination pin \"Lights\[6\]\" through register \"y.RA\" is 19.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv source 7.596 ns + Longest register " "Info: + Longest clock path from clock \"clockdiv\" to source register is 7.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.879 ns) 3.633 ns clk:clkassignstage\|clkstate 2 REG LCFF_X36_Y11_N13 2 " "Info: 2: + IC(1.728 ns) + CELL(0.879 ns) = 3.633 ns; Loc. = LCFF_X36_Y11_N13; Fanout = 2; REG Node = 'clk:clkassignstage\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clockdiv clk:clkassignstage|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.369 ns) + CELL(0.000 ns) 6.002 ns clk:clkassignstage\|clkstate~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(2.369 ns) + CELL(0.000 ns) = 6.002 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'clk:clkassignstage\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 7.596 ns y.RA 4 REG LCFF_X39_Y25_N31 6 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 7.596 ns; Loc. = LCFF_X39_Y25_N31; Fanout = 6; REG Node = 'y.RA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk:clkassignstage|clkstate~clkctrl y.RA } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 33.00 % ) " "Info: Total cell delay = 2.507 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 67.00 % ) " "Info: Total interconnect delay = 5.089 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.RA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.596 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.RA {} } { 0.000ns 0.000ns 1.728ns 2.369ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.341 ns + Longest register pin " "Info: + Longest register to pin delay is 11.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.RA 1 REG LCFF_X39_Y25_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y25_N31; Fanout = 6; REG Node = 'y.RA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.RA } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.457 ns) 2.507 ns Lights~2 2 COMB LCCOMB_X40_Y25_N16 1 " "Info: 2: + IC(2.050 ns) + CELL(0.457 ns) = 2.507 ns; Loc. = LCCOMB_X40_Y25_N16; Fanout = 1; COMB Node = 'Lights~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { y.RA Lights~2 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.544 ns) 3.858 ns Lights~3 3 COMB LCCOMB_X39_Y25_N20 2 " "Info: 3: + IC(0.807 ns) + CELL(0.544 ns) = 3.858 ns; Loc. = LCCOMB_X39_Y25_N20; Fanout = 2; COMB Node = 'Lights~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { Lights~2 Lights~3 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.643 ns) + CELL(2.840 ns) 11.341 ns Lights\[6\] 4 PIN PIN_D4 0 " "Info: 4: + IC(4.643 ns) + CELL(2.840 ns) = 11.341 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'Lights\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Lights~3 Lights[6] } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.841 ns ( 33.87 % ) " "Info: Total cell delay = 3.841 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 66.13 % ) " "Info: Total interconnect delay = 7.500 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.341 ns" { y.RA Lights~2 Lights~3 Lights[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.341 ns" { y.RA {} Lights~2 {} Lights~3 {} Lights[6] {} } { 0.000ns 2.050ns 0.807ns 4.643ns } { 0.000ns 0.457ns 0.544ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.RA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.596 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.RA {} } { 0.000ns 0.000ns 1.728ns 2.369ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.341 ns" { y.RA Lights~2 Lights~3 Lights[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.341 ns" { y.RA {} Lights~2 {} Lights~3 {} Lights[6] {} } { 0.000ns 2.050ns 0.807ns 4.643ns } { 0.000ns 0.457ns 0.544ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "y.LR H clockdiv 0.589 ns register " "Info: th for register \"y.LR\" (data pin = \"H\", clock pin = \"clockdiv\") is 0.589 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv destination 7.596 ns + Longest register " "Info: + Longest clock path from clock \"clockdiv\" to destination register is 7.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.879 ns) 3.633 ns clk:clkassignstage\|clkstate 2 REG LCFF_X36_Y11_N13 2 " "Info: 2: + IC(1.728 ns) + CELL(0.879 ns) = 3.633 ns; Loc. = LCFF_X36_Y11_N13; Fanout = 2; REG Node = 'clk:clkassignstage\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clockdiv clk:clkassignstage|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.369 ns) + CELL(0.000 ns) 6.002 ns clk:clkassignstage\|clkstate~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(2.369 ns) + CELL(0.000 ns) = 6.002 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'clk:clkassignstage\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 7.596 ns y.LR 4 REG LCFF_X39_Y25_N25 7 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 7.596 ns; Loc. = LCFF_X39_Y25_N25; Fanout = 7; REG Node = 'y.LR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk:clkassignstage|clkstate~clkctrl y.LR } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 33.00 % ) " "Info: Total cell delay = 2.507 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 67.00 % ) " "Info: Total interconnect delay = 5.089 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.596 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LR {} } { 0.000ns 0.000ns 1.728ns 2.369ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.293 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns H 1 PIN PIN_D3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_D3; Fanout = 8; PIN Node = 'H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.155 ns) + CELL(0.178 ns) 7.197 ns y~10 2 COMB LCCOMB_X39_Y25_N24 1 " "Info: 2: + IC(6.155 ns) + CELL(0.178 ns) = 7.197 ns; Loc. = LCCOMB_X39_Y25_N24; Fanout = 1; COMB Node = 'y~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { H y~10 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.293 ns y.LR 3 REG LCFF_X39_Y25_N25 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.293 ns; Loc. = LCFF_X39_Y25_N25; Fanout = 7; REG Node = 'y.LR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { y~10 y.LR } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 15.60 % ) " "Info: Total cell delay = 1.138 ns ( 15.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.155 ns ( 84.40 % ) " "Info: Total interconnect delay = 6.155 ns ( 84.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.293 ns" { H y~10 y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.293 ns" { H {} H~combout {} y~10 {} y.LR {} } { 0.000ns 0.000ns 6.155ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.596 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LR {} } { 0.000ns 0.000ns 1.728ns 2.369ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.293 ns" { H y~10 y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.293 ns" { H {} H~combout {} y~10 {} y.LR {} } { 0.000ns 0.000ns 6.155ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 19:12:13 2011 " "Info: Processing ended: Fri Dec 09 19:12:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
