<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="CLK_1MHZ::work"/><component name="CLK_6_5MHZ::work"/><component name="CLK_26MHZ::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="spi_test::work"/><component name="geiger_integration::work"/><component name="transceiver_integration::work"/><component name="master_mode::work"/><component name="full_sys::work"/><component name="memory_test::work"/><device die="M1IS8X8M2LDP" family="ProASIC3L" package="fg484"/><SmartGen version="8.0"/></workspace>