OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/sjh/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/tmp/17-uart_tx.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   uart_tx
Die area:                 ( 0 0 ) ( 150000 150000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1919
Number of terminals:      15
Number of snets:          2
Number of nets:           203

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 110.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 15278.
[INFO DRT-0033] mcon shape region query size = 20016.
[INFO DRT-0033] met1 shape region query size = 4783.
[INFO DRT-0033] via shape region query size = 960.
[INFO DRT-0033] met2 shape region query size = 583.
[INFO DRT-0033] via2 shape region query size = 768.
[INFO DRT-0033] met3 shape region query size = 582.
[INFO DRT-0033] via3 shape region query size = 768.
[INFO DRT-0033] met4 shape region query size = 240.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 330 pins.
[INFO DRT-0081]   Complete 92 unique inst patterns.
[INFO DRT-0084]   Complete 102 groups.
#scanned instances     = 1919
#unique  instances     = 110
#stdCellGenAp          = 2574
#stdCellValidPlanarAp  = 41
#stdCellValidViaAp     = 1916
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 631
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 117.29 (MB), peak = 117.29 (MB)

Number of guides:     1320

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 466.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 354.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 175.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 643 vertical wires in 1 frboxes and 363 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 42 vertical wires in 1 frboxes and 113 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.05 (MB), peak = 128.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.05 (MB), peak = 128.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 137.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 144.15 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 167.84 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 167.32 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:01, memory = 154.31 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:01, memory = 154.81 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:01, memory = 157.06 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:01, memory = 158.81 (MB).
    Completing 90% with 69 violations.
    elapsed time = 00:00:01, memory = 139.53 (MB).
    Completing 100% with 74 violations.
    elapsed time = 00:00:01, memory = 139.53 (MB).
[INFO DRT-0199]   Number of violations = 143.
Viol/Layer        met1   met2
Metal Spacing       20      0
Min Hole             1      0
Recheck             51     18
Short               46      7
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 481.53 (MB), peak = 481.53 (MB)
Total wire length = 4152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2154 um.
Total wire length on LAYER met2 = 1890 um.
Total wire length on LAYER met3 = 71 um.
Total wire length on LAYER met4 = 36 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1194.
Up-via summary (total 1194):.

-----------------------
 FR_MASTERSLICE       0
            li1     599
           met1     585
           met2       8
           met3       2
           met4       0
-----------------------
                   1194


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 143 violations.
    elapsed time = 00:00:00, memory = 490.28 (MB).
    Completing 20% with 143 violations.
    elapsed time = 00:00:00, memory = 502.90 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:00, memory = 483.25 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:00, memory = 503.00 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:01, memory = 514.75 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:01, memory = 493.15 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:01, memory = 495.15 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:01, memory = 495.27 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:01, memory = 497.52 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:01, memory = 500.27 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1
Metal Spacing        5
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.27 (MB), peak = 514.75 (MB)
Total wire length = 4151 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2191 um.
Total wire length on LAYER met2 = 1852 um.
Total wire length on LAYER met3 = 70 um.
Total wire length on LAYER met4 = 37 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1174.
Up-via summary (total 1174):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     566
           met2       8
           met3       2
           met4       0
-----------------------
                   1174


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 500.27 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 500.27 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 500.27 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 500.40 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:00, memory = 500.40 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:00, memory = 482.72 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:00, memory = 482.72 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:00, memory = 482.72 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:00, memory = 482.72 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:01, memory = 482.72 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Metal Spacing        3
Short               17
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 482.85 (MB), peak = 514.75 (MB)
Total wire length = 4125 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2154 um.
Total wire length on LAYER met2 = 1863 um.
Total wire length on LAYER met3 = 70 um.
Total wire length on LAYER met4 = 37 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1178.
Up-via summary (total 1178):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     570
           met2       8
           met3       2
           met4       0
-----------------------
                   1178


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 482.85 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 482.85 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 482.85 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 482.85 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 482.85 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 482.85 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 482.85 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 505.85 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 481.68 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 481.68 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 481.68 (MB), peak = 514.75 (MB)
Total wire length = 4135 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2114 um.
Total wire length on LAYER met2 = 1882 um.
Total wire length on LAYER met3 = 100 um.
Total wire length on LAYER met4 = 37 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1196.
Up-via summary (total 1196):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     578
           met2      18
           met3       2
           met4       0
-----------------------
                   1196


[INFO DRT-0198] Complete detail routing.
Total wire length = 4135 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2114 um.
Total wire length on LAYER met2 = 1882 um.
Total wire length on LAYER met3 = 100 um.
Total wire length on LAYER met4 = 37 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1196.
Up-via summary (total 1196):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     578
           met2      18
           met3       2
           met4       0
-----------------------
                   1196


[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:05, memory = 481.68 (MB), peak = 514.75 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/routing/uart_tx.odb'…
Writing netlist to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/routing/uart_tx.nl.v'…
Writing powered netlist to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/routing/uart_tx.pnl.v'…
Writing layout to '/openlane/designs/uart_tx/runs/RUN_2025.12.14_11.55.58/results/routing/uart_tx.def'…
