// Seed: 1757201131
module module_0 #(
    parameter id_1 = 32'd81,
    parameter id_4 = 32'd30
);
  parameter id_1 = 1;
  wand id_2;
  assign id_2 = -1;
  wire id_3, _id_4;
  logic [-1 : -1 'b0] id_5;
  logic [7:0] id_6;
  assign id_2 = id_3;
  assign id_6[-1'b0==-1] = -1;
  logic [id_4  +  -1 : id_1  |  1  |  -1] id_7 = id_4 == id_5;
endmodule
module module_1 (
    input  wand  id_0
    , id_4,
    input  tri1  id_1,
    output logic id_2
);
  always @(1) begin : LABEL_0
    id_2 <= id_1;
    if (1) begin : LABEL_1
      disable id_5;
    end
  end
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
