// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto_Crypto_Pipeline_POLY_ADD_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        DataRAM_address0,
        DataRAM_ce0,
        DataRAM_we0,
        DataRAM_d0,
        DataRAM_q0,
        DataRAM_address1,
        DataRAM_ce1,
        DataRAM_we1,
        DataRAM_d1,
        DataRAM_q1,
        DataRAM_3_address0,
        DataRAM_3_ce0,
        DataRAM_3_we0,
        DataRAM_3_d0,
        DataRAM_3_q0,
        DataRAM_3_address1,
        DataRAM_3_ce1,
        DataRAM_3_we1,
        DataRAM_3_d1,
        DataRAM_3_q1,
        DataRAM_6_address0,
        DataRAM_6_ce0,
        DataRAM_6_we0,
        DataRAM_6_d0,
        DataRAM_6_q0,
        DataRAM_6_address1,
        DataRAM_6_ce1,
        DataRAM_6_we1,
        DataRAM_6_d1,
        DataRAM_6_q1,
        DataRAM_9_address0,
        DataRAM_9_ce0,
        DataRAM_9_we0,
        DataRAM_9_d0,
        DataRAM_9_q0,
        DataRAM_9_address1,
        DataRAM_9_ce1,
        DataRAM_9_we1,
        DataRAM_9_d1,
        DataRAM_9_q1,
        RAMSel_cast,
        RAMSel1_cast
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] DataRAM_address0;
output   DataRAM_ce0;
output   DataRAM_we0;
output  [31:0] DataRAM_d0;
input  [31:0] DataRAM_q0;
output  [11:0] DataRAM_address1;
output   DataRAM_ce1;
output   DataRAM_we1;
output  [31:0] DataRAM_d1;
input  [31:0] DataRAM_q1;
output  [11:0] DataRAM_3_address0;
output   DataRAM_3_ce0;
output   DataRAM_3_we0;
output  [31:0] DataRAM_3_d0;
input  [31:0] DataRAM_3_q0;
output  [11:0] DataRAM_3_address1;
output   DataRAM_3_ce1;
output   DataRAM_3_we1;
output  [31:0] DataRAM_3_d1;
input  [31:0] DataRAM_3_q1;
output  [11:0] DataRAM_6_address0;
output   DataRAM_6_ce0;
output   DataRAM_6_we0;
output  [31:0] DataRAM_6_d0;
input  [31:0] DataRAM_6_q0;
output  [11:0] DataRAM_6_address1;
output   DataRAM_6_ce1;
output   DataRAM_6_we1;
output  [31:0] DataRAM_6_d1;
input  [31:0] DataRAM_6_q1;
output  [11:0] DataRAM_9_address0;
output   DataRAM_9_ce0;
output   DataRAM_9_we0;
output  [31:0] DataRAM_9_d0;
input  [31:0] DataRAM_9_q0;
output  [11:0] DataRAM_9_address1;
output   DataRAM_9_ce1;
output   DataRAM_9_we1;
output  [31:0] DataRAM_9_d1;
input  [31:0] DataRAM_9_q1;
input  [1:0] RAMSel_cast;
input  [1:0] RAMSel1_cast;

reg ap_idle;
reg[11:0] DataRAM_address0;
reg DataRAM_ce0;
reg DataRAM_we0;
reg[11:0] DataRAM_address1;
reg DataRAM_ce1;
reg DataRAM_we1;
reg[11:0] DataRAM_3_address0;
reg DataRAM_3_ce0;
reg DataRAM_3_we0;
reg[11:0] DataRAM_3_address1;
reg DataRAM_3_ce1;
reg DataRAM_3_we1;
reg[11:0] DataRAM_6_address0;
reg DataRAM_6_ce0;
reg DataRAM_6_we0;
reg[11:0] DataRAM_6_address1;
reg DataRAM_6_ce1;
reg DataRAM_6_we1;
reg[11:0] DataRAM_9_address0;
reg DataRAM_9_ce0;
reg DataRAM_9_we0;
reg[11:0] DataRAM_9_address1;
reg DataRAM_9_ce1;
reg DataRAM_9_we1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] tmp_reg_474;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
wire   [31:0] grp_fu_240_p6;
reg   [31:0] reg_292;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_253_p6;
reg   [31:0] reg_296;
wire   [31:0] grp_fu_266_p6;
reg   [31:0] reg_300;
wire   [31:0] grp_fu_279_p6;
reg   [31:0] reg_304;
wire   [31:0] grp_fu_326_p3;
reg   [31:0] reg_360;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] grp_fu_352_p3;
reg   [31:0] reg_368;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] RAMSel_cast_read_reg_468;
wire   [0:0] tmp_fu_384_p3;
wire   [11:0] empty_fu_400_p1;
reg   [11:0] empty_reg_478;
reg   [11:0] DataRAM_addr_6_reg_484;
reg   [11:0] DataRAM_3_addr_6_reg_489;
reg   [11:0] DataRAM_6_addr_6_reg_494;
reg   [11:0] DataRAM_9_addr_6_reg_499;
reg   [11:0] DataRAM_addr_reg_504;
reg   [11:0] DataRAM_3_addr_reg_509;
reg   [11:0] DataRAM_6_addr_reg_514;
reg   [11:0] DataRAM_9_addr_reg_519;
reg   [11:0] DataRAM_addr_7_reg_524;
reg   [11:0] DataRAM_addr_7_reg_524_pp0_iter1_reg;
reg   [11:0] DataRAM_3_addr_7_reg_529;
reg   [11:0] DataRAM_3_addr_7_reg_529_pp0_iter1_reg;
reg   [11:0] DataRAM_6_addr_7_reg_534;
reg   [11:0] DataRAM_6_addr_7_reg_534_pp0_iter1_reg;
reg   [11:0] DataRAM_9_addr_7_reg_539;
reg   [11:0] DataRAM_9_addr_7_reg_539_pp0_iter1_reg;
reg   [11:0] DataRAM_addr_8_reg_544;
reg   [11:0] DataRAM_addr_8_reg_544_pp0_iter1_reg;
reg   [11:0] DataRAM_3_addr_8_reg_549;
reg   [11:0] DataRAM_3_addr_8_reg_549_pp0_iter1_reg;
reg   [11:0] DataRAM_6_addr_8_reg_554;
reg   [11:0] DataRAM_6_addr_8_reg_554_pp0_iter1_reg;
reg   [11:0] DataRAM_9_addr_8_reg_559;
reg   [11:0] DataRAM_9_addr_8_reg_559_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_4_cast71_fu_392_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln119_fu_410_p1;
wire   [63:0] zext_ln119_1_fu_434_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln119_2_fu_447_p1;
reg   [12:0] j_4_fu_60;
wire   [12:0] add_ln116_fu_418_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage2;
wire   [31:0] grp_fu_308_p2;
wire   [0:0] grp_fu_314_p2;
wire   [31:0] grp_fu_320_p2;
wire   [31:0] grp_fu_334_p2;
wire   [0:0] grp_fu_340_p2;
wire   [31:0] grp_fu_346_p2;
wire   [11:0] or_ln116_fu_404_p2;
wire   [11:0] or_ln116_1_fu_429_p2;
wire   [11:0] or_ln116_2_fu_442_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U245(
    .din0(DataRAM_q1),
    .din1(DataRAM_3_q1),
    .din2(DataRAM_6_q1),
    .din3(DataRAM_9_q1),
    .din4(RAMSel_cast),
    .dout(grp_fu_240_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U246(
    .din0(DataRAM_q1),
    .din1(DataRAM_3_q1),
    .din2(DataRAM_6_q1),
    .din3(DataRAM_9_q1),
    .din4(RAMSel1_cast),
    .dout(grp_fu_253_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U247(
    .din0(DataRAM_q0),
    .din1(DataRAM_3_q0),
    .din2(DataRAM_6_q0),
    .din3(DataRAM_9_q0),
    .din4(RAMSel_cast),
    .dout(grp_fu_266_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U248(
    .din0(DataRAM_q0),
    .din1(DataRAM_3_q0),
    .din2(DataRAM_6_q0),
    .din3(DataRAM_9_q0),
    .din4(RAMSel1_cast),
    .dout(grp_fu_279_p6)
);

Crypto_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_384_p3 == 1'd0))) begin
            j_4_fu_60 <= add_ln116_fu_418_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_4_fu_60 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_384_p3 == 1'd0))) begin
        DataRAM_3_addr_6_reg_489 <= j_4_cast71_fu_392_p1;
        DataRAM_3_addr_reg_509[11 : 1] <= zext_ln119_fu_410_p1[11 : 1];
        DataRAM_6_addr_6_reg_494 <= j_4_cast71_fu_392_p1;
        DataRAM_6_addr_reg_514[11 : 1] <= zext_ln119_fu_410_p1[11 : 1];
        DataRAM_9_addr_6_reg_499 <= j_4_cast71_fu_392_p1;
        DataRAM_9_addr_reg_519[11 : 1] <= zext_ln119_fu_410_p1[11 : 1];
        DataRAM_addr_6_reg_484 <= j_4_cast71_fu_392_p1;
        DataRAM_addr_reg_504[11 : 1] <= zext_ln119_fu_410_p1[11 : 1];
        empty_reg_478 <= empty_fu_400_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_addr_7_reg_529[0] <= zext_ln119_1_fu_434_p1[0];
DataRAM_3_addr_7_reg_529[11 : 2] <= zext_ln119_1_fu_434_p1[11 : 2];
        DataRAM_3_addr_8_reg_549[11 : 2] <= zext_ln119_2_fu_447_p1[11 : 2];
        DataRAM_6_addr_7_reg_534[0] <= zext_ln119_1_fu_434_p1[0];
DataRAM_6_addr_7_reg_534[11 : 2] <= zext_ln119_1_fu_434_p1[11 : 2];
        DataRAM_6_addr_8_reg_554[11 : 2] <= zext_ln119_2_fu_447_p1[11 : 2];
        DataRAM_9_addr_7_reg_539[0] <= zext_ln119_1_fu_434_p1[0];
DataRAM_9_addr_7_reg_539[11 : 2] <= zext_ln119_1_fu_434_p1[11 : 2];
        DataRAM_9_addr_8_reg_559[11 : 2] <= zext_ln119_2_fu_447_p1[11 : 2];
        DataRAM_addr_7_reg_524[0] <= zext_ln119_1_fu_434_p1[0];
DataRAM_addr_7_reg_524[11 : 2] <= zext_ln119_1_fu_434_p1[11 : 2];
        DataRAM_addr_8_reg_544[11 : 2] <= zext_ln119_2_fu_447_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_addr_7_reg_529_pp0_iter1_reg[0] <= DataRAM_3_addr_7_reg_529[0];
DataRAM_3_addr_7_reg_529_pp0_iter1_reg[11 : 2] <= DataRAM_3_addr_7_reg_529[11 : 2];
        DataRAM_3_addr_8_reg_549_pp0_iter1_reg[11 : 2] <= DataRAM_3_addr_8_reg_549[11 : 2];
        DataRAM_6_addr_7_reg_534_pp0_iter1_reg[0] <= DataRAM_6_addr_7_reg_534[0];
DataRAM_6_addr_7_reg_534_pp0_iter1_reg[11 : 2] <= DataRAM_6_addr_7_reg_534[11 : 2];
        DataRAM_6_addr_8_reg_554_pp0_iter1_reg[11 : 2] <= DataRAM_6_addr_8_reg_554[11 : 2];
        DataRAM_9_addr_7_reg_539_pp0_iter1_reg[0] <= DataRAM_9_addr_7_reg_539[0];
DataRAM_9_addr_7_reg_539_pp0_iter1_reg[11 : 2] <= DataRAM_9_addr_7_reg_539[11 : 2];
        DataRAM_9_addr_8_reg_559_pp0_iter1_reg[11 : 2] <= DataRAM_9_addr_8_reg_559[11 : 2];
        DataRAM_addr_7_reg_524_pp0_iter1_reg[0] <= DataRAM_addr_7_reg_524[0];
DataRAM_addr_7_reg_524_pp0_iter1_reg[11 : 2] <= DataRAM_addr_7_reg_524[11 : 2];
        DataRAM_addr_8_reg_544_pp0_iter1_reg[11 : 2] <= DataRAM_addr_8_reg_544[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_292 <= grp_fu_240_p6;
        reg_296 <= grp_fu_253_p6;
        reg_300 <= grp_fu_266_p6;
        reg_304 <= grp_fu_279_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_360 <= grp_fu_326_p3;
        reg_368 <= grp_fu_352_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_474 <= ap_sig_allocacmp_j[32'd12];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_3_address0 = DataRAM_3_addr_8_reg_549_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_3_address0 = DataRAM_3_addr_reg_509;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_address0 = zext_ln119_2_fu_447_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_address0 = zext_ln119_fu_410_p1;
    end else begin
        DataRAM_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_3_address1 = DataRAM_3_addr_7_reg_529_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_3_address1 = DataRAM_3_addr_6_reg_489;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_address1 = zext_ln119_1_fu_434_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_address1 = j_4_cast71_fu_392_p1;
    end else begin
        DataRAM_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_3_ce0 = 1'b1;
    end else begin
        DataRAM_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_3_ce1 = 1'b1;
    end else begin
        DataRAM_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_3_we0 = 1'b1;
    end else begin
        DataRAM_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_3_we1 = 1'b1;
    end else begin
        DataRAM_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_6_address0 = DataRAM_6_addr_8_reg_554_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_6_address0 = DataRAM_6_addr_reg_514;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_6_address0 = zext_ln119_2_fu_447_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_6_address0 = zext_ln119_fu_410_p1;
    end else begin
        DataRAM_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_6_address1 = DataRAM_6_addr_7_reg_534_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_6_address1 = DataRAM_6_addr_6_reg_494;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_6_address1 = zext_ln119_1_fu_434_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_6_address1 = j_4_cast71_fu_392_p1;
    end else begin
        DataRAM_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_6_ce0 = 1'b1;
    end else begin
        DataRAM_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_6_ce1 = 1'b1;
    end else begin
        DataRAM_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_6_we0 = 1'b1;
    end else begin
        DataRAM_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_6_we1 = 1'b1;
    end else begin
        DataRAM_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_9_address0 = DataRAM_9_addr_8_reg_559_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_9_address0 = DataRAM_9_addr_reg_519;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_9_address0 = zext_ln119_2_fu_447_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_9_address0 = zext_ln119_fu_410_p1;
    end else begin
        DataRAM_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_9_address1 = DataRAM_9_addr_7_reg_539_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_9_address1 = DataRAM_9_addr_6_reg_499;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_9_address1 = zext_ln119_1_fu_434_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_9_address1 = j_4_cast71_fu_392_p1;
    end else begin
        DataRAM_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_9_ce0 = 1'b1;
    end else begin
        DataRAM_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_9_ce1 = 1'b1;
    end else begin
        DataRAM_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_9_we0 = 1'b1;
    end else begin
        DataRAM_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_9_we1 = 1'b1;
    end else begin
        DataRAM_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_address0 = DataRAM_addr_8_reg_544_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_address0 = DataRAM_addr_reg_504;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_address0 = zext_ln119_2_fu_447_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_address0 = zext_ln119_fu_410_p1;
    end else begin
        DataRAM_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_address1 = DataRAM_addr_7_reg_524_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_address1 = DataRAM_addr_6_reg_484;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_address1 = zext_ln119_1_fu_434_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_address1 = j_4_cast71_fu_392_p1;
    end else begin
        DataRAM_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_ce0 = 1'b1;
    end else begin
        DataRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_ce1 = 1'b1;
    end else begin
        DataRAM_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (2'd0 == RAMSel_cast_read_reg_468) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_we0 = 1'b1;
    end else begin
        DataRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (2'd0 == RAMSel_cast_read_reg_468) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_474 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_468) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_we1 = 1'b1;
    end else begin
        DataRAM_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_474 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 13'd0;
    end else begin
        ap_sig_allocacmp_j = j_4_fu_60;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataRAM_3_d0 = reg_368;

assign DataRAM_3_d1 = reg_360;

assign DataRAM_6_d0 = reg_368;

assign DataRAM_6_d1 = reg_360;

assign DataRAM_9_d0 = reg_368;

assign DataRAM_9_d1 = reg_360;

assign DataRAM_d0 = reg_368;

assign DataRAM_d1 = reg_360;

assign RAMSel_cast_read_reg_468 = RAMSel_cast;

assign add_ln116_fu_418_p2 = (ap_sig_allocacmp_j + 13'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign empty_fu_400_p1 = ap_sig_allocacmp_j[11:0];

assign grp_fu_308_p2 = (reg_296 + reg_292);

assign grp_fu_314_p2 = (($signed(grp_fu_308_p2) < $signed(32'd1073750017)) ? 1'b1 : 1'b0);

assign grp_fu_320_p2 = ($signed(grp_fu_308_p2) + $signed(32'd3221217279));

assign grp_fu_326_p3 = ((grp_fu_314_p2[0:0] == 1'b1) ? grp_fu_308_p2 : grp_fu_320_p2);

assign grp_fu_334_p2 = (reg_304 + reg_300);

assign grp_fu_340_p2 = (($signed(grp_fu_334_p2) < $signed(32'd1073750017)) ? 1'b1 : 1'b0);

assign grp_fu_346_p2 = ($signed(grp_fu_334_p2) + $signed(32'd3221217279));

assign grp_fu_352_p3 = ((grp_fu_340_p2[0:0] == 1'b1) ? grp_fu_334_p2 : grp_fu_346_p2);

assign j_4_cast71_fu_392_p1 = ap_sig_allocacmp_j;

assign or_ln116_1_fu_429_p2 = (empty_reg_478 | 12'd2);

assign or_ln116_2_fu_442_p2 = (empty_reg_478 | 12'd3);

assign or_ln116_fu_404_p2 = (empty_fu_400_p1 | 12'd1);

assign tmp_fu_384_p3 = ap_sig_allocacmp_j[32'd12];

assign zext_ln119_1_fu_434_p1 = or_ln116_1_fu_429_p2;

assign zext_ln119_2_fu_447_p1 = or_ln116_2_fu_442_p2;

assign zext_ln119_fu_410_p1 = or_ln116_fu_404_p2;

always @ (posedge ap_clk) begin
    DataRAM_addr_reg_504[0] <= 1'b1;
    DataRAM_3_addr_reg_509[0] <= 1'b1;
    DataRAM_6_addr_reg_514[0] <= 1'b1;
    DataRAM_9_addr_reg_519[0] <= 1'b1;
    DataRAM_addr_7_reg_524[1] <= 1'b1;
    DataRAM_addr_7_reg_524_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_3_addr_7_reg_529[1] <= 1'b1;
    DataRAM_3_addr_7_reg_529_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_6_addr_7_reg_534[1] <= 1'b1;
    DataRAM_6_addr_7_reg_534_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_9_addr_7_reg_539[1] <= 1'b1;
    DataRAM_9_addr_7_reg_539_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_addr_8_reg_544[1:0] <= 2'b11;
    DataRAM_addr_8_reg_544_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_3_addr_8_reg_549[1:0] <= 2'b11;
    DataRAM_3_addr_8_reg_549_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_6_addr_8_reg_554[1:0] <= 2'b11;
    DataRAM_6_addr_8_reg_554_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_9_addr_8_reg_559[1:0] <= 2'b11;
    DataRAM_9_addr_8_reg_559_pp0_iter1_reg[1:0] <= 2'b11;
end

endmodule //Crypto_Crypto_Pipeline_POLY_ADD_LOOP
