
*** Running vivado
    with args -log cpu_design_axi_simple_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_axi_simple_master_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_design_axi_simple_master_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 354.387 ; gain = 58.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cpu_design_axi_simple_master_0_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 819.555 ; gain = 178.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_axi_simple_master_0_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_axi_simple_master_0_0/synth/cpu_design_axi_simple_master_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_simple_master_v1_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/421b/hdl/axi_simple_master_v1_0.v:64]
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_simple_master_v1_0' (1#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/421b/hdl/axi_simple_master_v1_0.v:64]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_axi_simple_master_0_0' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_axi_simple_master_0_0/synth/cpu_design_axi_simple_master_0_0.v:57]
WARNING: [Synth 8-3331] design axi_simple_master_v1_0 has unconnected port m00_axi_aclk
WARNING: [Synth 8-3331] design axi_simple_master_v1_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design axi_simple_master_v1_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design axi_simple_master_v1_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design axi_simple_master_v1_0 has unconnected port m00_axi_ruser[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 885.879 ; gain = 245.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 885.879 ; gain = 245.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 885.879 ; gain = 245.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 912.082 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 912.082 ; gain = 271.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 912.082 ; gain = 271.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 912.082 ; gain = 271.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 912.082 ; gain = 271.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_wuser[0] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_axi_simple_master_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design cpu_design_axi_simple_master_0_0 has unconnected port m00_axi_aclk
WARNING: [Synth 8-3331] design cpu_design_axi_simple_master_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design cpu_design_axi_simple_master_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design cpu_design_axi_simple_master_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design cpu_design_axi_simple_master_0_0 has unconnected port m00_axi_ruser[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 912.082 ; gain = 271.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 963.422 ; gain = 322.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 963.422 ; gain = 322.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 973.113 ; gain = 332.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 988.918 ; gain = 321.910
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 988.918 ; gain = 348.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:45 . Memory (MB): peak = 1013.973 ; gain = 627.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_axi_simple_master_0_0_synth_1/cpu_design_axi_simple_master_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_design_axi_simple_master_0_0, cache-ID = 28b87fe2dd741c53
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_axi_simple_master_0_0_synth_1/cpu_design_axi_simple_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_axi_simple_master_0_0_utilization_synth.rpt -pb cpu_design_axi_simple_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 01:04:05 2019...
