{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487195437908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487195437913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:50:37 2017 " "Processing started: Wed Feb 15 15:50:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487195437913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487195437913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487195437913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487195438447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MER_device_15.qxp 1 1 " "Found 1 design units, including 1 entities, in source file MER_device_15.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 MER_device " "Found entity 1: MER_device" {  } { { "MER_device_15.qxp" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/MER_device_15.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_lut_flt " "Found entity 1: srrc_tx_lut_flt" {  } { { "../../design/srrc_tx_lut_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_flt " "Found entity 1: srrc_tx_flt" {  } { { "../../design/srrc_tx_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_rx_flt " "Found entity 1: srrc_rx_flt" {  } { { "../../design/srrc_rx_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer_4_ask " "Found entity 1: slicer_4_ask" {  } { { "../../design/slicer_4_ask.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_level_gen " "Found entity 1: ref_level_gen" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_16_qam " "Found entity 1: mapper_16_qam" {  } { { "../../design/mapper_16_qam.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_4_ask_ref " "Found entity 1: mapper_4_ask_ref" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_22_max.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/lfsr_22_max.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_22_max " "Found entity 1: lfsr_22_max" {  } { { "../../design/lfsr_22_max.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_22_max.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195438993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195438993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_sq_gen " "Found entity 1: err_sq_gen" {  } { { "../../design/err_sq_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195439010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195439010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_dc_gen " "Found entity 1: err_dc_gen" {  } { { "../../design/err_dc_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195439027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195439027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195439040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195439040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2_exam_top.v 1 1 " "Found 1 design units, including 1 entities, in source file d2_exam_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 d2_exam_top " "Found entity 1: d2_exam_top" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487195439057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487195439057 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "avg_power_out d2_exam_top.v(132) " "Verilog HDL error at d2_exam_top.v(132): object \"avg_power_out\" is not declared" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 132 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1487195439062 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487195439330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 15 15:50:39 2017 " "Processing ended: Wed Feb 15 15:50:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487195439330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487195439330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487195439330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487195439330 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487195439976 ""}
