// Seed: 2615593108
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4
    , id_7,
    output id_5,
    output id_6
);
  assign id_6[1] = 1;
endmodule
