Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Thu Dec 19 19:32:32 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.179        0.000                      0                27673        0.015        0.000                      0                27673        3.750        0.000                       0                  9694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.179        0.000                      0                27673        0.015        0.000                      0                27673        3.750        0.000                       0                  9694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 2.710ns (33.545%)  route 5.369ns (66.455%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[7])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[7]
                         net (fo=1, routed)           1.137     8.490    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[7]
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.614 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_51/O
                         net (fo=1, routed)           0.918     9.532    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_17
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.656 r  design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.467    11.123    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[7]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.613    12.792    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.301    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 2.710ns (33.686%)  route 5.335ns (66.314%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[7])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[7]
                         net (fo=1, routed)           1.137     8.490    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[7]
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.614 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_51/O
                         net (fo=1, routed)           0.918     9.532    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_17
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.656 r  design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.433    11.089    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.618    12.797    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.306    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 2.710ns (33.955%)  route 5.271ns (66.045%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[12])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[12]
                         net (fo=1, routed)           0.948     8.300    design_1_i/network_dma/network_0/inst/grp_padding2d_fix16_fu_297/input_r_address0[0]
    SLICE_X21Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.424 f  design_1_i/network_dma/network_0/inst/grp_padding2d_fix16_fu_297/ram_reg_0_i_29__0/O
                         net (fo=1, routed)           0.954     9.378    design_1_i/network_dma/network_0/inst/grp_padding2d_fix16_fu_297/ram_reg_0_i_29__0_n_4
    SLICE_X26Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.502 r  design_1_i/network_dma/network_0/inst/grp_padding2d_fix16_fu_297/ram_reg_0_i_3/O
                         net (fo=8, routed)           1.523    11.025    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[12]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.613    12.792    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.301    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 2.710ns (33.998%)  route 5.261ns (66.002%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[2])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[2]
                         net (fo=1, routed)           0.936     8.289    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[2]
    SLICE_X19Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.413 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.965     9.378    design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.502 r  design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.513    11.015    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[2]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.613    12.792    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.301    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 2.710ns (34.119%)  route 5.233ns (65.881%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[10]
                         net (fo=1, routed)           0.921     8.274    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[10]
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.398 f  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.935     9.333    design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_11
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.457 r  design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_5/O
                         net (fo=8, routed)           1.530    10.987    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[10]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.613    12.792    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.301    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 2.710ns (34.320%)  route 5.186ns (65.680%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[1]
                         net (fo=1, routed)           0.989     8.342    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[1]
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_80/O
                         net (fo=1, routed)           0.837     9.303    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.427 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_i_14/O
                         net (fo=8, routed)           1.514    10.940    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[1]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.613    12.792    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.301    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 2.710ns (34.369%)  route 5.175ns (65.631%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[1]
                         net (fo=1, routed)           0.989     8.342    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[1]
    SLICE_X20Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.466 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_80/O
                         net (fo=1, routed)           0.837     9.303    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.427 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_i_14/O
                         net (fo=8, routed)           1.502    10.929    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[1]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.618    12.797    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.306    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 2.710ns (34.512%)  route 5.142ns (65.488%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[5])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[5]
                         net (fo=1, routed)           1.009     8.361    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[5]
    SLICE_X24Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.485 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_61/O
                         net (fo=1, routed)           0.792     9.277    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_9
    SLICE_X27Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.401 r  design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.495    10.896    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.613    12.792    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.301    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 2.710ns (34.512%)  route 5.142ns (65.488%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[10]
                         net (fo=1, routed)           0.921     8.274    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[10]
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.398 f  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.935     9.333    design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_11
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.457 r  design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_5/O
                         net (fo=8, routed)           1.439    10.896    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[10]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.618    12.797    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.306    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.820ns  (logic 2.710ns (34.656%)  route 5.110ns (65.344%))
  Logic Levels:           4  (DSP48E1=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.750     3.044    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X20Y14         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.518     3.562 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[1]/Q
                         net (fo=15, routed)          1.170     4.732    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[1]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124     4.856 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_7/O
                         net (fo=1, routed)           0.676     5.532    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[3]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      1.820     7.352 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[11]
                         net (fo=1, routed)           1.029     8.381    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/grp_depthwise_conv2d_fix_2_fu_315_input_r_address0[11]
    SLICE_X24Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.505 r  design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ram_reg_0_i_31__0/O
                         net (fo=1, routed)           0.712     9.217    design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_13
    SLICE_X29Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.341 r  design_1_i/network_dma/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_4/O
                         net (fo=8, routed)           1.523    10.864    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        1.613    12.792    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.301    design_1_i/network_dma/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.368%)  route 0.226ns (61.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.589     0.924    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X9Y31          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.226     1.292    design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.898     1.264    design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.981    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     1.277    design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.555     0.891    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y53         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]/Q
                         net (fo=1, routed)           0.208     1.240    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[65]
    SLICE_X51Y51         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.821     1.187    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y51         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[37]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.070     1.222    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.077%)  route 0.170ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.555     0.891    design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X46Y57         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/Q
                         net (fo=1, routed)           0.170     1.225    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[25]
    SLICE_X50Y56         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.820     1.186    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y56         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.052     1.203    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.555%)  route 0.214ns (53.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.556     0.891    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X49Y33         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai_reg[0]/Q
                         net (fo=2, routed)           0.214     1.246    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_fifo_mssai
    SLICE_X50Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.291 r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_data_in[2]
    SLICE_X50Y33         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.818     1.184    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y33         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.120     1.269    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.367%)  route 0.157ns (38.633%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.557     0.893    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y51         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.157     1.190    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[11]
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.235 r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_2/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_2_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.298 r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.298    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1_n_4
    SLICE_X44Y49         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.830     1.196    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y49         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_2_reg_416_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_reg_98_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.555     0.891    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/ap_clk
    SLICE_X50Y12         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_2_reg_416_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_2_reg_416_reg[3]/Q
                         net (fo=1, routed)           0.158     1.196    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_2_reg_416[3]
    SLICE_X49Y12         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_reg_98_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.825     1.191    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/ap_clk
    SLICE_X49Y12         FDRE                                         r  design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_reg_98_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.012     1.168    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/out_d_reg_98_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.074%)  route 0.229ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.559     0.895    design_1_i/network_dma/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X33Y52         FDRE                                         r  design_1_i/network_dma/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/network_dma/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[37]/Q
                         net (fo=1, routed)           0.229     1.265    design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[30]
    SLICE_X33Y46         FDRE                                         r  design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.830     1.196    design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X33Y46         FDRE                                         r  design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/network_dma/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.506%)  route 0.204ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.553     0.889    design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y52         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/Q
                         net (fo=1, routed)           0.204     1.257    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[18]
    SLICE_X50Y49         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.826     1.192    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.063     1.225    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.386%)  route 0.236ns (62.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.557     0.893    design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y52         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/Q
                         net (fo=1, routed)           0.236     1.270    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[1]
    SLICE_X49Y48         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.830     1.196    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y48         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.388%)  route 0.197ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.552     0.888    design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y55         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/network_dma/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/Q
                         net (fo=1, routed)           0.197     1.249    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[21]
    SLICE_X50Y48         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9695, routed)        0.826     1.192    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y48         FDRE                                         r  design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.052     1.214    design_1_i/network_dma/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y9    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_fu_435/network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y1    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_fu_451/network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y3    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_4_fu_443/network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y4    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_3_fu_384/network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y5    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4    design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_1_fu_394/network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y8    design_1_i/network_dma/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y0    design_1_i/network_dma/network_0/inst/grp_max_pooling2d_fix16_fu_363/tmp1_reg_570_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y4   design_1_i/network_dma/network_0/inst/grp_pointwise_conv2d_fix_3_fu_384/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y41   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y46   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y46   design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



