<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_IP_processing_system7_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_IP_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_IP_xbar_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_IP_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_IP_auto_cc_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_IP_auto_pc_1_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_IP_auto_pc_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_IP_auto_cc_1_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_IP_auto_cc_0_synth_1"/>
	</Run>
	<Run Id="design_IP_auto_cc_2_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/design_IP_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_IP_processing_system7_0_0_synth_1"/>
		<Parent Id="design_IP_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_IP_xbar_0_synth_1"/>
		<Parent Id="design_IP_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="design_IP_auto_cc_0_synth_1"/>
		<Parent Id="design_IP_auto_pc_1_synth_1"/>
		<Parent Id="design_IP_auto_pc_0_synth_1"/>
		<Parent Id="design_IP_auto_cc_1_synth_1"/>
		<Parent Id="design_IP_auto_cc_2_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul64/Demo_IP_HLS_mul64.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_IP_processing_system7_0_0_synth_1"/>
		<Parent Id="design_IP_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_IP_xbar_0_synth_1"/>
		<Parent Id="design_IP_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="design_IP_auto_cc_0_synth_1"/>
		<Parent Id="design_IP_auto_pc_1_synth_1"/>
		<Parent Id="design_IP_auto_pc_0_synth_1"/>
		<Parent Id="design_IP_auto_cc_1_synth_1"/>
		<Parent Id="design_IP_auto_cc_2_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

