#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul  3 22:34:47 2025
# Process ID: 19440
# Current directory: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20888 Y:\Code\Digital_Design_MCU\v20_MCU_FULL_RW\prj\MCU_FULL_RW\MCU_FULL_RW.xpr
# Log file: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 965.012 ; gain = 226.309
update_compile_order -fileset sources_1
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:35:49 on Jul 03,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 22:35:49 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:35:49 on Jul 03,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 22:35:49 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:35:49 on Jul 03,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:35:49 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:35:50 on Jul 03,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:35:50 on Jul 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=2788)
close_project
create_project v200_MCU_multi Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
set_property compxlib.modelsim_compiled_library_dir E:/modeltech64_2020.4/vivado2019.2_lib [current_project]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {55.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {39.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18.125} CONFIG.CLKOUT1_JITTER {238.526} CONFIG.CLKOUT1_PHASE_ERROR {233.925}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 12 clk_wiz_0_synth_1
[Fri Jul  4 01:54:55 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {16} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/FFT_input.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/FFT_input.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/FFT_input.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Fri Jul  4 01:55:56 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_0 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_0} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_0' to 'imem_0' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_0.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
launch_runs -jobs 12 imem_0_synth_1
[Fri Jul  4 01:56:45 2025] Launched imem_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_1 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_1.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
launch_runs -jobs 12 dist_mem_gen_1_synth_1
[Fri Jul  4 01:57:27 2025] Launched dist_mem_gen_1_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/dist_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_1 y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci
INFO: [Project 1-386] Moving file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci' from fileset 'dist_mem_gen_1' to fileset 'sources_1'.
file delete -force y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_1 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_1} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe}] [get_ips imem_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_1' to 'imem_1' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_1.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_1'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_1'...
catch { config_ip_cache -export [get_ips -all imem_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP imem_1, cache-ID = 2112b1ddfadc3a9c; cache size = 0.231 MB.
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci'
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_2 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_2} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_2.coe}] [get_ips imem_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_2' to 'imem_2' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_2.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_2'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_2'...
catch { config_ip_cache -export [get_ips -all imem_2] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
launch_runs -jobs 12 imem_2_synth_1
[Fri Jul  4 01:59:18 2025] Launched imem_2_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_2_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_3 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_3} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_3.coe}] [get_ips imem_3]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_3' to 'imem_3' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_3.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_3.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_3'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_3'...
catch { config_ip_cache -export [get_ips -all imem_3] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
launch_runs -jobs 12 imem_3_synth_1
[Fri Jul  4 02:00:09 2025] Launched imem_3_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_3_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_4 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_4} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_4.coe}] [get_ips imem_4]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_4' to 'imem_4' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_4.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_4.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_4'...
update_compile_order -fileset sources_1
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_4'...
catch { config_ip_cache -export [get_ips -all imem_4] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
launch_runs -jobs 12 imem_4_synth_1
[Fri Jul  4 02:00:48 2025] Launched imem_4_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_4_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_5 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_5} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_5.coe}] [get_ips imem_5]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_5' to 'imem_5' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_5.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_5.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_5'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_5'...
catch { config_ip_cache -export [get_ips -all imem_5] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
launch_runs -jobs 12 imem_5_synth_1
[Fri Jul  4 02:01:21 2025] Launched imem_5_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_5_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_6 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_6} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_6.coe}] [get_ips imem_6]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_6' to 'imem_6' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_6.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_6.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_6'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_6'...
catch { config_ip_cache -export [get_ips -all imem_6] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
launch_runs -jobs 12 imem_6_synth_1
[Fri Jul  4 02:01:57 2025] Launched imem_6_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_6_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem_7 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {imem_7} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_7.coe}] [get_ips imem_7]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imem_7' to 'imem_7' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_7.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_7.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_7'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_7'...
catch { config_ip_cache -export [get_ips -all imem_7] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
launch_runs -jobs 12 imem_7_synth_1
[Fri Jul  4 02:02:26 2025] Launched imem_7_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_7_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {16} CONFIG.PortBWidth {16} CONFIG.Use_Custom_Output_Width {true} CONFIG.OutputWidthHigh {31} CONFIG.PipeStages {0}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs -jobs 12 mult_gen_0_synth_1
[Fri Jul  4 02:03:12 2025] Launched mult_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/decoder.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/shifter.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/adder.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/arm.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/mux3.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/flopenr.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/controller.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/mux2.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/flopr.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/datapath.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/condlogic.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/dmem.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/extend.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/alu.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/regfile.v Y:/Code/Digital_Design_MCU/v200_MCU_multi/rtl/top.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/tb.v
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:36 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_0/sim/imem_0.v 
# -- Compiling module dist_mem_gen_0
# -- Compiling module imem_7
# -- Compiling module imem_6
# -- Compiling module imem_5
# -- Compiling module imem_4
# -- Compiling module imem_3
# -- Compiling module imem_2
# -- Compiling module imem_1
# -- Compiling module imem_0
# 
# Top level modules:
# 	dist_mem_gen_0
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 02:05:36 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:36 on Jul 04,2025
# vcom -64 -93 -work xil_defaultlib ../../../../v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:05:36 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:36 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../../../../rtl/adder.v ../../../../../../../rtl/alu.v ../../../../../../../rtl/arm.v ../../../../../../../rtl/condlogic.v ../../../../../../../rtl/controller.v ../../../../../../../rtl/datapath.v ../../../../../../../rtl/decoder.v ../../../../../../../rtl/dmem.v ../../../../../../../rtl/extend.v ../../../../../../../rtl/flopenr.v ../../../../../../../rtl/flopr.v ../../../../../../../rtl/mux2.v ../../../../../../../rtl/mux3.v ../../../../../../../rtl/regfile.v ../../../../../../../rtl/shifter.v ../../../../../../../rtl/top.v ../../../../../../../sim/tb.v 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module shifter
# -- Compiling module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:05:36 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:05:36 on Jul 04,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:05:36 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Program launched (PID=7984)
update_compile_order -fileset sim_1
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:06:12 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	dist_mem_gen_0
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 02:06:12 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:06:12 on Jul 04,2025
# vcom -64 -93 -work xil_defaultlib ../../../../v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:06:13 on Jul 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:06:13 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../../../../rtl/adder.v ../../../../../../../rtl/alu.v ../../../../../../../rtl/arm.v ../../../../../../../rtl/condlogic.v ../../../../../../../rtl/controller.v ../../../../../../../rtl/datapath.v ../../../../../../../rtl/decoder.v ../../../../../../../rtl/dmem.v ../../../../../../../rtl/extend.v ../../../../../../../rtl/flopenr.v ../../../../../../../rtl/flopr.v ../../../../../../../rtl/mux2.v ../../../../../../../rtl/mux3.v ../../../../../../../rtl/regfile.v ../../../../../../../rtl/shifter.v ../../../../../../../rtl/top.v ../../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Compiling module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:06:13 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:06:13 on Jul 04,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:06:13 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Program launched (PID=3024)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.992 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_0.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs -jobs 12 imem_0_synth_1
[Fri Jul  4 02:10:31 2025] Launched imem_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:25 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	dist_mem_gen_0
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 02:11:25 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:25 on Jul 04,2025
# vcom -64 -93 -work xil_defaultlib ../../../../v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:11:25 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:25 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../../../../rtl/adder.v ../../../../../../../rtl/alu.v ../../../../../../../rtl/arm.v ../../../../../../../rtl/condlogic.v ../../../../../../../rtl/controller.v ../../../../../../../rtl/datapath.v ../../../../../../../rtl/decoder.v ../../../../../../../rtl/dmem.v ../../../../../../../rtl/extend.v ../../../../../../../rtl/flopenr.v ../../../../../../../rtl/flopr.v ../../../../../../../rtl/mux2.v ../../../../../../../rtl/mux3.v ../../../../../../../rtl/regfile.v ../../../../../../../rtl/shifter.v ../../../../../../../rtl/top.v ../../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:11:25 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:11:25 on Jul 04,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:11:26 on Jul 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Program launched (PID=8188)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.660 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_0.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs -jobs 12 imem_0_synth_1
[Fri Jul  4 02:14:49 2025] Launched imem_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:15:47 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	dist_mem_gen_0
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 02:15:47 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:15:47 on Jul 04,2025
# vcom -64 -93 -work xil_defaultlib ../../../../v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:15:47 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:15:47 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../../../../rtl/adder.v ../../../../../../../rtl/alu.v ../../../../../../../rtl/arm.v ../../../../../../../rtl/condlogic.v ../../../../../../../rtl/controller.v ../../../../../../../rtl/datapath.v ../../../../../../../rtl/decoder.v ../../../../../../../rtl/dmem.v ../../../../../../../rtl/extend.v ../../../../../../../rtl/flopenr.v ../../../../../../../rtl/flopr.v ../../../../../../../rtl/mux2.v ../../../../../../../rtl/mux3.v ../../../../../../../rtl/regfile.v ../../../../../../../rtl/shifter.v ../../../../../../../rtl/top.v ../../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:15:47 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:15:47 on Jul 04,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:15:47 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Program launched (PID=12848)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.660 ; gain = 0.000
reset_sim
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_0.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs -jobs 12 imem_0_synth_1
[Fri Jul  4 02:28:08 2025] Launched imem_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe}] [get_ips imem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_1.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_1'...
catch { config_ip_cache -export [get_ips -all imem_1] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
launch_runs -jobs 12 imem_1_synth_1
[Fri Jul  4 02:28:37 2025] Launched imem_1_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_1_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_2.coe}] [get_ips imem_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_2.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_2'...
catch { config_ip_cache -export [get_ips -all imem_2] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -no_script -sync -force -quiet
reset_run imem_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_2_synth_1

launch_runs -jobs 12 imem_2_synth_1
[Fri Jul  4 02:29:03 2025] Launched imem_2_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_2_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_3.coe}] [get_ips imem_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_3.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_3.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_3'...
catch { config_ip_cache -export [get_ips -all imem_3] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -no_script -sync -force -quiet
reset_run imem_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_3_synth_1

launch_runs -jobs 12 imem_3_synth_1
[Fri Jul  4 02:29:29 2025] Launched imem_3_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_3_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_4.coe}] [get_ips imem_4]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_4.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_4.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_4'...
catch { config_ip_cache -export [get_ips -all imem_4] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -no_script -sync -force -quiet
reset_run imem_4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_4_synth_1

launch_runs -jobs 12 imem_4_synth_1
[Fri Jul  4 02:29:53 2025] Launched imem_4_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_4_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_5.coe}] [get_ips imem_5]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_5.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_5.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_5'...
catch { config_ip_cache -export [get_ips -all imem_5] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -no_script -sync -force -quiet
reset_run imem_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_5_synth_1

launch_runs -jobs 12 imem_5_synth_1
[Fri Jul  4 02:30:17 2025] Launched imem_5_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_5_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_6.coe}] [get_ips imem_6]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_6.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_6.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_6'...
catch { config_ip_cache -export [get_ips -all imem_6] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -no_script -sync -force -quiet
reset_run imem_6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_6_synth_1

launch_runs -jobs 12 imem_6_synth_1
[Fri Jul  4 02:30:40 2025] Launched imem_6_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_6_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_7.coe}] [get_ips imem_7]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_7.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_7.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_7'...
catch { config_ip_cache -export [get_ips -all imem_7] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -no_script -sync -force -quiet
reset_run imem_7_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_7_synth_1

launch_runs -jobs 12 imem_7_synth_1
[Fri Jul  4 02:31:07 2025] Launched imem_7_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_7_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:32:02 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_0/sim/imem_0.v 
# -- Compiling module dist_mem_gen_0
# -- Compiling module imem_7
# -- Compiling module imem_6
# -- Compiling module imem_5
# -- Compiling module imem_4
# -- Compiling module imem_3
# -- Compiling module imem_2
# -- Compiling module imem_1
# -- Compiling module imem_0
# 
# Top level modules:
# 	dist_mem_gen_0
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 02:32:02 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:32:02 on Jul 04,2025
# vcom -64 -93 -work xil_defaultlib ../../../../v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:32:02 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:32:03 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../../../../rtl/adder.v ../../../../../../../rtl/alu.v ../../../../../../../rtl/arm.v ../../../../../../../rtl/condlogic.v ../../../../../../../rtl/controller.v ../../../../../../../rtl/datapath.v ../../../../../../../rtl/decoder.v ../../../../../../../rtl/dmem.v ../../../../../../../rtl/extend.v ../../../../../../../rtl/flopenr.v ../../../../../../../rtl/flopr.v ../../../../../../../rtl/mux2.v ../../../../../../../rtl/mux3.v ../../../../../../../rtl/regfile.v ../../../../../../../rtl/shifter.v ../../../../../../../rtl/top.v ../../../../../../../sim/tb.v 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module shifter
# -- Compiling module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:32:03 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:32:03 on Jul 04,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:32:03 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Program launched (PID=7540)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1468.105 ; gain = 8.453
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe}] [get_ips imem_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_0.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_0.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_0'...
catch { config_ip_cache -export [get_ips -all imem_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -no_script -sync -force -quiet
reset_run imem_0_synth_1
launch_runs -jobs 12 imem_0_synth_1
[Fri Jul  4 02:39:38 2025] Launched imem_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_0/imem_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe}] [get_ips imem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_1.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_1'...
catch { config_ip_cache -export [get_ips -all imem_1] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -no_script -sync -force -quiet
reset_run imem_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_1_synth_1

launch_runs -jobs 12 imem_1_synth_1
[Fri Jul  4 02:40:16 2025] Launched imem_1_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_1_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_1/imem_1.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_2.coe}] [get_ips imem_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_2.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_2'...
catch { config_ip_cache -export [get_ips -all imem_2] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -no_script -sync -force -quiet
reset_run imem_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_2_synth_1

launch_runs -jobs 12 imem_2_synth_1
[Fri Jul  4 02:40:41 2025] Launched imem_2_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_2_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_2/imem_2.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_3.coe}] [get_ips imem_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_3.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_3.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_3'...
catch { config_ip_cache -export [get_ips -all imem_3] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -no_script -sync -force -quiet
reset_run imem_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_3_synth_1

launch_runs -jobs 12 imem_3_synth_1
[Fri Jul  4 02:41:11 2025] Launched imem_3_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_3_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_3/imem_3.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_4.coe}] [get_ips imem_4]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_4.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_4.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_4'...
catch { config_ip_cache -export [get_ips -all imem_4] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -no_script -sync -force -quiet
reset_run imem_4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_4_synth_1

launch_runs -jobs 12 imem_4_synth_1
[Fri Jul  4 02:41:37 2025] Launched imem_4_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_4_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_4/imem_4.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_5.coe}] [get_ips imem_5]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_5.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_5.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_5'...
catch { config_ip_cache -export [get_ips -all imem_5] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -no_script -sync -force -quiet
reset_run imem_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_5_synth_1

launch_runs -jobs 12 imem_5_synth_1
[Fri Jul  4 02:41:58 2025] Launched imem_5_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_5_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_5/imem_5.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_6.coe}] [get_ips imem_6]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_6.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_6.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_6'...
catch { config_ip_cache -export [get_ips -all imem_6] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -no_script -sync -force -quiet
reset_run imem_6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_6_synth_1

launch_runs -jobs 12 imem_6_synth_1
[Fri Jul  4 02:42:24 2025] Launched imem_6_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_6_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_6/imem_6.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_7.coe}] [get_ips imem_7]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/sim/cpu_7.coe' provided. It will be converted relative to IP Instance files '../../../../../../../sim/cpu_7.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem_7'...
catch { config_ip_cache -export [get_ips -all imem_7] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -no_script -sync -force -quiet
reset_run imem_7_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_7_synth_1

launch_runs -jobs 12 imem_7_synth_1
[Fri Jul  4 02:42:46 2025] Launched imem_7_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/imem_7_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/imem_7/imem_7.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:43:46 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.srcs/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	dist_mem_gen_0
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 02:43:46 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:43:46 on Jul 04,2025
# vcom -64 -93 -work xil_defaultlib ../../../../v200_MCU_multi.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 02:43:46 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:43:46 on Jul 04,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0" ../../../../../../../rtl/adder.v ../../../../../../../rtl/alu.v ../../../../../../../rtl/arm.v ../../../../../../../rtl/condlogic.v ../../../../../../../rtl/controller.v ../../../../../../../rtl/datapath.v ../../../../../../../rtl/decoder.v ../../../../../../../rtl/dmem.v ../../../../../../../rtl/extend.v ../../../../../../../rtl/flopenr.v ../../../../../../../rtl/flopr.v ../../../../../../../rtl/mux2.v ../../../../../../../rtl/mux3.v ../../../../../../../rtl/regfile.v ../../../../../../../rtl/shifter.v ../../../../../../../rtl/top.v ../../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:43:46 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 02:43:46 on Jul 04,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:43:46 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.sim/sim_1/behav/modelsim'
Program launched (PID=2432)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1488.883 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE3_WIDTH {16} CONFIG.C_PROBE2_WIDTH {16} CONFIG.C_PROBE1_WIDTH {16} CONFIG.C_PROBE0_WIDTH {6} CONFIG.C_NUM_OF_PROBES {4}] [get_ips ila_0]
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 12 ila_0_synth_1
[Fri Jul  4 20:02:30 2025] Launched ila_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.srcs/sources_1/ip/ila_0/ila_0.xci] -directory Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/v200_MCU_multi/prj/prj2019/v200_MCU_multi/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 20:05:32 2025...
