{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732051887088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732051887088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:31:26 2024 " "Processing started: Tue Nov 19 16:31:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732051887088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051887088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_Demo -c PS2_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_Demo -c PS2_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051887088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732051887318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732051887318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732051891539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732051891539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732051891539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732051891539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732051891539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ps2_clk_posedge PS2_Controller.v(156) " "Verilog HDL Implicit Net warning at PS2_Controller.v(156): created implicit net for \"ps2_clk_posedge\"" {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ps2_clk_negedge PS2_Controller.v(157) " "Verilog HDL Implicit Net warning at PS2_Controller.v(157): created implicit net for \"ps2_clk_negedge\"" {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wait_for_incoming_data PS2_Controller.v(165) " "Verilog HDL Implicit Net warning at PS2_Controller.v(165): created implicit net for \"wait_for_incoming_data\"" {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_receiving_data PS2_Controller.v(166) " "Verilog HDL Implicit Net warning at PS2_Controller.v(166): created implicit net for \"start_receiving_data\"" {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ps2_data_reg PS2_Controller.v(169) " "Verilog HDL Implicit Net warning at PS2_Controller.v(169): created implicit net for \"ps2_data_reg\"" {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732051891539 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(91) " "Verilog HDL error at PS2_Controller.v(91): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 91 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_ps2_transceiver PS2_Controller.v(93) " "Verilog HDL error at PS2_Controller.v(93): object \"s_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "idle_counter PS2_Controller.v(96) " "Verilog HDL error at PS2_Controller.v(96): object \"idle_counter\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(97) " "Verilog HDL error at PS2_Controller.v(97): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 97 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(100) " "Verilog HDL error at PS2_Controller.v(100): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 100 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(102) " "Verilog HDL error at PS2_Controller.v(102): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 102 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(107) " "Verilog HDL error at PS2_Controller.v(107): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(109) " "Verilog HDL error at PS2_Controller.v(109): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 109 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(114) " "Verilog HDL error at PS2_Controller.v(114): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 114 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(116) " "Verilog HDL error at PS2_Controller.v(116): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 116 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(121) " "Verilog HDL error at PS2_Controller.v(121): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 121 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(123) " "Verilog HDL error at PS2_Controller.v(123): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 123 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(125) " "Verilog HDL error at PS2_Controller.v(125): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(131) " "Verilog HDL error at PS2_Controller.v(131): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 131 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(133) " "Verilog HDL error at PS2_Controller.v(133): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 133 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(135) " "Verilog HDL error at PS2_Controller.v(135): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 135 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ns_ps2_transceiver PS2_Controller.v(137) " "Verilog HDL error at PS2_Controller.v(137): object \"ns_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 137 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_ps2_transceiver PS2_Controller.v(148) " "Verilog HDL error at PS2_Controller.v(148): object \"s_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 148 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_ps2_transceiver PS2_Controller.v(150) " "Verilog HDL error at PS2_Controller.v(150): object \"s_ps2_transceiver\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Controller.v" "" { Text "C:/Users/guokenny/ps2_demo/PS2_Demo/PS2_Controller.v" 150 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1732051891554 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732051891586 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 19 16:31:31 2024 " "Processing ended: Tue Nov 19 16:31:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732051891586 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732051891586 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732051891586 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051891586 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732051892157 ""}
