{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417614752407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417614752408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 05:52:32 2014 " "Processing started: Wed Dec 03 05:52:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417614752408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417614752408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab7_jb -c lab7_jb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417614752408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_85c_slow.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_85c_slow.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614753149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_0c_slow.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_0c_slow.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614753370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_min_1200mv_0c_fast.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_min_1200mv_0c_fast.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614753583 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb.svo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb.svo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614753796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_85c_v_slow.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614753985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_8_1200mv_0c_v_slow.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614754174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_min_1200mv_0c_v_fast.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614754363 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7_jb_v.sdo C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/ simulation " "Generated file lab7_jb_v.sdo in folder \"C:/Users/jbai/Desktop/FinalProjectTue/MicroPsFinalProject-master/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417614754553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417614754621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 05:52:34 2014 " "Processing ended: Wed Dec 03 05:52:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417614754621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417614754621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417614754621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417614754621 ""}
