FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"V3P3\G";
2"V3P3\G";
3"VCC\G";
4"GPIO2";
5"I2C_SCL";
6"GPIO0";
7"PWR_GOOD";
8"GENERIC_DELAY_OUT";
9"CAEN_DATA_RDY";
10"JX2_SE_0";
11"I2C_SDA";
12"EXT_TRIG<6>";
13"EXT_TRIG<5>";
14"EXT_TRIG<3>";
15"EXT_TRIG<2>";
16"JX2_GUIDE_PIN2";
17"JX2_GUIDE_PIN1";
18"EXT_TRIG<1>";
19"CLK100_IN";
20"EXT_TRIG<0>";
21"RESET_CLK";
22"EXT_TRIG<7>";
23"EXT_TRIG<4>";
24"VCC\G";
25"GPIO1";
26"VCCIO_EN_O";
27"GPIO3";
28"CLOCKS_DATA_RDY";
29"GENERIC_PULSE";
30"GPIO4";
31"INIT#";
32"BCKP_CLK_IN_USE";
33"JX2_SE_1";
34"JX1_GUIDE_PIN1";
35"V3P3\G";
36"TELLIE_DELAY";
37"SMELLIE_PULSE";
38"SPKR";
39"MTCA_MIMIC_TRIG1";
40"GT";
41"JX1_SE_1";
42"FPGA_DONE";
43"CARRIER_SRST#";
44"JTAG_TDI";
45"JTAG_TMS";
46"JX1_GUIDE_PIN2";
47"EXT_TRIG<15>";
48"EXT_TRIG<12>";
49"V3P3\G";
50"EXT_TRIG<13>";
51"EXT_TRIG<14>";
52"EXT_TRIG<11>";
53"EXT_TRIG<8>";
54"EXT_TRIG<9>";
55"EXT_TRIG<10>";
56"VCC\G";
57"LE<2>";
58"TELLIE_PRE_DELAY";
59"SMELLIE_PRE_DELAY";
60"SYNC24";
61"SYNC";
62"MTCA_MIMIC_TRIG2";
63"MTCA_MIMIC_DATA_RDY";
64"DATA";
65"CLK";
66"SMELLIE_DELAY";
67"TELLIE_PULSE";
68"GENERIC_DELAY_IN";
69"LE<0>";
70"VCC\G";
71"LE<1>";
72"GND\G";
73"TUBII_RT_OUT";
74"SCALER<4>";
75"SCALER<6>";
76"READ_CNTRL_REG_BIT";
77"CNTRL_REG_CHK";
78"VCC\G";
79"SCALER<5>";
80"CNTRL_RDY";
81"GPIO5";
82"MZ_HAPPY";
83"GND\G";
84"JTAG_TCK";
85"JTAG_TDO";
86"PWR_EN";
87"VBAT";
88"JX1_SE_0";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"34;
"100"
$PN"100"0;
"96"
$PN"96"72;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"72;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"35;
"76"
$PN"76"0;
"78"
$PN"78"35;
"74"
$PN"74"0;
"72"
$PN"72"72;
"70"
$PN"70"0;
"66"
$PN"66"72;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"70;
"58"
$PN"58"70;
"56"
$PN"56"0;
"52"
$PN"52"72;
"50"
$PN"50"36;
"54"
$PN"54"66;
"48"
$PN"48"37;
"46"
$PN"46"72;
"42"
$PN"42"38;
"40"
$PN"40"72;
"44"
$PN"44"67;
"38"
$PN"38"65;
"36"
$PN"36"64;
"34"
$PN"34"72;
"32"
$PN"32"63;
"30"
$PN"30"39;
"28"
$PN"28"72;
"26"
$PN"26"62;
"24"
$PN"24"40;
"22"
$PN"22"72;
"20"
$PN"20"61;
"18"
$PN"18"60;
"16"
$PN"16"72;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"41;
"8"
$PN"8"42;
"6"
$PN"6"43;
"4"
$PN"4"44;
"2"
$PN"2"45;
"101"
$PN"101"46;
"99"
$PN"99"0;
"95"
$PN"95"72;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"72;
"87"
$PN"87"0;
"83"
$PN"83"47;
"81"
$PN"81"48;
"79"
$PN"79"49;
"75"
$PN"75"50;
"77"
$PN"77"72;
"73"
$PN"73"51;
"71"
$PN"71"72;
"69"
$PN"69"52;
"65"
$PN"65"72;
"67"
$PN"67"53;
"63"
$PN"63"54;
"61"
$PN"61"55;
"59"
$PN"59"56;
"57"
$PN"57"56;
"55"
$PN"55"57;
"51"
$PN"51"72;
"49"
$PN"49"69;
"53"
$PN"53"71;
"47"
$PN"47"0;
"45"
$PN"45"72;
"41"
$PN"41"0;
"39"
$PN"39"72;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"72;
"31"
$PN"31"68;
"29"
$PN"29"0;
"27"
$PN"27"72;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"72;
"19"
$PN"19"58;
"15"
$PN"15"72;
"17"
$PN"17"59;
"13"
$PN"13"0;
"9"
$PN"9"88;
"11"
$PN"11"0;
"5"
$PN"5"86;
"7"
$PN"7"87;
"3"
$PN"3"85;
"1"
$PN"1"84;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(700,3175)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(700,2975)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"LED_L"
"1","(700,3475)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"82;
"B\NAC"
$PN"1"83;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"38;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"17;
"100"
$PN"100"0;
"96"
$PN"96"83;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"83;
"88"
$PN"88"0;
"84"
$PN"84"18;
"82"
$PN"82"15;
"80"
$PN"80"1;
"76"
$PN"76"14;
"78"
$PN"78"1;
"74"
$PN"74"20;
"72"
$PN"72"83;
"70"
$PN"70"13;
"66"
$PN"66"83;
"68"
$PN"68"12;
"64"
$PN"64"22;
"62"
$PN"62"23;
"60"
$PN"60"24;
"58"
$PN"58"24;
"56"
$PN"56"0;
"52"
$PN"52"83;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"83;
"42"
$PN"42"0;
"40"
$PN"40"83;
"44"
$PN"44"0;
"38"
$PN"38"80;
"36"
$PN"36"76;
"34"
$PN"34"83;
"32"
$PN"32"77;
"30"
$PN"30"79;
"28"
$PN"28"83;
"26"
$PN"26"75;
"24"
$PN"24"74;
"22"
$PN"22"83;
"20"
$PN"20"73;
"18"
$PN"18"82;
"16"
$PN"16"83;
"14"
$PN"14"33;
"12"
$PN"12"78;
"10"
$PN"10"26;
"8"
$PN"8"81;
"6"
$PN"6"27;
"4"
$PN"4"25;
"2"
$PN"2"11;
"101"
$PN"101"16;
"99"
$PN"99"0;
"95"
$PN"95"83;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"83;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"2;
"75"
$PN"75"0;
"77"
$PN"77"83;
"73"
$PN"73"0;
"71"
$PN"71"83;
"69"
$PN"69"0;
"65"
$PN"65"83;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"3;
"57"
$PN"57"3;
"55"
$PN"55"0;
"51"
$PN"51"83;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"21;
"45"
$PN"45"83;
"41"
$PN"41"19;
"39"
$PN"39"83;
"43"
$PN"43"32;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"83;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"83;
"25"
$PN"25"28;
"23"
$PN"23"8;
"21"
$PN"21"83;
"19"
$PN"19"29;
"15"
$PN"15"83;
"17"
$PN"17"9;
"13"
$PN"13"10;
"9"
$PN"9"31;
"11"
$PN"11"7;
"5"
$PN"5"4;
"7"
$PN"7"30;
"3"
$PN"3"6;
"1"
$PN"1"5;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"58;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"68;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"54;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"52;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"47;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"73;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"71;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"74;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"76;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"63;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"62;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"INPORT"
"1","(700,3125)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"77;
END.
