2018-05-25 09:58:55,986 INFO The file: ./tests\TRS.RTECONFIG.FUNC.005.2\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-05-25 09:58:56,004 INFO The file: ./tests\TRS.RTECONFIG.FUNC.005.2\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-05-25 09:58:56,018 INFO The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:58:56,018 WARNING The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-05-25 09:58:56,019 INFO The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:58:56,019 WARNING The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-05-25 09:58:56,020 INFO The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:58:56,020 WARNING The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-05-25 09:58:56,021 INFO The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:58:56,021 INFO The file: ./tests\TRS.RTECONFIG.FUNC.005.2\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
