// Seed: 2563577632
program module_0 (
    input wand id_0,
    output supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    output tri1 id_6,
    input wor id_7,
    output wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wire id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri1 id_16,
    output tri1 id_17,
    input wire id_18,
    output wor id_19,
    input supply0 id_20,
    output wire id_21,
    output supply1 id_22,
    input supply1 id_23,
    input wire id_24,
    input wor id_25,
    input wire id_26,
    input supply1 id_27,
    output supply1 id_28,
    input wand id_29,
    output wor id_30,
    input wire id_31,
    output wand id_32
);
  assign id_22 = id_5;
  localparam id_34 = 1;
  assign id_1 = ~-1;
  wire  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ;
  logic [1 : 1] id_60;
endprogram
module module_1 #(
    parameter id_1 = 32'd17
) (
    output logic id_0,
    input supply0 _id_1,
    input wor id_2,
    input wire id_3,
    output tri0 id_4
);
  reg id_6;
  final begin : LABEL_0
    id_0 = -1;
  end
  always @(posedge -1 or posedge id_1) begin : LABEL_1
    assign id_6 = -1;
    id_6 <= 1;
  end
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_2,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_17 = 0;
  logic [id_1 : -1] id_8;
endmodule
