<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.critedge:1  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0  %i_0 = phi i4 [ 0, %.preheader7.preheader.critedge ], [ %i, %.preheader7 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1  %icmp_ln24 = icmp eq i4 %i_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln24, label %.preheader1.preheader, label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:0  %out_h_0 = phi i5 [ %out_h, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:1  %icmp_ln31 = icmp eq i5 %out_h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:3  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln31, label %2, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:0  %p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="10">
<![CDATA[
.preheader6.preheader:1  %p_shl8_cast = zext i10 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader6.preheader:2  %p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="7">
<![CDATA[
.preheader6.preheader:3  %p_shl9_cast = zext i7 %p_shl9 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.preheader:4  %tmp8 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:5  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %icmp_ln32 = icmp eq i5 %out_w_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %out_w = add i5 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln32, label %.preheader1.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="5">
<![CDATA[
.preheader5.preheader:0  %zext_ln35 = zext i5 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:0  %buffer_0 = phi i32 [ 0, %.preheader5.preheader ], [ %buffer_1, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5:1  %k_h_0 = phi i2 [ 0, %.preheader5.preheader ], [ %k_h, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h_0"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:2  %icmp_ln35 = icmp eq i2 %k_h_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:4  %k_h = add i2 %k_h_0, 1

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln35, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln37 = zext i2 %k_h_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %zext_ln37_22 = zext i4 %shl_ln to i5

]]></Node>
<StgValue><ssdm name="zext_ln37_22"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %sub_ln37 = sub i5 %zext_ln37_22, %zext_ln37

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp = add i5 %zext_ln37, %out_h_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:6  %p_shl6_cast = zext i10 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:7  %p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %p_shl7_cast = zext i6 %p_shl7 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:9  %tmp6 = sub i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
:0  %trunc_ln45 = trunc i32 %buffer_0 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln45 = add i11 %tmp8, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="11">
<![CDATA[
:2  %sext_ln45 = sext i11 %add_ln45 to i32

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln45 = zext i32 %sext_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %trunc_ln45, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %buffer_1 = phi i32 [ %buffer, %0 ], [ %buffer_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %k_w_0 = phi i2 [ %k_w, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w_0"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln36 = icmp eq i2 %k_w_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %k_w = add i2 %k_w_0, 1

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln36, label %.preheader5.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="2">
<![CDATA[
:0  %zext_ln37_23 = zext i2 %k_w_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln37_23"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln37 = add i5 %out_w_0, %zext_ln37_23

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="5">
<![CDATA[
:2  %zext_ln37_24 = zext i5 %add_ln37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln37_24"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln37_4 = add i11 %tmp6, %zext_ln37_24

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="11">
<![CDATA[
:4  %sext_ln37_12 = sext i11 %add_ln37_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_12"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln37_9 = zext i32 %sext_ln37_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_9"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_9

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %add_ln37_5 = add i5 %zext_ln37_23, %sub_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_5"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:10  %sext_ln37_13 = sext i5 %add_ln37_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_13"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:11  %zext_ln37_8 = zext i32 %sext_ln37_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_8"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %p_addr_1 = getelementptr [9 x i13]* @empty, i64 0, i64 %zext_ln37_8

]]></Node>
<StgValue><ssdm name="p_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="4">
<![CDATA[
:13  %empty_79 = load i13* %p_addr_1, align 2

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="4">
<![CDATA[
:13  %empty_79 = load i13* %p_addr_1, align 2

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="16">
<![CDATA[
:8  %sext_ln37 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="13">
<![CDATA[
:14  %sext_ln37_15 = sext i13 %empty_79 to i30

]]></Node>
<StgValue><ssdm name="sext_ln37_15"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %mul_ln37 = mul i30 %sext_ln37, %sext_ln37_15

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_7 = call i17 @_ssdm_op_PartSelect.i17.i30.i32.i32(i30 %mul_ln37, i32 13, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="17">
<![CDATA[
:17  %sext_ln37_2 = sext i17 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37_2"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %buffer = add nsw i32 %buffer_1, %sext_ln37_2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="106" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="empty" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="empty"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="109" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_111" to="empty" fromId="111" toId="10">
</dataflow>
<dataflow id="113" from="StgValue_111" to="empty" fromId="111" toId="10">
</dataflow>
<dataflow id="114" from="StgValue_111" to="empty" fromId="111" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_115" to="i_0" fromId="115" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln24" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="118" from="i" to="i_0" fromId="14" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="br_ln24" to="i_0" fromId="16" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="120" from="i_0" to="icmp_ln24" fromId="12" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_121" to="icmp_ln24" fromId="121" toId="13">
</dataflow>
<dataflow id="123" from="i_0" to="i" fromId="12" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_124" to="i" fromId="124" toId="14">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopTripCount" to="empty_74" fromId="109" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_127" to="empty_74" fromId="127" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_127" to="empty_74" fromId="127" toId="15">
</dataflow>
<dataflow id="130" from="StgValue_127" to="empty_74" fromId="127" toId="15">
</dataflow>
<dataflow id="131" from="icmp_ln24" to="br_ln24" fromId="13" toId="16">
</dataflow>
<dataflow id="132" from="out_h" to="out_h_0" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln0" to="out_h_0" fromId="38" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="135" from="StgValue_134" to="out_h_0" fromId="134" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln31" to="out_h_0" fromId="17" toId="18">
</dataflow>
<dataflow id="137" from="out_h_0" to="icmp_ln31" fromId="18" toId="19">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln31" fromId="138" toId="19">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty_75" fromId="109" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="empty_75" fromId="141" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_141" to="empty_75" fromId="141" toId="20">
</dataflow>
<dataflow id="144" from="StgValue_141" to="empty_75" fromId="141" toId="20">
</dataflow>
<dataflow id="145" from="out_h_0" to="out_h" fromId="18" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_146" to="out_h" fromId="146" toId="21">
</dataflow>
<dataflow id="148" from="icmp_ln31" to="br_ln31" fromId="19" toId="22">
</dataflow>
<dataflow id="150" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl8" fromId="149" toId="23">
</dataflow>
<dataflow id="151" from="out_h_0" to="p_shl8" fromId="18" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_134" to="p_shl8" fromId="134" toId="23">
</dataflow>
<dataflow id="153" from="p_shl8" to="p_shl8_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="155" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl9" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="out_h_0" to="p_shl9" fromId="18" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_157" to="p_shl9" fromId="157" toId="25">
</dataflow>
<dataflow id="159" from="p_shl9" to="p_shl9_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="160" from="p_shl8_cast" to="tmp8" fromId="24" toId="27">
</dataflow>
<dataflow id="161" from="p_shl9_cast" to="tmp8" fromId="26" toId="27">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="empty_80" fromId="109" toId="29">
</dataflow>
<dataflow id="163" from="StgValue_111" to="empty_80" fromId="111" toId="29">
</dataflow>
<dataflow id="164" from="StgValue_111" to="empty_80" fromId="111" toId="29">
</dataflow>
<dataflow id="165" from="StgValue_111" to="empty_80" fromId="111" toId="29">
</dataflow>
<dataflow id="166" from="out_w" to="out_w_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln32" to="out_w_0" fromId="62" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="168" from="StgValue_134" to="out_w_0" fromId="134" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="br_ln32" to="out_w_0" fromId="28" toId="31">
</dataflow>
<dataflow id="170" from="out_w_0" to="icmp_ln32" fromId="31" toId="32">
</dataflow>
<dataflow id="171" from="StgValue_138" to="icmp_ln32" fromId="138" toId="32">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopTripCount" to="empty_76" fromId="109" toId="33">
</dataflow>
<dataflow id="173" from="StgValue_141" to="empty_76" fromId="141" toId="33">
</dataflow>
<dataflow id="174" from="StgValue_141" to="empty_76" fromId="141" toId="33">
</dataflow>
<dataflow id="175" from="StgValue_141" to="empty_76" fromId="141" toId="33">
</dataflow>
<dataflow id="176" from="out_w_0" to="out_w" fromId="31" toId="34">
</dataflow>
<dataflow id="177" from="StgValue_146" to="out_w" fromId="146" toId="34">
</dataflow>
<dataflow id="178" from="icmp_ln32" to="br_ln32" fromId="32" toId="35">
</dataflow>
<dataflow id="179" from="out_w_0" to="zext_ln35" fromId="31" toId="36">
</dataflow>
<dataflow id="181" from="StgValue_180" to="buffer_0" fromId="180" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="br_ln35" to="buffer_0" fromId="37" toId="39">
</dataflow>
<dataflow id="183" from="buffer_1" to="buffer_0" fromId="63" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="br_ln0" to="buffer_0" fromId="82" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="185" from="StgValue_157" to="k_h_0" fromId="157" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="br_ln35" to="k_h_0" fromId="37" toId="40">
</dataflow>
<dataflow id="187" from="k_h" to="k_h_0" fromId="43" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln0" to="k_h_0" fromId="82" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="189" from="k_h_0" to="icmp_ln35" fromId="40" toId="41">
</dataflow>
<dataflow id="191" from="StgValue_190" to="icmp_ln35" fromId="190" toId="41">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopTripCount" to="empty_77" fromId="109" toId="42">
</dataflow>
<dataflow id="194" from="StgValue_193" to="empty_77" fromId="193" toId="42">
</dataflow>
<dataflow id="195" from="StgValue_193" to="empty_77" fromId="193" toId="42">
</dataflow>
<dataflow id="196" from="StgValue_193" to="empty_77" fromId="193" toId="42">
</dataflow>
<dataflow id="197" from="k_h_0" to="k_h" fromId="40" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_198" to="k_h" fromId="198" toId="43">
</dataflow>
<dataflow id="200" from="icmp_ln35" to="br_ln35" fromId="41" toId="44">
</dataflow>
<dataflow id="201" from="k_h_0" to="zext_ln37" fromId="40" toId="45">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="202" toId="46">
</dataflow>
<dataflow id="204" from="k_h_0" to="shl_ln" fromId="40" toId="46">
</dataflow>
<dataflow id="205" from="StgValue_157" to="shl_ln" fromId="157" toId="46">
</dataflow>
<dataflow id="206" from="shl_ln" to="zext_ln37_22" fromId="46" toId="47">
</dataflow>
<dataflow id="207" from="zext_ln37_22" to="sub_ln37" fromId="47" toId="48">
</dataflow>
<dataflow id="208" from="zext_ln37" to="sub_ln37" fromId="45" toId="48">
</dataflow>
<dataflow id="209" from="zext_ln37" to="tmp" fromId="45" toId="49">
</dataflow>
<dataflow id="210" from="out_h_0" to="tmp" fromId="18" toId="49">
</dataflow>
<dataflow id="211" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl6" fromId="149" toId="50">
</dataflow>
<dataflow id="212" from="tmp" to="p_shl6" fromId="49" toId="50">
</dataflow>
<dataflow id="213" from="StgValue_134" to="p_shl6" fromId="134" toId="50">
</dataflow>
<dataflow id="214" from="p_shl6" to="p_shl6_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="p_shl7" fromId="215" toId="52">
</dataflow>
<dataflow id="217" from="tmp" to="p_shl7" fromId="49" toId="52">
</dataflow>
<dataflow id="219" from="StgValue_218" to="p_shl7" fromId="218" toId="52">
</dataflow>
<dataflow id="220" from="p_shl7" to="p_shl7_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="221" from="p_shl6_cast" to="tmp6" fromId="51" toId="54">
</dataflow>
<dataflow id="222" from="p_shl7_cast" to="tmp6" fromId="53" toId="54">
</dataflow>
<dataflow id="223" from="buffer_0" to="trunc_ln45" fromId="39" toId="56">
</dataflow>
<dataflow id="224" from="tmp8" to="add_ln45" fromId="27" toId="57">
</dataflow>
<dataflow id="225" from="zext_ln35" to="add_ln45" fromId="36" toId="57">
</dataflow>
<dataflow id="226" from="add_ln45" to="sext_ln45" fromId="57" toId="58">
</dataflow>
<dataflow id="227" from="sext_ln45" to="zext_ln45" fromId="58" toId="59">
</dataflow>
<dataflow id="228" from="output_r" to="output_addr" fromId="107" toId="60">
</dataflow>
<dataflow id="230" from="StgValue_229" to="output_addr" fromId="229" toId="60">
</dataflow>
<dataflow id="231" from="zext_ln45" to="output_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="232" from="trunc_ln45" to="store_ln45" fromId="56" toId="61">
</dataflow>
<dataflow id="233" from="output_addr" to="store_ln45" fromId="60" toId="61">
</dataflow>
<dataflow id="234" from="buffer" to="buffer_1" fromId="90" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln36" to="buffer_1" fromId="91" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="236" from="buffer_0" to="buffer_1" fromId="39" toId="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln36" to="buffer_1" fromId="55" toId="63">
</dataflow>
<dataflow id="238" from="k_w" to="k_w_0" fromId="67" toId="64">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="br_ln36" to="k_w_0" fromId="91" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="240" from="StgValue_157" to="k_w_0" fromId="157" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="br_ln36" to="k_w_0" fromId="55" toId="64">
</dataflow>
<dataflow id="242" from="k_w_0" to="icmp_ln36" fromId="64" toId="65">
</dataflow>
<dataflow id="243" from="StgValue_190" to="icmp_ln36" fromId="190" toId="65">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="empty_78" fromId="109" toId="66">
</dataflow>
<dataflow id="245" from="StgValue_193" to="empty_78" fromId="193" toId="66">
</dataflow>
<dataflow id="246" from="StgValue_193" to="empty_78" fromId="193" toId="66">
</dataflow>
<dataflow id="247" from="StgValue_193" to="empty_78" fromId="193" toId="66">
</dataflow>
<dataflow id="248" from="k_w_0" to="k_w" fromId="64" toId="67">
</dataflow>
<dataflow id="249" from="StgValue_198" to="k_w" fromId="198" toId="67">
</dataflow>
<dataflow id="250" from="icmp_ln36" to="br_ln36" fromId="65" toId="68">
</dataflow>
<dataflow id="251" from="k_w_0" to="zext_ln37_23" fromId="64" toId="69">
</dataflow>
<dataflow id="252" from="out_w_0" to="add_ln37" fromId="31" toId="70">
</dataflow>
<dataflow id="253" from="zext_ln37_23" to="add_ln37" fromId="69" toId="70">
</dataflow>
<dataflow id="254" from="add_ln37" to="zext_ln37_24" fromId="70" toId="71">
</dataflow>
<dataflow id="255" from="tmp6" to="add_ln37_4" fromId="54" toId="72">
</dataflow>
<dataflow id="256" from="zext_ln37_24" to="add_ln37_4" fromId="71" toId="72">
</dataflow>
<dataflow id="257" from="add_ln37_4" to="sext_ln37_12" fromId="72" toId="73">
</dataflow>
<dataflow id="258" from="sext_ln37_12" to="zext_ln37_9" fromId="73" toId="74">
</dataflow>
<dataflow id="259" from="input_r" to="input_addr" fromId="106" toId="75">
</dataflow>
<dataflow id="260" from="StgValue_229" to="input_addr" fromId="229" toId="75">
</dataflow>
<dataflow id="261" from="zext_ln37_9" to="input_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="262" from="input_addr" to="input_load" fromId="75" toId="76">
</dataflow>
<dataflow id="263" from="zext_ln37_23" to="add_ln37_5" fromId="69" toId="77">
</dataflow>
<dataflow id="264" from="sub_ln37" to="add_ln37_5" fromId="48" toId="77">
</dataflow>
<dataflow id="265" from="add_ln37_5" to="sext_ln37_13" fromId="77" toId="78">
</dataflow>
<dataflow id="266" from="sext_ln37_13" to="zext_ln37_8" fromId="78" toId="79">
</dataflow>
<dataflow id="267" from="empty" to="p_addr_1" fromId="108" toId="80">
</dataflow>
<dataflow id="268" from="StgValue_229" to="p_addr_1" fromId="229" toId="80">
</dataflow>
<dataflow id="269" from="zext_ln37_8" to="p_addr_1" fromId="79" toId="80">
</dataflow>
<dataflow id="270" from="p_addr_1" to="empty_79" fromId="80" toId="81">
</dataflow>
<dataflow id="271" from="input_addr" to="input_load" fromId="75" toId="83">
</dataflow>
<dataflow id="272" from="p_addr_1" to="empty_79" fromId="80" toId="84">
</dataflow>
<dataflow id="273" from="input_load" to="sext_ln37" fromId="83" toId="85">
</dataflow>
<dataflow id="274" from="empty_79" to="sext_ln37_15" fromId="84" toId="86">
</dataflow>
<dataflow id="275" from="sext_ln37" to="mul_ln37" fromId="85" toId="87">
</dataflow>
<dataflow id="276" from="sext_ln37_15" to="mul_ln37" fromId="86" toId="87">
</dataflow>
<dataflow id="278" from="_ssdm_op_PartSelect.i17.i30.i32.i32" to="tmp_7" fromId="277" toId="88">
</dataflow>
<dataflow id="279" from="mul_ln37" to="tmp_7" fromId="87" toId="88">
</dataflow>
<dataflow id="281" from="StgValue_280" to="tmp_7" fromId="280" toId="88">
</dataflow>
<dataflow id="283" from="StgValue_282" to="tmp_7" fromId="282" toId="88">
</dataflow>
<dataflow id="284" from="tmp_7" to="sext_ln37_2" fromId="88" toId="89">
</dataflow>
<dataflow id="285" from="buffer_1" to="buffer" fromId="63" toId="90">
</dataflow>
<dataflow id="286" from="sext_ln37_2" to="buffer" fromId="89" toId="90">
</dataflow>
<dataflow id="287" from="icmp_ln24" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="288" from="icmp_ln31" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="289" from="icmp_ln32" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="290" from="icmp_ln35" to="StgValue_5" fromId="41" toId="5">
</dataflow>
<dataflow id="291" from="icmp_ln36" to="StgValue_6" fromId="65" toId="6">
</dataflow>
</dataflows>


</stg>
