# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do vending_machine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src {D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src/vending_machine.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:24:37 on Jul 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src" D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/src/vending_machine.sv 
# -- Compiling module vending_machine
# 
# Top level modules:
# 	vending_machine
# End time: 09:24:37 on Jul 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb {D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:24:38 on Jul 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb" D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv 
# -- Compiling module vending_machine_tb
# 
# Top level modules:
# 	vending_machine_tb
# End time: 09:24:38 on Jul 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  vending_machine_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" vending_machine_tb 
# Start time: 09:24:38 on Jul 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "vending_machine(fast)".
# Loading sv_std.std
# Loading work.vending_machine_tb(fast)
# Loading work.vending_machine(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv(43)
#    Time: 2010 ps  Iteration: 0  Instance: /vending_machine_tb
# 1
# Break in Module vending_machine_tb at D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv line 43
run -all
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.vending_machine_tb(fast)
# Loading work.vending_machine(fast)
add wave -position insertpoint sim:/vending_machine_tb/dut/*
run -all
# ** Note: $finish    : D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv(43)
#    Time: 2010 ps  Iteration: 0  Instance: /vending_machine_tb
# 1
# Break in Module vending_machine_tb at D:/Projects_Upload_to_Github/Design-of-a-Vending-Machine-using-System-Verilog-master/quartus/../tb/vending_machine_tb.sv line 43
# End time: 09:25:23 on Jul 11,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
