

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_dacc.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__dacc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00041"></a>00041 <span class="preprocessor">#ifndef SAM3_DACC_H</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_DACC_H</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &lt;<a class="code" href="cm3_8h.html" title="Low-level Registry definition for ARM Cortex-m3 (interface).">io/cm3.h</a>&gt;</span>
<a name="l00045"></a>00045 
<a name="l00047"></a><a class="code" href="sam3__dacc_8h.html#ab21b1b0051c2bc317324b38e4e8b797e">00047</a> <span class="preprocessor">#define DACC_BASE               0x400C8000</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00053"></a><a class="code" href="sam3__dacc_8h.html#a8aba3348ee74ef19738e1c550ff28bdb">00053</a> <span class="preprocessor">#define DACC_CR_OFF              0x00000000     ///&lt; Control register offeset.</span>
<a name="l00054"></a><a class="code" href="sam3__dacc_8h.html#a5c7ec663bf62fab5a5ebd2e7a59c8db1">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CR          (*((reg32_t*)(DACC_BASE + DACC_CR_OFF)))    ///&lt; Control register address.</span>
<a name="l00055"></a><a class="code" href="sam3__dacc_8h.html#a1369135fc21383a95019ac4e413dbb97">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_SWRST                        0      ///&lt; Software reset.</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00057"></a>00057 
<a name="l00062"></a><a class="code" href="sam3__dacc_8h.html#ac71ff565d26c801a6023b73400273edb">00062</a> <span class="preprocessor">#define DACC_MR_OFF              0x00000004     ///&lt; Mode register offeset.</span>
<a name="l00063"></a><a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR          (*((reg32_t*) (DACC_BASE + DACC_MR_OFF)))    ///&lt; Mode register address.</span>
<a name="l00064"></a><a class="code" href="sam3__dacc_8h.html#a16a2a988640a4cf1357acc768744f8ad">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TRGEN                        0      ///&lt; Trigger enable.</span>
<a name="l00065"></a><a class="code" href="sam3__dacc_8h.html#adaf3e10b1255b8fb517a3a7e6e4ce22d">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TRGSEL_MASK               0x14      ///&lt; Trigger selection mask.</span>
<a name="l00066"></a><a class="code" href="sam3__dacc_8h.html#af2639c2b3e25f80cb63dca72ea42ef81">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TRGSEL_SHIFT                 1      ///&lt; Trigger selection shift.</span>
<a name="l00067"></a><a class="code" href="sam3__dacc_8h.html#a21bbc0a0cbe034732a8a1cc1fc14b363">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_WORD                         4      ///&lt; Word transfer.</span>
<a name="l00068"></a><a class="code" href="sam3__dacc_8h.html#a005da655efc6bfb1b141d0e8ada62e0d">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_SLEEP                        5      ///&lt; Sleep mode.Fast Wake up Mode</span>
<a name="l00069"></a><a class="code" href="sam3__dacc_8h.html#ae30e5d8bed9960ec9a647c99fc48fe93">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_FASTWKUP                     6      ///&lt; Fast Wake up Mode</span>
<a name="l00070"></a><a class="code" href="sam3__dacc_8h.html#a20ac2fed87eaacbd6e754a742eb467af">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_REFRESH_MASK            0xFF00      ///&lt; Refresh Period mask</span>
<a name="l00071"></a><a class="code" href="sam3__dacc_8h.html#a6537203ff1c25a60e559daf888eae39d">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_REFRESH_SHIFT                8      ///&lt; Refresh Period shift</span>
<a name="l00072"></a><a class="code" href="sam3__dacc_8h.html#afa089962532b11077dba34f18feb9eb9">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_USER_SEL_MASK          0x30000      ///&lt; User Channel Selection mask</span>
<a name="l00073"></a><a class="code" href="sam3__dacc_8h.html#ab6ce11c9f899294406e136564b90e348">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_USER_SEL_SHIFT              16      ///&lt; User Channel Selection shift</span>
<a name="l00074"></a><a class="code" href="sam3__dacc_8h.html#afad9836bdad451d234415185f738b275">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TAG                         20      ///&lt; Tag selection mode</span>
<a name="l00075"></a><a class="code" href="sam3__dacc_8h.html#aaaad353935ec14eb3a3293368057c0e6">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MAXS                        21      ///&lt; Max speed mode</span>
<a name="l00076"></a><a class="code" href="sam3__dacc_8h.html#ab14ef6d348f103355896dd9f19c4f1ce">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_STARTUP_MASK        0x3F000000      ///&lt; Startup time selection</span>
<a name="l00077"></a><a class="code" href="sam3__dacc_8h.html#a73ec36d04d7536bd49f06121e635b3a5">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_STARTUP_SHIFT               24      ///&lt; Startup time selsection shift</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 
<a name="l00085"></a><a class="code" href="sam3__dacc_8h.html#a33e5b00ab866216d12bdbab70b7e3eab">00085</a> <span class="preprocessor"> #define DACC_TRGSEL_TIO_CH0    1</span>
<a name="l00086"></a><a class="code" href="sam3__dacc_8h.html#a123930dc2f86c5632077d6ea5a2c014f">00086</a> <span class="preprocessor"></span><span class="preprocessor"> #define DACC_TRGSEL_TIO_CH1    2</span>
<a name="l00087"></a><a class="code" href="sam3__dacc_8h.html#aff5a37755957ea9b7d0972df3a8fef8b">00087</a> <span class="preprocessor"></span><span class="preprocessor"> #define DACC_TRGSEL_TIO_CH2    3</span>
<a name="l00088"></a><a class="code" href="sam3__dacc_8h.html#a0c9f7074c8af5fa52947d576d5b29199">00088</a> <span class="preprocessor"></span><span class="preprocessor"> #define DACC_TRGSEL_PWM0       4</span>
<a name="l00089"></a><a class="code" href="sam3__dacc_8h.html#aead7dd97d86b16cdb0251e1af29ae19e">00089</a> <span class="preprocessor"></span><span class="preprocessor"> #define DACC_TRGSEL_PWM1       5</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00091"></a>00091 
<a name="l00092"></a><a class="code" href="sam3__dacc_8h.html#afea1330655b4a7985166220d8d96d3fc">00092</a> <span class="preprocessor">#define DACC_MR_STARTUP_0                 0      ///&lt; 0 periods of DACClock</span>
<a name="l00093"></a><a class="code" href="sam3__dacc_8h.html#acc158332ae2539a2432627984f871b18">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_8                 1      ///&lt; 8 periods of DACClock</span>
<a name="l00094"></a><a class="code" href="sam3__dacc_8h.html#aadd24743770bf4aeb825f2ea3a2a88ec">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_16                2      ///&lt; 16 periods of of DACClock</span>
<a name="l00095"></a><a class="code" href="sam3__dacc_8h.html#aaf0cacbb02608b6b0b78557dbc2eb396">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_24                3      ///&lt; 24 periods of of DACClock</span>
<a name="l00096"></a><a class="code" href="sam3__dacc_8h.html#a3772aae2408bf620fc93f3507712fa23">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_64                4      ///&lt; 64 periods of of DACClock</span>
<a name="l00097"></a><a class="code" href="sam3__dacc_8h.html#a9920c4a8629b1a0bc79db848e394cfba">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_80                5      ///&lt; 70 periods of of DACClock</span>
<a name="l00098"></a><a class="code" href="sam3__dacc_8h.html#a3a6ead701eebf7fd8f1267da8bfa5bf5">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_96                6      ///&lt; 96 periods of of DACClock</span>
<a name="l00099"></a><a class="code" href="sam3__dacc_8h.html#aabe67f0968041eedbc531561f0216669">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_112               7      ///&lt; 112 periods of of DACClock</span>
<a name="l00100"></a><a class="code" href="sam3__dacc_8h.html#ae995c4178ff84f482a8aa588e985e35d">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_512               8      ///&lt; 512 periods of DACClock</span>
<a name="l00101"></a><a class="code" href="sam3__dacc_8h.html#abeabcfcacda1a093170cbe6cf66a31bb">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_576               9      ///&lt; 576 periods of DACClock</span>
<a name="l00102"></a><a class="code" href="sam3__dacc_8h.html#a05c58b7af4aa6ffa1ffe9115a14b9b85">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_640               10     ///&lt; 640 periods of DACClock</span>
<a name="l00103"></a><a class="code" href="sam3__dacc_8h.html#aa2e8c7ac4e04052711739ec9e6046560">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_704               11     ///&lt; 704 periods of DACClock</span>
<a name="l00104"></a><a class="code" href="sam3__dacc_8h.html#a1e08467ecba4382d08b8df4579fbc178">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_768               12     ///&lt; 768 periods of DACClock</span>
<a name="l00105"></a><a class="code" href="sam3__dacc_8h.html#a7851fd7402dab5f652770a56a54ed705">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_832               13     ///&lt; 832 periods of DACClock</span>
<a name="l00106"></a><a class="code" href="sam3__dacc_8h.html#a49d4cd5781898125a6b45d27179c334a">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_896               14     ///&lt; 896 periods of DACClock</span>
<a name="l00107"></a><a class="code" href="sam3__dacc_8h.html#aaffdb28bfa3b7dad7aeb51a4cdf3a6cc">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_960               15     ///&lt; 960 periods of DACClock</span>
<a name="l00108"></a><a class="code" href="sam3__dacc_8h.html#ae4d0a9f9e66b05e026929109371a7f6e">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1024              16     ///&lt; 1024 periods of DACClock</span>
<a name="l00109"></a><a class="code" href="sam3__dacc_8h.html#ae24d495903c3c0daa5f5bbe80d9445af">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1088              17     ///&lt; 1088 periods of DACClock</span>
<a name="l00110"></a><a class="code" href="sam3__dacc_8h.html#a97ee743d97e077b447f479f3a1025319">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1152              18     ///&lt; 1152 periods of DACClock</span>
<a name="l00111"></a><a class="code" href="sam3__dacc_8h.html#a498f31a9df113ac7f4cbdc90dcdf49c8">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1216              19     ///&lt; 1216 periods of DACClock</span>
<a name="l00112"></a><a class="code" href="sam3__dacc_8h.html#a632929ac6dcc0a3a2d68c081b3a4c81b">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1280              20     ///&lt; 1280 periods of DACClock</span>
<a name="l00113"></a><a class="code" href="sam3__dacc_8h.html#a1fc0aa11b8d58f445811fcaef5e89488">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1344              21     ///&lt; 1344 periods of DACClock</span>
<a name="l00114"></a><a class="code" href="sam3__dacc_8h.html#aa3f5514de4c2b3dc77b2127dcb232990">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1408              22     ///&lt; 1408 periods of DACClock</span>
<a name="l00115"></a><a class="code" href="sam3__dacc_8h.html#a546074207e2da0ee0a49baf4a805c10c">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1472              23     ///&lt; 1472 periods of DACClock</span>
<a name="l00116"></a><a class="code" href="sam3__dacc_8h.html#ac885386601d415ea9c084c475f9529ae">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1536              24     ///&lt; 1536 periods of DACClock</span>
<a name="l00117"></a><a class="code" href="sam3__dacc_8h.html#a53ddefe95dd7cf9f27b75b83e7e18192">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1600              25     ///&lt; 1600 periods of DACClock</span>
<a name="l00118"></a><a class="code" href="sam3__dacc_8h.html#a635acc49bd70bca35de891f4659af53b">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1664              26     ///&lt; 1664 periods of DACClock</span>
<a name="l00119"></a><a class="code" href="sam3__dacc_8h.html#ac8f4d42745cbbb72156b53cd2fccb398">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1728              27     ///&lt; 1728 periods of DACClock</span>
<a name="l00120"></a><a class="code" href="sam3__dacc_8h.html#a03d095011ef1f594ce7b82e7ce6c4d57">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1792              28     ///&lt; 1792 periods of DACClock</span>
<a name="l00121"></a><a class="code" href="sam3__dacc_8h.html#ac11d3d3b1d4ddcda49ecc3b8e329f66a">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1856              29     ///&lt; 1856 periods of DACClock</span>
<a name="l00122"></a><a class="code" href="sam3__dacc_8h.html#a1990e14e2e9192688d6e12b3c98dc331">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1920              30     ///&lt; 1920 periods of DACClock</span>
<a name="l00123"></a><a class="code" href="sam3__dacc_8h.html#a859c3c784de5c275aa58723259445e27">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_1984              31     ///&lt; 1984 periods of DACClock</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00125"></a>00125 
<a name="l00129"></a><a class="code" href="sam3__dacc_8h.html#aafb8a70574946cd8eb194374e80d2e8b">00129</a> <span class="preprocessor">#define DACC_CHER_OFF             0x00000010     ///&lt; Channel enable register offeset.</span>
<a name="l00130"></a><a class="code" href="sam3__dacc_8h.html#ae7aa06637eb281b180b7408f29898cb9">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CHER          (*((reg32_t*) (DACC_BASE + DACC_CHER_OFF)))    ///&lt; Channel enable register address.</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00135"></a><a class="code" href="sam3__dacc_8h.html#a7f0a0a369097c95ac66b44bed188f2a3">00135</a> <span class="preprocessor">#define DACC_CHDR_OFF             0x00000014     ///&lt; Channel disable register offeset.</span>
<a name="l00136"></a><a class="code" href="sam3__dacc_8h.html#a3117a23cf61e942581fcd7cde3e1c600">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CHDR          (*((reg32_t*) (DACC_BASE + DACC_CHDR_OFF)))    ///&lt; Channel  disable register address.</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00141"></a><a class="code" href="sam3__dacc_8h.html#a40833155f8771daf8d6b37d1848ae816">00141</a> <span class="preprocessor">#define DACC_CHSR_OFF             0x00000018     ///&lt; Channel status register offeset.</span>
<a name="l00142"></a><a class="code" href="sam3__dacc_8h.html#ab81cc3928e076da82e02ca865ce7b08e">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CHSR          (*((reg32_t*) (DACC_BASE + DACC_CHSR_OFF)))    ///&lt; Channel  status register address.</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="sam3__dacc_8h.html#a3d17fa252e63386d4674f49852e5140e">00144</a> <span class="preprocessor">#define DACC_CH0                           0      ///&lt; Channel 0.</span>
<a name="l00145"></a><a class="code" href="sam3__dacc_8h.html#a867c3ea740bc1bb3d759cfbc4c3e9117">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CH1                           1      ///&lt; Channel 1.</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00147"></a>00147 
<a name="l00151"></a><a class="code" href="sam3__dacc_8h.html#a00b2a7dd19b3e0e276d74024471ae8b3">00151</a> <span class="preprocessor">#define DACC_CDR_OFF             0x00000020     ///&lt; Conversion data register offeset.</span>
<a name="l00152"></a><a class="code" href="sam3__dacc_8h.html#a436a2233ab2cca6b5a13ac76ddb2965b">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CDR          (*((reg32_t*) (DACC_BASE + DACC_CDR_OFF)))    ///&lt; Conversion data register address.</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 
<a name="l00158"></a><a class="code" href="sam3__dacc_8h.html#a1ea2e354fb9915bf74f84fab09e1c6f0">00158</a> <span class="preprocessor">#define DACC_IER_OFF             0x00000024     ///&lt; Interrupt enable register offeset.</span>
<a name="l00159"></a><a class="code" href="sam3__dacc_8h.html#a8692da270a88b7cb438093cf2b7cd67f">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_IER          (*((reg32_t*) (DACC_BASE + DACC_IER_OFF)))    ///&lt; Interrupt enable register address.</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00164"></a><a class="code" href="sam3__dacc_8h.html#a51e51f0c87b7316e54d4af7a6bedc338">00164</a> <span class="preprocessor">#define DACC_IDR_OFF             0x00000028     ///&lt; Interrupt disable register offeset.</span>
<a name="l00165"></a><a class="code" href="sam3__dacc_8h.html#a5f3c96d838e112a1129a0708706e59a4">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_IDR          (*((reg32_t*) (DACC_BASE + DACC_IDR_OFF)))    ///&lt; Interrupt disable register address.</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00170"></a><a class="code" href="sam3__dacc_8h.html#a6690beaaf3620121c4921bd8a4aedf52">00170</a> <span class="preprocessor">#define DACC_IMR_OFF             0x0000002C     ///&lt; Interrupt mask register offeset.</span>
<a name="l00171"></a><a class="code" href="sam3__dacc_8h.html#a957ab1597645ab62c352d5e7df13a974">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_IMR          (*((reg32_t*) (DACC_BASE + DACC_IMR_OFF)))    ///&lt; Interrupt mask register address.</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00176"></a><a class="code" href="sam3__dacc_8h.html#a31ef7f558e515d34eaa16f552b9e2121">00176</a> <span class="preprocessor">#define DACC_ISR_OFF             0x00000030    ///&lt; Interrupt disable status offeset.</span>
<a name="l00177"></a><a class="code" href="sam3__dacc_8h.html#a6c55550ae15257ae932d018b4d72914e">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_ISR          (*((reg32_t*) (DACC_BASE + DACC_ISR_OFF)))    ///&lt; Interrupt status register address.</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span>
<a name="l00179"></a><a class="code" href="sam3__dacc_8h.html#ab6371c43ae3584c7f7efc54c5b96a7eb">00179</a> <span class="preprocessor">#define DACC_TXRDY                        0     ///&lt; Transmit ready interrupt</span>
<a name="l00180"></a><a class="code" href="sam3__dacc_8h.html#af40e51f579fd3f29b627d0d4102559ad">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_EOC                          1     ///&lt; End of conversion interrupt</span>
<a name="l00181"></a><a class="code" href="sam3__dacc_8h.html#a293980ca9cff42ab817874424991a7fd">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_ENDTX                        2     ///&lt; End of DMA Interrupt Flag</span>
<a name="l00182"></a><a class="code" href="sam3__dacc_8h.html#a12683847c21e95b706bfe2f3d8ed54f8">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TXBUFE                       3     ///&lt; Transmit buffer empty interrupt</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a>00184 
<a name="l00189"></a><a class="code" href="sam3__dacc_8h.html#a4761830c0a6faaceacc97b4da42ecfa0">00189</a> <span class="preprocessor">#define DACC_RPR       (*((reg32_t*) (DACC_BASE + PERIPH_RPR_OFF)))  ///&lt; Receive Pointer Register.</span>
<a name="l00190"></a><a class="code" href="sam3__dacc_8h.html#acb9d0ca17ad3b18b0259abe64f4d69a3">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_RCR       (*((reg32_t*) (DACC_BASE + PERIPH_RCR_OFF)))  ///&lt;  Receive Counter Register.</span>
<a name="l00191"></a><a class="code" href="sam3__dacc_8h.html#acff646d6aaa97e60de7d377cf99b4570">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TPR       (*((reg32_t*) (DACC_BASE + PERIPH_TPR_OFF)))  ///&lt;  Transmit Pointer Register.</span>
<a name="l00192"></a><a class="code" href="sam3__dacc_8h.html#aa75fc6cf41ff5c09f013d5424d70fcdd">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TCR       (*((reg32_t*) (DACC_BASE + PERIPH_TCR_OFF)))  ///&lt; Transmit Counter Register.</span>
<a name="l00193"></a><a class="code" href="sam3__dacc_8h.html#a822a419297c391bc1b5f9c0dd45b34c7">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_RNPR      (*((reg32_t*) (DACC_BASE + PERIPH_RNPR_OFF))) ///&lt; Receive Next Pointer Register.</span>
<a name="l00194"></a><a class="code" href="sam3__dacc_8h.html#ada547b9503dd1e645521582ba2c004b7">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_RNCR      (*((reg32_t*) (DACC_BASE + PERIPH_RNCR_OFF))) ///&lt; Receive Next Counter Register.</span>
<a name="l00195"></a><a class="code" href="sam3__dacc_8h.html#a402c98f6a0dab8dfffe88dc1c779f2af">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TNPR      (*((reg32_t*) (DACC_BASE + PERIPH_TNPR_OFF))) ///&lt; Transmit Next Pointer Register.</span>
<a name="l00196"></a><a class="code" href="sam3__dacc_8h.html#acc88995d76aedff2e17c2199cbbc9664">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TNCR      (*((reg32_t*) (DACC_BASE + PERIPH_TNCR_OFF))) ///&lt; Transmit Next Counter Register.</span>
<a name="l00197"></a><a class="code" href="sam3__dacc_8h.html#a5058e1a9f4d3cb5d0255191d681d04cd">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_PTCR      (*((reg32_t*) (DACC_BASE + PERIPH_PTCR_OFF))) ///&lt; Transfer Control Register.</span>
<a name="l00198"></a><a class="code" href="sam3__dacc_8h.html#a3625e141c58e83a2232718747f185212">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_PTSR      (*((reg32_t*) (DACC_BASE + PERIPH_PTSR_OFF))) ///&lt; Transfer Status Register.</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 
<a name="l00201"></a><a class="code" href="sam3__dacc_8h.html#a72b8c3bf6e69f6ed97f462c75217ff6a">00201</a> <span class="preprocessor">#define DACC_PTCR_RXTEN               0  ///&lt; DACC_PTCR  Receiver Transfer Enable.</span>
<a name="l00202"></a><a class="code" href="sam3__dacc_8h.html#a28bf18e9cd9573e23e947634c9247422">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_PTCR_RXTDIS              1  ///&lt; DACC_PTCR  Receiver Transfer Disable.</span>
<a name="l00203"></a><a class="code" href="sam3__dacc_8h.html#a7b9ba2cd18907ea66bb9da1e6c8e0ea8">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_PTCR_TXTEN               8  ///&lt; DACC_PTCR  Transmitter Transfer Enable.</span>
<a name="l00204"></a><a class="code" href="sam3__dacc_8h.html#a407ddb833295bde0e27e336e9f77c979">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_PTCR_TXTDIS              9  ///&lt; DACC_PTCR  Transmitter Transfer Disable.</span>
<a name="l00205"></a><a class="code" href="sam3__dacc_8h.html#a488378983bb9ef1f9484e83716386748">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_PTSR_RXTEN               0  ///&lt; DACC_PTSR  Receiver Transfer Enable.</span>
<a name="l00206"></a><a class="code" href="sam3__dacc_8h.html#ac4e0f29155b639f9cbe017d205e65170">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_PTSR_TXTEN               8  ///&lt; DACC_PTSR  Transmitter Transfer Enable.</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span>
<a name="l00208"></a>00208 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_DACC_H */</span>
</pre></div></div>
</div>


