<stg><name>receive4DDR</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="32">
<![CDATA[
entry:1 %data_temp = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_temp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="128" op_0_bw="32">
<![CDATA[
entry:2 %data_temp_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_temp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="64">
<![CDATA[
entry:3 %data_temp_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_temp_5_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:4 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="128">
<![CDATA[
entry:8 %muxLogicData_to_store_ln31 = muxlogic i128 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="128">
<![CDATA[
entry:9 %muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_1

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln31"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:10 %store_ln31 = store i128 0, i128 %data_temp_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="128">
<![CDATA[
entry:11 %muxLogicData_to_store_ln31 = muxlogic i128 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln31"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="128">
<![CDATA[
entry:12 %muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:13 %store_ln31 = store i128 0, i128 %data_temp

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4">
<![CDATA[
entry:14 %muxLogicData_to_store_ln32 = muxlogic i4 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln32"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4">
<![CDATA[
entry:15 %muxLogicAddr_to_store_ln32 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln32"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:16 %store_ln32 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:17 %br_ln32 = br void %VITIS_LOOP_39_2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4">
<![CDATA[
VITIS_LOOP_39_2:0 %MuxLogicAddr_to_i_7 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_7"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:1 %i_7 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_39_2:2 %i_8 = add i4 %i_7, i4 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_39_2:3 %icmp_ln32 = icmp_eq  i4 %i_7, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_39_2:4 %br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_39_2.split, void %for.end67

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:0 %MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:1 %data_temp_load = load i128 %data_temp

]]></Node>
<StgValue><ssdm name="data_temp_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:6 %muxLogicCE_to_empty = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="16" op_5_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split:7 %empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="161">
<![CDATA[
VITIS_LOOP_39_2.split:8 %tmp_data = extractvalue i161 %empty

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="96" op_0_bw="96" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split:9 %tmp = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split:10 %data_temp_2 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %data_temp_load, i96 %tmp, i32 0, i32 95

]]></Node>
<StgValue><ssdm name="data_temp_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_39_2.split:30 %muxLogicData_to_store_ln32 = muxlogic i4 %i_8

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln32"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_39_2.split:31 %muxLogicAddr_to_store_ln32 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln32"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:32 %store_ln32 = store i4 %i_8, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.end67:0 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:2 %MuxLogicAddr_to_data_temp_1_load = muxlogic i128 %data_temp_1

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_1_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:3 %data_temp_1_load = load i128 %data_temp_1

]]></Node>
<StgValue><ssdm name="data_temp_1_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:11 %empty_83 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:12 %call_ln37 = call void @receive4DDR_Pipeline_VITIS_LOOP_39_2, i128 %data_temp_1_load, i128 %data_temp_2, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_5_loc, i128 %data_temp

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:12 %call_ln37 = call void @receive4DDR_Pipeline_VITIS_LOOP_39_2, i128 %data_temp_1_load, i128 %data_temp_2, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_5_loc, i128 %data_temp

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:15 %empty_84 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:16 %muxLogicCE_to_empty_85 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_empty_85"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="1" op_3_bw="16" op_4_bw="16" op_5_bw="1" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:17 %empty_85 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="161">
<![CDATA[
VITIS_LOOP_39_2.split:18 %tmp_data_4 = extractvalue i161 %empty_85

]]></Node>
<StgValue><ssdm name="tmp_data_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:19 %trunc_ln50 = trunc i128 %tmp_data_4

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split:23 %sigma = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %tmp_data_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="sigma"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:13 %MuxLogicAddr_to_data_temp_5_loc_load = muxlogic i128 %data_temp_5_loc

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_data_temp_5_loc_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:14 %data_temp_5_loc_load = load i128 %data_temp_5_loc

]]></Node>
<StgValue><ssdm name="data_temp_5_loc_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split:20 %data_temp_6 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %data_temp_5_loc_load, i32 %trunc_ln50, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="data_temp_6"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:21 %muxLogicData_to_write_ln51 = muxlogic i128 %data_temp_6

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln51"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>FIFO_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:22 %write_ln51 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_6

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:27 %muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_6

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln31"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:28 %muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_1

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln31"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:29 %store_ln31 = store i128 %data_temp_6, i128 %data_temp_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split:4 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:5 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split:24 %zext_ln53 = zext i32 %sigma

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="128">
<![CDATA[
VITIS_LOOP_39_2.split:25 %muxLogicData_to_write_ln54 = muxlogic i128 %zext_ln53

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln54"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>FIFO_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:26 %write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %zext_ln53

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split:33 %br_ln32 = br void %VITIS_LOOP_39_2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="receive_fifo_0" dir="1" iftype="3">
<core>FIFO_URAM</core><StgValue><ssdm name="receive_fifo_0"/></StgValue>
</port>
<port id="76" name="norm_rx0_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_rx0_V_data_V"/></StgValue>
</port>
<port id="77" name="norm_rx0_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_rx0_V_keep_V"/></StgValue>
</port>
<port id="78" name="norm_rx0_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_rx0_V_strb_V"/></StgValue>
</port>
<port id="79" name="norm_rx0_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_rx0_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="i" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_80" to="data_temp" fromId="80" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_80" to="data_temp_1" fromId="80" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_84" to="data_temp_5_loc" fromId="84" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="norm_rx0_V_data_V" to="specaxissidechannel_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="89" from="norm_rx0_V_keep_V" to="specaxissidechannel_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="90" from="norm_rx0_V_strb_V" to="specaxissidechannel_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specaxissidechannel_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="norm_rx0_V_last_V" to="specaxissidechannel_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_91" to="specaxissidechannel_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_91" to="specaxissidechannel_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="97" from="empty_16" to="specaxissidechannel_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="receive_fifo_0" to="specmemcore_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specmemcore_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="norm_rx0_V_data_V" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="110" from="norm_rx0_V_keep_V" to="specinterface_ln0" fromId="77" toId="14">
</dataflow>
<dataflow id="111" from="norm_rx0_V_strb_V" to="specinterface_ln0" fromId="78" toId="14">
</dataflow>
<dataflow id="112" from="norm_rx0_V_last_V" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="114" from="empty" to="specinterface_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="123" from="empty_26" to="specinterface_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="124" from="empty_26" to="specinterface_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="125" from="empty_26" to="specinterface_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="126" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="128" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="130" from="empty_26" to="specinterface_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="131" from="empty_26" to="specinterface_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="134" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="107" toId="15">
</dataflow>
<dataflow id="136" from="receive_fifo_0" to="specinterface_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="138" from="empty_1" to="specinterface_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="139" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="141" from="empty_26" to="specinterface_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="143" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="144" from="empty_26" to="specinterface_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="145" from="empty_26" to="specinterface_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="146" from="empty_26" to="specinterface_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="150" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="151" from="empty_26" to="specinterface_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="152" from="empty_26" to="specinterface_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_155" to="muxLogicData_to_store_ln31" fromId="155" toId="16">
</dataflow>
<dataflow id="157" from="data_temp_1" to="muxLogicAddr_to_store_ln31" fromId="10" toId="17">
</dataflow>
<dataflow id="158" from="StgValue_155" to="store_ln31" fromId="155" toId="18">
</dataflow>
<dataflow id="159" from="data_temp_1" to="store_ln31" fromId="10" toId="18">
</dataflow>
<dataflow id="160" from="StgValue_155" to="muxLogicData_to_store_ln31" fromId="155" toId="19">
</dataflow>
<dataflow id="161" from="data_temp" to="muxLogicAddr_to_store_ln31" fromId="9" toId="20">
</dataflow>
<dataflow id="162" from="StgValue_155" to="store_ln31" fromId="155" toId="21">
</dataflow>
<dataflow id="163" from="data_temp" to="store_ln31" fromId="9" toId="21">
</dataflow>
<dataflow id="165" from="StgValue_164" to="muxLogicData_to_store_ln32" fromId="164" toId="22">
</dataflow>
<dataflow id="166" from="i" to="muxLogicAddr_to_store_ln32" fromId="8" toId="23">
</dataflow>
<dataflow id="167" from="StgValue_164" to="store_ln32" fromId="164" toId="24">
</dataflow>
<dataflow id="168" from="i" to="store_ln32" fromId="8" toId="24">
</dataflow>
<dataflow id="169" from="i" to="MuxLogicAddr_to_i_7" fromId="8" toId="26">
</dataflow>
<dataflow id="170" from="i" to="i_7" fromId="8" toId="27">
</dataflow>
<dataflow id="171" from="i_7" to="i_8" fromId="27" toId="28">
</dataflow>
<dataflow id="173" from="StgValue_172" to="i_8" fromId="172" toId="28">
</dataflow>
<dataflow id="174" from="i_7" to="icmp_ln32" fromId="27" toId="29">
</dataflow>
<dataflow id="176" from="StgValue_175" to="icmp_ln32" fromId="175" toId="29">
</dataflow>
<dataflow id="177" from="icmp_ln32" to="br_ln32" fromId="29" toId="30">
</dataflow>
<dataflow id="178" from="data_temp" to="MuxLogicAddr_to_data_temp_load" fromId="9" toId="31">
</dataflow>
<dataflow id="179" from="data_temp" to="data_temp_load" fromId="9" toId="32">
</dataflow>
<dataflow id="181" from="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A" to="empty" fromId="180" toId="34">
</dataflow>
<dataflow id="182" from="norm_rx0_V_data_V" to="empty" fromId="76" toId="34">
</dataflow>
<dataflow id="183" from="norm_rx0_V_keep_V" to="empty" fromId="77" toId="34">
</dataflow>
<dataflow id="184" from="norm_rx0_V_strb_V" to="empty" fromId="78" toId="34">
</dataflow>
<dataflow id="185" from="norm_rx0_V_last_V" to="empty" fromId="79" toId="34">
</dataflow>
<dataflow id="186" from="empty" to="tmp_data" fromId="34" toId="35">
</dataflow>
<dataflow id="188" from="_ssdm_op_PartSelect.i96.i128.i32.i32" to="tmp" fromId="187" toId="36">
</dataflow>
<dataflow id="189" from="tmp_data" to="tmp" fromId="35" toId="36">
</dataflow>
<dataflow id="191" from="StgValue_190" to="tmp" fromId="190" toId="36">
</dataflow>
<dataflow id="193" from="StgValue_192" to="tmp" fromId="192" toId="36">
</dataflow>
<dataflow id="195" from="_ssdm_op_PartSet.i128.i128.i96.i32.i32" to="data_temp_2" fromId="194" toId="37">
</dataflow>
<dataflow id="196" from="data_temp_load" to="data_temp_2" fromId="32" toId="37">
</dataflow>
<dataflow id="197" from="tmp" to="data_temp_2" fromId="36" toId="37">
</dataflow>
<dataflow id="198" from="StgValue_115" to="data_temp_2" fromId="115" toId="37">
</dataflow>
<dataflow id="200" from="StgValue_199" to="data_temp_2" fromId="199" toId="37">
</dataflow>
<dataflow id="201" from="i_8" to="muxLogicData_to_store_ln32" fromId="28" toId="38">
</dataflow>
<dataflow id="202" from="i" to="muxLogicAddr_to_store_ln32" fromId="8" toId="39">
</dataflow>
<dataflow id="203" from="i_8" to="store_ln32" fromId="28" toId="40">
</dataflow>
<dataflow id="204" from="i" to="store_ln32" fromId="8" toId="40">
</dataflow>
<dataflow id="205" from="data_temp_1" to="MuxLogicAddr_to_data_temp_1_load" fromId="10" toId="42">
</dataflow>
<dataflow id="206" from="data_temp_1" to="data_temp_1_load" fromId="10" toId="43">
</dataflow>
<dataflow id="208" from="_ssdm_op_Wait" to="empty_83" fromId="207" toId="44">
</dataflow>
<dataflow id="210" from="receive4DDR_Pipeline_VITIS_LOOP_39_2" to="call_ln37" fromId="209" toId="45">
</dataflow>
<dataflow id="211" from="data_temp_1_load" to="call_ln37" fromId="43" toId="45">
</dataflow>
<dataflow id="212" from="data_temp_2" to="call_ln37" fromId="37" toId="45">
</dataflow>
<dataflow id="213" from="norm_rx0_V_data_V" to="call_ln37" fromId="76" toId="45">
</dataflow>
<dataflow id="214" from="norm_rx0_V_keep_V" to="call_ln37" fromId="77" toId="45">
</dataflow>
<dataflow id="215" from="norm_rx0_V_strb_V" to="call_ln37" fromId="78" toId="45">
</dataflow>
<dataflow id="216" from="norm_rx0_V_last_V" to="call_ln37" fromId="79" toId="45">
</dataflow>
<dataflow id="217" from="receive_fifo_0" to="call_ln37" fromId="75" toId="45">
</dataflow>
<dataflow id="218" from="data_temp_5_loc" to="call_ln37" fromId="11" toId="45">
</dataflow>
<dataflow id="219" from="data_temp" to="call_ln37" fromId="9" toId="45">
</dataflow>
<dataflow id="220" from="receive4DDR_Pipeline_VITIS_LOOP_39_2" to="call_ln37" fromId="209" toId="46">
</dataflow>
<dataflow id="221" from="data_temp_1_load" to="call_ln37" fromId="43" toId="46">
</dataflow>
<dataflow id="222" from="data_temp_2" to="call_ln37" fromId="37" toId="46">
</dataflow>
<dataflow id="223" from="norm_rx0_V_data_V" to="call_ln37" fromId="76" toId="46">
</dataflow>
<dataflow id="224" from="norm_rx0_V_keep_V" to="call_ln37" fromId="77" toId="46">
</dataflow>
<dataflow id="225" from="norm_rx0_V_strb_V" to="call_ln37" fromId="78" toId="46">
</dataflow>
<dataflow id="226" from="norm_rx0_V_last_V" to="call_ln37" fromId="79" toId="46">
</dataflow>
<dataflow id="227" from="receive_fifo_0" to="call_ln37" fromId="75" toId="46">
</dataflow>
<dataflow id="228" from="data_temp_5_loc" to="call_ln37" fromId="11" toId="46">
</dataflow>
<dataflow id="229" from="data_temp" to="call_ln37" fromId="9" toId="46">
</dataflow>
<dataflow id="230" from="_ssdm_op_Wait" to="empty_84" fromId="207" toId="47">
</dataflow>
<dataflow id="231" from="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A" to="empty_85" fromId="180" toId="49">
</dataflow>
<dataflow id="232" from="norm_rx0_V_data_V" to="empty_85" fromId="76" toId="49">
</dataflow>
<dataflow id="233" from="norm_rx0_V_keep_V" to="empty_85" fromId="77" toId="49">
</dataflow>
<dataflow id="234" from="norm_rx0_V_strb_V" to="empty_85" fromId="78" toId="49">
</dataflow>
<dataflow id="235" from="norm_rx0_V_last_V" to="empty_85" fromId="79" toId="49">
</dataflow>
<dataflow id="236" from="empty_85" to="tmp_data_4" fromId="49" toId="50">
</dataflow>
<dataflow id="237" from="tmp_data_4" to="trunc_ln50" fromId="50" toId="51">
</dataflow>
<dataflow id="239" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="sigma" fromId="238" toId="52">
</dataflow>
<dataflow id="240" from="tmp_data_4" to="sigma" fromId="50" toId="52">
</dataflow>
<dataflow id="241" from="StgValue_190" to="sigma" fromId="190" toId="52">
</dataflow>
<dataflow id="243" from="StgValue_242" to="sigma" fromId="242" toId="52">
</dataflow>
<dataflow id="244" from="data_temp_5_loc" to="MuxLogicAddr_to_data_temp_5_loc_load" fromId="11" toId="53">
</dataflow>
<dataflow id="245" from="data_temp_5_loc" to="data_temp_5_loc_load" fromId="11" toId="54">
</dataflow>
<dataflow id="247" from="_ssdm_op_PartSet.i128.i128.i32.i32.i32" to="data_temp_6" fromId="246" toId="55">
</dataflow>
<dataflow id="248" from="data_temp_5_loc_load" to="data_temp_6" fromId="54" toId="55">
</dataflow>
<dataflow id="249" from="trunc_ln50" to="data_temp_6" fromId="51" toId="55">
</dataflow>
<dataflow id="251" from="StgValue_250" to="data_temp_6" fromId="250" toId="55">
</dataflow>
<dataflow id="252" from="StgValue_192" to="data_temp_6" fromId="192" toId="55">
</dataflow>
<dataflow id="253" from="data_temp_6" to="muxLogicData_to_write_ln51" fromId="55" toId="56">
</dataflow>
<dataflow id="255" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln51" fromId="254" toId="57">
</dataflow>
<dataflow id="256" from="receive_fifo_0" to="write_ln51" fromId="75" toId="57">
</dataflow>
<dataflow id="257" from="data_temp_6" to="write_ln51" fromId="55" toId="57">
</dataflow>
<dataflow id="258" from="data_temp_6" to="muxLogicData_to_store_ln31" fromId="55" toId="58">
</dataflow>
<dataflow id="259" from="data_temp_1" to="muxLogicAddr_to_store_ln31" fromId="10" toId="59">
</dataflow>
<dataflow id="260" from="data_temp_6" to="store_ln31" fromId="55" toId="60">
</dataflow>
<dataflow id="261" from="data_temp_1" to="store_ln31" fromId="10" toId="60">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="262" toId="61">
</dataflow>
<dataflow id="265" from="StgValue_264" to="speclooptripcount_ln31" fromId="264" toId="61">
</dataflow>
<dataflow id="266" from="StgValue_264" to="speclooptripcount_ln31" fromId="264" toId="61">
</dataflow>
<dataflow id="267" from="StgValue_264" to="speclooptripcount_ln31" fromId="264" toId="61">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="268" toId="62">
</dataflow>
<dataflow id="271" from="empty_28" to="specloopname_ln32" fromId="270" toId="62">
</dataflow>
<dataflow id="272" from="sigma" to="zext_ln53" fromId="52" toId="63">
</dataflow>
<dataflow id="273" from="zext_ln53" to="muxLogicData_to_write_ln54" fromId="63" toId="64">
</dataflow>
<dataflow id="274" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln54" fromId="254" toId="65">
</dataflow>
<dataflow id="275" from="receive_fifo_0" to="write_ln54" fromId="75" toId="65">
</dataflow>
<dataflow id="276" from="zext_ln53" to="write_ln54" fromId="63" toId="65">
</dataflow>
<dataflow id="277" from="icmp_ln32" to="StgValue_2" fromId="29" toId="2">
</dataflow>
</dataflows>


</stg>
