--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.234ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDCA6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_cmd_byte_addr_7 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 0)
  Clock Path Skew:      0.828ns (7.773 - 6.945)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_cmd_byte_addr_7 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y71.BQ       Tcko                  0.476   c3_p4_cmd_byte_addr<5>
                                                       c3_p4_cmd_byte_addr_7
    MCB_X0Y1.P4CMDCA6    net (fanout=1)        6.859   c3_p4_cmd_byte_addr<7>
    MCB_X0Y1.P4CMDCLK    Tmcbdck_CMDCA         0.416   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (0.892ns logic, 6.859ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_cmd_byte_addr_24 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      7.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.828ns (7.773 - 6.945)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_cmd_byte_addr_24 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.DQ       Tcko                  0.430   c3_p4_cmd_byte_addr<24>
                                                       c3_p4_cmd_byte_addr_24
    MCB_X0Y1.P4CMDRA10   net (fanout=1)        6.238   c3_p4_cmd_byte_addr<24>
    MCB_X0Y1.P4CMDCLK    Tmcbdck_CMDRA         0.416   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (0.846ns logic, 6.238ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_cmd_byte_addr_19 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      6.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.828ns (7.773 - 6.945)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_cmd_byte_addr_19 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.CMUX     Tshcko                0.518   c3_p4_cmd_byte_addr<24>
                                                       c3_p4_cmd_byte_addr_19
    MCB_X0Y1.P4CMDRA5    net (fanout=1)        5.978   c3_p4_cmd_byte_addr<19>
    MCB_X0Y1.P4CMDCLK    Tmcbdck_CMDRA         0.416   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.912ns (0.934ns logic, 5.978ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_18 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      2.808ns (Levels of Logic = 0)
  Clock Path Skew:      2.335ns (4.705 - 2.370)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_18 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.BMUX     Tshcko                0.244   c3_p4_cmd_byte_addr<24>
                                                       c3_p4_cmd_byte_addr_18
    MCB_X0Y1.P4CMDRA4    net (fanout=1)        2.535   c3_p4_cmd_byte_addr<18>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (0.273ns logic, 2.535ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDBA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_12 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      2.828ns (Levels of Logic = 0)
  Clock Path Skew:      2.333ns (4.705 - 2.372)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_12 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y70.DQ       Tcko                  0.198   c3_p4_cmd_byte_addr<12>
                                                       c3_p4_cmd_byte_addr_12
    MCB_X0Y1.P4CMDBA1    net (fanout=1)        2.601   c3_p4_cmd_byte_addr<12>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDBA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.227ns logic, 2.601ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_wr_data_9 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      2.058ns (Levels of Logic = 0)
  Clock Path Skew:      1.543ns (3.890 - 2.347)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_wr_data_9 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.BMUX    Tshcko                0.266   c3_p4_wr_data<8>
                                                       c3_p4_wr_data_9
    MCB_X0Y1.P4WRDATA9   net (fanout=1)        1.747   c3_p4_wr_data<9>
    MCB_X0Y1.P4CLK       Tmcbckd_WRDATA(-Th)    -0.045   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.311ns logic, 1.747ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: clkRstSlow/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: clkRstSlow/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clkRstSlow/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X12Y99.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.606ns (data path - clock path skew + uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      11.416ns (Levels of Logic = 3)
  Clock Path Skew:      3.232ns (4.968 - 1.736)
  Source Clock:         clk100 rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.525   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      4.757   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut17470_3896
    PLL_ADV_X0Y2.RST     net (fanout=2)        1.231   ][189363_3897
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X13Y88.C5      net (fanout=2)        1.263   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X13Y88.CMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut227633_42333
    SLICE_X12Y99.SR      net (fanout=1)        1.461   ][IN_virtPIBox_24814_42334
    SLICE_X12Y99.CLK     Trck                  0.283   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     11.416ns (2.704ns logic, 8.712ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.553ns (data path - clock path skew + uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      7.363ns (Levels of Logic = 1)
  Clock Path Skew:      3.232ns (4.968 - 1.736)
  Source Clock:         clk100 rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.525   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      4.757   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.CMUX    Tilo                  0.337   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut227633_42333
    SLICE_X12Y99.SR      net (fanout=1)        1.461   ][IN_virtPIBox_24814_42334
    SLICE_X12Y99.CLK     Trck                  0.283   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (1.145ns logic, 6.218ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X12Y99.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      2.039ns (datapath - clock path skew - uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      6.938ns (Levels of Logic = 1)
  Clock Path Skew:      4.477ns (5.866 - 1.389)
  Source Clock:         clk100 rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.495   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      4.528   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.CMUX    Tilo                  0.317   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut227633_42333
    SLICE_X12Y99.SR      net (fanout=1)        1.384   ][IN_virtPIBox_24814_42334
    SLICE_X12Y99.CLK     Tremck      (-Th)    -0.214   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (1.026ns logic, 5.912ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.241ns (datapath - clock path skew - uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      6.160ns (Levels of Logic = 3)
  Clock Path Skew:      1.497ns (2.189 - 0.692)
  Source Clock:         clk100 rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.234   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      2.806   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.C       Tilo                  0.156   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut17470_3896
    PLL_ADV_X0Y2.RST     net (fanout=2)        0.648   ][189363_3897
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X13Y88.C5      net (fanout=2)        0.681   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X13Y88.CMUX    Tilo                  0.203   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut227633_42333
    SLICE_X12Y99.SR      net (fanout=1)        0.736   ][IN_virtPIBox_24814_42334
    SLICE_X12Y99.CLK     Tremck      (-Th)    -0.155   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (1.289ns logic, 4.871ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X13Y88.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.730ns (data path - clock path skew + uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      6.542ns (Levels of Logic = 1)
  Clock Path Skew:      3.234ns (4.970 - 1.736)
  Source Clock:         clk100 rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.525   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      4.757   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut17470_3896
    SLICE_X13Y88.SR      net (fanout=2)        0.680   ][189363_3897
    SLICE_X13Y88.CLK     Trck                  0.321   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (1.105ns logic, 5.437ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X13Y88.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.283ns (datapath - clock path skew - uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      6.184ns (Levels of Logic = 1)
  Clock Path Skew:      4.479ns (5.868 - 1.389)
  Source Clock:         clk100 rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.495   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      4.528   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.C       Tilo                  0.244   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut17470_3896
    SLICE_X13Y88.SR      net (fanout=2)        0.645   ][189363_3897
    SLICE_X13Y88.CLK     Tremck      (-Th)    -0.272   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (1.011ns logic, 5.173ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X13Y88.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.733ns (data path - clock path skew + uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      6.545ns (Levels of Logic = 1)
  Clock Path Skew:      3.234ns (4.970 - 1.736)
  Source Clock:         clk100 rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.525   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      4.757   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.C       Tilo                  0.259   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut17470_3896
    SLICE_X13Y88.SR      net (fanout=2)        0.680   ][189363_3897
    SLICE_X13Y88.CLK     Trck                  0.324   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (1.108ns logic, 5.437ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X13Y88.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.286ns (datapath - clock path skew - uncertainty)
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      6.187ns (Levels of Logic = 1)
  Clock Path Skew:      4.479ns (5.868 - 1.389)
  Source Clock:         clk100 rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRstSlow/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.495   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X13Y88.C3      net (fanout=144)      4.528   clkRstSlow/rstDelay<24>
    SLICE_X13Y88.C       Tilo                  0.244   withHdmiTx.Inst_dram_reader/rst_r1
                                                       lut17470_3896
    SLICE_X13Y88.SR      net (fanout=2)        0.645   ][189363_3897
    SLICE_X13Y88.CLK     Tremck      (-Th)    -0.275   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (1.014ns logic, 5.173ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP 
"clkRstSlow_CLK_100s" TS_Clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49 paths analyzed, 49 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Paths for end point clkRstSlow/rstDelay_24 (SLICE_X30Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRstSlow/localRst (FF)
  Destination:          clkRstSlow/rstDelay_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 0)
  Clock Path Skew:      -0.415ns (2.013 - 2.428)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.231ns

  Clock Uncertainty:          0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: clkRstSlow/localRst to clkRstSlow/rstDelay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.AQ      Tcko                  0.430   clkRstSlow/localRst
                                                       clkRstSlow/localRst
    SLICE_X30Y55.SR      net (fanout=6)        1.465   clkRstSlow/localRst
    SLICE_X30Y55.CLK     Trck                  0.272   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.702ns logic, 1.465ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point clkRstSlow/rstDelay_11 (SLICE_X35Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRstSlow/localRst (FF)
  Destination:          clkRstSlow/rstDelay_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 0)
  Clock Path Skew:      -0.413ns (2.015 - 2.428)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.231ns

  Clock Uncertainty:          0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: clkRstSlow/localRst to clkRstSlow/rstDelay_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.AQ      Tcko                  0.430   clkRstSlow/localRst
                                                       clkRstSlow/localRst
    SLICE_X35Y57.SR      net (fanout=6)        1.109   clkRstSlow/localRst
    SLICE_X35Y57.CLK     Trck                  0.379   clkRstSlow/rstDelay<11>
                                                       clkRstSlow/rstDelay_11
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.809ns logic, 1.109ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point clkRstSlow/rstDelay_3 (SLICE_X35Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRstSlow/localRst (FF)
  Destination:          clkRstSlow/rstDelay_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 0)
  Clock Path Skew:      -0.410ns (2.018 - 2.428)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.231ns

  Clock Uncertainty:          0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: clkRstSlow/localRst to clkRstSlow/rstDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.AQ      Tcko                  0.430   clkRstSlow/localRst
                                                       clkRstSlow/localRst
    SLICE_X35Y58.SR      net (fanout=6)        1.093   clkRstSlow/localRst
    SLICE_X35Y58.CLK     Trck                  0.379   clkRstSlow/rstDelay<3>
                                                       clkRstSlow/rstDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.809ns logic, 1.093ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP "clkRstSlow_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkRstSlow/rstDelay_11 (SLICE_X35Y57.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRstSlow/rstDelay_10 (FF)
  Destination:          clkRstSlow/rstDelay_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkRstSlow/rstDelay_10 to clkRstSlow/rstDelay_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.CQ      Tcko                  0.198   clkRstSlow/rstDelay<11>
                                                       clkRstSlow/rstDelay_10
    SLICE_X35Y57.DX      net (fanout=1)        0.142   clkRstSlow/rstDelay<10>
    SLICE_X35Y57.CLK     Tckdi       (-Th)    -0.059   clkRstSlow/rstDelay<11>
                                                       clkRstSlow/rstDelay_11
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point clkRstSlow/rstDelay_3 (SLICE_X35Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRstSlow/rstDelay_2 (FF)
  Destination:          clkRstSlow/rstDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkRstSlow/rstDelay_2 to clkRstSlow/rstDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.CQ      Tcko                  0.198   clkRstSlow/rstDelay<3>
                                                       clkRstSlow/rstDelay_2
    SLICE_X35Y58.DX      net (fanout=1)        0.142   clkRstSlow/rstDelay<2>
    SLICE_X35Y58.CLK     Tckdi       (-Th)    -0.059   clkRstSlow/rstDelay<3>
                                                       clkRstSlow/rstDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point clkRstSlow/rstDelay_21 (SLICE_X31Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRstSlow/localRst (FF)
  Destination:          clkRstSlow/rstDelay_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.919 - 0.880)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clk100 rising at 0.000ns
  Clock Uncertainty:    0.231ns

  Clock Uncertainty:          0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRstSlow/localRst to clkRstSlow/rstDelay_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.AQ      Tcko                  0.198   clkRstSlow/localRst
                                                       clkRstSlow/localRst
    SLICE_X31Y56.SR      net (fanout=6)        0.326   clkRstSlow/localRst
    SLICE_X31Y56.CLK     Tremck      (-Th)    -0.171   clkRstSlow/rstDelay<19>
                                                       clkRstSlow/rstDelay_21
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.369ns logic, 0.326ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP "clkRstSlow_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 6.640ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP 
"clkRstSlow_CLK_500_n" TS_Clk / 6         PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP "clkRstSlow_CLK_500_n" TS_Clk / 6
        PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRstSlow_clkGen_clkout5"         TS_Clk / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21638222773 paths analyzed, 38786 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.652ns.
--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6 (SLICE_X45Y22.A1), 193653689 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.514ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171 to MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.AMUX    Tshcko                0.518   MBPIPE_I/e_zy_out<2><7>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171
    DSP48_X1Y1.B1        net (fanout=50)       3.087   MBPIPE_I/e_zy_out<2><1>
    DSP48_X1Y1.PCOUT0    Tdspdo_B_PCOUT        3.860   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X1Y2.PCIN0     net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170
    DSP48_X1Y2.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X1Y3.PCIN9     net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X1Y3.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X1Y4.PCIN9     net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X1Y4.P13       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X50Y14.D2      net (fanout=28)       1.419   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5
    SLICE_X50Y14.COUT    Topcyd                0.290   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000ed
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c
    SLICE_X50Y15.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088
    SLICE_X50Y16.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268
    SLICE_X50Y16.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080
    SLICE_X50Y17.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
    SLICE_X50Y17.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078
    SLICE_X50Y18.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
    SLICE_X50Y18.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X50Y19.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X50Y19.DMUX    Tcind                 0.289   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X45Y22.A1      net (fanout=1)        1.285   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000048
    SLICE_X45Y22.CLK     Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig0000005f
                                                       lut195601_32821
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6
    -------------------------------------------------  ---------------------------
    Total                                     19.514ns (13.645ns logic, 5.869ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.514ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171 to MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.AMUX    Tshcko                0.518   MBPIPE_I/e_zy_out<2><7>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171
    DSP48_X1Y1.B1        net (fanout=50)       3.087   MBPIPE_I/e_zy_out<2><1>
    DSP48_X1Y1.PCOUT9    Tdspdo_B_PCOUT        3.860   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X1Y2.PCIN9     net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179
    DSP48_X1Y2.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X1Y3.PCIN9     net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X1Y3.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X1Y4.PCIN9     net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X1Y4.P13       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X50Y14.D2      net (fanout=28)       1.419   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5
    SLICE_X50Y14.COUT    Topcyd                0.290   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000ed
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c
    SLICE_X50Y15.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088
    SLICE_X50Y16.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268
    SLICE_X50Y16.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080
    SLICE_X50Y17.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
    SLICE_X50Y17.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078
    SLICE_X50Y18.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
    SLICE_X50Y18.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X50Y19.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X50Y19.DMUX    Tcind                 0.289   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X45Y22.A1      net (fanout=1)        1.285   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000048
    SLICE_X45Y22.CLK     Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig0000005f
                                                       lut195601_32821
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6
    -------------------------------------------------  ---------------------------
    Total                                     19.514ns (13.645ns logic, 5.869ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.514ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171 to MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.AMUX    Tshcko                0.518   MBPIPE_I/e_zy_out<2><7>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171
    DSP48_X1Y1.B1        net (fanout=50)       3.087   MBPIPE_I/e_zy_out<2><1>
    DSP48_X1Y1.PCOUT1    Tdspdo_B_PCOUT        3.860   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X1Y2.PCIN1     net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000171
    DSP48_X1Y2.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X1Y3.PCIN9     net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X1Y3.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X1Y4.PCIN9     net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X1Y4.P13       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X50Y14.D2      net (fanout=28)       1.419   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5
    SLICE_X50Y14.COUT    Topcyd                0.290   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000ed
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090
    SLICE_X50Y15.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c
    SLICE_X50Y15.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088
    SLICE_X50Y16.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268
    SLICE_X50Y16.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080
    SLICE_X50Y17.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
    SLICE_X50Y17.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078
    SLICE_X50Y18.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
    SLICE_X50Y18.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X50Y19.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X50Y19.DMUX    Tcind                 0.289   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X45Y22.A1      net (fanout=1)        1.285   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000048
    SLICE_X45Y22.CLK     Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig0000005f
                                                       lut195601_32821
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6
    -------------------------------------------------  ---------------------------
    Total                                     19.514ns (13.645ns logic, 5.869ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0 (SLICE_X7Y112.D6), 193653695 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.528ns (Levels of Logic = 11)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f to MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y102.BQ     Tcko                  0.430   MBPIPE_I/e_zy_out<4><3>
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f
    DSP48_X0Y25.B3       net (fanout=50)       3.401   MBPIPE_I/e_zy_out<4><3>
    DSP48_X0Y25.PCOUT0   Tdspdo_B_PCOUT        3.860   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X0Y26.PCIN0    net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170
    DSP48_X0Y26.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X0Y27.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X0Y27.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X0Y28.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X0Y28.P0       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X6Y106.C3      net (fanout=2)        1.782   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a8
    SLICE_X6Y106.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e9
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080
    SLICE_X6Y107.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
    SLICE_X6Y107.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078
    SLICE_X6Y108.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
    SLICE_X6Y108.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X6Y109.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X6Y109.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<31>
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X6Y110.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
    SLICE_X6Y110.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a7
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000009f
    SLICE_X6Y111.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000273
    SLICE_X6Y111.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000041
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000099
    SLICE_X7Y112.D6      net (fanout=1)        0.643   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000042
    SLICE_X7Y112.CLK     Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig00000055
                                                       lut177874_27733
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0
    -------------------------------------------------  ---------------------------
    Total                                     19.528ns (13.624ns logic, 5.904ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.528ns (Levels of Logic = 11)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f to MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y102.BQ     Tcko                  0.430   MBPIPE_I/e_zy_out<4><3>
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f
    DSP48_X0Y25.B3       net (fanout=50)       3.401   MBPIPE_I/e_zy_out<4><3>
    DSP48_X0Y25.PCOUT9   Tdspdo_B_PCOUT        3.860   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X0Y26.PCIN9    net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179
    DSP48_X0Y26.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X0Y27.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X0Y27.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X0Y28.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X0Y28.P0       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X6Y106.C3      net (fanout=2)        1.782   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a8
    SLICE_X6Y106.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e9
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080
    SLICE_X6Y107.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
    SLICE_X6Y107.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078
    SLICE_X6Y108.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
    SLICE_X6Y108.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X6Y109.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X6Y109.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<31>
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X6Y110.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
    SLICE_X6Y110.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a7
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000009f
    SLICE_X6Y111.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000273
    SLICE_X6Y111.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000041
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000099
    SLICE_X7Y112.D6      net (fanout=1)        0.643   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000042
    SLICE_X7Y112.CLK     Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig00000055
                                                       lut177874_27733
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0
    -------------------------------------------------  ---------------------------
    Total                                     19.528ns (13.624ns logic, 5.904ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.528ns (Levels of Logic = 11)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f to MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y102.BQ     Tcko                  0.430   MBPIPE_I/e_zy_out<4><3>
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f
    DSP48_X0Y25.B3       net (fanout=50)       3.401   MBPIPE_I/e_zy_out<4><3>
    DSP48_X0Y25.PCOUT1   Tdspdo_B_PCOUT        3.860   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X0Y26.PCIN1    net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000171
    DSP48_X0Y26.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X0Y27.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X0Y27.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X0Y28.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X0Y28.P0       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X6Y106.C3      net (fanout=2)        1.782   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a8
    SLICE_X6Y106.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e9
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080
    SLICE_X6Y107.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265
    SLICE_X6Y107.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078
    SLICE_X6Y108.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261
    SLICE_X6Y108.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X6Y109.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X6Y109.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<31>
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X6Y110.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
    SLICE_X6Y110.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a7
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000009f
    SLICE_X6Y111.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000273
    SLICE_X6Y111.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000041
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000099
    SLICE_X7Y112.D6      net (fanout=1)        0.643   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000042
    SLICE_X7Y112.CLK     Tas                   0.373   MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig00000055
                                                       lut177874_27733
                                                       MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0
    -------------------------------------------------  ---------------------------
    Total                                     19.528ns (13.624ns logic, 5.904ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be (SLICE_X47Y94.A3), 189780615 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171 to MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.AQ      Tcko                  0.430   MBPIPE_I/e_zx_out<3><7>
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171
    DSP48_X1Y17.A1       net (fanout=51)       2.019   MBPIPE_I/e_zx_out<3><1>
    DSP48_X1Y17.PCOUT0   Tdspdo_A_PCOUT        3.934   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X1Y18.PCIN0    net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170
    DSP48_X1Y18.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X1Y19.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X1Y19.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X1Y20.P8       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X44Y98.C4      net (fanout=2)        3.076   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b0
    SLICE_X44Y98.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e4
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X44Y99.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X44Y99.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X47Y94.A3      net (fanout=1)        1.082   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a
    SLICE_X47Y94.CLK     Tas                   0.264   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<4>
                                                       lut186640_30262
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be
    -------------------------------------------------  ---------------------------
    Total                                     19.460ns (13.217ns logic, 6.243ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171 to MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.AQ      Tcko                  0.430   MBPIPE_I/e_zx_out<3><7>
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171
    DSP48_X1Y17.A1       net (fanout=51)       2.019   MBPIPE_I/e_zx_out<3><1>
    DSP48_X1Y17.PCOUT9   Tdspdo_A_PCOUT        3.934   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X1Y18.PCIN9    net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179
    DSP48_X1Y18.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X1Y19.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X1Y19.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X1Y20.P8       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X44Y98.C4      net (fanout=2)        3.076   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b0
    SLICE_X44Y98.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e4
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X44Y99.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X44Y99.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X47Y94.A3      net (fanout=1)        1.082   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a
    SLICE_X47Y94.CLK     Tas                   0.264   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<4>
                                                       lut186640_30262
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be
    -------------------------------------------------  ---------------------------
    Total                                     19.460ns (13.217ns logic, 6.243ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171 to MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.AQ      Tcko                  0.430   MBPIPE_I/e_zx_out<3><7>
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171
    DSP48_X1Y17.A1       net (fanout=51)       2.019   MBPIPE_I/e_zx_out<3><1>
    DSP48_X1Y17.PCOUT1   Tdspdo_A_PCOUT        3.934   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c
    DSP48_X1Y18.PCIN1    net (fanout=1)        0.059   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000171
    DSP48_X1Y18.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a
    DSP48_X1Y19.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5
    DSP48_X1Y19.PCOUT9   Tdspdo_PCIN_PCOUT     2.653   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106
    DSP48_X1Y20.P8       Tdspdo_PCIN_P         2.645   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029
    SLICE_X44Y98.C4      net (fanout=2)        3.076   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b0
    SLICE_X44Y98.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e4
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070
    SLICE_X44Y99.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d
    SLICE_X44Y99.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7
    SLICE_X47Y94.A3      net (fanout=1)        1.082   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a
    SLICE_X47Y94.CLK     Tas                   0.264   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<4>
                                                       lut186640_30262
                                                       MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be
    -------------------------------------------------  ---------------------------
    Total                                     19.460ns (13.217ns logic, 6.243ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP "clkRstSlow_clkGen_clkout5"
        TS_Clk / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2 (SLICE_X41Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.920 - 0.879)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.231ns

  Clock Uncertainty:          0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRstSlow/rstDelay_24 to MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.234   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X41Y56.SR      net (fanout=144)      0.438   clkRstSlow/rstDelay<24>
    SLICE_X41Y56.CLK     Tcksr       (-Th)     0.139   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter<3>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.095ns logic, 0.438ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0 (SLICE_X41Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.920 - 0.879)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.231ns

  Clock Uncertainty:          0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRstSlow/rstDelay_24 to MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.234   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X41Y56.SR      net (fanout=144)      0.438   clkRstSlow/rstDelay<24>
    SLICE_X41Y56.CLK     Tcksr       (-Th)     0.138   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter<3>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.096ns logic, 0.438ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1 (SLICE_X41Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRstSlow/rstDelay_24 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.920 - 0.879)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.231ns

  Clock Uncertainty:          0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRstSlow/rstDelay_24 to MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.DQ      Tcko                  0.234   clkRstSlow/rstDelay<24>
                                                       clkRstSlow/rstDelay_24
    SLICE_X41Y56.SR      net (fanout=144)      0.438   clkRstSlow/rstDelay<24>
    SLICE_X41Y56.CLK     Tcksr       (-Th)     0.131   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter<3>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.103ns logic, 0.438ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP "clkRstSlow_clkGen_clkout5"
        TS_Clk / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK
  Location pin: DSP48_X1Y10.CLK
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 15.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK
  Location pin: DSP48_X1Y9.CLK
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 15.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK
  Location pin: DSP48_X1Y14.CLK
  Clock network: clkDrp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP "clkRstSlow_CLK_500" 
TS_Clk / 6 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP "clkRstSlow_CLK_500" TS_Clk / 6 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.132ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master (OLOGIC_X12Y117.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.476ns (Levels of Logic = 0)
  Clock Path Skew:      -0.401ns (2.168 - 2.569)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y99.AQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y117.SR    net (fanout=21)       5.748   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y117.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (0.728ns logic, 5.748ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (OLOGIC_X12Y116.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.476ns (Levels of Logic = 0)
  Clock Path Skew:      -0.401ns (2.168 - 2.569)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y99.AQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y116.SR    net (fanout=21)       5.748   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y116.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (0.728ns logic, 5.748ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4 (SLICE_X25Y116.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4 (FF)
  Requirement:          7.692ns
  Data Path Delay:      7.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.622 - 0.633)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y111.BQ     Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1
    SLICE_X25Y116.C5     net (fanout=1)        6.104   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1
    SLICE_X25Y116.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe<4>
                                                       lut145943_17710
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (0.898ns logic, 6.104ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2 (SLICE_X7Y101.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.972 - 0.927)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.DQ      Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<3>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3
    SLICE_X7Y101.B5      net (fanout=1)        0.176   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<3>
    SLICE_X7Y101.CLK     Tah         (-Th)    -0.155   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q<3>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.353ns logic, 0.176ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (SLICE_X7Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.972 - 0.930)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y100.CQ      Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<7>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6
    SLICE_X7Y101.AX      net (fanout=1)        0.299   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<6>
    SLICE_X7Y101.CLK     Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.257ns logic, 0.299ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (SLICE_X7Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.972 - 0.927)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.BQ      Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<3>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1
    SLICE_X7Y101.BX      net (fanout=1)        0.338   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<1>
    SLICE_X7Y101.CLK     Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.257ns logic, 0.338ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<4>/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0/CK
  Location pin: SLICE_X6Y112.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<4>/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1/CK
  Location pin: SLICE_X6Y112.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRstSlow_CLK_100s / 6.5 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9047 paths analyzed, 925 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.880ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4 (SLICE_X11Y96.D3), 641 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      10.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1
    SLICE_X11Y97.A5      net (fanout=7)        0.756   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<1>
    SLICE_X11Y97.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146489_16002
    SLICE_X13Y96.A1      net (fanout=2)        0.989   lut146489_16002
    SLICE_X13Y96.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q<3>
                                                       lut146491_16004
    SLICE_X6Y99.B1       net (fanout=10)       1.327   lut146491_16004
    SLICE_X6Y99.COUT     Topcyb                0.483   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X6Y100.CIN     net (fanout=1)        0.003   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X6Y100.AQ      Tito_logic            0.698   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_xor<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>_rt
    SLICE_X11Y97.B6      net (fanout=1)        0.907   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
    SLICE_X11Y97.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146602_16186
    SLICE_X18Y95.A4      net (fanout=1)        1.702   lut146602_16186
    SLICE_X18Y95.AMUX    Topaa                 0.456   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_3_I/blk00000001/blk00000002/blk00000027
                                                       ][143141_16188
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_xor<4>
    SLICE_X11Y96.D3      net (fanout=1)        1.702   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<4>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146606_17907
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (3.312ns logic, 7.386ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      10.626ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<5>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1
    SLICE_X11Y97.A3      net (fanout=7)        0.779   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m<1>
    SLICE_X11Y97.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146489_16002
    SLICE_X13Y96.A1      net (fanout=2)        0.989   lut146489_16002
    SLICE_X13Y96.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q<3>
                                                       lut146491_16004
    SLICE_X6Y99.B1       net (fanout=10)       1.327   lut146491_16004
    SLICE_X6Y99.COUT     Topcyb                0.483   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X6Y100.CIN     net (fanout=1)        0.003   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X6Y100.AQ      Tito_logic            0.698   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_xor<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>_rt
    SLICE_X11Y97.B6      net (fanout=1)        0.907   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
    SLICE_X11Y97.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146602_16186
    SLICE_X18Y95.A4      net (fanout=1)        1.702   lut146602_16186
    SLICE_X18Y95.AMUX    Topaa                 0.456   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_3_I/blk00000001/blk00000002/blk00000027
                                                       ][143141_16188
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_xor<4>
    SLICE_X11Y96.D3      net (fanout=1)        1.702   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<4>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146606_17907
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     10.626ns (3.217ns logic, 7.409ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      10.200ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.CQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<5>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    SLICE_X15Y95.B3      net (fanout=3)        0.587   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m<3>
    SLICE_X15Y95.B       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<2>
                                                       lut146490_16003
    SLICE_X13Y96.A4      net (fanout=3)        0.755   lut146490_16003
    SLICE_X13Y96.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q<3>
                                                       lut146491_16004
    SLICE_X6Y99.B1       net (fanout=10)       1.327   lut146491_16004
    SLICE_X6Y99.COUT     Topcyb                0.483   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X6Y100.CIN     net (fanout=1)        0.003   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X6Y100.AQ      Tito_logic            0.698   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_xor<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>_rt
    SLICE_X11Y97.B6      net (fanout=1)        0.907   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
    SLICE_X11Y97.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146602_16186
    SLICE_X18Y95.A4      net (fanout=1)        1.702   lut146602_16186
    SLICE_X18Y95.AMUX    Topaa                 0.456   MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_3_I/blk00000001/blk00000002/blk00000027
                                                       ][143141_16188
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_xor<4>
    SLICE_X11Y96.D3      net (fanout=1)        1.702   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<4>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146606_17907
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     10.200ns (3.217ns logic, 6.983ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (SLICE_X11Y96.A4), 146 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.029ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1
    SLICE_X11Y97.A5      net (fanout=7)        0.756   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<1>
    SLICE_X11Y97.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146489_16002
    SLICE_X13Y96.A1      net (fanout=2)        0.989   lut146489_16002
    SLICE_X13Y96.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q<3>
                                                       lut146491_16004
    SLICE_X6Y99.B1       net (fanout=10)       1.327   lut146491_16004
    SLICE_X6Y99.BMUX     Topbb                 0.464   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X18Y94.B6      net (fanout=2)        1.761   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<1>
    SLICE_X18Y94.BMUX    Topbb                 0.464   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
    SLICE_X11Y96.A4      net (fanout=1)        1.852   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<1>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146630_17913
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      9.029ns (2.344ns logic, 6.685ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<5>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1
    SLICE_X11Y97.A3      net (fanout=7)        0.779   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m<1>
    SLICE_X11Y97.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146489_16002
    SLICE_X13Y96.A1      net (fanout=2)        0.989   lut146489_16002
    SLICE_X13Y96.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q<3>
                                                       lut146491_16004
    SLICE_X6Y99.B1       net (fanout=10)       1.327   lut146491_16004
    SLICE_X6Y99.BMUX     Topbb                 0.464   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X18Y94.B6      net (fanout=2)        1.761   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<1>
    SLICE_X18Y94.BMUX    Topbb                 0.464   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
    SLICE_X11Y96.A4      net (fanout=1)        1.852   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<1>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146630_17913
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.957ns (2.249ns logic, 6.708ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.531ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.CQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<5>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    SLICE_X15Y95.B3      net (fanout=3)        0.587   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m<3>
    SLICE_X15Y95.B       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<2>
                                                       lut146490_16003
    SLICE_X13Y96.A4      net (fanout=3)        0.755   lut146490_16003
    SLICE_X13Y96.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q<3>
                                                       lut146491_16004
    SLICE_X6Y99.B1       net (fanout=10)       1.327   lut146491_16004
    SLICE_X6Y99.BMUX     Topbb                 0.464   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X18Y94.B6      net (fanout=2)        1.761   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<1>
    SLICE_X18Y94.BMUX    Topbb                 0.464   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
    SLICE_X11Y96.A4      net (fanout=1)        1.852   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<1>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146630_17913
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (2.249ns logic, 6.282ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3 (SLICE_X11Y96.C5), 462 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_2 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.896ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_2 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.BQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<5>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_2
    SLICE_X11Y99.A2      net (fanout=4)        1.583   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m<2>
    SLICE_X11Y99.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_AS_inv
                                                       lut146496_16006
    SLICE_X6Y100.A2      net (fanout=9)        1.068   lut146496_16006
    SLICE_X6Y100.AMUX    Tilo                  0.326   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
                                                       lut146584_16102
    SLICE_X11Y95.D1      net (fanout=4)        1.550   lut146584_16102
    SLICE_X11Y95.DMUX    Tilo                  0.337   lut51089_11851
                                                       lut146585_16103
    SLICE_X18Y94.D1      net (fanout=1)        1.497   lut146585_16103
    SLICE_X18Y94.DMUX    Topdd                 0.463   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
    SLICE_X11Y96.C5      net (fanout=1)        1.010   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<3>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146614_17909
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.896ns (2.188ns logic, 6.708ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.826ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_3 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.CQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_3
    SLICE_X11Y97.A2      net (fanout=3)        1.257   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
    SLICE_X11Y97.AMUX    Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146494_16008
    SLICE_X6Y100.A1      net (fanout=9)        1.151   lut146494_16008
    SLICE_X6Y100.AMUX    Tilo                  0.326   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<4>
                                                       lut146584_16102
    SLICE_X11Y95.D1      net (fanout=4)        1.550   lut146584_16102
    SLICE_X11Y95.DMUX    Tilo                  0.337   lut51089_11851
                                                       lut146585_16103
    SLICE_X18Y94.D1      net (fanout=1)        1.497   lut146585_16103
    SLICE_X18Y94.DMUX    Topdd                 0.463   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
    SLICE_X11Y96.C5      net (fanout=1)        1.010   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<3>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146614_17909
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.826ns (2.361ns logic, 6.465ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.800ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.599 - 0.646)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1
    SLICE_X11Y97.A5      net (fanout=7)        0.756   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<1>
    SLICE_X11Y97.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT<2>
                                                       lut146489_16002
    SLICE_X13Y96.A1      net (fanout=2)        0.989   lut146489_16002
    SLICE_X13Y96.A       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q<3>
                                                       lut146491_16004
    SLICE_X6Y99.B1       net (fanout=10)       1.327   lut146491_16004
    SLICE_X6Y99.CMUX     Topbc                 0.650   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut<1>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy<3>
    SLICE_X18Y94.CX      net (fanout=2)        2.319   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A<2>
    SLICE_X18Y94.DMUX    Tcxd                  0.333   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy<3>
    SLICE_X11Y96.C5      net (fanout=1)        1.010   withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT<3>
    SLICE_X11Y96.CLK     Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<4>
                                                       lut146614_17909
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.800ns (2.399ns logic, 6.401ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (SLICE_X5Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y79.CQ       Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10
    SLICE_X5Y79.SR       net (fanout=4)        0.307   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
    SLICE_X5Y79.CLK      Tcksr       (-Th)     0.128   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.072ns logic, 0.307ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X8Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.200   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X8Y72.CX       net (fanout=7)        0.117   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X8Y72.CLK      Tckdi       (-Th)    -0.106   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.306ns logic, 0.117ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2 (SLICE_X8Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.200   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
    SLICE_X8Y72.A6       net (fanout=10)       0.037   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
    SLICE_X8Y72.CLK      Tah         (-Th)    -0.190   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut150314_19361
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK
  Location pin: RAMB8_X0Y51.CLKAWRCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/redEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/redEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK
  Location pin: RAMB8_X0Y50.CLKAWRCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK
  Location pin: RAMB8_X0Y48.CLKAWRCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      7.234ns|      9.826ns|            0|            0|           52|  21638231975|
| TS_clkRstSlow_CLK_100s        |     10.000ns|      3.334ns|      9.272ns|            0|            0|           49|         9153|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      7.132ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|     10.880ns|          N/A|            0|            0|         9047|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRstSlow_CLK_500_n       |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRstSlow_clkGen_clkout5  |     20.000ns|     19.652ns|          N/A|            0|            0|  21638222773|            0|
| TS_clkRstSlow_CLK_500         |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   19.652|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21638232031 paths, 0 nets, and 90586 connections

Design statistics:
   Minimum period:  19.652ns{1}   (Maximum frequency:  50.885MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 11 18:31:00 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 855 MB



