{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:36:57 2017 " "Info: Processing started: Mon May 29 15:36:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_100MHz " "Info: Assuming node \"CLK_100MHz\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "WasdDecoder:u1\|loe " "Info: Detected ripple clock \"WasdDecoder:u1\|loe\" as buffer" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WasdDecoder:u1\|loe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u0\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u0\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u0\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u000\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u000\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u000\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u00\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u00\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u00\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:u3\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:u3\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_100MHz register VGA640480:u3\|l_vgaX\[6\] memory VGA640480:u3\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a0~porta_address_reg0 55.41 MHz 18.047 ns Internal " "Info: Clock \"CLK_100MHz\" has Internal fmax of 55.41 MHz between source register \"VGA640480:u3\|l_vgaX\[6\]\" and destination memory \"VGA640480:u3\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 18.047 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.921 ns + Longest register memory " "Info: + Longest register to memory delay is 10.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:u3\|l_vgaX\[6\] 1 REG LCFF_X67_Y36_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y36_N13; Fanout = 13; REG Node = 'VGA640480:u3\|l_vgaX\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_vgaX[6] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.621 ns) 1.799 ns VGA640480:u3\|MapGraphic:u0\|Add1~7 2 COMB LCCOMB_X66_Y36_N10 2 " "Info: 2: + IC(1.178 ns) + CELL(0.621 ns) = 1.799 ns; Loc. = LCCOMB_X66_Y36_N10; Fanout = 2; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|Add1~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { VGA640480:u3|l_vgaX[6] VGA640480:u3|MapGraphic:u0|Add1~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.305 ns VGA640480:u3\|MapGraphic:u0\|Add1~8 3 COMB LCCOMB_X66_Y36_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.305 ns; Loc. = LCCOMB_X66_Y36_N12; Fanout = 2; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|Add1~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:u3|MapGraphic:u0|Add1~7 VGA640480:u3|MapGraphic:u0|Add1~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 3.577 ns VGA640480:u3\|MapGraphic:u0\|Add2~11 4 COMB LCCOMB_X65_Y36_N12 2 " "Info: 4: + IC(0.676 ns) + CELL(0.596 ns) = 3.577 ns; Loc. = LCCOMB_X65_Y36_N12; Fanout = 2; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|Add2~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { VGA640480:u3|MapGraphic:u0|Add1~8 VGA640480:u3|MapGraphic:u0|Add2~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.083 ns VGA640480:u3\|MapGraphic:u0\|Add2~12 5 COMB LCCOMB_X65_Y36_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.083 ns; Loc. = LCCOMB_X65_Y36_N14; Fanout = 2; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|Add2~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:u3|MapGraphic:u0|Add2~11 VGA640480:u3|MapGraphic:u0|Add2~12 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.596 ns) 5.739 ns VGA640480:u3\|MapGraphic:u0\|Add3~15 6 COMB LCCOMB_X62_Y36_N26 2 " "Info: 6: + IC(1.060 ns) + CELL(0.596 ns) = 5.739 ns; Loc. = LCCOMB_X62_Y36_N26; Fanout = 2; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|Add3~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { VGA640480:u3|MapGraphic:u0|Add2~12 VGA640480:u3|MapGraphic:u0|Add3~15 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.245 ns VGA640480:u3\|MapGraphic:u0\|Add3~16 7 COMB LCCOMB_X62_Y36_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 6.245 ns; Loc. = LCCOMB_X62_Y36_N28; Fanout = 2; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|Add3~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:u3|MapGraphic:u0|Add3~15 VGA640480:u3|MapGraphic:u0|Add3~16 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.596 ns) 7.519 ns VGA640480:u3\|MapGraphic:u0\|add0\[11\]~19 8 COMB LCCOMB_X63_Y36_N28 1 " "Info: 8: + IC(0.678 ns) + CELL(0.596 ns) = 7.519 ns; Loc. = LCCOMB_X63_Y36_N28; Fanout = 1; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|add0\[11\]~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { VGA640480:u3|MapGraphic:u0|Add3~16 VGA640480:u3|MapGraphic:u0|add0[11]~19 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.025 ns VGA640480:u3\|MapGraphic:u0\|add0\[12\]~20 9 COMB LCCOMB_X63_Y36_N30 145 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 8.025 ns; Loc. = LCCOMB_X63_Y36_N30; Fanout = 145; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|add0\[12\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:u3|MapGraphic:u0|add0[11]~19 VGA640480:u3|MapGraphic:u0|add0[12]~20 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/mapgraphic.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.782 ns) 10.921 ns VGA640480:u3\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a0~porta_address_reg0 10 MEM M4K_X64_Y29 1 " "Info: 10: + IC(2.114 ns) + CELL(0.782 ns) = 10.921 ns; Loc. = M4K_X64_Y29; Fanout = 1; MEM Node = 'VGA640480:u3\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { VGA640480:u3|MapGraphic:u0|add0[12]~20 VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_4h71.tdf" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.215 ns ( 47.75 % ) " "Info: Total cell delay = 5.215 ns ( 47.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.706 ns ( 52.25 % ) " "Info: Total interconnect delay = 5.706 ns ( 52.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.921 ns" { VGA640480:u3|l_vgaX[6] VGA640480:u3|MapGraphic:u0|Add1~7 VGA640480:u3|MapGraphic:u0|Add1~8 VGA640480:u3|MapGraphic:u0|Add2~11 VGA640480:u3|MapGraphic:u0|Add2~12 VGA640480:u3|MapGraphic:u0|Add3~15 VGA640480:u3|MapGraphic:u0|Add3~16 VGA640480:u3|MapGraphic:u0|add0[11]~19 VGA640480:u3|MapGraphic:u0|add0[12]~20 VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.921 ns" { VGA640480:u3|l_vgaX[6] {} VGA640480:u3|MapGraphic:u0|Add1~7 {} VGA640480:u3|MapGraphic:u0|Add1~8 {} VGA640480:u3|MapGraphic:u0|Add2~11 {} VGA640480:u3|MapGraphic:u0|Add2~12 {} VGA640480:u3|MapGraphic:u0|Add3~15 {} VGA640480:u3|MapGraphic:u0|Add3~16 {} VGA640480:u3|MapGraphic:u0|add0[11]~19 {} VGA640480:u3|MapGraphic:u0|add0[12]~20 {} VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.178ns 0.000ns 0.676ns 0.000ns 1.060ns 0.000ns 0.678ns 0.000ns 2.114ns } { 0.000ns 0.621ns 0.506ns 0.596ns 0.506ns 0.596ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.776 ns - Smallest " "Info: - Smallest clock skew is -6.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.440 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_100MHz\" to destination memory is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.835 ns) 3.440 ns VGA640480:u3\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X64_Y29 1 " "Info: 3: + IC(1.370 ns) + CELL(0.835 ns) = 3.440 ns; Loc. = M4K_X64_Y29; Fanout = 1; MEM Node = 'VGA640480:u3\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { CLK_100MHz~clkctrl VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_4h71.tdf" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 56.25 % ) " "Info: Total cell delay = 1.935 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.505 ns ( 43.75 % ) " "Info: Total interconnect delay = 1.505 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { CLK_100MHz CLK_100MHz~clkctrl VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.370ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 10.216 ns - Longest register " "Info: - Longest clock path from clock \"CLK_100MHz\" to source register is 10.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.217 ns) + CELL(0.970 ns) 5.287 ns VGA640480:u3\|l_CLK_50MHz 2 REG LCFF_X47_Y43_N9 2 " "Info: 2: + IC(3.217 ns) + CELL(0.970 ns) = 5.287 ns; Loc. = LCFF_X47_Y43_N9; Fanout = 2; REG Node = 'VGA640480:u3\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 6.643 ns VGA640480:u3\|CLK_25MHz 3 REG LCFF_X47_Y43_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 6.643 ns; Loc. = LCFF_X47_Y43_N1; Fanout = 2; REG Node = 'VGA640480:u3\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.000 ns) 8.157 ns VGA640480:u3\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G9 24 " "Info: 4: + IC(1.514 ns) + CELL(0.000 ns) = 8.157 ns; Loc. = CLKCTRL_G9; Fanout = 24; COMB Node = 'VGA640480:u3\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.666 ns) 10.216 ns VGA640480:u3\|l_vgaX\[6\] 5 REG LCFF_X67_Y36_N13 13 " "Info: 5: + IC(1.393 ns) + CELL(0.666 ns) = 10.216 ns; Loc. = LCFF_X67_Y36_N13; Fanout = 13; REG Node = 'VGA640480:u3\|l_vgaX\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[6] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 36.28 % ) " "Info: Total cell delay = 3.706 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.510 ns ( 63.72 % ) " "Info: Total interconnect delay = 6.510 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.216 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.216 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaX[6] {} } { 0.000ns 0.000ns 3.217ns 0.386ns 1.514ns 1.393ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { CLK_100MHz CLK_100MHz~clkctrl VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.370ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.216 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.216 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaX[6] {} } { 0.000ns 0.000ns 3.217ns 0.386ns 1.514ns 1.393ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_4h71.tdf" 42 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.921 ns" { VGA640480:u3|l_vgaX[6] VGA640480:u3|MapGraphic:u0|Add1~7 VGA640480:u3|MapGraphic:u0|Add1~8 VGA640480:u3|MapGraphic:u0|Add2~11 VGA640480:u3|MapGraphic:u0|Add2~12 VGA640480:u3|MapGraphic:u0|Add3~15 VGA640480:u3|MapGraphic:u0|Add3~16 VGA640480:u3|MapGraphic:u0|add0[11]~19 VGA640480:u3|MapGraphic:u0|add0[12]~20 VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.921 ns" { VGA640480:u3|l_vgaX[6] {} VGA640480:u3|MapGraphic:u0|Add1~7 {} VGA640480:u3|MapGraphic:u0|Add1~8 {} VGA640480:u3|MapGraphic:u0|Add2~11 {} VGA640480:u3|MapGraphic:u0|Add2~12 {} VGA640480:u3|MapGraphic:u0|Add3~15 {} VGA640480:u3|MapGraphic:u0|Add3~16 {} VGA640480:u3|MapGraphic:u0|add0[11]~19 {} VGA640480:u3|MapGraphic:u0|add0[12]~20 {} VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.178ns 0.000ns 0.676ns 0.000ns 1.060ns 0.000ns 0.678ns 0.000ns 2.114ns } { 0.000ns 0.621ns 0.506ns 0.596ns 0.506ns 0.596ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { CLK_100MHz CLK_100MHz~clkctrl VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} VGA640480:u3|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.370ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.216 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.216 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaX[6] {} } { 0.000ns 0.000ns 3.217ns 0.386ns 1.514ns 1.393ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_100MHz 59 " "Warning: Circuit may not operate. Detected 59 non-operational path(s) clocked by clock \"CLK_100MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "WasdDecoder:u1\|code\[2\] WasdDecoder:u1\|decoder_state~3 CLK_100MHz 4.864 ns " "Info: Found hold time violation between source  pin or register \"WasdDecoder:u1\|code\[2\]\" and destination pin or register \"WasdDecoder:u1\|decoder_state~3\" for clock \"CLK_100MHz\" (Hold time is 4.864 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.932 ns + Largest " "Info: + Largest clock skew is 5.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 9.257 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 9.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.856 ns) + CELL(0.970 ns) 4.926 ns WasdDecoder:u1\|loe 2 REG LCFF_X49_Y21_N21 1 " "Info: 2: + IC(2.856 ns) + CELL(0.970 ns) = 4.926 ns; Loc. = LCFF_X49_Y21_N21; Fanout = 1; REG Node = 'WasdDecoder:u1\|loe'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.826 ns" { CLK_100MHz WasdDecoder:u1|loe } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.000 ns) 7.197 ns WasdDecoder:u1\|loe~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(2.271 ns) + CELL(0.000 ns) = 7.197 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'WasdDecoder:u1\|loe~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.666 ns) 9.257 ns WasdDecoder:u1\|decoder_state~3 4 REG LCFF_X53_Y21_N31 1 " "Info: 4: + IC(1.394 ns) + CELL(0.666 ns) = 9.257 ns; Loc. = LCFF_X53_Y21_N31; Fanout = 1; REG Node = 'WasdDecoder:u1\|decoder_state~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.56 % ) " "Info: Total cell delay = 2.736 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.521 ns ( 70.44 % ) " "Info: Total interconnect delay = 6.521 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { CLK_100MHz WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { CLK_100MHz {} CLK_100MHz~combout {} WasdDecoder:u1|loe {} WasdDecoder:u1|loe~clkctrl {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.000ns 2.856ns 2.271ns 1.394ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.325 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to source register is 3.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.666 ns) 3.325 ns WasdDecoder:u1\|code\[2\] 3 REG LCFF_X52_Y21_N19 6 " "Info: 3: + IC(1.424 ns) + CELL(0.666 ns) = 3.325 ns; Loc. = LCFF_X52_Y21_N19; Fanout = 6; REG Node = 'WasdDecoder:u1\|code\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.11 % ) " "Info: Total cell delay = 1.766 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.559 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.559 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.424ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { CLK_100MHz WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { CLK_100MHz {} CLK_100MHz~combout {} WasdDecoder:u1|loe {} WasdDecoder:u1|loe~clkctrl {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.000ns 2.856ns 2.271ns 1.394ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.424ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.070 ns - Shortest register register " "Info: - Shortest register to register delay is 1.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WasdDecoder:u1\|code\[2\] 1 REG LCFF_X52_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y21_N19; Fanout = 6; REG Node = 'WasdDecoder:u1\|code\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WasdDecoder:u1|code[2] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.206 ns) 0.962 ns WasdDecoder:u1\|Mux0~1 2 COMB LCCOMB_X53_Y21_N30 1 " "Info: 2: + IC(0.756 ns) + CELL(0.206 ns) = 0.962 ns; Loc. = LCCOMB_X53_Y21_N30; Fanout = 1; COMB Node = 'WasdDecoder:u1\|Mux0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { WasdDecoder:u1|code[2] WasdDecoder:u1|Mux0~1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.070 ns WasdDecoder:u1\|decoder_state~3 3 REG LCFF_X53_Y21_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.070 ns; Loc. = LCFF_X53_Y21_N31; Fanout = 1; REG Node = 'WasdDecoder:u1\|decoder_state~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { WasdDecoder:u1|Mux0~1 WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 29.35 % ) " "Info: Total cell delay = 0.314 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 70.65 % ) " "Info: Total interconnect delay = 0.756 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { WasdDecoder:u1|code[2] WasdDecoder:u1|Mux0~1 WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.070 ns" { WasdDecoder:u1|code[2] {} WasdDecoder:u1|Mux0~1 {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.756ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { CLK_100MHz WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { CLK_100MHz {} CLK_100MHz~combout {} WasdDecoder:u1|loe {} WasdDecoder:u1|loe~clkctrl {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.000ns 2.856ns 2.271ns 1.394ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.424ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { WasdDecoder:u1|code[2] WasdDecoder:u1|Mux0~1 WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.070 ns" { WasdDecoder:u1|code[2] {} WasdDecoder:u1|Mux0~1 {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.756ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "WasdDecoder:u1\|data ps2_datain CLK_100MHz 6.328 ns register " "Info: tsu for register \"WasdDecoder:u1\|data\" (data pin = \"ps2_datain\", clock pin = \"CLK_100MHz\") is 6.328 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.685 ns + Longest pin register " "Info: + Longest pin to register delay is 9.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'ps2_datain'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_datain } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.301 ns) + CELL(0.460 ns) 9.685 ns WasdDecoder:u1\|data 2 REG LCFF_X49_Y21_N27 13 " "Info: 2: + IC(8.301 ns) + CELL(0.460 ns) = 9.685 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 13; REG Node = 'WasdDecoder:u1\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.761 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 14.29 % ) " "Info: Total cell delay = 1.384 ns ( 14.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.301 ns ( 85.71 % ) " "Info: Total interconnect delay = 8.301 ns ( 85.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.685 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.685 ns" { ps2_datain {} ps2_datain~combout {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 8.301ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.317 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to destination register is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.666 ns) 3.317 ns WasdDecoder:u1\|data 3 REG LCFF_X49_Y21_N27 13 " "Info: 3: + IC(1.416 ns) + CELL(0.666 ns) = 3.317 ns; Loc. = LCFF_X49_Y21_N27; Fanout = 13; REG Node = 'WasdDecoder:u1\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.24 % ) " "Info: Total cell delay = 1.766 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.551 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.685 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.685 ns" { ps2_datain {} ps2_datain~combout {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 8.301ns } { 0.000ns 0.924ns 0.460ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_100MHz vga_g\[1\] VGA640480:u3\|l_vgaX\[8\] 29.824 ns register " "Info: tco from clock \"CLK_100MHz\" to destination pin \"vga_g\[1\]\" through register \"VGA640480:u3\|l_vgaX\[8\]\" is 29.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 10.216 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to source register is 10.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.217 ns) + CELL(0.970 ns) 5.287 ns VGA640480:u3\|l_CLK_50MHz 2 REG LCFF_X47_Y43_N9 2 " "Info: 2: + IC(3.217 ns) + CELL(0.970 ns) = 5.287 ns; Loc. = LCFF_X47_Y43_N9; Fanout = 2; REG Node = 'VGA640480:u3\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 6.643 ns VGA640480:u3\|CLK_25MHz 3 REG LCFF_X47_Y43_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 6.643 ns; Loc. = LCFF_X47_Y43_N1; Fanout = 2; REG Node = 'VGA640480:u3\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.000 ns) 8.157 ns VGA640480:u3\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G9 24 " "Info: 4: + IC(1.514 ns) + CELL(0.000 ns) = 8.157 ns; Loc. = CLKCTRL_G9; Fanout = 24; COMB Node = 'VGA640480:u3\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.666 ns) 10.216 ns VGA640480:u3\|l_vgaX\[8\] 5 REG LCFF_X66_Y36_N25 14 " "Info: 5: + IC(1.393 ns) + CELL(0.666 ns) = 10.216 ns; Loc. = LCFF_X66_Y36_N25; Fanout = 14; REG Node = 'VGA640480:u3\|l_vgaX\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[8] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 36.28 % ) " "Info: Total cell delay = 3.706 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.510 ns ( 63.72 % ) " "Info: Total interconnect delay = 6.510 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.216 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.216 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaX[8] {} } { 0.000ns 0.000ns 3.217ns 0.386ns 1.514ns 1.393ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.304 ns + Longest register pin " "Info: + Longest register to pin delay is 19.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:u3\|l_vgaX\[8\] 1 REG LCFF_X66_Y36_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y36_N25; Fanout = 14; REG Node = 'VGA640480:u3\|l_vgaX\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_vgaX[8] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.623 ns) 2.506 ns VGA640480:u3\|MapGraphic:u0\|process_0~4 2 COMB LCCOMB_X74_Y34_N4 1 " "Info: 2: + IC(1.883 ns) + CELL(0.623 ns) = 2.506 ns; Loc. = LCCOMB_X74_Y34_N4; Fanout = 1; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { VGA640480:u3|l_vgaX[8] VGA640480:u3|MapGraphic:u0|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.510 ns) + CELL(0.614 ns) 5.630 ns VGA640480:u3\|MapGraphic:u0\|process_0~5 3 COMB LCCOMB_X62_Y36_N4 1 " "Info: 3: + IC(2.510 ns) + CELL(0.614 ns) = 5.630 ns; Loc. = LCCOMB_X62_Y36_N4; Fanout = 1; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { VGA640480:u3|MapGraphic:u0|process_0~4 VGA640480:u3|MapGraphic:u0|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.589 ns) 6.585 ns VGA640480:u3\|MapGraphic:u0\|process_0~0 4 COMB LCCOMB_X62_Y36_N10 9 " "Info: 4: + IC(0.366 ns) + CELL(0.589 ns) = 6.585 ns; Loc. = LCCOMB_X62_Y36_N10; Fanout = 9; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { VGA640480:u3|MapGraphic:u0|process_0~5 VGA640480:u3|MapGraphic:u0|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.820 ns) + CELL(0.615 ns) 10.020 ns VGA640480:u3\|g\[1\]~4 5 COMB LCCOMB_X54_Y27_N8 1 " "Info: 5: + IC(2.820 ns) + CELL(0.615 ns) = 10.020 ns; Loc. = LCCOMB_X54_Y27_N8; Fanout = 1; COMB Node = 'VGA640480:u3\|g\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { VGA640480:u3|MapGraphic:u0|process_0~0 VGA640480:u3|g[1]~4 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.248 ns) + CELL(3.036 ns) 19.304 ns vga_g\[1\] 6 PIN PIN_T2 0 " "Info: 6: + IC(6.248 ns) + CELL(3.036 ns) = 19.304 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'vga_g\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.284 ns" { VGA640480:u3|g[1]~4 vga_g[1] } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.477 ns ( 28.37 % ) " "Info: Total cell delay = 5.477 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.827 ns ( 71.63 % ) " "Info: Total interconnect delay = 13.827 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.304 ns" { VGA640480:u3|l_vgaX[8] VGA640480:u3|MapGraphic:u0|process_0~4 VGA640480:u3|MapGraphic:u0|process_0~5 VGA640480:u3|MapGraphic:u0|process_0~0 VGA640480:u3|g[1]~4 vga_g[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.304 ns" { VGA640480:u3|l_vgaX[8] {} VGA640480:u3|MapGraphic:u0|process_0~4 {} VGA640480:u3|MapGraphic:u0|process_0~5 {} VGA640480:u3|MapGraphic:u0|process_0~0 {} VGA640480:u3|g[1]~4 {} vga_g[1] {} } { 0.000ns 1.883ns 2.510ns 0.366ns 2.820ns 6.248ns } { 0.000ns 0.623ns 0.614ns 0.589ns 0.615ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.216 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaX[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.216 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaX[8] {} } { 0.000ns 0.000ns 3.217ns 0.386ns 1.514ns 1.393ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.304 ns" { VGA640480:u3|l_vgaX[8] VGA640480:u3|MapGraphic:u0|process_0~4 VGA640480:u3|MapGraphic:u0|process_0~5 VGA640480:u3|MapGraphic:u0|process_0~0 VGA640480:u3|g[1]~4 vga_g[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.304 ns" { VGA640480:u3|l_vgaX[8] {} VGA640480:u3|MapGraphic:u0|process_0~4 {} VGA640480:u3|MapGraphic:u0|process_0~5 {} VGA640480:u3|MapGraphic:u0|process_0~0 {} VGA640480:u3|g[1]~4 {} vga_g[1] {} } { 0.000ns 1.883ns 2.510ns 0.366ns 2.820ns 6.248ns } { 0.000ns 0.623ns 0.614ns 0.589ns 0.615ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "button3 btview 11.420 ns Longest " "Info: Longest tpd from source pin \"button3\" to destination pin \"btview\" is 11.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns button3 1 PIN PIN_AD5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD5; Fanout = 1; PIN Node = 'button3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { button3 } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.280 ns) + CELL(3.216 ns) 11.420 ns btview 2 PIN PIN_AE15 0 " "Info: 2: + IC(7.280 ns) + CELL(3.216 ns) = 11.420 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'btview'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.496 ns" { button3 btview } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.140 ns ( 36.25 % ) " "Info: Total cell delay = 4.140 ns ( 36.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.280 ns ( 63.75 % ) " "Info: Total interconnect delay = 7.280 ns ( 63.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.420 ns" { button3 btview } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.420 ns" { button3 {} button3~combout {} btview {} } { 0.000ns 0.000ns 7.280ns } { 0.000ns 0.924ns 3.216ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WasdDecoder:u1\|clk1 ps2_clk CLK_100MHz -5.972 ns register " "Info: th for register \"WasdDecoder:u1\|clk1\" (data pin = \"ps2_clk\", clock pin = \"CLK_100MHz\") is -5.972 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.317 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.666 ns) 3.317 ns WasdDecoder:u1\|clk1 3 REG LCFF_X49_Y21_N19 4 " "Info: 3: + IC(1.416 ns) + CELL(0.666 ns) = 3.317 ns; Loc. = LCFF_X49_Y21_N19; Fanout = 4; REG Node = 'WasdDecoder:u1\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.24 % ) " "Info: Total cell delay = 1.766 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.551 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.595 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_clk 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'ps2_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.211 ns) + CELL(0.460 ns) 9.595 ns WasdDecoder:u1\|clk1 2 REG LCFF_X49_Y21_N19 4 " "Info: 2: + IC(8.211 ns) + CELL(0.460 ns) = 9.595 ns; Loc. = LCFF_X49_Y21_N19; Fanout = 4; REG Node = 'WasdDecoder:u1\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 14.42 % ) " "Info: Total cell delay = 1.384 ns ( 14.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.211 ns ( 85.58 % ) " "Info: Total interconnect delay = 8.211 ns ( 85.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.595 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.595 ns" { ps2_clk {} ps2_clk~combout {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 8.211ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.595 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.595 ns" { ps2_clk {} ps2_clk~combout {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 8.211ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:36:58 2017 " "Info: Processing ended: Mon May 29 15:36:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
