<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-rc.19" />
    <meta name="theme" content="VuePress Theme Hope 2.0.0-rc.71" />
    <style>
      :root {
        --vp-c-bg: #fff;
      }

      [data-theme="dark"] {
        --vp-c-bg: #1b1b1f;
      }

      html,
      body {
        background: var(--vp-c-bg);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <title>课程简介 | 主页</title><meta name="description" content="vuepress-theme-hope 的文档演示">
    <link rel="preload" href="/FPGA-course/assets/style-BYV_1N69.css" as="style"><link rel="stylesheet" href="/FPGA-course/assets/style-BYV_1N69.css">
    <link rel="modulepreload" href="/FPGA-course/assets/app-DNnJS57i.js"><link rel="modulepreload" href="/FPGA-course/assets/index.html-7KN4NO6k.js"><link rel="modulepreload" href="/FPGA-course/assets/plugin-vue_export-helper-DlAUqK2U.js">
    <link rel="prefetch" href="/FPGA-course/assets/portfolio.html-Cll-GGUH.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter0.html-CGQGiiNz.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-D0_iciSN.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-Cbw93m67.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-DRBYnVqe.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-DnNa81vk.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-DcgEQz8a.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-B95ixX_s.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-CncsGhF2.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter8.html-BHtYLmOG.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-C0EtEnje.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-CS2ruEeR.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-BE6N900k.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-BnkozJ5U.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-xnJdB4mb.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-BPP_Zetn.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-0ExHuEru.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-CUtVN1HT.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-BVbKu-3Y.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/404.html-BHMa08t-.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/mermaid.esm.min-CLADJ-GF.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/photoswipe.esm-CMg0yb1C.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/setupDevtools-7MC2TMWH-DA1YuTNb.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container no-navbar no-sidebar external-link-icon" vp-container><!----><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar" vp-sidebar><!----><ul class="vp-sidebar-links"></ul><!----></aside><!--[--><main id="main-content" class="vp-page vp-project-home" aria-labelledby="main-title"><!----><header class="vp-hero-info-wrapper"><!--[--><!----><!----><!--]--><div class="vp-hero-info"><!--[--><img class="vp-hero-image" style="" src="/FPGA-course/logo.png" alt="FPGA与CPLD系统设计——理论与实践"><!--]--><div class="vp-hero-infos"><h1 id="main-title" class="vp-hero-title">FPGA与CPLD系统设计——理论与实践</h1><p id="main-description">电子工程领域前沿技术课程</p><p class="vp-hero-actions"><a class="route-link auto-link vp-hero-action primary no-external-link-icon" href="/FPGA-course/portfolio.html" aria-label="作者简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="users-line" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->作者简介<!----></a><a class="route-link auto-link vp-hero-action default no-external-link-icon" href="/FPGA-course/book/" aria-label="理论教程" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="list-check" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->理论教程<!----></a><a class="route-link auto-link vp-hero-action default no-external-link-icon" href="/FPGA-course/experiment/" aria-label="实验教程" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="list-check" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->实验教程<!----></a></p></div></div></header><!--[--><div class="vp-highlight-wrapper" style=""><!----><!----><div class="vp-highlight"><!--[--><!----><!----><!--]--><!--[--><div class="vp-highlight-info-wrapper"><div class="vp-highlight-info"><h2 class="vp-highlight-header">课程特色</h2><!----><ul class="vp-highlights"><li class="vp-highlight-item-wrapper"><div class="vp-highlight-item"><h3 class="vp-highlight-title"><iconify-icon class="vp-icon vp-highlight-icon" icon="balance-scale" height="1em" sizing="height"></iconify-icon><span>理论与实践结合</span></h3><p class="vp-highlight-details">32课时包含16课时实验操作</p></div></li><li class="vp-highlight-item-wrapper"><div class="vp-highlight-item"><h3 class="vp-highlight-title"><iconify-icon class="vp-icon vp-highlight-icon" icon="toolbox" height="1em" sizing="height"></iconify-icon><span>最新开源开发工具</span></h3><p class="vp-highlight-details">iverilog + yosys</p></div></li><li class="vp-highlight-item-wrapper"><div class="vp-highlight-item"><h3 class="vp-highlight-title"><iconify-icon class="vp-icon vp-highlight-icon" icon="project-diagram" height="1em" sizing="height"></iconify-icon><span>项目驱动教学</span></h3><p class="vp-highlight-details">从简单电路到复杂系统设计</p></div></li></ul></div></div><!--]--></div></div><div class="vp-feature-wrapper"><!----><!----><div class="vp-feature" style=""><!--[--><!----><!----><!--]--><!--[--><h2 class="vp-feature-header">课程内容</h2><p class="vp-feature-description">四大核心模块构建知识体系</p><!--]--><div class="vp-features"><div class="vp-feature-item"><h3 class="vp-feature-title"><iconify-icon class="vp-icon" icon="microchip" height="1em" sizing="height"></iconify-icon><span>数字电路基础</span></h3><p class="vp-feature-details">Verilog HDL与RTL设计方法</p></div><div class="vp-feature-item"><h3 class="vp-feature-title"><iconify-icon class="vp-icon" icon="code" height="1em" sizing="height"></iconify-icon><span>FPGA开发实战</span></h3><p class="vp-feature-details">Vivado工具链与IP核应用</p></div><div class="vp-feature-item"><h3 class="vp-feature-title"><iconify-icon class="vp-icon" icon="puzzle-piece" height="1em" sizing="height"></iconify-icon><span>系统集成设计</span></h3><p class="vp-feature-details">基于AXI总线的SOC设计</p></div><div class="vp-feature-item"><h3 class="vp-feature-title"><iconify-icon class="vp-icon" icon="rocket" height="1em" sizing="height"></iconify-icon><span>前沿技术拓展</span></h3><p class="vp-feature-details">高速串行接口与部分重构技术</p></div></div></div></div><!--]--><!----><div class="theme-hope-content" vp-content></div><!----></main><!--]--><footer class="vp-footer-wrapper" vp-footer><div class="vp-footer">周贤中 版权所有 © 2024 | 电子邮箱：zhouxzh@gdut.edu.cn</div><!----></footer></div><!--]--><!--]--><!--[--><!----><!--[--><!--]--><!--]--><!--]--></div>
    <script type="module" src="/FPGA-course/assets/app-DNnJS57i.js" defer></script>
  </body>
</html>
