{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@321:331@HdlIdDef", "  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361.v@322:332", "  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@319:329", "  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@320:330", "  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n\n  // signal name changes\n\n"]], "Diff Content": {"Delete": [[326, "  wire            dac_valid_i1_s;\n"]], "Add": []}}