
Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079d8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e0  08007b60  08007b60  00008b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008240  08008240  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008240  08008240  00009240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008248  08008248  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008248  08008248  00009248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800824c  0800824c  0000924c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008250  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  200001d4  08008424  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  08008424  0000a5a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012281  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027c4  00000000  00000000  0001c47e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001130  00000000  00000000  0001ec48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d68  00000000  00000000  0001fd78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020eee  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000136af  00000000  00000000  000419ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c78f8  00000000  00000000  0005507d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c975  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a0c  00000000  00000000  0011c9b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001223c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001d4 	.word	0x200001d4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007b48 	.word	0x08007b48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001d8 	.word	0x200001d8
 80001c4:	08007b48 	.word	0x08007b48

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b968 	b.w	8000de8 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9d08      	ldr	r5, [sp, #32]
 8000b36:	460c      	mov	r4, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14e      	bne.n	8000bda <__udivmoddi4+0xaa>
 8000b3c:	4694      	mov	ip, r2
 8000b3e:	458c      	cmp	ip, r1
 8000b40:	4686      	mov	lr, r0
 8000b42:	fab2 f282 	clz	r2, r2
 8000b46:	d962      	bls.n	8000c0e <__udivmoddi4+0xde>
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0320 	rsb	r3, r2, #32
 8000b4e:	4091      	lsls	r1, r2
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b58:	4319      	orrs	r1, r3
 8000b5a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b66:	fb07 1114 	mls	r1, r7, r4, r1
 8000b6a:	fa1f f68c 	uxth.w	r6, ip
 8000b6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b76:	fb04 f106 	mul.w	r1, r4, r6
 8000b7a:	4299      	cmp	r1, r3
 8000b7c:	d90a      	bls.n	8000b94 <__udivmoddi4+0x64>
 8000b7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b82:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b86:	f080 8110 	bcs.w	8000daa <__udivmoddi4+0x27a>
 8000b8a:	4299      	cmp	r1, r3
 8000b8c:	f240 810d 	bls.w	8000daa <__udivmoddi4+0x27a>
 8000b90:	3c02      	subs	r4, #2
 8000b92:	4463      	add	r3, ip
 8000b94:	1a59      	subs	r1, r3, r1
 8000b96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ba2:	fa1f f38e 	uxth.w	r3, lr
 8000ba6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000baa:	429e      	cmp	r6, r3
 8000bac:	d90a      	bls.n	8000bc4 <__udivmoddi4+0x94>
 8000bae:	eb1c 0303 	adds.w	r3, ip, r3
 8000bb2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bb6:	f080 80fa 	bcs.w	8000dae <__udivmoddi4+0x27e>
 8000bba:	429e      	cmp	r6, r3
 8000bbc:	f240 80f7 	bls.w	8000dae <__udivmoddi4+0x27e>
 8000bc0:	4463      	add	r3, ip
 8000bc2:	3802      	subs	r0, #2
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	1b9b      	subs	r3, r3, r6
 8000bc8:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bcc:	b11d      	cbz	r5, 8000bd6 <__udivmoddi4+0xa6>
 8000bce:	40d3      	lsrs	r3, r2
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d905      	bls.n	8000bea <__udivmoddi4+0xba>
 8000bde:	b10d      	cbz	r5, 8000be4 <__udivmoddi4+0xb4>
 8000be0:	e9c5 0100 	strd	r0, r1, [r5]
 8000be4:	2100      	movs	r1, #0
 8000be6:	4608      	mov	r0, r1
 8000be8:	e7f5      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000bea:	fab3 f183 	clz	r1, r3
 8000bee:	2900      	cmp	r1, #0
 8000bf0:	d146      	bne.n	8000c80 <__udivmoddi4+0x150>
 8000bf2:	42a3      	cmp	r3, r4
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xcc>
 8000bf6:	4290      	cmp	r0, r2
 8000bf8:	f0c0 80ee 	bcc.w	8000dd8 <__udivmoddi4+0x2a8>
 8000bfc:	1a86      	subs	r6, r0, r2
 8000bfe:	eb64 0303 	sbc.w	r3, r4, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	2d00      	cmp	r5, #0
 8000c06:	d0e6      	beq.n	8000bd6 <__udivmoddi4+0xa6>
 8000c08:	e9c5 6300 	strd	r6, r3, [r5]
 8000c0c:	e7e3      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000c0e:	2a00      	cmp	r2, #0
 8000c10:	f040 808f 	bne.w	8000d32 <__udivmoddi4+0x202>
 8000c14:	eba1 040c 	sub.w	r4, r1, ip
 8000c18:	2101      	movs	r1, #1
 8000c1a:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1e:	fa1f f78c 	uxth.w	r7, ip
 8000c22:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c26:	fb08 4416 	mls	r4, r8, r6, r4
 8000c2a:	fb07 f006 	mul.w	r0, r7, r6
 8000c2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c36:	4298      	cmp	r0, r3
 8000c38:	d908      	bls.n	8000c4c <__udivmoddi4+0x11c>
 8000c3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c42:	d202      	bcs.n	8000c4a <__udivmoddi4+0x11a>
 8000c44:	4298      	cmp	r0, r3
 8000c46:	f200 80cb 	bhi.w	8000de0 <__udivmoddi4+0x2b0>
 8000c4a:	4626      	mov	r6, r4
 8000c4c:	1a1c      	subs	r4, r3, r0
 8000c4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c52:	fb08 4410 	mls	r4, r8, r0, r4
 8000c56:	fb00 f707 	mul.w	r7, r0, r7
 8000c5a:	fa1f f38e 	uxth.w	r3, lr
 8000c5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c62:	429f      	cmp	r7, r3
 8000c64:	d908      	bls.n	8000c78 <__udivmoddi4+0x148>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x146>
 8000c70:	429f      	cmp	r7, r3
 8000c72:	f200 80ae 	bhi.w	8000dd2 <__udivmoddi4+0x2a2>
 8000c76:	4620      	mov	r0, r4
 8000c78:	1bdb      	subs	r3, r3, r7
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	e7a5      	b.n	8000bcc <__udivmoddi4+0x9c>
 8000c80:	f1c1 0720 	rsb	r7, r1, #32
 8000c84:	408b      	lsls	r3, r1
 8000c86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c8e:	fa24 f607 	lsr.w	r6, r4, r7
 8000c92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c96:	fbb6 f8f9 	udiv	r8, r6, r9
 8000c9a:	fa1f fe8c 	uxth.w	lr, ip
 8000c9e:	fb09 6618 	mls	r6, r9, r8, r6
 8000ca2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ca6:	408c      	lsls	r4, r1
 8000ca8:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cac:	fb08 f00e 	mul.w	r0, r8, lr
 8000cb0:	431c      	orrs	r4, r3
 8000cb2:	0c23      	lsrs	r3, r4, #16
 8000cb4:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cb8:	4298      	cmp	r0, r3
 8000cba:	fa02 f201 	lsl.w	r2, r2, r1
 8000cbe:	d90a      	bls.n	8000cd6 <__udivmoddi4+0x1a6>
 8000cc0:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc4:	f108 36ff 	add.w	r6, r8, #4294967295
 8000cc8:	f080 8081 	bcs.w	8000dce <__udivmoddi4+0x29e>
 8000ccc:	4298      	cmp	r0, r3
 8000cce:	d97e      	bls.n	8000dce <__udivmoddi4+0x29e>
 8000cd0:	f1a8 0802 	sub.w	r8, r8, #2
 8000cd4:	4463      	add	r3, ip
 8000cd6:	1a1e      	subs	r6, r3, r0
 8000cd8:	fbb6 f3f9 	udiv	r3, r6, r9
 8000cdc:	fb09 6613 	mls	r6, r9, r3, r6
 8000ce0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ce4:	b2a4      	uxth	r4, r4
 8000ce6:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	d908      	bls.n	8000d00 <__udivmoddi4+0x1d0>
 8000cee:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf2:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cf6:	d266      	bcs.n	8000dc6 <__udivmoddi4+0x296>
 8000cf8:	45a6      	cmp	lr, r4
 8000cfa:	d964      	bls.n	8000dc6 <__udivmoddi4+0x296>
 8000cfc:	3b02      	subs	r3, #2
 8000cfe:	4464      	add	r4, ip
 8000d00:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d04:	fba0 8302 	umull	r8, r3, r0, r2
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	429c      	cmp	r4, r3
 8000d0e:	46c6      	mov	lr, r8
 8000d10:	461e      	mov	r6, r3
 8000d12:	d350      	bcc.n	8000db6 <__udivmoddi4+0x286>
 8000d14:	d04d      	beq.n	8000db2 <__udivmoddi4+0x282>
 8000d16:	b155      	cbz	r5, 8000d2e <__udivmoddi4+0x1fe>
 8000d18:	ebba 030e 	subs.w	r3, sl, lr
 8000d1c:	eb64 0406 	sbc.w	r4, r4, r6
 8000d20:	fa04 f707 	lsl.w	r7, r4, r7
 8000d24:	40cb      	lsrs	r3, r1
 8000d26:	431f      	orrs	r7, r3
 8000d28:	40cc      	lsrs	r4, r1
 8000d2a:	e9c5 7400 	strd	r7, r4, [r5]
 8000d2e:	2100      	movs	r1, #0
 8000d30:	e751      	b.n	8000bd6 <__udivmoddi4+0xa6>
 8000d32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d36:	f1c2 0320 	rsb	r3, r2, #32
 8000d3a:	40d9      	lsrs	r1, r3
 8000d3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d40:	fa20 f303 	lsr.w	r3, r0, r3
 8000d44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d48:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d4c:	fb08 1110 	mls	r1, r8, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	431c      	orrs	r4, r3
 8000d54:	fa1f f78c 	uxth.w	r7, ip
 8000d58:	0c23      	lsrs	r3, r4, #16
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f107 	mul.w	r1, r0, r7
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x248>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d6e:	d22c      	bcs.n	8000dca <__udivmoddi4+0x29a>
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d92a      	bls.n	8000dca <__udivmoddi4+0x29a>
 8000d74:	3802      	subs	r0, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d7e:	fb08 3311 	mls	r3, r8, r1, r3
 8000d82:	b2a4      	uxth	r4, r4
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb01 f307 	mul.w	r3, r1, r7
 8000d8c:	42a3      	cmp	r3, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x272>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d98:	d213      	bcs.n	8000dc2 <__udivmoddi4+0x292>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d911      	bls.n	8000dc2 <__udivmoddi4+0x292>
 8000d9e:	3902      	subs	r1, #2
 8000da0:	4464      	add	r4, ip
 8000da2:	1ae4      	subs	r4, r4, r3
 8000da4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000da8:	e73b      	b.n	8000c22 <__udivmoddi4+0xf2>
 8000daa:	4604      	mov	r4, r0
 8000dac:	e6f2      	b.n	8000b94 <__udivmoddi4+0x64>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e708      	b.n	8000bc4 <__udivmoddi4+0x94>
 8000db2:	45c2      	cmp	sl, r8
 8000db4:	d2af      	bcs.n	8000d16 <__udivmoddi4+0x1e6>
 8000db6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dba:	eb63 060c 	sbc.w	r6, r3, ip
 8000dbe:	3801      	subs	r0, #1
 8000dc0:	e7a9      	b.n	8000d16 <__udivmoddi4+0x1e6>
 8000dc2:	4631      	mov	r1, r6
 8000dc4:	e7ed      	b.n	8000da2 <__udivmoddi4+0x272>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	e79a      	b.n	8000d00 <__udivmoddi4+0x1d0>
 8000dca:	4630      	mov	r0, r6
 8000dcc:	e7d4      	b.n	8000d78 <__udivmoddi4+0x248>
 8000dce:	46b0      	mov	r8, r6
 8000dd0:	e781      	b.n	8000cd6 <__udivmoddi4+0x1a6>
 8000dd2:	4463      	add	r3, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	e74f      	b.n	8000c78 <__udivmoddi4+0x148>
 8000dd8:	4606      	mov	r6, r0
 8000dda:	4623      	mov	r3, r4
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e711      	b.n	8000c04 <__udivmoddi4+0xd4>
 8000de0:	3e02      	subs	r6, #2
 8000de2:	4463      	add	r3, ip
 8000de4:	e732      	b.n	8000c4c <__udivmoddi4+0x11c>
 8000de6:	bf00      	nop

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <SpiCRC16>:
 * @param  data: Buffer containing the data
 * @param  length: Length of data
 * @retval uint16_t: Calculated CRC value
 */
uint16_t SpiCRC16(uint8_t* pBuf, int sendLen)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
    uint16_t wCRC = 0xFFFF;
 8000df6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dfa:	81fb      	strh	r3, [r7, #14]
    int i;

    for (i = 0; i < sendLen; i++)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	e014      	b.n	8000e2c <SpiCRC16+0x40>
    {
        wCRC ^= (uint16_t)(pBuf[i] & 0x00FF);
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	4413      	add	r3, r2
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	89fb      	ldrh	r3, [r7, #14]
 8000e0e:	4053      	eors	r3, r2
 8000e10:	81fb      	strh	r3, [r7, #14]
        wCRC = crc16_table[wCRC & 0x00FF] ^ (wCRC >> 8);
 8000e12:	89fb      	ldrh	r3, [r7, #14]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	4a0a      	ldr	r2, [pc, #40]	@ (8000e40 <SpiCRC16+0x54>)
 8000e18:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e1c:	89fb      	ldrh	r3, [r7, #14]
 8000e1e:	0a1b      	lsrs	r3, r3, #8
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	4053      	eors	r3, r2
 8000e24:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < sendLen; i++)
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68ba      	ldr	r2, [r7, #8]
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	dbe6      	blt.n	8000e02 <SpiCRC16+0x16>
    }

    //printf("CRC16 calculated: 0x%04X\n", wCRC);

    return wCRC;
 8000e34:	89fb      	ldrh	r3, [r7, #14]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr
 8000e40:	08007cb8 	.word	0x08007cb8

08000e44 <SPI1_DisableForGPIO>:
/**
 * @brief  Temporarily disable SPI1 to control MOSI pin as GPIO
 * @retval None
 */
void SPI1_DisableForGPIO(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
  // Disable SPI1
  __HAL_SPI_DISABLE(&hspi1);
 8000e4a:	4b10      	ldr	r3, [pc, #64]	@ (8000e8c <SPI1_DisableForGPIO+0x48>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b0e      	ldr	r3, [pc, #56]	@ (8000e8c <SPI1_DisableForGPIO+0x48>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e58:	601a      	str	r2, [r3, #0]

  // Configure MOSI pin (PA7) as GPIO output
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_7;        // PA7 is SPI1_MOSI on most STM32F4 boards
 8000e68:	2380      	movs	r3, #128	@ 0x80
 8000e6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e74:	2302      	movs	r3, #2
 8000e76:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4804      	ldr	r0, [pc, #16]	@ (8000e90 <SPI1_DisableForGPIO+0x4c>)
 8000e7e:	f002 fa61 	bl	8003344 <HAL_GPIO_Init>
}
 8000e82:	bf00      	nop
 8000e84:	3718      	adds	r7, #24
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000318 	.word	0x20000318
 8000e90:	40020000 	.word	0x40020000

08000e94 <SPI1_RestoreFromGPIO>:
/**
 * @brief  Restore SPI1 configuration for normal operation
 * @retval None
 */
void SPI1_RestoreFromGPIO(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
  // Re-initialize SPI1 pins to their original function
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]

  // SCK pin (PA5)
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ea8:	2320      	movs	r3, #32
 8000eaa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eac:	2302      	movs	r3, #2
 8000eae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000eb8:	2305      	movs	r3, #5
 8000eba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	480e      	ldr	r0, [pc, #56]	@ (8000efc <SPI1_RestoreFromGPIO+0x68>)
 8000ec2:	f002 fa3f 	bl	8003344 <HAL_GPIO_Init>

  // MISO pin (PA6)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ec6:	2340      	movs	r3, #64	@ 0x40
 8000ec8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480b      	ldr	r0, [pc, #44]	@ (8000efc <SPI1_RestoreFromGPIO+0x68>)
 8000ed0:	f002 fa38 	bl	8003344 <HAL_GPIO_Init>

  // MOSI pin (PA7)
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ed4:	2380      	movs	r3, #128	@ 0x80
 8000ed6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	4619      	mov	r1, r3
 8000edc:	4807      	ldr	r0, [pc, #28]	@ (8000efc <SPI1_RestoreFromGPIO+0x68>)
 8000ede:	f002 fa31 	bl	8003344 <HAL_GPIO_Init>

  // Re-enable SPI1
  __HAL_SPI_ENABLE(&hspi1);
 8000ee2:	4b07      	ldr	r3, [pc, #28]	@ (8000f00 <SPI1_RestoreFromGPIO+0x6c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <SPI1_RestoreFromGPIO+0x6c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000ef0:	601a      	str	r2, [r3, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40020000 	.word	0x40020000
 8000f00:	20000318 	.word	0x20000318

08000f04 <BQ79600_WakeUp>:
 * @param  num_stacked_devices: Number of stacked BQ79616-Q1 devices
 * @param  need_double_wake: Set to true if device was previously shut down using SHUTDOWN ping
 * @retval HAL status
*/
HAL_StatusTypeDef BQ79600_WakeUp(uint8_t num_stacked_devices, bool need_double_wake)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b088      	sub	sp, #32
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	460a      	mov	r2, r1
 8000f0e:	71fb      	strb	r3, [r7, #7]
 8000f10:	4613      	mov	r3, r2
 8000f12:	71bb      	strb	r3, [r7, #6]

  // 1. Send WAKE ping - begin by disabling SPI to control MOSI directly
  SPI1_DisableForGPIO();
 8000f14:	f7ff ff96 	bl	8000e44 <SPI1_DisableForGPIO>

  // Configure NSS pin (PA4) as GPIO output
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4;  // NSS pin
 8000f28:	2310      	movs	r3, #16
 8000f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f34:	2302      	movs	r3, #2
 8000f36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4831      	ldr	r0, [pc, #196]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f40:	f002 fa00 	bl	8003344 <HAL_GPIO_Init>

  // If device was shut down with SHUTDOWN ping, we need two WAKE pings
  if (need_double_wake) {
 8000f44:	79bb      	ldrb	r3, [r7, #6]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d021      	beq.n	8000f8e <BQ79600_WakeUp+0x8a>
    // First WAKE ping
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);  // Hold nCS low
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2110      	movs	r1, #16
 8000f4e:	482d      	ldr	r0, [pc, #180]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f50:	f002 fbad 	bl	80036ae <HAL_GPIO_WritePin>
    Delay_us(2);  // Wait 2us
 8000f54:	2002      	movs	r0, #2
 8000f56:	f000 ff4b 	bl	8001df0 <Delay_us>

    // Pull MOSI low for 2.75ms (tHLD_WAKE)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2180      	movs	r1, #128	@ 0x80
 8000f5e:	4829      	ldr	r0, [pc, #164]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f60:	f002 fba5 	bl	80036ae <HAL_GPIO_WritePin>
    Delay_us(BQ79600_WAKE_PING_TIME_US);  // 2.75ms
 8000f64:	f640 20be 	movw	r0, #2750	@ 0xabe
 8000f68:	f000 ff42 	bl	8001df0 <Delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2180      	movs	r1, #128	@ 0x80
 8000f70:	4824      	ldr	r0, [pc, #144]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f72:	f002 fb9c 	bl	80036ae <HAL_GPIO_WritePin>

    Delay_us(2);  // Wait 2us
 8000f76:	2002      	movs	r0, #2
 8000f78:	f000 ff3a 	bl	8001df0 <Delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // Bring nCS back high
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2110      	movs	r1, #16
 8000f80:	4820      	ldr	r0, [pc, #128]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f82:	f002 fb94 	bl	80036ae <HAL_GPIO_WritePin>

    // Wait for first wake ping to process (3.5ms)
    Delay_us(BQ79600_WAKE_SETUP_TIME_US);  // 3.5ms
 8000f86:	f640 50ac 	movw	r0, #3500	@ 0xdac
 8000f8a:	f000 ff31 	bl	8001df0 <Delay_us>
  }

  // Send (second) WAKE ping
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);  // Hold nCS low
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2110      	movs	r1, #16
 8000f92:	481c      	ldr	r0, [pc, #112]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000f94:	f002 fb8b 	bl	80036ae <HAL_GPIO_WritePin>
  Delay_us(2);  // Wait 2us
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f000 ff29 	bl	8001df0 <Delay_us>

  // Pull MOSI low for 2.75ms (tHLD_WAKE)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2180      	movs	r1, #128	@ 0x80
 8000fa2:	4818      	ldr	r0, [pc, #96]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000fa4:	f002 fb83 	bl	80036ae <HAL_GPIO_WritePin>
  Delay_us(BQ79600_WAKE_PING_TIME_US);  // 2.75ms
 8000fa8:	f640 20be 	movw	r0, #2750	@ 0xabe
 8000fac:	f000 ff20 	bl	8001df0 <Delay_us>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	2180      	movs	r1, #128	@ 0x80
 8000fb4:	4813      	ldr	r0, [pc, #76]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000fb6:	f002 fb7a 	bl	80036ae <HAL_GPIO_WritePin>

  Delay_us(2);  // Wait 2us
 8000fba:	2002      	movs	r0, #2
 8000fbc:	f000 ff18 	bl	8001df0 <Delay_us>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // Bring nCS back high
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	2110      	movs	r1, #16
 8000fc4:	480f      	ldr	r0, [pc, #60]	@ (8001004 <BQ79600_WakeUp+0x100>)
 8000fc6:	f002 fb72 	bl	80036ae <HAL_GPIO_WritePin>

  // Restore SPI configuration
  SPI1_RestoreFromGPIO();
 8000fca:	f7ff ff63 	bl	8000e94 <SPI1_RestoreFromGPIO>

  // 2. Wait for tSU(WAKE_SHUT) to allow BQ79600-Q1 to enter ACTIVE mode (3.5ms)
  HAL_Delay(4);
 8000fce:	2004      	movs	r0, #4
 8000fd0:	f001 fab0 	bl	8002534 <HAL_Delay>

  // 4. Send a single device write to set CONTROL1[SEND_WAKE]=1, which wakes up all stacked devices
  tx_data[0] = 0x90;  // Single device 1 byte write
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fd6:	2290      	movs	r2, #144	@ 0x90
 8000fd8:	701a      	strb	r2, [r3, #0]
  tx_data[1] = 0x00;  // Device address
 8000fda:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	705a      	strb	r2, [r3, #1]
  tx_data[2] = 0x03;  // MSB register address
 8000fe0:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	709a      	strb	r2, [r3, #2]
  tx_data[3] = 0x09;  // LSB register address
 8000fe6:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fe8:	2209      	movs	r2, #9
 8000fea:	70da      	strb	r2, [r3, #3]
  tx_data[4] = 0x20;  // 00100000 (enable SEND_WAKE)
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <BQ79600_WakeUp+0x104>)
 8000fee:	2220      	movs	r2, #32
 8000ff0:	711a      	strb	r2, [r3, #4]

  SpiWrite(5);
 8000ff2:	2005      	movs	r0, #5
 8000ff4:	f000 f9bc 	bl	8001370 <SpiWrite>

  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3720      	adds	r7, #32
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40020000 	.word	0x40020000
 8001008:	200001f8 	.word	0x200001f8

0800100c <SpiAutoAddress>:
 * @brief  Auto address the bq79600s. Set all devices to stack mode, set the highest device as top of stack, synchronize the DLL.
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef SpiAutoAddress(uint8_t numStackedDevices)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	//SYNC DLL
	tx_data[0] = 0xB0;
 8001016:	4b46      	ldr	r3, [pc, #280]	@ (8001130 <SpiAutoAddress+0x124>)
 8001018:	22b0      	movs	r2, #176	@ 0xb0
 800101a:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800101c:	4b44      	ldr	r3, [pc, #272]	@ (8001130 <SpiAutoAddress+0x124>)
 800101e:	2203      	movs	r2, #3
 8001020:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x43;
 8001022:	4b43      	ldr	r3, [pc, #268]	@ (8001130 <SpiAutoAddress+0x124>)
 8001024:	2243      	movs	r2, #67	@ 0x43
 8001026:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001028:	4b41      	ldr	r3, [pc, #260]	@ (8001130 <SpiAutoAddress+0x124>)
 800102a:	2200      	movs	r2, #0
 800102c:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800102e:	2004      	movs	r0, #4
 8001030:	f000 f99e 	bl	8001370 <SpiWrite>

	tx_data[0] = 0xB0;
 8001034:	4b3e      	ldr	r3, [pc, #248]	@ (8001130 <SpiAutoAddress+0x124>)
 8001036:	22b0      	movs	r2, #176	@ 0xb0
 8001038:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800103a:	4b3d      	ldr	r3, [pc, #244]	@ (8001130 <SpiAutoAddress+0x124>)
 800103c:	2203      	movs	r2, #3
 800103e:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x44;
 8001040:	4b3b      	ldr	r3, [pc, #236]	@ (8001130 <SpiAutoAddress+0x124>)
 8001042:	2244      	movs	r2, #68	@ 0x44
 8001044:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001046:	4b3a      	ldr	r3, [pc, #232]	@ (8001130 <SpiAutoAddress+0x124>)
 8001048:	2200      	movs	r2, #0
 800104a:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800104c:	2004      	movs	r0, #4
 800104e:	f000 f98f 	bl	8001370 <SpiWrite>

	tx_data[0] = 0xB0;
 8001052:	4b37      	ldr	r3, [pc, #220]	@ (8001130 <SpiAutoAddress+0x124>)
 8001054:	22b0      	movs	r2, #176	@ 0xb0
 8001056:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001058:	4b35      	ldr	r3, [pc, #212]	@ (8001130 <SpiAutoAddress+0x124>)
 800105a:	2203      	movs	r2, #3
 800105c:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x45;
 800105e:	4b34      	ldr	r3, [pc, #208]	@ (8001130 <SpiAutoAddress+0x124>)
 8001060:	2245      	movs	r2, #69	@ 0x45
 8001062:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001064:	4b32      	ldr	r3, [pc, #200]	@ (8001130 <SpiAutoAddress+0x124>)
 8001066:	2200      	movs	r2, #0
 8001068:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800106a:	2004      	movs	r0, #4
 800106c:	f000 f980 	bl	8001370 <SpiWrite>

	tx_data[0] = 0xB0;
 8001070:	4b2f      	ldr	r3, [pc, #188]	@ (8001130 <SpiAutoAddress+0x124>)
 8001072:	22b0      	movs	r2, #176	@ 0xb0
 8001074:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001076:	4b2e      	ldr	r3, [pc, #184]	@ (8001130 <SpiAutoAddress+0x124>)
 8001078:	2203      	movs	r2, #3
 800107a:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x46;
 800107c:	4b2c      	ldr	r3, [pc, #176]	@ (8001130 <SpiAutoAddress+0x124>)
 800107e:	2246      	movs	r2, #70	@ 0x46
 8001080:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 8001082:	4b2b      	ldr	r3, [pc, #172]	@ (8001130 <SpiAutoAddress+0x124>)
 8001084:	2200      	movs	r2, #0
 8001086:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 8001088:	2004      	movs	r0, #4
 800108a:	f000 f971 	bl	8001370 <SpiWrite>

	tx_data[0] = 0xB0;
 800108e:	4b28      	ldr	r3, [pc, #160]	@ (8001130 <SpiAutoAddress+0x124>)
 8001090:	22b0      	movs	r2, #176	@ 0xb0
 8001092:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 8001094:	4b26      	ldr	r3, [pc, #152]	@ (8001130 <SpiAutoAddress+0x124>)
 8001096:	2203      	movs	r2, #3
 8001098:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x47;
 800109a:	4b25      	ldr	r3, [pc, #148]	@ (8001130 <SpiAutoAddress+0x124>)
 800109c:	2247      	movs	r2, #71	@ 0x47
 800109e:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010a0:	4b23      	ldr	r3, [pc, #140]	@ (8001130 <SpiAutoAddress+0x124>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 80010a6:	2004      	movs	r0, #4
 80010a8:	f000 f962 	bl	8001370 <SpiWrite>

	tx_data[0] = 0xB0;
 80010ac:	4b20      	ldr	r3, [pc, #128]	@ (8001130 <SpiAutoAddress+0x124>)
 80010ae:	22b0      	movs	r2, #176	@ 0xb0
 80010b0:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80010b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <SpiAutoAddress+0x124>)
 80010b4:	2203      	movs	r2, #3
 80010b6:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x48;
 80010b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001130 <SpiAutoAddress+0x124>)
 80010ba:	2248      	movs	r2, #72	@ 0x48
 80010bc:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <SpiAutoAddress+0x124>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 80010c4:	2004      	movs	r0, #4
 80010c6:	f000 f953 	bl	8001370 <SpiWrite>

	tx_data[0] = 0xB0;
 80010ca:	4b19      	ldr	r3, [pc, #100]	@ (8001130 <SpiAutoAddress+0x124>)
 80010cc:	22b0      	movs	r2, #176	@ 0xb0
 80010ce:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80010d0:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <SpiAutoAddress+0x124>)
 80010d2:	2203      	movs	r2, #3
 80010d4:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x49;
 80010d6:	4b16      	ldr	r3, [pc, #88]	@ (8001130 <SpiAutoAddress+0x124>)
 80010d8:	2249      	movs	r2, #73	@ 0x49
 80010da:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010dc:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <SpiAutoAddress+0x124>)
 80010de:	2200      	movs	r2, #0
 80010e0:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 80010e2:	2004      	movs	r0, #4
 80010e4:	f000 f944 	bl	8001370 <SpiWrite>

	tx_data[0] = 0xB0;
 80010e8:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <SpiAutoAddress+0x124>)
 80010ea:	22b0      	movs	r2, #176	@ 0xb0
 80010ec:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80010ee:	4b10      	ldr	r3, [pc, #64]	@ (8001130 <SpiAutoAddress+0x124>)
 80010f0:	2203      	movs	r2, #3
 80010f2:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x4A;
 80010f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001130 <SpiAutoAddress+0x124>)
 80010f6:	224a      	movs	r2, #74	@ 0x4a
 80010f8:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80010fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <SpiAutoAddress+0x124>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 8001100:	2004      	movs	r0, #4
 8001102:	f000 f935 	bl	8001370 <SpiWrite>

	//Enable auto-addressing mode
	tx_data[0] = 0xD0;
 8001106:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <SpiAutoAddress+0x124>)
 8001108:	22d0      	movs	r2, #208	@ 0xd0
 800110a:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800110c:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <SpiAutoAddress+0x124>)
 800110e:	2203      	movs	r2, #3
 8001110:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x09;
 8001112:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <SpiAutoAddress+0x124>)
 8001114:	2209      	movs	r2, #9
 8001116:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x01;
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <SpiAutoAddress+0x124>)
 800111a:	2201      	movs	r2, #1
 800111c:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800111e:	2004      	movs	r0, #4
 8001120:	f000 f926 	bl	8001370 <SpiWrite>

	uint8_t devAddr = 0x00;
 8001124:	2300      	movs	r3, #0
 8001126:	73fb      	strb	r3, [r7, #15]
	//give each stack device and address
	for(int i = 0; i <= numStackedDevices - 1; i++){
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	e017      	b.n	800115e <SpiAutoAddress+0x152>
 800112e:	bf00      	nop
 8001130:	200001f8 	.word	0x200001f8
		tx_data[0] = 0xD0;
 8001134:	4b88      	ldr	r3, [pc, #544]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001136:	22d0      	movs	r2, #208	@ 0xd0
 8001138:	701a      	strb	r2, [r3, #0]
		tx_data[1] = 0x03;
 800113a:	4b87      	ldr	r3, [pc, #540]	@ (8001358 <SpiAutoAddress+0x34c>)
 800113c:	2203      	movs	r2, #3
 800113e:	705a      	strb	r2, [r3, #1]
		tx_data[2] = 0x06;
 8001140:	4b85      	ldr	r3, [pc, #532]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001142:	2206      	movs	r2, #6
 8001144:	709a      	strb	r2, [r3, #2]
		tx_data[3] = devAddr;
 8001146:	4a84      	ldr	r2, [pc, #528]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	70d3      	strb	r3, [r2, #3]
		SpiWrite(4);
 800114c:	2004      	movs	r0, #4
 800114e:	f000 f90f 	bl	8001370 <SpiWrite>
		devAddr += 1;
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	3301      	adds	r3, #1
 8001156:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i <= numStackedDevices - 1; i++){
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	3301      	adds	r3, #1
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	68ba      	ldr	r2, [r7, #8]
 8001162:	429a      	cmp	r2, r3
 8001164:	dbe6      	blt.n	8001134 <SpiAutoAddress+0x128>
	}

	//set all stacked devices as stack
	tx_data[0] = 0xD0;
 8001166:	4b7c      	ldr	r3, [pc, #496]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001168:	22d0      	movs	r2, #208	@ 0xd0
 800116a:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800116c:	4b7a      	ldr	r3, [pc, #488]	@ (8001358 <SpiAutoAddress+0x34c>)
 800116e:	2203      	movs	r2, #3
 8001170:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x08;
 8001172:	4b79      	ldr	r3, [pc, #484]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001174:	2208      	movs	r2, #8
 8001176:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x02;
 8001178:	4b77      	ldr	r3, [pc, #476]	@ (8001358 <SpiAutoAddress+0x34c>)
 800117a:	2202      	movs	r2, #2
 800117c:	70da      	strb	r2, [r3, #3]
	SpiWrite(4);
 800117e:	2004      	movs	r0, #4
 8001180:	f000 f8f6 	bl	8001370 <SpiWrite>

	//set top device to be top of stack
	tx_data[0] = 0x90;
 8001184:	4b74      	ldr	r3, [pc, #464]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001186:	2290      	movs	r2, #144	@ 0x90
 8001188:	701a      	strb	r2, [r3, #0]
	tx_data[1] = devAddr;
 800118a:	4a73      	ldr	r2, [pc, #460]	@ (8001358 <SpiAutoAddress+0x34c>)
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	7053      	strb	r3, [r2, #1]
	tx_data[2] = 0x03;
 8001190:	4b71      	ldr	r3, [pc, #452]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001192:	2203      	movs	r2, #3
 8001194:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x08;
 8001196:	4b70      	ldr	r3, [pc, #448]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001198:	2208      	movs	r2, #8
 800119a:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x03;
 800119c:	4b6e      	ldr	r3, [pc, #440]	@ (8001358 <SpiAutoAddress+0x34c>)
 800119e:	2203      	movs	r2, #3
 80011a0:	711a      	strb	r2, [r3, #4]
	SpiWrite(5);
 80011a2:	2005      	movs	r0, #5
 80011a4:	f000 f8e4 	bl	8001370 <SpiWrite>

	//SYNC DLL
	tx_data[0] = 0xA0;
 80011a8:	4b6b      	ldr	r3, [pc, #428]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011aa:	22a0      	movs	r2, #160	@ 0xa0
 80011ac:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80011ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011b0:	2203      	movs	r2, #3
 80011b2:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x43;
 80011b4:	4b68      	ldr	r3, [pc, #416]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011b6:	2243      	movs	r2, #67	@ 0x43
 80011b8:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80011ba:	4b67      	ldr	r3, [pc, #412]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 80011c0:	2102      	movs	r1, #2
 80011c2:	2004      	movs	r0, #4
 80011c4:	f000 f946 	bl	8001454 <SpiRead>

	tx_data[0] = 0xA0;
 80011c8:	4b63      	ldr	r3, [pc, #396]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011ca:	22a0      	movs	r2, #160	@ 0xa0
 80011cc:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80011ce:	4b62      	ldr	r3, [pc, #392]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011d0:	2203      	movs	r2, #3
 80011d2:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x44;
 80011d4:	4b60      	ldr	r3, [pc, #384]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011d6:	2244      	movs	r2, #68	@ 0x44
 80011d8:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80011da:	4b5f      	ldr	r3, [pc, #380]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 80011e0:	2102      	movs	r1, #2
 80011e2:	2004      	movs	r0, #4
 80011e4:	f000 f936 	bl	8001454 <SpiRead>

	tx_data[0] = 0xA0;
 80011e8:	4b5b      	ldr	r3, [pc, #364]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011ea:	22a0      	movs	r2, #160	@ 0xa0
 80011ec:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 80011ee:	4b5a      	ldr	r3, [pc, #360]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011f0:	2203      	movs	r2, #3
 80011f2:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x45;
 80011f4:	4b58      	ldr	r3, [pc, #352]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011f6:	2245      	movs	r2, #69	@ 0x45
 80011f8:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 80011fa:	4b57      	ldr	r3, [pc, #348]	@ (8001358 <SpiAutoAddress+0x34c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 8001200:	2102      	movs	r1, #2
 8001202:	2004      	movs	r0, #4
 8001204:	f000 f926 	bl	8001454 <SpiRead>

	tx_data[0] = 0xA0;
 8001208:	4b53      	ldr	r3, [pc, #332]	@ (8001358 <SpiAutoAddress+0x34c>)
 800120a:	22a0      	movs	r2, #160	@ 0xa0
 800120c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800120e:	4b52      	ldr	r3, [pc, #328]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001210:	2203      	movs	r2, #3
 8001212:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x46;
 8001214:	4b50      	ldr	r3, [pc, #320]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001216:	2246      	movs	r2, #70	@ 0x46
 8001218:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 800121a:	4b4f      	ldr	r3, [pc, #316]	@ (8001358 <SpiAutoAddress+0x34c>)
 800121c:	2200      	movs	r2, #0
 800121e:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 8001220:	2102      	movs	r1, #2
 8001222:	2004      	movs	r0, #4
 8001224:	f000 f916 	bl	8001454 <SpiRead>

	tx_data[0] = 0xA0;
 8001228:	4b4b      	ldr	r3, [pc, #300]	@ (8001358 <SpiAutoAddress+0x34c>)
 800122a:	22a0      	movs	r2, #160	@ 0xa0
 800122c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800122e:	4b4a      	ldr	r3, [pc, #296]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001230:	2203      	movs	r2, #3
 8001232:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x47;
 8001234:	4b48      	ldr	r3, [pc, #288]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001236:	2247      	movs	r2, #71	@ 0x47
 8001238:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 800123a:	4b47      	ldr	r3, [pc, #284]	@ (8001358 <SpiAutoAddress+0x34c>)
 800123c:	2200      	movs	r2, #0
 800123e:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 8001240:	2102      	movs	r1, #2
 8001242:	2004      	movs	r0, #4
 8001244:	f000 f906 	bl	8001454 <SpiRead>

	tx_data[0] = 0xA0;
 8001248:	4b43      	ldr	r3, [pc, #268]	@ (8001358 <SpiAutoAddress+0x34c>)
 800124a:	22a0      	movs	r2, #160	@ 0xa0
 800124c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800124e:	4b42      	ldr	r3, [pc, #264]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001250:	2203      	movs	r2, #3
 8001252:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x48;
 8001254:	4b40      	ldr	r3, [pc, #256]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001256:	2248      	movs	r2, #72	@ 0x48
 8001258:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 800125a:	4b3f      	ldr	r3, [pc, #252]	@ (8001358 <SpiAutoAddress+0x34c>)
 800125c:	2200      	movs	r2, #0
 800125e:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 8001260:	2102      	movs	r1, #2
 8001262:	2004      	movs	r0, #4
 8001264:	f000 f8f6 	bl	8001454 <SpiRead>

	tx_data[0] = 0xA0;
 8001268:	4b3b      	ldr	r3, [pc, #236]	@ (8001358 <SpiAutoAddress+0x34c>)
 800126a:	22a0      	movs	r2, #160	@ 0xa0
 800126c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800126e:	4b3a      	ldr	r3, [pc, #232]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001270:	2203      	movs	r2, #3
 8001272:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x49;
 8001274:	4b38      	ldr	r3, [pc, #224]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001276:	2249      	movs	r2, #73	@ 0x49
 8001278:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 800127a:	4b37      	ldr	r3, [pc, #220]	@ (8001358 <SpiAutoAddress+0x34c>)
 800127c:	2200      	movs	r2, #0
 800127e:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 8001280:	2102      	movs	r1, #2
 8001282:	2004      	movs	r0, #4
 8001284:	f000 f8e6 	bl	8001454 <SpiRead>

	tx_data[0] = 0xA0;
 8001288:	4b33      	ldr	r3, [pc, #204]	@ (8001358 <SpiAutoAddress+0x34c>)
 800128a:	22a0      	movs	r2, #160	@ 0xa0
 800128c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x03;
 800128e:	4b32      	ldr	r3, [pc, #200]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001290:	2203      	movs	r2, #3
 8001292:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x4A;
 8001294:	4b30      	ldr	r3, [pc, #192]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001296:	224a      	movs	r2, #74	@ 0x4a
 8001298:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x00;
 800129a:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <SpiAutoAddress+0x34c>)
 800129c:	2200      	movs	r2, #0
 800129e:	70da      	strb	r2, [r3, #3]
	SpiRead(4,2);
 80012a0:	2102      	movs	r1, #2
 80012a2:	2004      	movs	r0, #4
 80012a4:	f000 f8d6 	bl	8001454 <SpiRead>


	//Read from 0x0306
	tx_data[0] = 0x80;
 80012a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012aa:	2280      	movs	r2, #128	@ 0x80
 80012ac:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 80012ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x03;
 80012b4:	4b28      	ldr	r3, [pc, #160]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012b6:	2203      	movs	r2, #3
 80012b8:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x06;
 80012ba:	4b27      	ldr	r3, [pc, #156]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012bc:	2206      	movs	r2, #6
 80012be:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x00;
 80012c0:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	711a      	strb	r2, [r3, #4]
	SpiRead(5,7);
 80012c6:	2107      	movs	r1, #7
 80012c8:	2005      	movs	r0, #5
 80012ca:	f000 f8c3 	bl	8001454 <SpiRead>
	printf("ADDR_0: 0x%02X\n", rx_data[4]);
 80012ce:	4b23      	ldr	r3, [pc, #140]	@ (800135c <SpiAutoAddress+0x350>)
 80012d0:	791b      	ldrb	r3, [r3, #4]
 80012d2:	4619      	mov	r1, r3
 80012d4:	4822      	ldr	r0, [pc, #136]	@ (8001360 <SpiAutoAddress+0x354>)
 80012d6:	f004 fc59 	bl	8005b8c <iprintf>

	tx_data[0] = 0x80;
 80012da:	4b1f      	ldr	r3, [pc, #124]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012dc:	2280      	movs	r2, #128	@ 0x80
 80012de:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x01;
 80012e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x03;
 80012e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012e8:	2203      	movs	r2, #3
 80012ea:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x06;
 80012ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012ee:	2206      	movs	r2, #6
 80012f0:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x00;
 80012f2:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <SpiAutoAddress+0x34c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	711a      	strb	r2, [r3, #4]
	SpiRead(5,7);
 80012f8:	2107      	movs	r1, #7
 80012fa:	2005      	movs	r0, #5
 80012fc:	f000 f8aa 	bl	8001454 <SpiRead>
	printf("ADDR_1: 0x%02X\n", rx_data[4]);
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <SpiAutoAddress+0x350>)
 8001302:	791b      	ldrb	r3, [r3, #4]
 8001304:	4619      	mov	r1, r3
 8001306:	4817      	ldr	r0, [pc, #92]	@ (8001364 <SpiAutoAddress+0x358>)
 8001308:	f004 fc40 	bl	8005b8c <iprintf>

	tx_data[0] = 0x80;
 800130c:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <SpiAutoAddress+0x34c>)
 800130e:	2280      	movs	r2, #128	@ 0x80
 8001310:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 8001312:	4b11      	ldr	r3, [pc, #68]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001314:	2200      	movs	r2, #0
 8001316:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x20;
 8001318:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <SpiAutoAddress+0x34c>)
 800131a:	2220      	movs	r2, #32
 800131c:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x01;
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001320:	2201      	movs	r2, #1
 8001322:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x00;
 8001324:	4b0c      	ldr	r3, [pc, #48]	@ (8001358 <SpiAutoAddress+0x34c>)
 8001326:	2200      	movs	r2, #0
 8001328:	711a      	strb	r2, [r3, #4]
	SpiRead(5,7);
 800132a:	2107      	movs	r1, #7
 800132c:	2005      	movs	r0, #5
 800132e:	f000 f891 	bl	8001454 <SpiRead>
	printf("DEV_CONF: 0x%02X\n", rx_data[4]);
 8001332:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <SpiAutoAddress+0x350>)
 8001334:	791b      	ldrb	r3, [r3, #4]
 8001336:	4619      	mov	r1, r3
 8001338:	480b      	ldr	r0, [pc, #44]	@ (8001368 <SpiAutoAddress+0x35c>)
 800133a:	f004 fc27 	bl	8005b8c <iprintf>


	if(status != HAL_OK) {
 800133e:	4b0b      	ldr	r3, [pc, #44]	@ (800136c <SpiAutoAddress+0x360>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d002      	beq.n	800134c <SpiAutoAddress+0x340>
		return status;
 8001346:	4b09      	ldr	r3, [pc, #36]	@ (800136c <SpiAutoAddress+0x360>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	e000      	b.n	800134e <SpiAutoAddress+0x342>
	}

    return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200001f8 	.word	0x200001f8
 800135c:	20000200 	.word	0x20000200
 8001360:	08007b60 	.word	0x08007b60
 8001364:	08007b70 	.word	0x08007b70
 8001368:	08007b80 	.word	0x08007b80
 800136c:	200001f2 	.word	0x200001f2

08001370 <SpiWrite>:

HAL_StatusTypeDef SpiWrite(int sendLen)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	  crc = SpiCRC16(tx_data, sendLen);
 8001378:	6879      	ldr	r1, [r7, #4]
 800137a:	482f      	ldr	r0, [pc, #188]	@ (8001438 <SpiWrite+0xc8>)
 800137c:	f7ff fd36 	bl	8000dec <SpiCRC16>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <SpiWrite+0xcc>)
 8001386:	801a      	strh	r2, [r3, #0]
	  tx_data[sendLen] = crc & 0xFF;
 8001388:	4b2c      	ldr	r3, [pc, #176]	@ (800143c <SpiWrite+0xcc>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	b2d9      	uxtb	r1, r3
 800138e:	4a2a      	ldr	r2, [pc, #168]	@ (8001438 <SpiWrite+0xc8>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4413      	add	r3, r2
 8001394:	460a      	mov	r2, r1
 8001396:	701a      	strb	r2, [r3, #0]
	  tx_data[sendLen + 1] = (crc >> 8) & 0xFF;
 8001398:	4b28      	ldr	r3, [pc, #160]	@ (800143c <SpiWrite+0xcc>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	0a1b      	lsrs	r3, r3, #8
 800139e:	b29a      	uxth	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3301      	adds	r3, #1
 80013a4:	b2d1      	uxtb	r1, r2
 80013a6:	4a24      	ldr	r2, [pc, #144]	@ (8001438 <SpiWrite+0xc8>)
 80013a8:	54d1      	strb	r1, [r2, r3]

	  //Check if SPI_READY is high, with timeout
	  timeout = HAL_GetTick() + 100;  // 100ms timeout
 80013aa:	f001 f8b9 	bl	8002520 <HAL_GetTick>
 80013ae:	4603      	mov	r3, r0
 80013b0:	3364      	adds	r3, #100	@ 0x64
 80013b2:	4a23      	ldr	r2, [pc, #140]	@ (8001440 <SpiWrite+0xd0>)
 80013b4:	6013      	str	r3, [r2, #0]
	  while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 80013b6:	e00b      	b.n	80013d0 <SpiWrite+0x60>
	    if (HAL_GetTick() >= timeout) {
 80013b8:	f001 f8b2 	bl	8002520 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	4b20      	ldr	r3, [pc, #128]	@ (8001440 <SpiWrite+0xd0>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d301      	bcc.n	80013ca <SpiWrite+0x5a>
	      return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e032      	b.n	8001430 <SpiWrite+0xc0>
	    }
	    Delay_us(100);
 80013ca:	2064      	movs	r0, #100	@ 0x64
 80013cc:	f000 fd10 	bl	8001df0 <Delay_us>
	  while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 80013d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013d4:	481b      	ldr	r0, [pc, #108]	@ (8001444 <SpiWrite+0xd4>)
 80013d6:	f002 f953 	bl	8003680 <HAL_GPIO_ReadPin>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d1eb      	bne.n	80013b8 <SpiWrite+0x48>
	  }

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	2110      	movs	r1, #16
 80013e4:	4818      	ldr	r0, [pc, #96]	@ (8001448 <SpiWrite+0xd8>)
 80013e6:	f002 f962 	bl	80036ae <HAL_GPIO_WritePin>

	  Delay_us(0.5); //t9
 80013ea:	2000      	movs	r0, #0
 80013ec:	f000 fd00 	bl	8001df0 <Delay_us>

	  // Send the command
	  status = HAL_SPI_Transmit(&hspi1, tx_data, sendLen + 2, 100);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	3302      	adds	r3, #2
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	2364      	movs	r3, #100	@ 0x64
 80013fa:	490f      	ldr	r1, [pc, #60]	@ (8001438 <SpiWrite+0xc8>)
 80013fc:	4813      	ldr	r0, [pc, #76]	@ (800144c <SpiWrite+0xdc>)
 80013fe:	f002 fe90 	bl	8004122 <HAL_SPI_Transmit>
 8001402:	4603      	mov	r3, r0
 8001404:	461a      	mov	r2, r3
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <SpiWrite+0xe0>)
 8001408:	701a      	strb	r2, [r3, #0]

	  // Pull nCS high
	  Delay_us(0.5); //t10
 800140a:	2000      	movs	r0, #0
 800140c:	f000 fcf0 	bl	8001df0 <Delay_us>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2110      	movs	r1, #16
 8001414:	480c      	ldr	r0, [pc, #48]	@ (8001448 <SpiWrite+0xd8>)
 8001416:	f002 f94a 	bl	80036ae <HAL_GPIO_WritePin>

	  Delay_us(1);
 800141a:	2001      	movs	r0, #1
 800141c:	f000 fce8 	bl	8001df0 <Delay_us>

	  if (status != HAL_OK) {
 8001420:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <SpiWrite+0xe0>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d002      	beq.n	800142e <SpiWrite+0xbe>
	    return status;
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <SpiWrite+0xe0>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	e000      	b.n	8001430 <SpiWrite+0xc0>
	  }

	  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200001f8 	.word	0x200001f8
 800143c:	200001f0 	.word	0x200001f0
 8001440:	200001f4 	.word	0x200001f4
 8001444:	40020400 	.word	0x40020400
 8001448:	40020000 	.word	0x40020000
 800144c:	20000318 	.word	0x20000318
 8001450:	200001f2 	.word	0x200001f2

08001454 <SpiRead>:

HAL_StatusTypeDef SpiRead(int sendLen, int returnLen){
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af02      	add	r7, sp, #8
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]

	SpiWrite(sendLen);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff ff86 	bl	8001370 <SpiWrite>

	for(int i = 0; i <= 7; i++) {
 8001464:	2300      	movs	r3, #0
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	e007      	b.n	800147a <SpiRead+0x26>
		tx_data[i] = 0xFF;
 800146a:	4a29      	ldr	r2, [pc, #164]	@ (8001510 <SpiRead+0xbc>)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4413      	add	r3, r2
 8001470:	22ff      	movs	r2, #255	@ 0xff
 8001472:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i <= 7; i++) {
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	3301      	adds	r3, #1
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2b07      	cmp	r3, #7
 800147e:	ddf4      	ble.n	800146a <SpiRead+0x16>
	}

	timeout = HAL_GetTick() + 1;  // 1ms timeout
 8001480:	f001 f84e 	bl	8002520 <HAL_GetTick>
 8001484:	4603      	mov	r3, r0
 8001486:	3301      	adds	r3, #1
 8001488:	4a22      	ldr	r2, [pc, #136]	@ (8001514 <SpiRead+0xc0>)
 800148a:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 800148c:	e00e      	b.n	80014ac <SpiRead+0x58>
		if (HAL_GetTick() >= timeout) {
 800148e:	f001 f847 	bl	8002520 <HAL_GetTick>
 8001492:	4602      	mov	r2, r0
 8001494:	4b1f      	ldr	r3, [pc, #124]	@ (8001514 <SpiRead+0xc0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	429a      	cmp	r2, r3
 800149a:	d303      	bcc.n	80014a4 <SpiRead+0x50>
			SpiClear();
 800149c:	f000 f846 	bl	800152c <SpiClear>
			return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e030      	b.n	8001506 <SpiRead+0xb2>
		}
		Delay_us(500);
 80014a4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014a8:	f000 fca2 	bl	8001df0 <Delay_us>
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) != GPIO_PIN_SET) {
 80014ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014b0:	4819      	ldr	r0, [pc, #100]	@ (8001518 <SpiRead+0xc4>)
 80014b2:	f002 f8e5 	bl	8003680 <HAL_GPIO_ReadPin>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d1e8      	bne.n	800148e <SpiRead+0x3a>
	}

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80014bc:	2200      	movs	r2, #0
 80014be:	2110      	movs	r1, #16
 80014c0:	4816      	ldr	r0, [pc, #88]	@ (800151c <SpiRead+0xc8>)
 80014c2:	f002 f8f4 	bl	80036ae <HAL_GPIO_WritePin>

    Delay_us(0.5); //t9
 80014c6:	2000      	movs	r0, #0
 80014c8:	f000 fc92 	bl	8001df0 <Delay_us>

    HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, returnLen, HAL_MAX_DELAY);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	f04f 32ff 	mov.w	r2, #4294967295
 80014d4:	9200      	str	r2, [sp, #0]
 80014d6:	4a12      	ldr	r2, [pc, #72]	@ (8001520 <SpiRead+0xcc>)
 80014d8:	490d      	ldr	r1, [pc, #52]	@ (8001510 <SpiRead+0xbc>)
 80014da:	4812      	ldr	r0, [pc, #72]	@ (8001524 <SpiRead+0xd0>)
 80014dc:	f002 ff65 	bl	80043aa <HAL_SPI_TransmitReceive>

    Delay_us(0.5); //t10
 80014e0:	2000      	movs	r0, #0
 80014e2:	f000 fc85 	bl	8001df0 <Delay_us>

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	2110      	movs	r1, #16
 80014ea:	480c      	ldr	r0, [pc, #48]	@ (800151c <SpiRead+0xc8>)
 80014ec:	f002 f8df 	bl	80036ae <HAL_GPIO_WritePin>

    Delay_us(1);
 80014f0:	2001      	movs	r0, #1
 80014f2:	f000 fc7d 	bl	8001df0 <Delay_us>

    if (status != HAL_OK) {
 80014f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <SpiRead+0xd4>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d002      	beq.n	8001504 <SpiRead+0xb0>
    	return status;
 80014fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001528 <SpiRead+0xd4>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	e000      	b.n	8001506 <SpiRead+0xb2>
    }

    return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200001f8 	.word	0x200001f8
 8001514:	200001f4 	.word	0x200001f4
 8001518:	40020400 	.word	0x40020400
 800151c:	40020000 	.word	0x40020000
 8001520:	20000200 	.word	0x20000200
 8001524:	20000318 	.word	0x20000318
 8001528:	200001f2 	.word	0x200001f2

0800152c <SpiClear>:


HAL_StatusTypeDef SpiClear(){
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0

	tx_data[0] = 0x00;
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <SpiClear+0x54>)
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);  // Hold nCS low
 8001536:	2200      	movs	r2, #0
 8001538:	2110      	movs	r1, #16
 800153a:	4812      	ldr	r0, [pc, #72]	@ (8001584 <SpiClear+0x58>)
 800153c:	f002 f8b7 	bl	80036ae <HAL_GPIO_WritePin>
	Delay_us(0.5);
 8001540:	2000      	movs	r0, #0
 8001542:	f000 fc55 	bl	8001df0 <Delay_us>
	status = HAL_SPI_Transmit(&hspi1, tx_data, 1, 100);
 8001546:	2364      	movs	r3, #100	@ 0x64
 8001548:	2201      	movs	r2, #1
 800154a:	490d      	ldr	r1, [pc, #52]	@ (8001580 <SpiClear+0x54>)
 800154c:	480e      	ldr	r0, [pc, #56]	@ (8001588 <SpiClear+0x5c>)
 800154e:	f002 fde8 	bl	8004122 <HAL_SPI_Transmit>
 8001552:	4603      	mov	r3, r0
 8001554:	461a      	mov	r2, r3
 8001556:	4b0d      	ldr	r3, [pc, #52]	@ (800158c <SpiClear+0x60>)
 8001558:	701a      	strb	r2, [r3, #0]
	Delay_us(0.5);
 800155a:	2000      	movs	r0, #0
 800155c:	f000 fc48 	bl	8001df0 <Delay_us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // Pull nCS high
 8001560:	2201      	movs	r2, #1
 8001562:	2110      	movs	r1, #16
 8001564:	4807      	ldr	r0, [pc, #28]	@ (8001584 <SpiClear+0x58>)
 8001566:	f002 f8a2 	bl	80036ae <HAL_GPIO_WritePin>

	if (status != HAL_OK) {
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <SpiClear+0x60>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d002      	beq.n	8001578 <SpiClear+0x4c>
		    return status;
 8001572:	4b06      	ldr	r3, [pc, #24]	@ (800158c <SpiClear+0x60>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	e000      	b.n	800157a <SpiClear+0x4e>
		  }

	return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200001f8 	.word	0x200001f8
 8001584:	40020000 	.word	0x40020000
 8001588:	20000318 	.word	0x20000318
 800158c:	200001f2 	.word	0x200001f2

08001590 <stackVoltageRead>:

HAL_StatusTypeDef stackVoltageRead(int returnLen){
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	@ 0x28
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	B0 00 03 0A A6 13 //Step 1 (16 active cells)
	B0 03 0D 06 52 76 //Step 2 (set continuous run and start ADC)
	delay [192us + (5us x TOTALBOARDS)] //Step 3 (delay)
	A0 05 68 1F 5C 2D //Step 4 (read ADC measurements)
	*/
	uint8_t activeCells = returnLen - 6;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	3b06      	subs	r3, #6
 800159e:	74fb      	strb	r3, [r7, #19]
	uint32_t max = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t min = 0xFFFFFFFF;
 80015a4:	f04f 33ff 	mov.w	r3, #4294967295
 80015a8:	623b      	str	r3, [r7, #32]
	uint32_t voltageDelta = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]

	tx_data[0] = 0x90;
 80015ae:	4b58      	ldr	r3, [pc, #352]	@ (8001710 <stackVoltageRead+0x180>)
 80015b0:	2290      	movs	r2, #144	@ 0x90
 80015b2:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x01;
 80015b4:	4b56      	ldr	r3, [pc, #344]	@ (8001710 <stackVoltageRead+0x180>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x00;
 80015ba:	4b55      	ldr	r3, [pc, #340]	@ (8001710 <stackVoltageRead+0x180>)
 80015bc:	2200      	movs	r2, #0
 80015be:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x03;
 80015c0:	4b53      	ldr	r3, [pc, #332]	@ (8001710 <stackVoltageRead+0x180>)
 80015c2:	2203      	movs	r2, #3
 80015c4:	70da      	strb	r2, [r3, #3]
	tx_data[4] = activeCells & 0xFF;;
 80015c6:	4a52      	ldr	r2, [pc, #328]	@ (8001710 <stackVoltageRead+0x180>)
 80015c8:	7cfb      	ldrb	r3, [r7, #19]
 80015ca:	7113      	strb	r3, [r2, #4]
	status = SpiWrite(5);
 80015cc:	2005      	movs	r0, #5
 80015ce:	f7ff fecf 	bl	8001370 <SpiWrite>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001714 <stackVoltageRead+0x184>)
 80015d8:	701a      	strb	r2, [r3, #0]

	tx_data[0] = 0x90;
 80015da:	4b4d      	ldr	r3, [pc, #308]	@ (8001710 <stackVoltageRead+0x180>)
 80015dc:	2290      	movs	r2, #144	@ 0x90
 80015de:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x01;
 80015e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001710 <stackVoltageRead+0x180>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 0x03;
 80015e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001710 <stackVoltageRead+0x180>)
 80015e8:	2203      	movs	r2, #3
 80015ea:	709a      	strb	r2, [r3, #2]
	tx_data[3] = 0x0D;
 80015ec:	4b48      	ldr	r3, [pc, #288]	@ (8001710 <stackVoltageRead+0x180>)
 80015ee:	220d      	movs	r2, #13
 80015f0:	70da      	strb	r2, [r3, #3]
	tx_data[4] = 0x06;
 80015f2:	4b47      	ldr	r3, [pc, #284]	@ (8001710 <stackVoltageRead+0x180>)
 80015f4:	2206      	movs	r2, #6
 80015f6:	711a      	strb	r2, [r3, #4]
	status = SpiWrite(5);
 80015f8:	2005      	movs	r0, #5
 80015fa:	f7ff feb9 	bl	8001370 <SpiWrite>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	4b44      	ldr	r3, [pc, #272]	@ (8001714 <stackVoltageRead+0x184>)
 8001604:	701a      	strb	r2, [r3, #0]


	if (status != HAL_OK) {
 8001606:	4b43      	ldr	r3, [pc, #268]	@ (8001714 <stackVoltageRead+0x184>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d005      	beq.n	800161a <stackVoltageRead+0x8a>
		printf("VREAD WRITE BAD");
 800160e:	4842      	ldr	r0, [pc, #264]	@ (8001718 <stackVoltageRead+0x188>)
 8001610:	f004 fabc 	bl	8005b8c <iprintf>
		return status;
 8001614:	4b3f      	ldr	r3, [pc, #252]	@ (8001714 <stackVoltageRead+0x184>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	e076      	b.n	8001708 <stackVoltageRead+0x178>
	}

	uint16_t VCELLHI = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	83fb      	strh	r3, [r7, #30]

	if(returnLen == 16){
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b10      	cmp	r3, #16
 8001622:	d103      	bne.n	800162c <stackVoltageRead+0x9c>
		VCELLHI = 0x0568;
 8001624:	f44f 63ad 	mov.w	r3, #1384	@ 0x568
 8001628:	83fb      	strh	r3, [r7, #30]
 800162a:	e002      	b.n	8001632 <stackVoltageRead+0xa2>
	}
	else
		VCELLHI = 0x056C;
 800162c:	f240 536c 	movw	r3, #1388	@ 0x56c
 8001630:	83fb      	strh	r3, [r7, #30]

	//starting address
	printf("---------\r\n");
 8001632:	483a      	ldr	r0, [pc, #232]	@ (800171c <stackVoltageRead+0x18c>)
 8001634:	f004 fb12 	bl	8005c5c <puts>

	uint32_t singleCell = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
	uint32_t stackTotal = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	61bb      	str	r3, [r7, #24]

	for(int i = 0; i <= returnLen - 1; i++){
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	e045      	b.n	80016d2 <stackVoltageRead+0x142>

		Delay_us((192 + 5) * 2);
 8001646:	f44f 70c5 	mov.w	r0, #394	@ 0x18a
 800164a:	f000 fbd1 	bl	8001df0 <Delay_us>

		tx_data[0] = 0x80;
 800164e:	4b30      	ldr	r3, [pc, #192]	@ (8001710 <stackVoltageRead+0x180>)
 8001650:	2280      	movs	r2, #128	@ 0x80
 8001652:	701a      	strb	r2, [r3, #0]
		tx_data[1] = 0x01;
 8001654:	4b2e      	ldr	r3, [pc, #184]	@ (8001710 <stackVoltageRead+0x180>)
 8001656:	2201      	movs	r2, #1
 8001658:	705a      	strb	r2, [r3, #1]
		tx_data[2] = ((VCELLHI >> 8) & 0xFF);
 800165a:	8bfb      	ldrh	r3, [r7, #30]
 800165c:	0a1b      	lsrs	r3, r3, #8
 800165e:	b29b      	uxth	r3, r3
 8001660:	b2da      	uxtb	r2, r3
 8001662:	4b2b      	ldr	r3, [pc, #172]	@ (8001710 <stackVoltageRead+0x180>)
 8001664:	709a      	strb	r2, [r3, #2]
		tx_data[3] = VCELLHI & 0xFF;
 8001666:	8bfb      	ldrh	r3, [r7, #30]
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4b29      	ldr	r3, [pc, #164]	@ (8001710 <stackVoltageRead+0x180>)
 800166c:	70da      	strb	r2, [r3, #3]
		tx_data[4] = 0x01;
 800166e:	4b28      	ldr	r3, [pc, #160]	@ (8001710 <stackVoltageRead+0x180>)
 8001670:	2201      	movs	r2, #1
 8001672:	711a      	strb	r2, [r3, #4]

		status = SpiRead(5,6 + 2);
 8001674:	2108      	movs	r1, #8
 8001676:	2005      	movs	r0, #5
 8001678:	f7ff feec 	bl	8001454 <SpiRead>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	4b24      	ldr	r3, [pc, #144]	@ (8001714 <stackVoltageRead+0x184>)
 8001682:	701a      	strb	r2, [r3, #0]

		singleCell = convert_adc_to_voltage(rx_data[4], rx_data[5]);
 8001684:	4b26      	ldr	r3, [pc, #152]	@ (8001720 <stackVoltageRead+0x190>)
 8001686:	791b      	ldrb	r3, [r3, #4]
 8001688:	4a25      	ldr	r2, [pc, #148]	@ (8001720 <stackVoltageRead+0x190>)
 800168a:	7952      	ldrb	r2, [r2, #5]
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f84e 	bl	8001730 <convert_adc_to_voltage>
 8001694:	60b8      	str	r0, [r7, #8]

		if(singleCell > max){
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	429a      	cmp	r2, r3
 800169c:	d902      	bls.n	80016a4 <stackVoltageRead+0x114>
			max = singleCell;
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80016a2:	e005      	b.n	80016b0 <stackVoltageRead+0x120>
		}
		else if(singleCell < min){
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	6a3b      	ldr	r3, [r7, #32]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d201      	bcs.n	80016b0 <stackVoltageRead+0x120>
			min = singleCell;
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	623b      	str	r3, [r7, #32]
		}

		// Using fixed-point arithmetic (scaling by 1000 for millivolts)
		printf("Cell %d: %ld \r\n", i + 1, singleCell);
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	3301      	adds	r3, #1
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	4619      	mov	r1, r3
 80016b8:	481a      	ldr	r0, [pc, #104]	@ (8001724 <stackVoltageRead+0x194>)
 80016ba:	f004 fa67 	bl	8005b8c <iprintf>
		stackTotal += singleCell;
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	4413      	add	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
		VCELLHI += 2;
 80016c6:	8bfb      	ldrh	r3, [r7, #30]
 80016c8:	3302      	adds	r3, #2
 80016ca:	83fb      	strh	r3, [r7, #30]
	for(int i = 0; i <= returnLen - 1; i++){
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	3301      	adds	r3, #1
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	dcb5      	bgt.n	8001646 <stackVoltageRead+0xb6>
	}

	voltageDelta = max - min;
 80016da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016dc:	6a3b      	ldr	r3, [r7, #32]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	60fb      	str	r3, [r7, #12]

	printf("Stack Voltage: %ld \r\n", stackTotal);
 80016e2:	69b9      	ldr	r1, [r7, #24]
 80016e4:	4810      	ldr	r0, [pc, #64]	@ (8001728 <stackVoltageRead+0x198>)
 80016e6:	f004 fa51 	bl	8005b8c <iprintf>
	printf("V-Delta: %ld \r\n", voltageDelta);
 80016ea:	68f9      	ldr	r1, [r7, #12]
 80016ec:	480f      	ldr	r0, [pc, #60]	@ (800172c <stackVoltageRead+0x19c>)
 80016ee:	f004 fa4d 	bl	8005b8c <iprintf>
	printf("---------\r\n");
 80016f2:	480a      	ldr	r0, [pc, #40]	@ (800171c <stackVoltageRead+0x18c>)
 80016f4:	f004 fab2 	bl	8005c5c <puts>

	if (status != HAL_OK) {
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <stackVoltageRead+0x184>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d002      	beq.n	8001706 <stackVoltageRead+0x176>
	    	return status;
 8001700:	4b04      	ldr	r3, [pc, #16]	@ (8001714 <stackVoltageRead+0x184>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	e000      	b.n	8001708 <stackVoltageRead+0x178>
	    }

	return HAL_OK;
 8001706:	2300      	movs	r3, #0

}
 8001708:	4618      	mov	r0, r3
 800170a:	3728      	adds	r7, #40	@ 0x28
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	200001f8 	.word	0x200001f8
 8001714:	200001f2 	.word	0x200001f2
 8001718:	08007b94 	.word	0x08007b94
 800171c:	08007ba4 	.word	0x08007ba4
 8001720:	20000200 	.word	0x20000200
 8001724:	08007bb0 	.word	0x08007bb0
 8001728:	08007bc0 	.word	0x08007bc0
 800172c:	08007bd8 	.word	0x08007bd8

08001730 <convert_adc_to_voltage>:

uint32_t convert_adc_to_voltage(uint8_t high_byte, uint8_t low_byte)
{
 8001730:	b480      	push	{r7}
 8001732:	b087      	sub	sp, #28
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	460a      	mov	r2, r1
 800173a:	71fb      	strb	r3, [r7, #7]
 800173c:	4613      	mov	r3, r2
 800173e:	71bb      	strb	r3, [r7, #6]
    // 1. Combine high and low bytes into a 16-bit signed value
    int16_t raw_value = (int16_t)((high_byte << 8) | low_byte);
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	b21a      	sxth	r2, r3
 8001746:	79bb      	ldrb	r3, [r7, #6]
 8001748:	b21b      	sxth	r3, r3
 800174a:	4313      	orrs	r3, r2
 800174c:	82fb      	strh	r3, [r7, #22]

    // 2. Convert to microvolts (190.73 V/LSB = 19073/100)
    int32_t microvolts = (int32_t)raw_value * 19073 / 100;
 800174e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001752:	f644 2281 	movw	r2, #19073	@ 0x4a81
 8001756:	fb02 f303 	mul.w	r3, r2, r3
 800175a:	4a0a      	ldr	r2, [pc, #40]	@ (8001784 <convert_adc_to_voltage+0x54>)
 800175c:	fb82 1203 	smull	r1, r2, r2, r3
 8001760:	1152      	asrs	r2, r2, #5
 8001762:	17db      	asrs	r3, r3, #31
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	613b      	str	r3, [r7, #16]

    // 3. Convert to millivolts for better readability
    uint32_t millivolts = microvolts / 1000;
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	4a07      	ldr	r2, [pc, #28]	@ (8001788 <convert_adc_to_voltage+0x58>)
 800176c:	fb82 1203 	smull	r1, r2, r2, r3
 8001770:	1192      	asrs	r2, r2, #6
 8001772:	17db      	asrs	r3, r3, #31
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	60fb      	str	r3, [r7, #12]

    return millivolts;
 8001778:	68fb      	ldr	r3, [r7, #12]
}
 800177a:	4618      	mov	r0, r3
 800177c:	371c      	adds	r7, #28
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	51eb851f 	.word	0x51eb851f
 8001788:	10624dd3 	.word	0x10624dd3

0800178c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001794:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001798:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800179c:	f003 0301 	and.w	r3, r3, #1
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d013      	beq.n	80017cc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80017a4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80017a8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80017ac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d00b      	beq.n	80017cc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80017b4:	e000      	b.n	80017b8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80017b6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80017b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0f9      	beq.n	80017b6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80017c2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80017cc:	687b      	ldr	r3, [r7, #4]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr

080017d8 <_write>:
void Delay_us(uint32_t us);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  int i = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  for(i = 0; i<len; i++)
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	e009      	b.n	8001802 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	60ba      	str	r2, [r7, #8]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ffc8 	bl	800178c <ITM_SendChar>
  for(i = 0; i<len; i++)
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	3301      	adds	r3, #1
 8001800:	617b      	str	r3, [r7, #20]
 8001802:	697a      	ldr	r2, [r7, #20]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	429a      	cmp	r2, r3
 8001808:	dbf1      	blt.n	80017ee <_write+0x16>
  return len;
 800180a:	687b      	ldr	r3, [r7, #4]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800181a:	f000 fe1d 	bl	8002458 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800181e:	f000 f86d 	bl	80018fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001822:	f000 fa45 	bl	8001cb0 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001826:	f000 f901 	bl	8001a2c <MX_CAN1_Init>
  MX_CAN2_Init();
 800182a:	f000 f935 	bl	8001a98 <MX_CAN2_Init>
  // MX_SDIO_SD_Init();
  MX_SPI1_Init();
 800182e:	f000 f967 	bl	8001b00 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001832:	f000 fa13 	bl	8001c5c <MX_USART2_UART_Init>
  MX_UART4_Init();
 8001836:	f000 f9e7 	bl	8001c08 <MX_UART4_Init>
  MX_ADC1_Init();
 800183a:	f000 f8a5 	bl	8001988 <MX_ADC1_Init>
  MX_TIM4_Init();
 800183e:	f000 f995 	bl	8001b6c <MX_TIM4_Init>

  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 8001842:	4824      	ldr	r0, [pc, #144]	@ (80018d4 <main+0xc0>)
 8001844:	f001 f9ff 	bl	8002c46 <HAL_CAN_Start>
  HAL_TIM_Base_Start(&htim4);
 8001848:	4823      	ldr	r0, [pc, #140]	@ (80018d8 <main+0xc4>)
 800184a:	f003 f85f 	bl	800490c <HAL_TIM_Base_Start>

  printf("BQ79600 Battery Monitor System Starting...\r\n");
 800184e:	4823      	ldr	r0, [pc, #140]	@ (80018dc <main+0xc8>)
 8001850:	f004 fa04 	bl	8005c5c <puts>

  // Step 2: Wake up and initialize the BQ79600 and BQ79616

  printf("Waking up BQ79600...\r\n");
 8001854:	4822      	ldr	r0, [pc, #136]	@ (80018e0 <main+0xcc>)
 8001856:	f004 fa01 	bl	8005c5c <puts>
  // wake is true if device went into shutdown mode
  bool wake = false;
 800185a:	2300      	movs	r3, #0
 800185c:	71fb      	strb	r3, [r7, #7]
  status = BQ79600_WakeUp(TOTALBOARDS,wake);
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	4619      	mov	r1, r3
 8001862:	2002      	movs	r0, #2
 8001864:	f7ff fb4e 	bl	8000f04 <BQ79600_WakeUp>
 8001868:	4603      	mov	r3, r0
 800186a:	71bb      	strb	r3, [r7, #6]
  if(status == HAL_OK){
 800186c:	79bb      	ldrb	r3, [r7, #6]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d102      	bne.n	8001878 <main+0x64>
	  printf("Wake GOOD\r\n");
 8001872:	481c      	ldr	r0, [pc, #112]	@ (80018e4 <main+0xd0>)
 8001874:	f004 f9f2 	bl	8005c5c <puts>
  }

  //auto-address the stack
  printf("Auto-addressing...\r\n");
 8001878:	481b      	ldr	r0, [pc, #108]	@ (80018e8 <main+0xd4>)
 800187a:	f004 f9ef 	bl	8005c5c <puts>
  status = SpiAutoAddress(TOTALBOARDS);
 800187e:	2002      	movs	r0, #2
 8001880:	f7ff fbc4 	bl	800100c <SpiAutoAddress>
 8001884:	4603      	mov	r3, r0
 8001886:	71bb      	strb	r3, [r7, #6]
  if(status == HAL_OK){
 8001888:	79bb      	ldrb	r3, [r7, #6]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d103      	bne.n	8001896 <main+0x82>
  	  printf("Auto-addressing GOOD\r\n");
 800188e:	4817      	ldr	r0, [pc, #92]	@ (80018ec <main+0xd8>)
 8001890:	f004 f9e4 	bl	8005c5c <puts>
 8001894:	e004      	b.n	80018a0 <main+0x8c>
   }
  else
	  printf("HAL ERROR %d\r\n", status);
 8001896:	79bb      	ldrb	r3, [r7, #6]
 8001898:	4619      	mov	r1, r3
 800189a:	4815      	ldr	r0, [pc, #84]	@ (80018f0 <main+0xdc>)
 800189c:	f004 f976 	bl	8005b8c <iprintf>


  printf("Initialization complete, starting main loop...\r\n");
 80018a0:	4814      	ldr	r0, [pc, #80]	@ (80018f4 <main+0xe0>)
 80018a2:	f004 f9db 	bl	8005c5c <puts>
	    	printf("ADC ERROR %d\r\n", status);
	    	*/
	}


	status = stackVoltageRead(ACTIVECHANNELS);
 80018a6:	200e      	movs	r0, #14
 80018a8:	f7ff fe72 	bl	8001590 <stackVoltageRead>
 80018ac:	4603      	mov	r3, r0
 80018ae:	71bb      	strb	r3, [r7, #6]
	if(status == HAL_OK){
 80018b0:	79bb      	ldrb	r3, [r7, #6]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d103      	bne.n	80018be <main+0xaa>
		printf("VOLTAGE READ GOOD\r\n");
 80018b6:	4810      	ldr	r0, [pc, #64]	@ (80018f8 <main+0xe4>)
 80018b8:	f004 f9d0 	bl	8005c5c <puts>
 80018bc:	e004      	b.n	80018c8 <main+0xb4>
	   }
	else
		printf("HAL ERROR %d\r\n", status);
 80018be:	79bb      	ldrb	r3, [r7, #6]
 80018c0:	4619      	mov	r1, r3
 80018c2:	480b      	ldr	r0, [pc, #44]	@ (80018f0 <main+0xdc>)
 80018c4:	f004 f962 	bl	8005b8c <iprintf>

	HAL_Delay(1000);
 80018c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018cc:	f000 fe32 	bl	8002534 <HAL_Delay>
	if (status == HAL_OK)
 80018d0:	e7e9      	b.n	80018a6 <main+0x92>
 80018d2:	bf00      	nop
 80018d4:	200002c8 	.word	0x200002c8
 80018d8:	20000370 	.word	0x20000370
 80018dc:	08007be8 	.word	0x08007be8
 80018e0:	08007c14 	.word	0x08007c14
 80018e4:	08007c2c 	.word	0x08007c2c
 80018e8:	08007c38 	.word	0x08007c38
 80018ec:	08007c4c 	.word	0x08007c4c
 80018f0:	08007c64 	.word	0x08007c64
 80018f4:	08007c74 	.word	0x08007c74
 80018f8:	08007ca4 	.word	0x08007ca4

080018fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b092      	sub	sp, #72	@ 0x48
 8001900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001902:	f107 0318 	add.w	r3, r7, #24
 8001906:	2230      	movs	r2, #48	@ 0x30
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f004 fa86 	bl	8005e1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]
 8001918:	609a      	str	r2, [r3, #8]
 800191a:	60da      	str	r2, [r3, #12]
 800191c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800191e:	2301      	movs	r3, #1
 8001920:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001922:	2301      	movs	r3, #1
 8001924:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001926:	2302      	movs	r3, #2
 8001928:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800192a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800192e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8001930:	230d      	movs	r3, #13
 8001932:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 8001934:	23c3      	movs	r3, #195	@ 0xc3
 8001936:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001938:	2302      	movs	r3, #2
 800193a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800193c:	2305      	movs	r3, #5
 800193e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001940:	f107 0318 	add.w	r3, r7, #24
 8001944:	4618      	mov	r0, r3
 8001946:	f001 fecb 	bl	80036e0 <HAL_RCC_OscConfig>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001950:	f000 fa66 	bl	8001e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001954:	230f      	movs	r3, #15
 8001956:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001958:	2302      	movs	r3, #2
 800195a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800195c:	2300      	movs	r3, #0
 800195e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001960:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001964:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001966:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800196a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	2103      	movs	r1, #3
 8001970:	4618      	mov	r0, r3
 8001972:	f002 f909 	bl	8003b88 <HAL_RCC_ClockConfig>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800197c:	f000 fa50 	bl	8001e20 <Error_Handler>
  }
}
 8001980:	bf00      	nop
 8001982:	3748      	adds	r7, #72	@ 0x48
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800198e:	463b      	mov	r3, r7
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800199a:	4b21      	ldr	r3, [pc, #132]	@ (8001a20 <MX_ADC1_Init+0x98>)
 800199c:	4a21      	ldr	r2, [pc, #132]	@ (8001a24 <MX_ADC1_Init+0x9c>)
 800199e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80019a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019b8:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019c0:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019c6:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019c8:	4a17      	ldr	r2, [pc, #92]	@ (8001a28 <MX_ADC1_Init+0xa0>)
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019cc:	4b14      	ldr	r3, [pc, #80]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019d2:	4b13      	ldr	r3, [pc, #76]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019d8:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019e6:	480e      	ldr	r0, [pc, #56]	@ (8001a20 <MX_ADC1_Init+0x98>)
 80019e8:	f000 fdc8 	bl	800257c <HAL_ADC_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80019f2:	f000 fa15 	bl	8001e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80019f6:	230b      	movs	r3, #11
 80019f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80019fa:	2301      	movs	r3, #1
 80019fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a02:	463b      	mov	r3, r7
 8001a04:	4619      	mov	r1, r3
 8001a06:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <MX_ADC1_Init+0x98>)
 8001a08:	f000 fdfc 	bl	8002604 <HAL_ADC_ConfigChannel>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a12:	f000 fa05 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000280 	.word	0x20000280
 8001a24:	40012000 	.word	0x40012000
 8001a28:	0f000001 	.word	0x0f000001

08001a2c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a30:	4b17      	ldr	r3, [pc, #92]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a32:	4a18      	ldr	r2, [pc, #96]	@ (8001a94 <MX_CAN1_Init+0x68>)
 8001a34:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 15;
 8001a36:	4b16      	ldr	r3, [pc, #88]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a38:	220f      	movs	r2, #15
 8001a3a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a3c:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a42:	4b13      	ldr	r3, [pc, #76]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001a48:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a4a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a4e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a50:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a56:	4b0e      	ldr	r3, [pc, #56]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001a62:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001a68:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001a6e:	4b08      	ldr	r3, [pc, #32]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001a7a:	4805      	ldr	r0, [pc, #20]	@ (8001a90 <MX_CAN1_Init+0x64>)
 8001a7c:	f000 ffe8 	bl	8002a50 <HAL_CAN_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001a86:	f000 f9cb 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200002c8 	.word	0x200002c8
 8001a94:	40006400 	.word	0x40006400

08001a98 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001a9c:	4b16      	ldr	r3, [pc, #88]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001a9e:	4a17      	ldr	r2, [pc, #92]	@ (8001afc <MX_CAN2_Init+0x64>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 10;
 8001aa2:	4b15      	ldr	r3, [pc, #84]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001aa4:	220a      	movs	r2, #10
 8001aa6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001aae:	4b12      	ldr	r3, [pc, #72]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001ab4:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001aba:	4b0f      	ldr	r3, [pc, #60]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001acc:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001ad2:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001ad8:	4b07      	ldr	r3, [pc, #28]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001ade:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001ae4:	4804      	ldr	r0, [pc, #16]	@ (8001af8 <MX_CAN2_Init+0x60>)
 8001ae6:	f000 ffb3 	bl	8002a50 <HAL_CAN_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8001af0:	f000 f996 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200002f0 	.word	0x200002f0
 8001afc:	40006800 	.word	0x40006800

08001b00 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8001b04:	4b17      	ldr	r3, [pc, #92]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b06:	4a18      	ldr	r2, [pc, #96]	@ (8001b68 <MX_SPI1_Init+0x68>)
 8001b08:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b0a:	4b16      	ldr	r3, [pc, #88]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b10:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b12:	4b14      	ldr	r3, [pc, #80]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b18:	4b12      	ldr	r3, [pc, #72]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b1e:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b24:	4b0f      	ldr	r3, [pc, #60]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 60MHz/16 = 3.75MHz
 8001b32:	4b0c      	ldr	r3, [pc, #48]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b34:	2218      	movs	r2, #24
 8001b36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b38:	4b0a      	ldr	r3, [pc, #40]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b3e:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b44:	4b07      	ldr	r3, [pc, #28]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b4a:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b4c:	220a      	movs	r2, #10
 8001b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b50:	4804      	ldr	r0, [pc, #16]	@ (8001b64 <MX_SPI1_Init+0x64>)
 8001b52:	f002 fa5d 	bl	8004010 <HAL_SPI_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b5c:	f000 f960 	bl	8001e20 <Error_Handler>
  }
}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20000318 	.word	0x20000318
 8001b68:	40013000 	.word	0x40013000

08001b6c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b72:	f107 0308 	add.w	r3, r7, #8
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
 8001b7c:	609a      	str	r2, [r3, #8]
 8001b7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b80:	463b      	mov	r3, r7
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b88:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c04 <MX_TIM4_Init+0x98>)
 8001b8c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 60;
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001b90:	223c      	movs	r2, #60	@ 0x3c
 8001b92:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b94:	4b1a      	ldr	r3, [pc, #104]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b9a:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001b9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ba0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba2:	4b17      	ldr	r3, [pc, #92]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba8:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001bae:	4814      	ldr	r0, [pc, #80]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001bb0:	f002 fe5d 	bl	800486e <HAL_TIM_Base_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001bba:	f000 f931 	bl	8001e20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bc2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001bc4:	f107 0308 	add.w	r3, r7, #8
 8001bc8:	4619      	mov	r1, r3
 8001bca:	480d      	ldr	r0, [pc, #52]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001bcc:	f002 ff04 	bl	80049d8 <HAL_TIM_ConfigClockSource>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001bd6:	f000 f923 	bl	8001e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001be2:	463b      	mov	r3, r7
 8001be4:	4619      	mov	r1, r3
 8001be6:	4806      	ldr	r0, [pc, #24]	@ (8001c00 <MX_TIM4_Init+0x94>)
 8001be8:	f003 f8fe 	bl	8004de8 <HAL_TIMEx_MasterConfigSynchronization>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001bf2:	f000 f915 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000370 	.word	0x20000370
 8001c04:	40000800 	.word	0x40000800

08001c08 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001c0c:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c0e:	4a12      	ldr	r2, [pc, #72]	@ (8001c58 <MX_UART4_Init+0x50>)
 8001c10:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001c12:	4b10      	ldr	r3, [pc, #64]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c18:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001c26:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001c2c:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c2e:	220c      	movs	r2, #12
 8001c30:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001c3e:	4805      	ldr	r0, [pc, #20]	@ (8001c54 <MX_UART4_Init+0x4c>)
 8001c40:	f003 f94c 	bl	8004edc <HAL_UART_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001c4a:	f000 f8e9 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	200003b8 	.word	0x200003b8
 8001c58:	40004c00 	.word	0x40004c00

08001c5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c60:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <MX_USART2_UART_Init+0x50>)
 8001c64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c80:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c82:	220c      	movs	r2, #12
 8001c84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c86:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c92:	4805      	ldr	r0, [pc, #20]	@ (8001ca8 <MX_USART2_UART_Init+0x4c>)
 8001c94:	f003 f922 	bl	8004edc <HAL_UART_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c9e:	f000 f8bf 	bl	8001e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000400 	.word	0x20000400
 8001cac:	40004400 	.word	0x40004400

08001cb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	@ 0x28
 8001cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
 8001cc4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	4b45      	ldr	r3, [pc, #276]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	4a44      	ldr	r2, [pc, #272]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd6:	4b42      	ldr	r3, [pc, #264]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	4a3d      	ldr	r2, [pc, #244]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	4b37      	ldr	r3, [pc, #220]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	4a36      	ldr	r2, [pc, #216]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0e:	4b34      	ldr	r3, [pc, #208]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	607b      	str	r3, [r7, #4]
 8001d1e:	4b30      	ldr	r3, [pc, #192]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	4a2f      	ldr	r2, [pc, #188]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d2a:	4b2d      	ldr	r3, [pc, #180]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	607b      	str	r3, [r7, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	603b      	str	r3, [r7, #0]
 8001d3a:	4b29      	ldr	r3, [pc, #164]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	4a28      	ldr	r2, [pc, #160]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d40:	f043 0308 	orr.w	r3, r3, #8
 8001d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d46:	4b26      	ldr	r3, [pc, #152]	@ (8001de0 <MX_GPIO_Init+0x130>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	f003 0308 	and.w	r3, r3, #8
 8001d4e:	603b      	str	r3, [r7, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|CHARGE_EN_LV_Pin|DISCHARGE_EN_LV_Pin, GPIO_PIN_RESET);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2134      	movs	r1, #52	@ 0x34
 8001d56:	4823      	ldr	r0, [pc, #140]	@ (8001de4 <MX_GPIO_Init+0x134>)
 8001d58:	f001 fca9 	bl	80036ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CHARGE_SAFE_LV_Pin|FAN_EN_LV_Pin, GPIO_PIN_RESET);
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f240 4101 	movw	r1, #1025	@ 0x401
 8001d62:	4821      	ldr	r0, [pc, #132]	@ (8001de8 <MX_GPIO_Init+0x138>)
 8001d64:	f001 fca3 	bl	80036ae <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 CHARGE_EN_LV_Pin DISCHARGE_EN_LV_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|CHARGE_EN_LV_Pin|DISCHARGE_EN_LV_Pin;
 8001d68:	2334      	movs	r3, #52	@ 0x34
 8001d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d74:	2300      	movs	r3, #0
 8001d76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4819      	ldr	r0, [pc, #100]	@ (8001de4 <MX_GPIO_Init+0x134>)
 8001d80:	f001 fae0 	bl	8003344 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHARGE_SAFE_LV_Pin FAN_EN_LV_Pin */
  GPIO_InitStruct.Pin = CHARGE_SAFE_LV_Pin|FAN_EN_LV_Pin;
 8001d84:	f240 4301 	movw	r3, #1025	@ 0x401
 8001d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4812      	ldr	r0, [pc, #72]	@ (8001de8 <MX_GPIO_Init+0x138>)
 8001d9e:	f001 fad1 	bl	8003344 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHARGE_PWR_LV_ISO_Pin READY_PWR_LV_ISO_Pin BQ_NFAULT_Pin BQ_SPI_RDY_Pin */
  GPIO_InitStruct.Pin = CHARGE_PWR_LV_ISO_Pin|READY_PWR_LV_ISO_Pin|BQ_NFAULT_Pin|BQ_SPI_RDY_Pin;
 8001da2:	f644 0306 	movw	r3, #18438	@ 0x4806
 8001da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	4619      	mov	r1, r3
 8001db6:	480c      	ldr	r0, [pc, #48]	@ (8001de8 <MX_GPIO_Init+0x138>)
 8001db8:	f001 fac4 	bl	8003344 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_DET_Pin */
  GPIO_InitStruct.Pin = SDIO_DET_Pin;
 8001dbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDIO_DET_GPIO_Port, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4806      	ldr	r0, [pc, #24]	@ (8001dec <MX_GPIO_Init+0x13c>)
 8001dd2:	f001 fab7 	bl	8003344 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3728      	adds	r7, #40	@ 0x28
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020800 	.word	0x40020800
 8001de8:	40020400 	.word	0x40020400
 8001dec:	40020000 	.word	0x40020000

08001df0 <Delay_us>:
 * @param  us: Number of microseconds to delay
 * @retval None
 * @note   This is a placeholder - implement using a timer peripheral
 */
void Delay_us(uint32_t us)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim4,0);  // set the counter value a 0
 8001df8:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <Delay_us+0x2c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < us);  // wait for the counter to reach the us input in the parameter
 8001e00:	bf00      	nop
 8001e02:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <Delay_us+0x2c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d8f9      	bhi.n	8001e02 <Delay_us+0x12>
}
 8001e0e:	bf00      	nop
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000370 	.word	0x20000370

08001e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e24:	b672      	cpsid	i
}
 8001e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <Error_Handler+0x8>

08001e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	4b0f      	ldr	r3, [pc, #60]	@ (8001e74 <HAL_MspInit+0x48>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	4a0e      	ldr	r2, [pc, #56]	@ (8001e74 <HAL_MspInit+0x48>)
 8001e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e42:	4b0c      	ldr	r3, [pc, #48]	@ (8001e74 <HAL_MspInit+0x48>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e4a:	607b      	str	r3, [r7, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	603b      	str	r3, [r7, #0]
 8001e52:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <HAL_MspInit+0x48>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	4a07      	ldr	r2, [pc, #28]	@ (8001e74 <HAL_MspInit+0x48>)
 8001e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5e:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <HAL_MspInit+0x48>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	40023800 	.word	0x40023800

08001e78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	@ 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a17      	ldr	r2, [pc, #92]	@ (8001ef4 <HAL_ADC_MspInit+0x7c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d127      	bne.n	8001eea <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <HAL_ADC_MspInit+0x80>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	4a15      	ldr	r2, [pc, #84]	@ (8001ef8 <HAL_ADC_MspInit+0x80>)
 8001ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eaa:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <HAL_ADC_MspInit+0x80>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <HAL_ADC_MspInit+0x80>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef8 <HAL_ADC_MspInit+0x80>)
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <HAL_ADC_MspInit+0x80>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4805      	ldr	r0, [pc, #20]	@ (8001efc <HAL_ADC_MspInit+0x84>)
 8001ee6:	f001 fa2d 	bl	8003344 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001eea:	bf00      	nop
 8001eec:	3728      	adds	r7, #40	@ 0x28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40012000 	.word	0x40012000
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020800 	.word	0x40020800

08001f00 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08c      	sub	sp, #48	@ 0x30
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 031c 	add.w	r3, r7, #28
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a4b      	ldr	r2, [pc, #300]	@ (800204c <HAL_CAN_MspInit+0x14c>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d13e      	bne.n	8001fa0 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001f22:	4b4b      	ldr	r3, [pc, #300]	@ (8002050 <HAL_CAN_MspInit+0x150>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	3301      	adds	r3, #1
 8001f28:	4a49      	ldr	r2, [pc, #292]	@ (8002050 <HAL_CAN_MspInit+0x150>)
 8001f2a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001f2c:	4b48      	ldr	r3, [pc, #288]	@ (8002050 <HAL_CAN_MspInit+0x150>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d10d      	bne.n	8001f50 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001f34:	2300      	movs	r3, #0
 8001f36:	61bb      	str	r3, [r7, #24]
 8001f38:	4b46      	ldr	r3, [pc, #280]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3c:	4a45      	ldr	r2, [pc, #276]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001f3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f44:	4b43      	ldr	r3, [pc, #268]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	4b3f      	ldr	r3, [pc, #252]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f58:	4a3e      	ldr	r2, [pc, #248]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f60:	4b3c      	ldr	r3, [pc, #240]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f6c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f72:	2302      	movs	r3, #2
 8001f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001f7e:	2309      	movs	r3, #9
 8001f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f82:	f107 031c 	add.w	r3, r7, #28
 8001f86:	4619      	mov	r1, r3
 8001f88:	4833      	ldr	r0, [pc, #204]	@ (8002058 <HAL_CAN_MspInit+0x158>)
 8001f8a:	f001 f9db 	bl	8003344 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	2100      	movs	r1, #0
 8001f92:	2014      	movs	r0, #20
 8001f94:	f001 f99f 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001f98:	2014      	movs	r0, #20
 8001f9a:	f001 f9b8 	bl	800330e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001f9e:	e050      	b.n	8002042 <HAL_CAN_MspInit+0x142>
  else if(hcan->Instance==CAN2)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a2d      	ldr	r2, [pc, #180]	@ (800205c <HAL_CAN_MspInit+0x15c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d14b      	bne.n	8002042 <HAL_CAN_MspInit+0x142>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	4b29      	ldr	r3, [pc, #164]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	4a28      	ldr	r2, [pc, #160]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001fb4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fba:	4b26      	ldr	r3, [pc, #152]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001fc6:	4b22      	ldr	r3, [pc, #136]	@ (8002050 <HAL_CAN_MspInit+0x150>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	4a20      	ldr	r2, [pc, #128]	@ (8002050 <HAL_CAN_MspInit+0x150>)
 8001fce:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002050 <HAL_CAN_MspInit+0x150>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d10d      	bne.n	8001ff4 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001fe2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fe6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	4b16      	ldr	r3, [pc, #88]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffc:	4a15      	ldr	r2, [pc, #84]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	6313      	str	r3, [r2, #48]	@ 0x30
 8002004:	4b13      	ldr	r3, [pc, #76]	@ (8002054 <HAL_CAN_MspInit+0x154>)
 8002006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002010:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002014:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002016:	2302      	movs	r3, #2
 8002018:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201e:	2303      	movs	r3, #3
 8002020:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002022:	2309      	movs	r3, #9
 8002024:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002026:	f107 031c 	add.w	r3, r7, #28
 800202a:	4619      	mov	r1, r3
 800202c:	480c      	ldr	r0, [pc, #48]	@ (8002060 <HAL_CAN_MspInit+0x160>)
 800202e:	f001 f989 	bl	8003344 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002032:	2200      	movs	r2, #0
 8002034:	2100      	movs	r1, #0
 8002036:	2040      	movs	r0, #64	@ 0x40
 8002038:	f001 f94d 	bl	80032d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800203c:	2040      	movs	r0, #64	@ 0x40
 800203e:	f001 f966 	bl	800330e <HAL_NVIC_EnableIRQ>
}
 8002042:	bf00      	nop
 8002044:	3730      	adds	r7, #48	@ 0x30
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40006400 	.word	0x40006400
 8002050:	20000448 	.word	0x20000448
 8002054:	40023800 	.word	0x40023800
 8002058:	40020000 	.word	0x40020000
 800205c:	40006800 	.word	0x40006800
 8002060:	40020400 	.word	0x40020400

08002064 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a19      	ldr	r2, [pc, #100]	@ (80020e8 <HAL_SPI_MspInit+0x84>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d12b      	bne.n	80020de <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	4a17      	ldr	r2, [pc, #92]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 8002090:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002094:	6453      	str	r3, [r2, #68]	@ 0x44
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	4a10      	ldr	r2, [pc, #64]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b2:	4b0e      	ldr	r3, [pc, #56]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020be:	23f0      	movs	r3, #240	@ 0xf0
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ca:	2303      	movs	r3, #3
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020ce:	2305      	movs	r3, #5
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	4805      	ldr	r0, [pc, #20]	@ (80020f0 <HAL_SPI_MspInit+0x8c>)
 80020da:	f001 f933 	bl	8003344 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80020de:	bf00      	nop
 80020e0:	3728      	adds	r7, #40	@ 0x28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40013000 	.word	0x40013000
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020000 	.word	0x40020000

080020f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a0a      	ldr	r2, [pc, #40]	@ (800212c <HAL_TIM_Base_MspInit+0x38>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d10d      	bne.n	8002122 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <HAL_TIM_Base_MspInit+0x3c>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	4a08      	ldr	r2, [pc, #32]	@ (8002130 <HAL_TIM_Base_MspInit+0x3c>)
 8002110:	f043 0304 	orr.w	r3, r3, #4
 8002114:	6413      	str	r3, [r2, #64]	@ 0x40
 8002116:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <HAL_TIM_Base_MspInit+0x3c>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002122:	bf00      	nop
 8002124:	3714      	adds	r7, #20
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr
 800212c:	40000800 	.word	0x40000800
 8002130:	40023800 	.word	0x40023800

08002134 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08c      	sub	sp, #48	@ 0x30
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	f107 031c 	add.w	r3, r7, #28
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a32      	ldr	r2, [pc, #200]	@ (800221c <HAL_UART_MspInit+0xe8>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d12c      	bne.n	80021b0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	61bb      	str	r3, [r7, #24]
 800215a:	4b31      	ldr	r3, [pc, #196]	@ (8002220 <HAL_UART_MspInit+0xec>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	4a30      	ldr	r2, [pc, #192]	@ (8002220 <HAL_UART_MspInit+0xec>)
 8002160:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002164:	6413      	str	r3, [r2, #64]	@ 0x40
 8002166:	4b2e      	ldr	r3, [pc, #184]	@ (8002220 <HAL_UART_MspInit+0xec>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800216e:	61bb      	str	r3, [r7, #24]
 8002170:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
 8002176:	4b2a      	ldr	r3, [pc, #168]	@ (8002220 <HAL_UART_MspInit+0xec>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	4a29      	ldr	r2, [pc, #164]	@ (8002220 <HAL_UART_MspInit+0xec>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6313      	str	r3, [r2, #48]	@ 0x30
 8002182:	4b27      	ldr	r3, [pc, #156]	@ (8002220 <HAL_UART_MspInit+0xec>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800218e:	2303      	movs	r3, #3
 8002190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002192:	2302      	movs	r3, #2
 8002194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002196:	2301      	movs	r3, #1
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219a:	2303      	movs	r3, #3
 800219c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800219e:	2308      	movs	r3, #8
 80021a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a2:	f107 031c 	add.w	r3, r7, #28
 80021a6:	4619      	mov	r1, r3
 80021a8:	481e      	ldr	r0, [pc, #120]	@ (8002224 <HAL_UART_MspInit+0xf0>)
 80021aa:	f001 f8cb 	bl	8003344 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80021ae:	e030      	b.n	8002212 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART2)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002228 <HAL_UART_MspInit+0xf4>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d12b      	bne.n	8002212 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART2_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	4b18      	ldr	r3, [pc, #96]	@ (8002220 <HAL_UART_MspInit+0xec>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	4a17      	ldr	r2, [pc, #92]	@ (8002220 <HAL_UART_MspInit+0xec>)
 80021c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ca:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <HAL_UART_MspInit+0xec>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d2:	613b      	str	r3, [r7, #16]
 80021d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <HAL_UART_MspInit+0xec>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a10      	ldr	r2, [pc, #64]	@ (8002220 <HAL_UART_MspInit+0xec>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <HAL_UART_MspInit+0xec>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80021f2:	230c      	movs	r3, #12
 80021f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fe:	2303      	movs	r3, #3
 8002200:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002202:	2307      	movs	r3, #7
 8002204:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002206:	f107 031c 	add.w	r3, r7, #28
 800220a:	4619      	mov	r1, r3
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <HAL_UART_MspInit+0xf0>)
 800220e:	f001 f899 	bl	8003344 <HAL_GPIO_Init>
}
 8002212:	bf00      	nop
 8002214:	3730      	adds	r7, #48	@ 0x30
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40004c00 	.word	0x40004c00
 8002220:	40023800 	.word	0x40023800
 8002224:	40020000 	.word	0x40020000
 8002228:	40004400 	.word	0x40004400

0800222c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002230:	bf00      	nop
 8002232:	e7fd      	b.n	8002230 <NMI_Handler+0x4>

08002234 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002238:	bf00      	nop
 800223a:	e7fd      	b.n	8002238 <HardFault_Handler+0x4>

0800223c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <MemManage_Handler+0x4>

08002244 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <BusFault_Handler+0x4>

0800224c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002250:	bf00      	nop
 8002252:	e7fd      	b.n	8002250 <UsageFault_Handler+0x4>

08002254 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr

08002260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr

0800226c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr

08002278 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800227c:	f000 f93e 	bl	80024fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}

08002284 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002288:	4802      	ldr	r0, [pc, #8]	@ (8002294 <CAN1_RX0_IRQHandler+0x10>)
 800228a:	f000 fd20 	bl	8002cce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	200002c8 	.word	0x200002c8

08002298 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800229c:	4802      	ldr	r0, [pc, #8]	@ (80022a8 <CAN2_RX0_IRQHandler+0x10>)
 800229e:	f000 fd16 	bl	8002cce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	200002f0 	.word	0x200002f0

080022ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  return 1;
 80022b0:	2301      	movs	r3, #1
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr

080022ba <_kill>:

int _kill(int pid, int sig)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
 80022c2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022c4:	f003 fdfc 	bl	8005ec0 <__errno>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2216      	movs	r2, #22
 80022cc:	601a      	str	r2, [r3, #0]
  return -1;
 80022ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <_exit>:

void _exit (int status)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b082      	sub	sp, #8
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022e2:	f04f 31ff 	mov.w	r1, #4294967295
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff ffe7 	bl	80022ba <_kill>
  while (1) {}    /* Make sure we hang here */
 80022ec:	bf00      	nop
 80022ee:	e7fd      	b.n	80022ec <_exit+0x12>

080022f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	e00a      	b.n	8002318 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002302:	f3af 8000 	nop.w
 8002306:	4601      	mov	r1, r0
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	60ba      	str	r2, [r7, #8]
 800230e:	b2ca      	uxtb	r2, r1
 8002310:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	3301      	adds	r3, #1
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	429a      	cmp	r2, r3
 800231e:	dbf0      	blt.n	8002302 <_read+0x12>
  }

  return len;
 8002320:	687b      	ldr	r3, [r7, #4]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <_close>:
  }
  return len;
}

int _close(int file)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002350:	605a      	str	r2, [r3, #4]
  return 0;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr

0800235e <_isatty>:

int _isatty(int file)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002366:	2301      	movs	r3, #1
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr

08002372 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002372:	b480      	push	{r7}
 8002374:	b085      	sub	sp, #20
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
	...

0800238c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002394:	4a14      	ldr	r2, [pc, #80]	@ (80023e8 <_sbrk+0x5c>)
 8002396:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <_sbrk+0x60>)
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023a0:	4b13      	ldr	r3, [pc, #76]	@ (80023f0 <_sbrk+0x64>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d102      	bne.n	80023ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a8:	4b11      	ldr	r3, [pc, #68]	@ (80023f0 <_sbrk+0x64>)
 80023aa:	4a12      	ldr	r2, [pc, #72]	@ (80023f4 <_sbrk+0x68>)
 80023ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <_sbrk+0x64>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d207      	bcs.n	80023cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023bc:	f003 fd80 	bl	8005ec0 <__errno>
 80023c0:	4603      	mov	r3, r0
 80023c2:	220c      	movs	r2, #12
 80023c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023c6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ca:	e009      	b.n	80023e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023cc:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <_sbrk+0x64>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023d2:	4b07      	ldr	r3, [pc, #28]	@ (80023f0 <_sbrk+0x64>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	4a05      	ldr	r2, [pc, #20]	@ (80023f0 <_sbrk+0x64>)
 80023dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023de:	68fb      	ldr	r3, [r7, #12]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	2000c000 	.word	0x2000c000
 80023ec:	00000400 	.word	0x00000400
 80023f0:	2000044c 	.word	0x2000044c
 80023f4:	200005a0 	.word	0x200005a0

080023f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr

08002404 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002404:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800243c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002408:	f7ff fff6 	bl	80023f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800240c:	480c      	ldr	r0, [pc, #48]	@ (8002440 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800240e:	490d      	ldr	r1, [pc, #52]	@ (8002444 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002410:	4a0d      	ldr	r2, [pc, #52]	@ (8002448 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002414:	e002      	b.n	800241c <LoopCopyDataInit>

08002416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800241a:	3304      	adds	r3, #4

0800241c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800241c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800241e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002420:	d3f9      	bcc.n	8002416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002422:	4a0a      	ldr	r2, [pc, #40]	@ (800244c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002424:	4c0a      	ldr	r4, [pc, #40]	@ (8002450 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002428:	e001      	b.n	800242e <LoopFillZerobss>

0800242a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800242a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800242c:	3204      	adds	r2, #4

0800242e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800242e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002430:	d3fb      	bcc.n	800242a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002432:	f003 fd4b 	bl	8005ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002436:	f7ff f9ed 	bl	8001814 <main>
  bx  lr    
 800243a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800243c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002444:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002448:	08008250 	.word	0x08008250
  ldr r2, =_sbss
 800244c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002450:	200005a0 	.word	0x200005a0

08002454 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002454:	e7fe      	b.n	8002454 <ADC_IRQHandler>
	...

08002458 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800245c:	4b0e      	ldr	r3, [pc, #56]	@ (8002498 <HAL_Init+0x40>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0d      	ldr	r2, [pc, #52]	@ (8002498 <HAL_Init+0x40>)
 8002462:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002466:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002468:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <HAL_Init+0x40>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a0a      	ldr	r2, [pc, #40]	@ (8002498 <HAL_Init+0x40>)
 800246e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002472:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002474:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <HAL_Init+0x40>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a07      	ldr	r2, [pc, #28]	@ (8002498 <HAL_Init+0x40>)
 800247a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800247e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002480:	2003      	movs	r0, #3
 8002482:	f000 ff1d 	bl	80032c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002486:	200f      	movs	r0, #15
 8002488:	f000 f808 	bl	800249c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800248c:	f7ff fcce 	bl	8001e2c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40023c00 	.word	0x40023c00

0800249c <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024a4:	4b12      	ldr	r3, [pc, #72]	@ (80024f0 <HAL_InitTick+0x54>)
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	4b12      	ldr	r3, [pc, #72]	@ (80024f4 <HAL_InitTick+0x58>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	4619      	mov	r1, r3
 80024ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 ff35 	bl	800332a <HAL_SYSTICK_Config>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e00e      	b.n	80024e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b0f      	cmp	r3, #15
 80024ce:	d80a      	bhi.n	80024e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024d0:	2200      	movs	r2, #0
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	f04f 30ff 	mov.w	r0, #4294967295
 80024d8:	f000 fefd 	bl	80032d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024dc:	4a06      	ldr	r2, [pc, #24]	@ (80024f8 <HAL_InitTick+0x5c>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e000      	b.n	80024e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000000 	.word	0x20000000
 80024f4:	20000008 	.word	0x20000008
 80024f8:	20000004 	.word	0x20000004

080024fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002500:	4b05      	ldr	r3, [pc, #20]	@ (8002518 <HAL_IncTick+0x1c>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	4b05      	ldr	r3, [pc, #20]	@ (800251c <HAL_IncTick+0x20>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4413      	add	r3, r2
 800250c:	4a03      	ldr	r2, [pc, #12]	@ (800251c <HAL_IncTick+0x20>)
 800250e:	6013      	str	r3, [r2, #0]
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr
 8002518:	20000008 	.word	0x20000008
 800251c:	20000450 	.word	0x20000450

08002520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  return uwTick;
 8002524:	4b02      	ldr	r3, [pc, #8]	@ (8002530 <HAL_GetTick+0x10>)
 8002526:	681b      	ldr	r3, [r3, #0]
}
 8002528:	4618      	mov	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	20000450 	.word	0x20000450

08002534 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800253c:	f7ff fff0 	bl	8002520 <HAL_GetTick>
 8002540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254c:	d005      	beq.n	800255a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800254e:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <HAL_Delay+0x44>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	461a      	mov	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4413      	add	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800255a:	bf00      	nop
 800255c:	f7ff ffe0 	bl	8002520 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	429a      	cmp	r2, r3
 800256a:	d8f7      	bhi.n	800255c <HAL_Delay+0x28>
  {
  }
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000008 	.word	0x20000008

0800257c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e033      	b.n	80025fa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002596:	2b00      	cmp	r3, #0
 8002598:	d109      	bne.n	80025ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff fc6c 	bl	8001e78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	f003 0310 	and.w	r3, r3, #16
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d118      	bne.n	80025ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025c2:	f023 0302 	bic.w	r3, r3, #2
 80025c6:	f043 0202 	orr.w	r2, r3, #2
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f938 	bl	8002844 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025de:	f023 0303 	bic.w	r3, r3, #3
 80025e2:	f043 0201 	orr.w	r2, r3, #1
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80025ea:	e001      	b.n	80025f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
	...

08002604 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800260e:	2300      	movs	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x1c>
 800261c:	2302      	movs	r3, #2
 800261e:	e103      	b.n	8002828 <HAL_ADC_ConfigChannel+0x224>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b09      	cmp	r3, #9
 800262e:	d925      	bls.n	800267c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68d9      	ldr	r1, [r3, #12]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	b29b      	uxth	r3, r3
 800263c:	461a      	mov	r2, r3
 800263e:	4613      	mov	r3, r2
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	4413      	add	r3, r2
 8002644:	3b1e      	subs	r3, #30
 8002646:	2207      	movs	r2, #7
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43da      	mvns	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	400a      	ands	r2, r1
 8002654:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	68d9      	ldr	r1, [r3, #12]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	b29b      	uxth	r3, r3
 8002666:	4618      	mov	r0, r3
 8002668:	4603      	mov	r3, r0
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	4403      	add	r3, r0
 800266e:	3b1e      	subs	r3, #30
 8002670:	409a      	lsls	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	60da      	str	r2, [r3, #12]
 800267a:	e022      	b.n	80026c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6919      	ldr	r1, [r3, #16]
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	b29b      	uxth	r3, r3
 8002688:	461a      	mov	r2, r3
 800268a:	4613      	mov	r3, r2
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	4413      	add	r3, r2
 8002690:	2207      	movs	r2, #7
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43da      	mvns	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	400a      	ands	r2, r1
 800269e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6919      	ldr	r1, [r3, #16]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	4618      	mov	r0, r3
 80026b2:	4603      	mov	r3, r0
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	4403      	add	r3, r0
 80026b8:	409a      	lsls	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	430a      	orrs	r2, r1
 80026c0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b06      	cmp	r3, #6
 80026c8:	d824      	bhi.n	8002714 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	4613      	mov	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	3b05      	subs	r3, #5
 80026dc:	221f      	movs	r2, #31
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	43da      	mvns	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	400a      	ands	r2, r1
 80026ea:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	4618      	mov	r0, r3
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4413      	add	r3, r2
 8002704:	3b05      	subs	r3, #5
 8002706:	fa00 f203 	lsl.w	r2, r0, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	635a      	str	r2, [r3, #52]	@ 0x34
 8002712:	e04c      	b.n	80027ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b0c      	cmp	r3, #12
 800271a:	d824      	bhi.n	8002766 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	4613      	mov	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4413      	add	r3, r2
 800272c:	3b23      	subs	r3, #35	@ 0x23
 800272e:	221f      	movs	r2, #31
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43da      	mvns	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	400a      	ands	r2, r1
 800273c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	b29b      	uxth	r3, r3
 800274a:	4618      	mov	r0, r3
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	4413      	add	r3, r2
 8002756:	3b23      	subs	r3, #35	@ 0x23
 8002758:	fa00 f203 	lsl.w	r2, r0, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	631a      	str	r2, [r3, #48]	@ 0x30
 8002764:	e023      	b.n	80027ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	3b41      	subs	r3, #65	@ 0x41
 8002778:	221f      	movs	r2, #31
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43da      	mvns	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	400a      	ands	r2, r1
 8002786:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	b29b      	uxth	r3, r3
 8002794:	4618      	mov	r0, r3
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	3b41      	subs	r3, #65	@ 0x41
 80027a2:	fa00 f203 	lsl.w	r2, r0, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a20      	ldr	r2, [pc, #128]	@ (8002834 <HAL_ADC_ConfigChannel+0x230>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d109      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x1c8>
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b12      	cmp	r3, #18
 80027be:	d105      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80027c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002838 <HAL_ADC_ConfigChannel+0x234>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002838 <HAL_ADC_ConfigChannel+0x234>)
 80027c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027ca:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a18      	ldr	r2, [pc, #96]	@ (8002834 <HAL_ADC_ConfigChannel+0x230>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d123      	bne.n	800281e <HAL_ADC_ConfigChannel+0x21a>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2b10      	cmp	r3, #16
 80027dc:	d003      	beq.n	80027e6 <HAL_ADC_ConfigChannel+0x1e2>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2b11      	cmp	r3, #17
 80027e4:	d11b      	bne.n	800281e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80027e6:	4b14      	ldr	r3, [pc, #80]	@ (8002838 <HAL_ADC_ConfigChannel+0x234>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4a13      	ldr	r2, [pc, #76]	@ (8002838 <HAL_ADC_ConfigChannel+0x234>)
 80027ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80027f0:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b10      	cmp	r3, #16
 80027f8:	d111      	bne.n	800281e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027fa:	4b10      	ldr	r3, [pc, #64]	@ (800283c <HAL_ADC_ConfigChannel+0x238>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a10      	ldr	r2, [pc, #64]	@ (8002840 <HAL_ADC_ConfigChannel+0x23c>)
 8002800:	fba2 2303 	umull	r2, r3, r2, r3
 8002804:	0c9a      	lsrs	r2, r3, #18
 8002806:	4613      	mov	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002810:	e002      	b.n	8002818 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	3b01      	subs	r3, #1
 8002816:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f9      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	40012000 	.word	0x40012000
 8002838:	40012300 	.word	0x40012300
 800283c:	20000000 	.word	0x20000000
 8002840:	431bde83 	.word	0x431bde83

08002844 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800284c:	4b7e      	ldr	r3, [pc, #504]	@ (8002a48 <ADC_Init+0x204>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4a7d      	ldr	r2, [pc, #500]	@ (8002a48 <ADC_Init+0x204>)
 8002852:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002856:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002858:	4b7b      	ldr	r3, [pc, #492]	@ (8002a48 <ADC_Init+0x204>)
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	4979      	ldr	r1, [pc, #484]	@ (8002a48 <ADC_Init+0x204>)
 8002862:	4313      	orrs	r3, r2
 8002864:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6859      	ldr	r1, [r3, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	021a      	lsls	r2, r3, #8
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002898:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6859      	ldr	r1, [r3, #4]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6899      	ldr	r1, [r3, #8]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d2:	4a5e      	ldr	r2, [pc, #376]	@ (8002a4c <ADC_Init+0x208>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d022      	beq.n	800291e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6899      	ldr	r1, [r3, #8]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6899      	ldr	r1, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	609a      	str	r2, [r3, #8]
 800291c:	e00f      	b.n	800293e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800292c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800293c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 0202 	bic.w	r2, r2, #2
 800294c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6899      	ldr	r1, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	7e1b      	ldrb	r3, [r3, #24]
 8002958:	005a      	lsls	r2, r3, #1
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d027      	beq.n	80029bc <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800297a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800298a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002990:	3b01      	subs	r3, #1
 8002992:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002996:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	fa92 f2a2 	rbit	r2, r2
 800299e:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	fab2 f282 	clz	r2, r2
 80029a6:	b2d2      	uxtb	r2, r2
 80029a8:	fa03 f102 	lsl.w	r1, r3, r2
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	e007      	b.n	80029cc <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80029da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	051a      	lsls	r2, r3, #20
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	6899      	ldr	r1, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a0e:	025a      	lsls	r2, r3, #9
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6899      	ldr	r1, [r3, #8]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	029a      	lsls	r2, r3, #10
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	609a      	str	r2, [r3, #8]
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	40012300 	.word	0x40012300
 8002a4c:	0f000001 	.word	0x0f000001

08002a50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e0ed      	b.n	8002c3e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d102      	bne.n	8002a74 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7ff fa46 	bl	8001f00 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 0201 	orr.w	r2, r2, #1
 8002a82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a84:	f7ff fd4c 	bl	8002520 <HAL_GetTick>
 8002a88:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a8a:	e012      	b.n	8002ab2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a8c:	f7ff fd48 	bl	8002520 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b0a      	cmp	r3, #10
 8002a98:	d90b      	bls.n	8002ab2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2205      	movs	r2, #5
 8002aaa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e0c5      	b.n	8002c3e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0e5      	beq.n	8002a8c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 0202 	bic.w	r2, r2, #2
 8002ace:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ad0:	f7ff fd26 	bl	8002520 <HAL_GetTick>
 8002ad4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ad6:	e012      	b.n	8002afe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ad8:	f7ff fd22 	bl	8002520 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b0a      	cmp	r3, #10
 8002ae4:	d90b      	bls.n	8002afe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2205      	movs	r2, #5
 8002af6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e09f      	b.n	8002c3e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1e5      	bne.n	8002ad8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	7e1b      	ldrb	r3, [r3, #24]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d108      	bne.n	8002b26 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	e007      	b.n	8002b36 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	7e5b      	ldrb	r3, [r3, #25]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d108      	bne.n	8002b50 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	e007      	b.n	8002b60 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	7e9b      	ldrb	r3, [r3, #26]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d108      	bne.n	8002b7a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f042 0220 	orr.w	r2, r2, #32
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	e007      	b.n	8002b8a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0220 	bic.w	r2, r2, #32
 8002b88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	7edb      	ldrb	r3, [r3, #27]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d108      	bne.n	8002ba4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f022 0210 	bic.w	r2, r2, #16
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	e007      	b.n	8002bb4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0210 	orr.w	r2, r2, #16
 8002bb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7f1b      	ldrb	r3, [r3, #28]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d108      	bne.n	8002bce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0208 	orr.w	r2, r2, #8
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	e007      	b.n	8002bde <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0208 	bic.w	r2, r2, #8
 8002bdc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	7f5b      	ldrb	r3, [r3, #29]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d108      	bne.n	8002bf8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f042 0204 	orr.w	r2, r2, #4
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	e007      	b.n	8002c08 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0204 	bic.w	r2, r2, #4
 8002c06:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	431a      	orrs	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	ea42 0103 	orr.w	r1, r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	1e5a      	subs	r2, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b084      	sub	sp, #16
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d12e      	bne.n	8002cb8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0201 	bic.w	r2, r2, #1
 8002c70:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c72:	f7ff fc55 	bl	8002520 <HAL_GetTick>
 8002c76:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c78:	e012      	b.n	8002ca0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c7a:	f7ff fc51 	bl	8002520 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b0a      	cmp	r3, #10
 8002c86:	d90b      	bls.n	8002ca0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2205      	movs	r2, #5
 8002c98:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e012      	b.n	8002cc6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1e5      	bne.n	8002c7a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	e006      	b.n	8002cc6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cbc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
  }
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b08a      	sub	sp, #40	@ 0x28
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d07c      	beq.n	8002e0e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d023      	beq.n	8002d66 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2201      	movs	r2, #1
 8002d24:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d003      	beq.n	8002d38 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f983 	bl	800303c <HAL_CAN_TxMailbox0CompleteCallback>
 8002d36:	e016      	b.n	8002d66 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d004      	beq.n	8002d4c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d48:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d4a:	e00c      	b.n	8002d66 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d004      	beq.n	8002d60 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5e:	e002      	b.n	8002d66 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 f986 	bl	8003072 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d024      	beq.n	8002dba <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d78:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f000 f962 	bl	800304e <HAL_CAN_TxMailbox1CompleteCallback>
 8002d8a:	e016      	b.n	8002dba <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d004      	beq.n	8002da0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d98:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d9e:	e00c      	b.n	8002dba <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d004      	beq.n	8002db4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002db2:	e002      	b.n	8002dba <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f965 	bl	8003084 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d024      	beq.n	8002e0e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002dcc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d003      	beq.n	8002de0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 f941 	bl	8003060 <HAL_CAN_TxMailbox2CompleteCallback>
 8002dde:	e016      	b.n	8002e0e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d004      	beq.n	8002df4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002df2:	e00c      	b.n	8002e0e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d004      	beq.n	8002e08 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e06:	e002      	b.n	8002e0e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f944 	bl	8003096 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00c      	beq.n	8002e32 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d007      	beq.n	8002e32 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e28:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2210      	movs	r2, #16
 8002e30:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002e32:	6a3b      	ldr	r3, [r7, #32]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d00b      	beq.n	8002e54 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d006      	beq.n	8002e54 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2208      	movs	r2, #8
 8002e4c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 f933 	bl	80030ba <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002e54:	6a3b      	ldr	r3, [r7, #32]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d009      	beq.n	8002e72 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0303 	and.w	r3, r3, #3
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f000 f91b 	bl	80030a8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00c      	beq.n	8002e96 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	f003 0310 	and.w	r3, r3, #16
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d007      	beq.n	8002e96 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e8c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2210      	movs	r2, #16
 8002e94:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	f003 0320 	and.w	r3, r3, #32
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00b      	beq.n	8002eb8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d006      	beq.n	8002eb8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2208      	movs	r2, #8
 8002eb0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f913 	bl	80030de <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	f003 0310 	and.w	r3, r3, #16
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d009      	beq.n	8002ed6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	f003 0303 	and.w	r3, r3, #3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d002      	beq.n	8002ed6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 f8fb 	bl	80030cc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00b      	beq.n	8002ef8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	f003 0310 	and.w	r3, r3, #16
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d006      	beq.n	8002ef8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2210      	movs	r2, #16
 8002ef0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f8fc 	bl	80030f0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00b      	beq.n	8002f1a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	f003 0308 	and.w	r3, r3, #8
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d006      	beq.n	8002f1a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2208      	movs	r2, #8
 8002f12:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f8f4 	bl	8003102 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d07b      	beq.n	800301c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d072      	beq.n	8003014 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d008      	beq.n	8002f4a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002f4a:	6a3b      	ldr	r3, [r7, #32]
 8002f4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f60:	f043 0302 	orr.w	r3, r3, #2
 8002f64:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d008      	beq.n	8002f82 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7c:	f043 0304 	orr.w	r3, r3, #4
 8002f80:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d043      	beq.n	8003014 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d03e      	beq.n	8003014 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f9c:	2b60      	cmp	r3, #96	@ 0x60
 8002f9e:	d02b      	beq.n	8002ff8 <HAL_CAN_IRQHandler+0x32a>
 8002fa0:	2b60      	cmp	r3, #96	@ 0x60
 8002fa2:	d82e      	bhi.n	8003002 <HAL_CAN_IRQHandler+0x334>
 8002fa4:	2b50      	cmp	r3, #80	@ 0x50
 8002fa6:	d022      	beq.n	8002fee <HAL_CAN_IRQHandler+0x320>
 8002fa8:	2b50      	cmp	r3, #80	@ 0x50
 8002faa:	d82a      	bhi.n	8003002 <HAL_CAN_IRQHandler+0x334>
 8002fac:	2b40      	cmp	r3, #64	@ 0x40
 8002fae:	d019      	beq.n	8002fe4 <HAL_CAN_IRQHandler+0x316>
 8002fb0:	2b40      	cmp	r3, #64	@ 0x40
 8002fb2:	d826      	bhi.n	8003002 <HAL_CAN_IRQHandler+0x334>
 8002fb4:	2b30      	cmp	r3, #48	@ 0x30
 8002fb6:	d010      	beq.n	8002fda <HAL_CAN_IRQHandler+0x30c>
 8002fb8:	2b30      	cmp	r3, #48	@ 0x30
 8002fba:	d822      	bhi.n	8003002 <HAL_CAN_IRQHandler+0x334>
 8002fbc:	2b10      	cmp	r3, #16
 8002fbe:	d002      	beq.n	8002fc6 <HAL_CAN_IRQHandler+0x2f8>
 8002fc0:	2b20      	cmp	r3, #32
 8002fc2:	d005      	beq.n	8002fd0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002fc4:	e01d      	b.n	8003002 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	f043 0308 	orr.w	r3, r3, #8
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002fce:	e019      	b.n	8003004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd2:	f043 0310 	orr.w	r3, r3, #16
 8002fd6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002fd8:	e014      	b.n	8003004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	f043 0320 	orr.w	r3, r3, #32
 8002fe0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002fe2:	e00f      	b.n	8003004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002fec:	e00a      	b.n	8003004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ff6:	e005      	b.n	8003004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ffe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003000:	e000      	b.n	8003004 <HAL_CAN_IRQHandler+0x336>
            break;
 8003002:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	699a      	ldr	r2, [r3, #24]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003012:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2204      	movs	r2, #4
 800301a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800301c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301e:	2b00      	cmp	r3, #0
 8003020:	d008      	beq.n	8003034 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003028:	431a      	orrs	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f870 	bl	8003114 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003034:	bf00      	nop
 8003036:	3728      	adds	r7, #40	@ 0x28
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr

0800304e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr

08003060 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr

08003072 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003072:	b480      	push	{r7}
 8003074:	b083      	sub	sp, #12
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr

08003084 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr

08003096 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003096:	b480      	push	{r7}
 8003098:	b083      	sub	sp, #12
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr

080030a8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bc80      	pop	{r7}
 80030b8:	4770      	bx	lr

080030ba <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr

080030de <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr

08003102 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
	...

08003128 <__NVIC_SetPriorityGrouping>:
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003138:	4b0c      	ldr	r3, [pc, #48]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003144:	4013      	ands	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800315a:	4a04      	ldr	r2, [pc, #16]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	60d3      	str	r3, [r2, #12]
}
 8003160:	bf00      	nop
 8003162:	3714      	adds	r7, #20
 8003164:	46bd      	mov	sp, r7
 8003166:	bc80      	pop	{r7}
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <__NVIC_GetPriorityGrouping>:
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003174:	4b04      	ldr	r3, [pc, #16]	@ (8003188 <__NVIC_GetPriorityGrouping+0x18>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	f003 0307 	and.w	r3, r3, #7
}
 800317e:	4618      	mov	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <__NVIC_EnableIRQ>:
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	2b00      	cmp	r3, #0
 800319c:	db0b      	blt.n	80031b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	f003 021f 	and.w	r2, r3, #31
 80031a4:	4906      	ldr	r1, [pc, #24]	@ (80031c0 <__NVIC_EnableIRQ+0x34>)
 80031a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	2001      	movs	r0, #1
 80031ae:	fa00 f202 	lsl.w	r2, r0, r2
 80031b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	e000e100 	.word	0xe000e100

080031c4 <__NVIC_SetPriority>:
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	6039      	str	r1, [r7, #0]
 80031ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	db0a      	blt.n	80031ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	490c      	ldr	r1, [pc, #48]	@ (8003210 <__NVIC_SetPriority+0x4c>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	0112      	lsls	r2, r2, #4
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	440b      	add	r3, r1
 80031e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80031ec:	e00a      	b.n	8003204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	4908      	ldr	r1, [pc, #32]	@ (8003214 <__NVIC_SetPriority+0x50>)
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	3b04      	subs	r3, #4
 80031fc:	0112      	lsls	r2, r2, #4
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	440b      	add	r3, r1
 8003202:	761a      	strb	r2, [r3, #24]
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	e000e100 	.word	0xe000e100
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <NVIC_EncodePriority>:
{
 8003218:	b480      	push	{r7}
 800321a:	b089      	sub	sp, #36	@ 0x24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	f1c3 0307 	rsb	r3, r3, #7
 8003232:	2b04      	cmp	r3, #4
 8003234:	bf28      	it	cs
 8003236:	2304      	movcs	r3, #4
 8003238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	3304      	adds	r3, #4
 800323e:	2b06      	cmp	r3, #6
 8003240:	d902      	bls.n	8003248 <NVIC_EncodePriority+0x30>
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	3b03      	subs	r3, #3
 8003246:	e000      	b.n	800324a <NVIC_EncodePriority+0x32>
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800324c:	f04f 32ff 	mov.w	r2, #4294967295
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43da      	mvns	r2, r3
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	401a      	ands	r2, r3
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003260:	f04f 31ff 	mov.w	r1, #4294967295
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	fa01 f303 	lsl.w	r3, r1, r3
 800326a:	43d9      	mvns	r1, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003270:	4313      	orrs	r3, r2
}
 8003272:	4618      	mov	r0, r3
 8003274:	3724      	adds	r7, #36	@ 0x24
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr

0800327c <SysTick_Config>:
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3b01      	subs	r3, #1
 8003288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800328c:	d301      	bcc.n	8003292 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800328e:	2301      	movs	r3, #1
 8003290:	e00f      	b.n	80032b2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003292:	4a0a      	ldr	r2, [pc, #40]	@ (80032bc <SysTick_Config+0x40>)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3b01      	subs	r3, #1
 8003298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800329a:	210f      	movs	r1, #15
 800329c:	f04f 30ff 	mov.w	r0, #4294967295
 80032a0:	f7ff ff90 	bl	80031c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032a4:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <SysTick_Config+0x40>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032aa:	4b04      	ldr	r3, [pc, #16]	@ (80032bc <SysTick_Config+0x40>)
 80032ac:	2207      	movs	r2, #7
 80032ae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	e000e010 	.word	0xe000e010

080032c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f7ff ff2d 	bl	8003128 <__NVIC_SetPriorityGrouping>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b086      	sub	sp, #24
 80032da:	af00      	add	r7, sp, #0
 80032dc:	4603      	mov	r3, r0
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
 80032e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032e8:	f7ff ff42 	bl	8003170 <__NVIC_GetPriorityGrouping>
 80032ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	68b9      	ldr	r1, [r7, #8]
 80032f2:	6978      	ldr	r0, [r7, #20]
 80032f4:	f7ff ff90 	bl	8003218 <NVIC_EncodePriority>
 80032f8:	4602      	mov	r2, r0
 80032fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032fe:	4611      	mov	r1, r2
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff ff5f 	bl	80031c4 <__NVIC_SetPriority>
}
 8003306:	bf00      	nop
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b082      	sub	sp, #8
 8003312:	af00      	add	r7, sp, #0
 8003314:	4603      	mov	r3, r0
 8003316:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff ff35 	bl	800318c <__NVIC_EnableIRQ>
}
 8003322:	bf00      	nop
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b082      	sub	sp, #8
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7ff ffa2 	bl	800327c <SysTick_Config>
 8003338:	4603      	mov	r3, r0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003352:	e16f      	b.n	8003634 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	2101      	movs	r1, #1
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	fa01 f303 	lsl.w	r3, r1, r3
 8003360:	4013      	ands	r3, r2
 8003362:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 8161 	beq.w	800362e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f003 0303 	and.w	r3, r3, #3
 8003374:	2b01      	cmp	r3, #1
 8003376:	d005      	beq.n	8003384 <HAL_GPIO_Init+0x40>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 0303 	and.w	r3, r3, #3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d130      	bne.n	80033e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	2203      	movs	r2, #3
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	43db      	mvns	r3, r3
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	4013      	ands	r3, r2
 800339a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ba:	2201      	movs	r2, #1
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	091b      	lsrs	r3, r3, #4
 80033d0:	f003 0201 	and.w	r2, r3, #1
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	2b03      	cmp	r3, #3
 80033f0:	d017      	beq.n	8003422 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	2203      	movs	r2, #3
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	4013      	ands	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4313      	orrs	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d123      	bne.n	8003476 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	08da      	lsrs	r2, r3, #3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3208      	adds	r2, #8
 8003436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800343a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	220f      	movs	r2, #15
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	43db      	mvns	r3, r3
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	4013      	ands	r3, r2
 8003450:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	08da      	lsrs	r2, r3, #3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3208      	adds	r2, #8
 8003470:	6939      	ldr	r1, [r7, #16]
 8003472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	2203      	movs	r2, #3
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	43db      	mvns	r3, r3
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	4013      	ands	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f003 0203 	and.w	r2, r3, #3
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 80bb 	beq.w	800362e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034b8:	2300      	movs	r3, #0
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	4b64      	ldr	r3, [pc, #400]	@ (8003650 <HAL_GPIO_Init+0x30c>)
 80034be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c0:	4a63      	ldr	r2, [pc, #396]	@ (8003650 <HAL_GPIO_Init+0x30c>)
 80034c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80034c8:	4b61      	ldr	r3, [pc, #388]	@ (8003650 <HAL_GPIO_Init+0x30c>)
 80034ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034d0:	60bb      	str	r3, [r7, #8]
 80034d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034d4:	4a5f      	ldr	r2, [pc, #380]	@ (8003654 <HAL_GPIO_Init+0x310>)
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	089b      	lsrs	r3, r3, #2
 80034da:	3302      	adds	r3, #2
 80034dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	220f      	movs	r2, #15
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a57      	ldr	r2, [pc, #348]	@ (8003658 <HAL_GPIO_Init+0x314>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d031      	beq.n	8003564 <HAL_GPIO_Init+0x220>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a56      	ldr	r2, [pc, #344]	@ (800365c <HAL_GPIO_Init+0x318>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d02b      	beq.n	8003560 <HAL_GPIO_Init+0x21c>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a55      	ldr	r2, [pc, #340]	@ (8003660 <HAL_GPIO_Init+0x31c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d025      	beq.n	800355c <HAL_GPIO_Init+0x218>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a54      	ldr	r2, [pc, #336]	@ (8003664 <HAL_GPIO_Init+0x320>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d01f      	beq.n	8003558 <HAL_GPIO_Init+0x214>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a53      	ldr	r2, [pc, #332]	@ (8003668 <HAL_GPIO_Init+0x324>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d019      	beq.n	8003554 <HAL_GPIO_Init+0x210>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a52      	ldr	r2, [pc, #328]	@ (800366c <HAL_GPIO_Init+0x328>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d013      	beq.n	8003550 <HAL_GPIO_Init+0x20c>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a51      	ldr	r2, [pc, #324]	@ (8003670 <HAL_GPIO_Init+0x32c>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d00d      	beq.n	800354c <HAL_GPIO_Init+0x208>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a50      	ldr	r2, [pc, #320]	@ (8003674 <HAL_GPIO_Init+0x330>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d007      	beq.n	8003548 <HAL_GPIO_Init+0x204>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4a4f      	ldr	r2, [pc, #316]	@ (8003678 <HAL_GPIO_Init+0x334>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d101      	bne.n	8003544 <HAL_GPIO_Init+0x200>
 8003540:	2308      	movs	r3, #8
 8003542:	e010      	b.n	8003566 <HAL_GPIO_Init+0x222>
 8003544:	2309      	movs	r3, #9
 8003546:	e00e      	b.n	8003566 <HAL_GPIO_Init+0x222>
 8003548:	2307      	movs	r3, #7
 800354a:	e00c      	b.n	8003566 <HAL_GPIO_Init+0x222>
 800354c:	2306      	movs	r3, #6
 800354e:	e00a      	b.n	8003566 <HAL_GPIO_Init+0x222>
 8003550:	2305      	movs	r3, #5
 8003552:	e008      	b.n	8003566 <HAL_GPIO_Init+0x222>
 8003554:	2304      	movs	r3, #4
 8003556:	e006      	b.n	8003566 <HAL_GPIO_Init+0x222>
 8003558:	2303      	movs	r3, #3
 800355a:	e004      	b.n	8003566 <HAL_GPIO_Init+0x222>
 800355c:	2302      	movs	r3, #2
 800355e:	e002      	b.n	8003566 <HAL_GPIO_Init+0x222>
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <HAL_GPIO_Init+0x222>
 8003564:	2300      	movs	r3, #0
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	f002 0203 	and.w	r2, r2, #3
 800356c:	0092      	lsls	r2, r2, #2
 800356e:	4093      	lsls	r3, r2
 8003570:	461a      	mov	r2, r3
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003578:	4936      	ldr	r1, [pc, #216]	@ (8003654 <HAL_GPIO_Init+0x310>)
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	089b      	lsrs	r3, r3, #2
 800357e:	3302      	adds	r3, #2
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003586:	4b3d      	ldr	r3, [pc, #244]	@ (800367c <HAL_GPIO_Init+0x338>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	43db      	mvns	r3, r3
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	4013      	ands	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80035aa:	4a34      	ldr	r2, [pc, #208]	@ (800367c <HAL_GPIO_Init+0x338>)
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035b0:	4b32      	ldr	r3, [pc, #200]	@ (800367c <HAL_GPIO_Init+0x338>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	43db      	mvns	r3, r3
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4013      	ands	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d003      	beq.n	80035d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80035d4:	4a29      	ldr	r2, [pc, #164]	@ (800367c <HAL_GPIO_Init+0x338>)
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035da:	4b28      	ldr	r3, [pc, #160]	@ (800367c <HAL_GPIO_Init+0x338>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	43db      	mvns	r3, r3
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	4013      	ands	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d003      	beq.n	80035fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80035fe:	4a1f      	ldr	r2, [pc, #124]	@ (800367c <HAL_GPIO_Init+0x338>)
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003604:	4b1d      	ldr	r3, [pc, #116]	@ (800367c <HAL_GPIO_Init+0x338>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	43db      	mvns	r3, r3
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4013      	ands	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d003      	beq.n	8003628 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4313      	orrs	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003628:	4a14      	ldr	r2, [pc, #80]	@ (800367c <HAL_GPIO_Init+0x338>)
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	3301      	adds	r3, #1
 8003632:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	fa22 f303 	lsr.w	r3, r2, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	f47f ae88 	bne.w	8003354 <HAL_GPIO_Init+0x10>
  }
}
 8003644:	bf00      	nop
 8003646:	bf00      	nop
 8003648:	371c      	adds	r7, #28
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	40023800 	.word	0x40023800
 8003654:	40013800 	.word	0x40013800
 8003658:	40020000 	.word	0x40020000
 800365c:	40020400 	.word	0x40020400
 8003660:	40020800 	.word	0x40020800
 8003664:	40020c00 	.word	0x40020c00
 8003668:	40021000 	.word	0x40021000
 800366c:	40021400 	.word	0x40021400
 8003670:	40021800 	.word	0x40021800
 8003674:	40021c00 	.word	0x40021c00
 8003678:	40022000 	.word	0x40022000
 800367c:	40013c00 	.word	0x40013c00

08003680 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	460b      	mov	r3, r1
 800368a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	887b      	ldrh	r3, [r7, #2]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d002      	beq.n	800369e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003698:	2301      	movs	r3, #1
 800369a:	73fb      	strb	r3, [r7, #15]
 800369c:	e001      	b.n	80036a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800369e:	2300      	movs	r3, #0
 80036a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr

080036ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b083      	sub	sp, #12
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
 80036b6:	460b      	mov	r3, r1
 80036b8:	807b      	strh	r3, [r7, #2]
 80036ba:	4613      	mov	r3, r2
 80036bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036be:	787b      	ldrb	r3, [r7, #1]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036c4:	887a      	ldrh	r2, [r7, #2]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036ca:	e003      	b.n	80036d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036cc:	887b      	ldrh	r3, [r7, #2]
 80036ce:	041a      	lsls	r2, r3, #16
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	619a      	str	r2, [r3, #24]
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr
	...

080036e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08a      	sub	sp, #40	@ 0x28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e23b      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d050      	beq.n	80037a0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036fe:	4b9e      	ldr	r3, [pc, #632]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
 8003706:	2b04      	cmp	r3, #4
 8003708:	d00c      	beq.n	8003724 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800370a:	4b9b      	ldr	r3, [pc, #620]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003712:	2b08      	cmp	r3, #8
 8003714:	d112      	bne.n	800373c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003716:	4b98      	ldr	r3, [pc, #608]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800371e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003722:	d10b      	bne.n	800373c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003724:	4b94      	ldr	r3, [pc, #592]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d036      	beq.n	800379e <HAL_RCC_OscConfig+0xbe>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d132      	bne.n	800379e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e216      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	4b8e      	ldr	r3, [pc, #568]	@ (800397c <HAL_RCC_OscConfig+0x29c>)
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d013      	beq.n	8003776 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374e:	f7fe fee7 	bl	8002520 <HAL_GetTick>
 8003752:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003754:	e008      	b.n	8003768 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003756:	f7fe fee3 	bl	8002520 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	6a3b      	ldr	r3, [r7, #32]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	2b64      	cmp	r3, #100	@ 0x64
 8003762:	d901      	bls.n	8003768 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e200      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003768:	4b83      	ldr	r3, [pc, #524]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0f0      	beq.n	8003756 <HAL_RCC_OscConfig+0x76>
 8003774:	e014      	b.n	80037a0 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003776:	f7fe fed3 	bl	8002520 <HAL_GetTick>
 800377a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800377e:	f7fe fecf 	bl	8002520 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	6a3b      	ldr	r3, [r7, #32]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b64      	cmp	r3, #100	@ 0x64
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e1ec      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003790:	4b79      	ldr	r3, [pc, #484]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1f0      	bne.n	800377e <HAL_RCC_OscConfig+0x9e>
 800379c:	e000      	b.n	80037a0 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800379e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d077      	beq.n	800389c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037ac:	4b72      	ldr	r3, [pc, #456]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f003 030c 	and.w	r3, r3, #12
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00b      	beq.n	80037d0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d126      	bne.n	8003812 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d120      	bne.n	8003812 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037d0:	4b69      	ldr	r3, [pc, #420]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_RCC_OscConfig+0x108>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d001      	beq.n	80037e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e1c0      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e8:	4b63      	ldr	r3, [pc, #396]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	21f8      	movs	r1, #248	@ 0xf8
 80037f6:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f8:	69b9      	ldr	r1, [r7, #24]
 80037fa:	fa91 f1a1 	rbit	r1, r1
 80037fe:	6179      	str	r1, [r7, #20]
  return result;
 8003800:	6979      	ldr	r1, [r7, #20]
 8003802:	fab1 f181 	clz	r1, r1
 8003806:	b2c9      	uxtb	r1, r1
 8003808:	408b      	lsls	r3, r1
 800380a:	495b      	ldr	r1, [pc, #364]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 800380c:	4313      	orrs	r3, r2
 800380e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003810:	e044      	b.n	800389c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d02a      	beq.n	8003870 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800381a:	4b59      	ldr	r3, [pc, #356]	@ (8003980 <HAL_RCC_OscConfig+0x2a0>)
 800381c:	2201      	movs	r2, #1
 800381e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003820:	f7fe fe7e 	bl	8002520 <HAL_GetTick>
 8003824:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003828:	f7fe fe7a 	bl	8002520 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e197      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800383a:	4b4f      	ldr	r3, [pc, #316]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0f0      	beq.n	8003828 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003846:	4b4c      	ldr	r3, [pc, #304]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	21f8      	movs	r1, #248	@ 0xf8
 8003854:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003856:	6939      	ldr	r1, [r7, #16]
 8003858:	fa91 f1a1 	rbit	r1, r1
 800385c:	60f9      	str	r1, [r7, #12]
  return result;
 800385e:	68f9      	ldr	r1, [r7, #12]
 8003860:	fab1 f181 	clz	r1, r1
 8003864:	b2c9      	uxtb	r1, r1
 8003866:	408b      	lsls	r3, r1
 8003868:	4943      	ldr	r1, [pc, #268]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 800386a:	4313      	orrs	r3, r2
 800386c:	600b      	str	r3, [r1, #0]
 800386e:	e015      	b.n	800389c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003870:	4b43      	ldr	r3, [pc, #268]	@ (8003980 <HAL_RCC_OscConfig+0x2a0>)
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003876:	f7fe fe53 	bl	8002520 <HAL_GetTick>
 800387a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800387e:	f7fe fe4f 	bl	8002520 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	6a3b      	ldr	r3, [r7, #32]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e16c      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003890:	4b39      	ldr	r3, [pc, #228]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1f0      	bne.n	800387e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d030      	beq.n	800390a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d016      	beq.n	80038de <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038b0:	4b34      	ldr	r3, [pc, #208]	@ (8003984 <HAL_RCC_OscConfig+0x2a4>)
 80038b2:	2201      	movs	r2, #1
 80038b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038b6:	f7fe fe33 	bl	8002520 <HAL_GetTick>
 80038ba:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038bc:	e008      	b.n	80038d0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038be:	f7fe fe2f 	bl	8002520 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	6a3b      	ldr	r3, [r7, #32]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d901      	bls.n	80038d0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e14c      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d0:	4b29      	ldr	r3, [pc, #164]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 80038d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d0f0      	beq.n	80038be <HAL_RCC_OscConfig+0x1de>
 80038dc:	e015      	b.n	800390a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038de:	4b29      	ldr	r3, [pc, #164]	@ (8003984 <HAL_RCC_OscConfig+0x2a4>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e4:	f7fe fe1c 	bl	8002520 <HAL_GetTick>
 80038e8:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038ec:	f7fe fe18 	bl	8002520 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	6a3b      	ldr	r3, [r7, #32]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e135      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1f0      	bne.n	80038ec <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0304 	and.w	r3, r3, #4
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 8087 	beq.w	8003a26 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003918:	2300      	movs	r3, #0
 800391a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800391e:	4b16      	ldr	r3, [pc, #88]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d110      	bne.n	800394c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
 800392e:	4b12      	ldr	r3, [pc, #72]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	4a11      	ldr	r2, [pc, #68]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 8003934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003938:	6413      	str	r3, [r2, #64]	@ 0x40
 800393a:	4b0f      	ldr	r3, [pc, #60]	@ (8003978 <HAL_RCC_OscConfig+0x298>)
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003946:	2301      	movs	r3, #1
 8003948:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800394c:	4b0e      	ldr	r3, [pc, #56]	@ (8003988 <HAL_RCC_OscConfig+0x2a8>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a0d      	ldr	r2, [pc, #52]	@ (8003988 <HAL_RCC_OscConfig+0x2a8>)
 8003952:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003956:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003958:	4b0b      	ldr	r3, [pc, #44]	@ (8003988 <HAL_RCC_OscConfig+0x2a8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003960:	2b00      	cmp	r3, #0
 8003962:	d122      	bne.n	80039aa <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003964:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <HAL_RCC_OscConfig+0x2a8>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a07      	ldr	r2, [pc, #28]	@ (8003988 <HAL_RCC_OscConfig+0x2a8>)
 800396a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800396e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003970:	f7fe fdd6 	bl	8002520 <HAL_GetTick>
 8003974:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003976:	e012      	b.n	800399e <HAL_RCC_OscConfig+0x2be>
 8003978:	40023800 	.word	0x40023800
 800397c:	40023802 	.word	0x40023802
 8003980:	42470000 	.word	0x42470000
 8003984:	42470e80 	.word	0x42470e80
 8003988:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800398c:	f7fe fdc8 	bl	8002520 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	6a3b      	ldr	r3, [r7, #32]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e0e5      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800399e:	4b75      	ldr	r3, [pc, #468]	@ (8003b74 <HAL_RCC_OscConfig+0x494>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	4b72      	ldr	r3, [pc, #456]	@ (8003b78 <HAL_RCC_OscConfig+0x498>)
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d015      	beq.n	80039e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039bc:	f7fe fdb0 	bl	8002520 <HAL_GetTick>
 80039c0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c2:	e00a      	b.n	80039da <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039c4:	f7fe fdac 	bl	8002520 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e0c7      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039da:	4b68      	ldr	r3, [pc, #416]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 80039dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d0ee      	beq.n	80039c4 <HAL_RCC_OscConfig+0x2e4>
 80039e6:	e014      	b.n	8003a12 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e8:	f7fe fd9a 	bl	8002520 <HAL_GetTick>
 80039ec:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039ee:	e00a      	b.n	8003a06 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039f0:	f7fe fd96 	bl	8002520 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	6a3b      	ldr	r3, [r7, #32]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e0b1      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a06:	4b5d      	ldr	r3, [pc, #372]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1ee      	bne.n	80039f0 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d105      	bne.n	8003a26 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a1a:	4b58      	ldr	r3, [pc, #352]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1e:	4a57      	ldr	r2, [pc, #348]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003a20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a24:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 809c 	beq.w	8003b68 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a30:	4b52      	ldr	r3, [pc, #328]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f003 030c 	and.w	r3, r3, #12
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d061      	beq.n	8003b00 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d146      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a44:	4b4e      	ldr	r3, [pc, #312]	@ (8003b80 <HAL_RCC_OscConfig+0x4a0>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4a:	f7fe fd69 	bl	8002520 <HAL_GetTick>
 8003a4e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a52:	f7fe fd65 	bl	8002520 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b64      	cmp	r3, #100	@ 0x64
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e082      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a64:	4b45      	ldr	r3, [pc, #276]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1f0      	bne.n	8003a52 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a70:	4b42      	ldr	r3, [pc, #264]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	4b43      	ldr	r3, [pc, #268]	@ (8003b84 <HAL_RCC_OscConfig+0x4a4>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	69d1      	ldr	r1, [r2, #28]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6a12      	ldr	r2, [r2, #32]
 8003a80:	4311      	orrs	r1, r2
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a86:	0192      	lsls	r2, r2, #6
 8003a88:	4311      	orrs	r1, r2
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003a8e:	0612      	lsls	r2, r2, #24
 8003a90:	4311      	orrs	r1, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003a96:	0852      	lsrs	r2, r2, #1
 8003a98:	3a01      	subs	r2, #1
 8003a9a:	0412      	lsls	r2, r2, #16
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	4937      	ldr	r1, [pc, #220]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003aa4:	4b36      	ldr	r3, [pc, #216]	@ (8003b80 <HAL_RCC_OscConfig+0x4a0>)
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aaa:	f7fe fd39 	bl	8002520 <HAL_GetTick>
 8003aae:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ab0:	e008      	b.n	8003ac4 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ab2:	f7fe fd35 	bl	8002520 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b64      	cmp	r3, #100	@ 0x64
 8003abe:	d901      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e052      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0f0      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x3d2>
 8003ad0:	e04a      	b.n	8003b68 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8003b80 <HAL_RCC_OscConfig+0x4a0>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fd22 	bl	8002520 <HAL_GetTick>
 8003adc:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ae0:	f7fe fd1e 	bl	8002520 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	@ 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e03b      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003af2:	4b22      	ldr	r3, [pc, #136]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x400>
 8003afe:	e033      	b.n	8003b68 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d101      	bne.n	8003b0c <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e02e      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8003b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b7c <HAL_RCC_OscConfig+0x49c>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	69db      	ldr	r3, [r3, #28]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d121      	bne.n	8003b64 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d11a      	bne.n	8003b64 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b2e:	69fa      	ldr	r2, [r7, #28]
 8003b30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b34:	4013      	ands	r3, r2
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b3a:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d111      	bne.n	8003b64 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b4a:	085b      	lsrs	r3, r3, #1
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d107      	bne.n	8003b64 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5e:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d001      	beq.n	8003b68 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3728      	adds	r7, #40	@ 0x28
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	40007000 	.word	0x40007000
 8003b78:	40023870 	.word	0x40023870
 8003b7c:	40023800 	.word	0x40023800
 8003b80:	42470060 	.word	0x42470060
 8003b84:	f0bc8000 	.word	0xf0bc8000

08003b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e0d2      	b.n	8003d42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b9c:	4b6b      	ldr	r3, [pc, #428]	@ (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 030f 	and.w	r3, r3, #15
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d90c      	bls.n	8003bc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003baa:	4b68      	ldr	r3, [pc, #416]	@ (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb2:	4b66      	ldr	r3, [pc, #408]	@ (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d001      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e0be      	b.n	8003d42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d020      	beq.n	8003c12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bdc:	4b5c      	ldr	r3, [pc, #368]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4a5b      	ldr	r2, [pc, #364]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003be2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003be6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0308 	and.w	r3, r3, #8
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8003bf4:	4b56      	ldr	r3, [pc, #344]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a55      	ldr	r2, [pc, #340]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003bfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bfe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c00:	4b53      	ldr	r3, [pc, #332]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	4950      	ldr	r1, [pc, #320]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d040      	beq.n	8003ca0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d107      	bne.n	8003c36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c26:	4b4a      	ldr	r3, [pc, #296]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d115      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e085      	b.n	8003d42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d107      	bne.n	8003c4e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c3e:	4b44      	ldr	r3, [pc, #272]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d109      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e079      	b.n	8003d42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c4e:	4b40      	ldr	r3, [pc, #256]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e071      	b.n	8003d42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c5e:	4b3c      	ldr	r3, [pc, #240]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f023 0203 	bic.w	r2, r3, #3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	4939      	ldr	r1, [pc, #228]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c70:	f7fe fc56 	bl	8002520 <HAL_GetTick>
 8003c74:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c76:	e00a      	b.n	8003c8e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c78:	f7fe fc52 	bl	8002520 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e059      	b.n	8003d42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c8e:	4b30      	ldr	r3, [pc, #192]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 020c 	and.w	r2, r3, #12
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d1eb      	bne.n	8003c78 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 030f 	and.w	r3, r3, #15
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d20c      	bcs.n	8003cc8 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cae:	4b27      	ldr	r3, [pc, #156]	@ (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb6:	4b25      	ldr	r3, [pc, #148]	@ (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 030f 	and.w	r3, r3, #15
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d001      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e03c      	b.n	8003d42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d008      	beq.n	8003ce6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	491b      	ldr	r1, [pc, #108]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d009      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cf2:	4b17      	ldr	r3, [pc, #92]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	00db      	lsls	r3, r3, #3
 8003d00:	4913      	ldr	r1, [pc, #76]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8003d06:	f000 f82b 	bl	8003d60 <HAL_RCC_GetSysClockFreq>
 8003d0a:	4601      	mov	r1, r0
 8003d0c:	4b10      	ldr	r3, [pc, #64]	@ (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d14:	22f0      	movs	r2, #240	@ 0xf0
 8003d16:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	fa92 f2a2 	rbit	r2, r2
 8003d1e:	60fa      	str	r2, [r7, #12]
  return result;
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	fab2 f282 	clz	r2, r2
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	40d3      	lsrs	r3, r2
 8003d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d54 <HAL_RCC_ClockConfig+0x1cc>)
 8003d2c:	5cd3      	ldrb	r3, [r2, r3]
 8003d2e:	fa21 f303 	lsr.w	r3, r1, r3
 8003d32:	4a09      	ldr	r2, [pc, #36]	@ (8003d58 <HAL_RCC_ClockConfig+0x1d0>)
 8003d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d36:	4b09      	ldr	r3, [pc, #36]	@ (8003d5c <HAL_RCC_ClockConfig+0x1d4>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fe fbae 	bl	800249c <HAL_InitTick>

  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3718      	adds	r7, #24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	40023c00 	.word	0x40023c00
 8003d50:	40023800 	.word	0x40023800
 8003d54:	08007eb8 	.word	0x08007eb8
 8003d58:	20000000 	.word	0x20000000
 8003d5c:	20000004 	.word	0x20000004

08003d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d64:	b094      	sub	sp, #80	@ 0x50
 8003d66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d70:	2300      	movs	r3, #0
 8003d72:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d78:	4b7c      	ldr	r3, [pc, #496]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 030c 	and.w	r3, r3, #12
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d00d      	beq.n	8003da0 <HAL_RCC_GetSysClockFreq+0x40>
 8003d84:	2b08      	cmp	r3, #8
 8003d86:	f200 80e7 	bhi.w	8003f58 <HAL_RCC_GetSysClockFreq+0x1f8>
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <HAL_RCC_GetSysClockFreq+0x34>
 8003d8e:	2b04      	cmp	r3, #4
 8003d90:	d003      	beq.n	8003d9a <HAL_RCC_GetSysClockFreq+0x3a>
 8003d92:	e0e1      	b.n	8003f58 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d94:	4b76      	ldr	r3, [pc, #472]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x210>)
 8003d96:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003d98:	e0e1      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d9a:	4b75      	ldr	r3, [pc, #468]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x210>)
 8003d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d9e:	e0de      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003da0:	4b72      	ldr	r3, [pc, #456]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003da8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003daa:	4b70      	ldr	r3, [pc, #448]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d065      	beq.n	8003e82 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003db6:	4b6d      	ldr	r3, [pc, #436]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	099b      	lsrs	r3, r3, #6
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003dc0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dca:	2300      	movs	r3, #0
 8003dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003dd2:	4622      	mov	r2, r4
 8003dd4:	462b      	mov	r3, r5
 8003dd6:	f04f 0000 	mov.w	r0, #0
 8003dda:	f04f 0100 	mov.w	r1, #0
 8003dde:	0159      	lsls	r1, r3, #5
 8003de0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003de4:	0150      	lsls	r0, r2, #5
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4621      	mov	r1, r4
 8003dec:	1a51      	subs	r1, r2, r1
 8003dee:	6139      	str	r1, [r7, #16]
 8003df0:	4629      	mov	r1, r5
 8003df2:	eb63 0301 	sbc.w	r3, r3, r1
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e04:	4659      	mov	r1, fp
 8003e06:	018b      	lsls	r3, r1, #6
 8003e08:	4651      	mov	r1, sl
 8003e0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e0e:	4651      	mov	r1, sl
 8003e10:	018a      	lsls	r2, r1, #6
 8003e12:	46d4      	mov	ip, sl
 8003e14:	ebb2 080c 	subs.w	r8, r2, ip
 8003e18:	4659      	mov	r1, fp
 8003e1a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e1e:	f04f 0200 	mov.w	r2, #0
 8003e22:	f04f 0300 	mov.w	r3, #0
 8003e26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e32:	4690      	mov	r8, r2
 8003e34:	4699      	mov	r9, r3
 8003e36:	4623      	mov	r3, r4
 8003e38:	eb18 0303 	adds.w	r3, r8, r3
 8003e3c:	60bb      	str	r3, [r7, #8]
 8003e3e:	462b      	mov	r3, r5
 8003e40:	eb49 0303 	adc.w	r3, r9, r3
 8003e44:	60fb      	str	r3, [r7, #12]
 8003e46:	f04f 0200 	mov.w	r2, #0
 8003e4a:	f04f 0300 	mov.w	r3, #0
 8003e4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e52:	4629      	mov	r1, r5
 8003e54:	028b      	lsls	r3, r1, #10
 8003e56:	4620      	mov	r0, r4
 8003e58:	4629      	mov	r1, r5
 8003e5a:	4604      	mov	r4, r0
 8003e5c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003e60:	4601      	mov	r1, r0
 8003e62:	028a      	lsls	r2, r1, #10
 8003e64:	4610      	mov	r0, r2
 8003e66:	4619      	mov	r1, r3
 8003e68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e74:	f7fc fe44 	bl	8000b00 <__aeabi_uldivmod>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e80:	e05c      	b.n	8003f3c <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e82:	4b3a      	ldr	r3, [pc, #232]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	099b      	lsrs	r3, r3, #6
 8003e88:	2200      	movs	r2, #0
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	4611      	mov	r1, r2
 8003e8e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e92:	623b      	str	r3, [r7, #32]
 8003e94:	2300      	movs	r3, #0
 8003e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e98:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e9c:	4642      	mov	r2, r8
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	f04f 0000 	mov.w	r0, #0
 8003ea4:	f04f 0100 	mov.w	r1, #0
 8003ea8:	0159      	lsls	r1, r3, #5
 8003eaa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003eae:	0150      	lsls	r0, r2, #5
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	46c4      	mov	ip, r8
 8003eb6:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003eba:	4640      	mov	r0, r8
 8003ebc:	4649      	mov	r1, r9
 8003ebe:	468c      	mov	ip, r1
 8003ec0:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003ec4:	f04f 0200 	mov.w	r2, #0
 8003ec8:	f04f 0300 	mov.w	r3, #0
 8003ecc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ed0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ed4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ed8:	ebb2 040a 	subs.w	r4, r2, sl
 8003edc:	eb63 050b 	sbc.w	r5, r3, fp
 8003ee0:	f04f 0200 	mov.w	r2, #0
 8003ee4:	f04f 0300 	mov.w	r3, #0
 8003ee8:	00eb      	lsls	r3, r5, #3
 8003eea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003eee:	00e2      	lsls	r2, r4, #3
 8003ef0:	4614      	mov	r4, r2
 8003ef2:	461d      	mov	r5, r3
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	18e3      	adds	r3, r4, r3
 8003ef8:	603b      	str	r3, [r7, #0]
 8003efa:	460b      	mov	r3, r1
 8003efc:	eb45 0303 	adc.w	r3, r5, r3
 8003f00:	607b      	str	r3, [r7, #4]
 8003f02:	f04f 0200 	mov.w	r2, #0
 8003f06:	f04f 0300 	mov.w	r3, #0
 8003f0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f0e:	4629      	mov	r1, r5
 8003f10:	028b      	lsls	r3, r1, #10
 8003f12:	4620      	mov	r0, r4
 8003f14:	4629      	mov	r1, r5
 8003f16:	4604      	mov	r4, r0
 8003f18:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003f1c:	4601      	mov	r1, r0
 8003f1e:	028a      	lsls	r2, r1, #10
 8003f20:	4610      	mov	r0, r2
 8003f22:	4619      	mov	r1, r3
 8003f24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f26:	2200      	movs	r2, #0
 8003f28:	61bb      	str	r3, [r7, #24]
 8003f2a:	61fa      	str	r2, [r7, #28]
 8003f2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f30:	f7fc fde6 	bl	8000b00 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4613      	mov	r3, r2
 8003f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f6c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	0c1b      	lsrs	r3, r3, #16
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	3301      	adds	r3, #1
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003f4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f56:	e002      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f58:	4b05      	ldr	r3, [pc, #20]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x210>)
 8003f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3750      	adds	r7, #80	@ 0x50
 8003f64:	46bd      	mov	sp, r7
 8003f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	00f42400 	.word	0x00f42400

08003f74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f78:	4b02      	ldr	r3, [pc, #8]	@ (8003f84 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr
 8003f84:	20000000 	.word	0x20000000

08003f88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003f8e:	f7ff fff1 	bl	8003f74 <HAL_RCC_GetHCLKFreq>
 8003f92:	4601      	mov	r1, r0
 8003f94:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003f9c:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8003fa0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	fa92 f2a2 	rbit	r2, r2
 8003fa8:	603a      	str	r2, [r7, #0]
  return result;
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	fab2 f282 	clz	r2, r2
 8003fb0:	b2d2      	uxtb	r2, r2
 8003fb2:	40d3      	lsrs	r3, r2
 8003fb4:	4a04      	ldr	r2, [pc, #16]	@ (8003fc8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003fb6:	5cd3      	ldrb	r3, [r2, r3]
 8003fb8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	40023800 	.word	0x40023800
 8003fc8:	08007ec8 	.word	0x08007ec8

08003fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8003fd2:	f7ff ffcf 	bl	8003f74 <HAL_RCC_GetHCLKFreq>
 8003fd6:	4601      	mov	r1, r0
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004008 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8003fe0:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8003fe4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	fa92 f2a2 	rbit	r2, r2
 8003fec:	603a      	str	r2, [r7, #0]
  return result;
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	fab2 f282 	clz	r2, r2
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	40d3      	lsrs	r3, r2
 8003ff8:	4a04      	ldr	r2, [pc, #16]	@ (800400c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003ffa:	5cd3      	ldrb	r3, [r2, r3]
 8003ffc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40023800 	.word	0x40023800
 800400c:	08007ec8 	.word	0x08007ec8

08004010 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e07b      	b.n	800411a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	2b00      	cmp	r3, #0
 8004028:	d108      	bne.n	800403c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004032:	d009      	beq.n	8004048 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	61da      	str	r2, [r3, #28]
 800403a:	e005      	b.n	8004048 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d106      	bne.n	8004068 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7fd fffe 	bl	8002064 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800407e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004090:	431a      	orrs	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040cc:	ea42 0103 	orr.w	r1, r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	699b      	ldr	r3, [r3, #24]
 80040e4:	0c1b      	lsrs	r3, r3, #16
 80040e6:	f003 0104 	and.w	r1, r3, #4
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ee:	f003 0210 	and.w	r2, r3, #16
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	69da      	ldr	r2, [r3, #28]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004108:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3708      	adds	r7, #8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b088      	sub	sp, #32
 8004126:	af00      	add	r7, sp, #0
 8004128:	60f8      	str	r0, [r7, #12]
 800412a:	60b9      	str	r1, [r7, #8]
 800412c:	603b      	str	r3, [r7, #0]
 800412e:	4613      	mov	r3, r2
 8004130:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004132:	f7fe f9f5 	bl	8002520 <HAL_GetTick>
 8004136:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004138:	88fb      	ldrh	r3, [r7, #6]
 800413a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b01      	cmp	r3, #1
 8004146:	d001      	beq.n	800414c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004148:	2302      	movs	r3, #2
 800414a:	e12a      	b.n	80043a2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d002      	beq.n	8004158 <HAL_SPI_Transmit+0x36>
 8004152:	88fb      	ldrh	r3, [r7, #6]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e122      	b.n	80043a2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004162:	2b01      	cmp	r3, #1
 8004164:	d101      	bne.n	800416a <HAL_SPI_Transmit+0x48>
 8004166:	2302      	movs	r3, #2
 8004168:	e11b      	b.n	80043a2 <HAL_SPI_Transmit+0x280>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2203      	movs	r2, #3
 8004176:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	68ba      	ldr	r2, [r7, #8]
 8004184:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	88fa      	ldrh	r2, [r7, #6]
 800418a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	88fa      	ldrh	r2, [r7, #6]
 8004190:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041b8:	d10f      	bne.n	80041da <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e4:	2b40      	cmp	r3, #64	@ 0x40
 80041e6:	d007      	beq.n	80041f8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004200:	d152      	bne.n	80042a8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d002      	beq.n	8004210 <HAL_SPI_Transmit+0xee>
 800420a:	8b7b      	ldrh	r3, [r7, #26]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d145      	bne.n	800429c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004214:	881a      	ldrh	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004220:	1c9a      	adds	r2, r3, #2
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800422a:	b29b      	uxth	r3, r3
 800422c:	3b01      	subs	r3, #1
 800422e:	b29a      	uxth	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004234:	e032      	b.n	800429c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b02      	cmp	r3, #2
 8004242:	d112      	bne.n	800426a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004248:	881a      	ldrh	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004254:	1c9a      	adds	r2, r3, #2
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800425e:	b29b      	uxth	r3, r3
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004268:	e018      	b.n	800429c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800426a:	f7fe f959 	bl	8002520 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	429a      	cmp	r2, r3
 8004278:	d803      	bhi.n	8004282 <HAL_SPI_Transmit+0x160>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004280:	d102      	bne.n	8004288 <HAL_SPI_Transmit+0x166>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d109      	bne.n	800429c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e082      	b.n	80043a2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1c7      	bne.n	8004236 <HAL_SPI_Transmit+0x114>
 80042a6:	e053      	b.n	8004350 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d002      	beq.n	80042b6 <HAL_SPI_Transmit+0x194>
 80042b0:	8b7b      	ldrh	r3, [r7, #26]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d147      	bne.n	8004346 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	330c      	adds	r3, #12
 80042c0:	7812      	ldrb	r2, [r2, #0]
 80042c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c8:	1c5a      	adds	r2, r3, #1
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042dc:	e033      	b.n	8004346 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d113      	bne.n	8004314 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	330c      	adds	r3, #12
 80042f6:	7812      	ldrb	r2, [r2, #0]
 80042f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004308:	b29b      	uxth	r3, r3
 800430a:	3b01      	subs	r3, #1
 800430c:	b29a      	uxth	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004312:	e018      	b.n	8004346 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004314:	f7fe f904 	bl	8002520 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	429a      	cmp	r2, r3
 8004322:	d803      	bhi.n	800432c <HAL_SPI_Transmit+0x20a>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432a:	d102      	bne.n	8004332 <HAL_SPI_Transmit+0x210>
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d109      	bne.n	8004346 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e02d      	b.n	80043a2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800434a:	b29b      	uxth	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1c6      	bne.n	80042de <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004350:	69fa      	ldr	r2, [r7, #28]
 8004352:	6839      	ldr	r1, [r7, #0]
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 fa59 	bl	800480c <SPI_EndRxTxTransaction>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d002      	beq.n	8004366 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2220      	movs	r2, #32
 8004364:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10a      	bne.n	8004384 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	617b      	str	r3, [r7, #20]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	617b      	str	r3, [r7, #20]
 8004382:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004398:	2b00      	cmp	r3, #0
 800439a:	d001      	beq.n	80043a0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80043a0:	2300      	movs	r3, #0
  }
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3720      	adds	r7, #32
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b08a      	sub	sp, #40	@ 0x28
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	60f8      	str	r0, [r7, #12]
 80043b2:	60b9      	str	r1, [r7, #8]
 80043b4:	607a      	str	r2, [r7, #4]
 80043b6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043b8:	2301      	movs	r3, #1
 80043ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043bc:	f7fe f8b0 	bl	8002520 <HAL_GetTick>
 80043c0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043c8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80043d0:	887b      	ldrh	r3, [r7, #2]
 80043d2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043d4:	7ffb      	ldrb	r3, [r7, #31]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d00c      	beq.n	80043f4 <HAL_SPI_TransmitReceive+0x4a>
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043e0:	d106      	bne.n	80043f0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d102      	bne.n	80043f0 <HAL_SPI_TransmitReceive+0x46>
 80043ea:	7ffb      	ldrb	r3, [r7, #31]
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d001      	beq.n	80043f4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80043f0:	2302      	movs	r3, #2
 80043f2:	e17f      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_SPI_TransmitReceive+0x5c>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <HAL_SPI_TransmitReceive+0x5c>
 8004400:	887b      	ldrh	r3, [r7, #2]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e174      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_SPI_TransmitReceive+0x6e>
 8004414:	2302      	movs	r3, #2
 8004416:	e16d      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x34a>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b04      	cmp	r3, #4
 800442a:	d003      	beq.n	8004434 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2205      	movs	r2, #5
 8004430:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	887a      	ldrh	r2, [r7, #2]
 8004444:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	887a      	ldrh	r2, [r7, #2]
 800444a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	887a      	ldrh	r2, [r7, #2]
 8004456:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	887a      	ldrh	r2, [r7, #2]
 800445c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004474:	2b40      	cmp	r3, #64	@ 0x40
 8004476:	d007      	beq.n	8004488 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004486:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004490:	d17e      	bne.n	8004590 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d002      	beq.n	80044a0 <HAL_SPI_TransmitReceive+0xf6>
 800449a:	8afb      	ldrh	r3, [r7, #22]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d16c      	bne.n	800457a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a4:	881a      	ldrh	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b0:	1c9a      	adds	r2, r3, #2
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044c4:	e059      	b.n	800457a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d11b      	bne.n	800450c <HAL_SPI_TransmitReceive+0x162>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044d8:	b29b      	uxth	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d016      	beq.n	800450c <HAL_SPI_TransmitReceive+0x162>
 80044de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d113      	bne.n	800450c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e8:	881a      	ldrh	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f4:	1c9a      	adds	r2, r3, #2
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044fe:	b29b      	uxth	r3, r3
 8004500:	3b01      	subs	r3, #1
 8004502:	b29a      	uxth	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b01      	cmp	r3, #1
 8004518:	d119      	bne.n	800454e <HAL_SPI_TransmitReceive+0x1a4>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800451e:	b29b      	uxth	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d014      	beq.n	800454e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68da      	ldr	r2, [r3, #12]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452e:	b292      	uxth	r2, r2
 8004530:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004536:	1c9a      	adds	r2, r3, #2
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800454a:	2301      	movs	r3, #1
 800454c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800454e:	f7fd ffe7 	bl	8002520 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	6a3b      	ldr	r3, [r7, #32]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800455a:	429a      	cmp	r2, r3
 800455c:	d80d      	bhi.n	800457a <HAL_SPI_TransmitReceive+0x1d0>
 800455e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004564:	d009      	beq.n	800457a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e0bc      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800457e:	b29b      	uxth	r3, r3
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1a0      	bne.n	80044c6 <HAL_SPI_TransmitReceive+0x11c>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d19b      	bne.n	80044c6 <HAL_SPI_TransmitReceive+0x11c>
 800458e:	e082      	b.n	8004696 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d002      	beq.n	800459e <HAL_SPI_TransmitReceive+0x1f4>
 8004598:	8afb      	ldrh	r3, [r7, #22]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d171      	bne.n	8004682 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	330c      	adds	r3, #12
 80045a8:	7812      	ldrb	r2, [r2, #0]
 80045aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b0:	1c5a      	adds	r2, r3, #1
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045c4:	e05d      	b.n	8004682 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d11c      	bne.n	800460e <HAL_SPI_TransmitReceive+0x264>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d017      	beq.n	800460e <HAL_SPI_TransmitReceive+0x264>
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d114      	bne.n	800460e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	330c      	adds	r3, #12
 80045ee:	7812      	ldrb	r2, [r2, #0]
 80045f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004600:	b29b      	uxth	r3, r3
 8004602:	3b01      	subs	r3, #1
 8004604:	b29a      	uxth	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800460a:	2300      	movs	r3, #0
 800460c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f003 0301 	and.w	r3, r3, #1
 8004618:	2b01      	cmp	r3, #1
 800461a:	d119      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x2a6>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d014      	beq.n	8004650 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68da      	ldr	r2, [r3, #12]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004642:	b29b      	uxth	r3, r3
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800464c:	2301      	movs	r3, #1
 800464e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004650:	f7fd ff66 	bl	8002520 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800465c:	429a      	cmp	r2, r3
 800465e:	d803      	bhi.n	8004668 <HAL_SPI_TransmitReceive+0x2be>
 8004660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d102      	bne.n	800466e <HAL_SPI_TransmitReceive+0x2c4>
 8004668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466a:	2b00      	cmp	r3, #0
 800466c:	d109      	bne.n	8004682 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e038      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d19c      	bne.n	80045c6 <HAL_SPI_TransmitReceive+0x21c>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004690:	b29b      	uxth	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d197      	bne.n	80045c6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004696:	6a3a      	ldr	r2, [r7, #32]
 8004698:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f000 f8b6 	bl	800480c <SPI_EndRxTxTransaction>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d008      	beq.n	80046b8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2220      	movs	r2, #32
 80046aa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e01d      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d10a      	bne.n	80046d6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046c0:	2300      	movs	r3, #0
 80046c2:	613b      	str	r3, [r7, #16]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	613b      	str	r3, [r7, #16]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	613b      	str	r3, [r7, #16]
 80046d4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e000      	b.n	80046f4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80046f2:	2300      	movs	r3, #0
  }
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3728      	adds	r7, #40	@ 0x28
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	603b      	str	r3, [r7, #0]
 8004708:	4613      	mov	r3, r2
 800470a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800470c:	f7fd ff08 	bl	8002520 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004714:	1a9b      	subs	r3, r3, r2
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	4413      	add	r3, r2
 800471a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800471c:	f7fd ff00 	bl	8002520 <HAL_GetTick>
 8004720:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004722:	4b39      	ldr	r3, [pc, #228]	@ (8004808 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	015b      	lsls	r3, r3, #5
 8004728:	0d1b      	lsrs	r3, r3, #20
 800472a:	69fa      	ldr	r2, [r7, #28]
 800472c:	fb02 f303 	mul.w	r3, r2, r3
 8004730:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004732:	e054      	b.n	80047de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473a:	d050      	beq.n	80047de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800473c:	f7fd fef0 	bl	8002520 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	69fa      	ldr	r2, [r7, #28]
 8004748:	429a      	cmp	r2, r3
 800474a:	d902      	bls.n	8004752 <SPI_WaitFlagStateUntilTimeout+0x56>
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d13d      	bne.n	80047ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004760:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800476a:	d111      	bne.n	8004790 <SPI_WaitFlagStateUntilTimeout+0x94>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004774:	d004      	beq.n	8004780 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800477e:	d107      	bne.n	8004790 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800478e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004794:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004798:	d10f      	bne.n	80047ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047a8:	601a      	str	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e017      	b.n	80047fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d101      	bne.n	80047d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	3b01      	subs	r3, #1
 80047dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689a      	ldr	r2, [r3, #8]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4013      	ands	r3, r2
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	bf0c      	ite	eq
 80047ee:	2301      	moveq	r3, #1
 80047f0:	2300      	movne	r3, #0
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	461a      	mov	r2, r3
 80047f6:	79fb      	ldrb	r3, [r7, #7]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d19b      	bne.n	8004734 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3720      	adds	r7, #32
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	20000000 	.word	0x20000000

0800480c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af02      	add	r7, sp, #8
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2201      	movs	r2, #1
 8004820:	2102      	movs	r1, #2
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f7ff ff6a 	bl	80046fc <SPI_WaitFlagStateUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004832:	f043 0220 	orr.w	r2, r3, #32
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e013      	b.n	8004866 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	9300      	str	r3, [sp, #0]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	2200      	movs	r2, #0
 8004846:	2180      	movs	r1, #128	@ 0x80
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f7ff ff57 	bl	80046fc <SPI_WaitFlagStateUntilTimeout>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d007      	beq.n	8004864 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004858:	f043 0220 	orr.w	r2, r3, #32
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e000      	b.n	8004866 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}

0800486e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800486e:	b580      	push	{r7, lr}
 8004870:	b082      	sub	sp, #8
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d101      	bne.n	8004880 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e041      	b.n	8004904 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	d106      	bne.n	800489a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f7fd fc2d 	bl	80020f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	3304      	adds	r3, #4
 80048aa:	4619      	mov	r1, r3
 80048ac:	4610      	mov	r0, r2
 80048ae:	f000 f95b 	bl	8004b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3708      	adds	r7, #8
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b01      	cmp	r3, #1
 800491e:	d001      	beq.n	8004924 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e046      	b.n	80049b2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a22      	ldr	r2, [pc, #136]	@ (80049bc <HAL_TIM_Base_Start+0xb0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d022      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800493e:	d01d      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a1e      	ldr	r2, [pc, #120]	@ (80049c0 <HAL_TIM_Base_Start+0xb4>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d018      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a1d      	ldr	r2, [pc, #116]	@ (80049c4 <HAL_TIM_Base_Start+0xb8>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d013      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a1b      	ldr	r2, [pc, #108]	@ (80049c8 <HAL_TIM_Base_Start+0xbc>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00e      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a1a      	ldr	r2, [pc, #104]	@ (80049cc <HAL_TIM_Base_Start+0xc0>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d009      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a18      	ldr	r2, [pc, #96]	@ (80049d0 <HAL_TIM_Base_Start+0xc4>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d004      	beq.n	800497c <HAL_TIM_Base_Start+0x70>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a17      	ldr	r2, [pc, #92]	@ (80049d4 <HAL_TIM_Base_Start+0xc8>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d111      	bne.n	80049a0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2b06      	cmp	r3, #6
 800498c:	d010      	beq.n	80049b0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f042 0201 	orr.w	r2, r2, #1
 800499c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800499e:	e007      	b.n	80049b0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f042 0201 	orr.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr
 80049bc:	40010000 	.word	0x40010000
 80049c0:	40000400 	.word	0x40000400
 80049c4:	40000800 	.word	0x40000800
 80049c8:	40000c00 	.word	0x40000c00
 80049cc:	40010400 	.word	0x40010400
 80049d0:	40014000 	.word	0x40014000
 80049d4:	40001800 	.word	0x40001800

080049d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049e2:	2300      	movs	r3, #0
 80049e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d101      	bne.n	80049f4 <HAL_TIM_ConfigClockSource+0x1c>
 80049f0:	2302      	movs	r3, #2
 80049f2:	e0b4      	b.n	8004b5e <HAL_TIM_ConfigClockSource+0x186>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a2c:	d03e      	beq.n	8004aac <HAL_TIM_ConfigClockSource+0xd4>
 8004a2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a32:	f200 8087 	bhi.w	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3a:	f000 8086 	beq.w	8004b4a <HAL_TIM_ConfigClockSource+0x172>
 8004a3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a42:	d87f      	bhi.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a44:	2b70      	cmp	r3, #112	@ 0x70
 8004a46:	d01a      	beq.n	8004a7e <HAL_TIM_ConfigClockSource+0xa6>
 8004a48:	2b70      	cmp	r3, #112	@ 0x70
 8004a4a:	d87b      	bhi.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a4c:	2b60      	cmp	r3, #96	@ 0x60
 8004a4e:	d050      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0x11a>
 8004a50:	2b60      	cmp	r3, #96	@ 0x60
 8004a52:	d877      	bhi.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a54:	2b50      	cmp	r3, #80	@ 0x50
 8004a56:	d03c      	beq.n	8004ad2 <HAL_TIM_ConfigClockSource+0xfa>
 8004a58:	2b50      	cmp	r3, #80	@ 0x50
 8004a5a:	d873      	bhi.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a5c:	2b40      	cmp	r3, #64	@ 0x40
 8004a5e:	d058      	beq.n	8004b12 <HAL_TIM_ConfigClockSource+0x13a>
 8004a60:	2b40      	cmp	r3, #64	@ 0x40
 8004a62:	d86f      	bhi.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a64:	2b30      	cmp	r3, #48	@ 0x30
 8004a66:	d064      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0x15a>
 8004a68:	2b30      	cmp	r3, #48	@ 0x30
 8004a6a:	d86b      	bhi.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a6c:	2b20      	cmp	r3, #32
 8004a6e:	d060      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0x15a>
 8004a70:	2b20      	cmp	r3, #32
 8004a72:	d867      	bhi.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d05c      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0x15a>
 8004a78:	2b10      	cmp	r3, #16
 8004a7a:	d05a      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0x15a>
 8004a7c:	e062      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a8e:	f000 f98c 	bl	8004daa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004aa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	609a      	str	r2, [r3, #8]
      break;
 8004aaa:	e04f      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004abc:	f000 f975 	bl	8004daa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ace:	609a      	str	r2, [r3, #8]
      break;
 8004ad0:	e03c      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ade:	461a      	mov	r2, r3
 8004ae0:	f000 f8ec 	bl	8004cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2150      	movs	r1, #80	@ 0x50
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 f943 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004af0:	e02c      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004afe:	461a      	mov	r2, r3
 8004b00:	f000 f90a 	bl	8004d18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2160      	movs	r1, #96	@ 0x60
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 f933 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004b10:	e01c      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b1e:	461a      	mov	r2, r3
 8004b20:	f000 f8cc 	bl	8004cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2140      	movs	r1, #64	@ 0x40
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 f923 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004b30:	e00c      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	4610      	mov	r0, r2
 8004b3e:	f000 f91a 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004b42:	e003      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	73fb      	strb	r3, [r7, #15]
      break;
 8004b48:	e000      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
	...

08004b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a45      	ldr	r2, [pc, #276]	@ (8004c90 <TIM_Base_SetConfig+0x128>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d013      	beq.n	8004ba8 <TIM_Base_SetConfig+0x40>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b86:	d00f      	beq.n	8004ba8 <TIM_Base_SetConfig+0x40>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a42      	ldr	r2, [pc, #264]	@ (8004c94 <TIM_Base_SetConfig+0x12c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d00b      	beq.n	8004ba8 <TIM_Base_SetConfig+0x40>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4a41      	ldr	r2, [pc, #260]	@ (8004c98 <TIM_Base_SetConfig+0x130>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d007      	beq.n	8004ba8 <TIM_Base_SetConfig+0x40>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a40      	ldr	r2, [pc, #256]	@ (8004c9c <TIM_Base_SetConfig+0x134>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d003      	beq.n	8004ba8 <TIM_Base_SetConfig+0x40>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a3f      	ldr	r2, [pc, #252]	@ (8004ca0 <TIM_Base_SetConfig+0x138>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d108      	bne.n	8004bba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a34      	ldr	r2, [pc, #208]	@ (8004c90 <TIM_Base_SetConfig+0x128>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d02b      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bc8:	d027      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a31      	ldr	r2, [pc, #196]	@ (8004c94 <TIM_Base_SetConfig+0x12c>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d023      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a30      	ldr	r2, [pc, #192]	@ (8004c98 <TIM_Base_SetConfig+0x130>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d01f      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a2f      	ldr	r2, [pc, #188]	@ (8004c9c <TIM_Base_SetConfig+0x134>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d01b      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a2e      	ldr	r2, [pc, #184]	@ (8004ca0 <TIM_Base_SetConfig+0x138>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d017      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a2d      	ldr	r2, [pc, #180]	@ (8004ca4 <TIM_Base_SetConfig+0x13c>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d013      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a2c      	ldr	r2, [pc, #176]	@ (8004ca8 <TIM_Base_SetConfig+0x140>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d00f      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a2b      	ldr	r2, [pc, #172]	@ (8004cac <TIM_Base_SetConfig+0x144>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d00b      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a2a      	ldr	r2, [pc, #168]	@ (8004cb0 <TIM_Base_SetConfig+0x148>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d007      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a29      	ldr	r2, [pc, #164]	@ (8004cb4 <TIM_Base_SetConfig+0x14c>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d003      	beq.n	8004c1a <TIM_Base_SetConfig+0xb2>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a28      	ldr	r2, [pc, #160]	@ (8004cb8 <TIM_Base_SetConfig+0x150>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d108      	bne.n	8004c2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a0f      	ldr	r2, [pc, #60]	@ (8004c90 <TIM_Base_SetConfig+0x128>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d003      	beq.n	8004c60 <TIM_Base_SetConfig+0xf8>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a11      	ldr	r2, [pc, #68]	@ (8004ca0 <TIM_Base_SetConfig+0x138>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d103      	bne.n	8004c68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	691a      	ldr	r2, [r3, #16]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d105      	bne.n	8004c86 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	f023 0201 	bic.w	r2, r3, #1
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	611a      	str	r2, [r3, #16]
  }
}
 8004c86:	bf00      	nop
 8004c88:	3714      	adds	r7, #20
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bc80      	pop	{r7}
 8004c8e:	4770      	bx	lr
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40000400 	.word	0x40000400
 8004c98:	40000800 	.word	0x40000800
 8004c9c:	40000c00 	.word	0x40000c00
 8004ca0:	40010400 	.word	0x40010400
 8004ca4:	40014000 	.word	0x40014000
 8004ca8:	40014400 	.word	0x40014400
 8004cac:	40014800 	.word	0x40014800
 8004cb0:	40001800 	.word	0x40001800
 8004cb4:	40001c00 	.word	0x40001c00
 8004cb8:	40002000 	.word	0x40002000

08004cbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	f023 0201 	bic.w	r2, r3, #1
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	011b      	lsls	r3, r3, #4
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f023 030a 	bic.w	r3, r3, #10
 8004cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	621a      	str	r2, [r3, #32]
}
 8004d0e:	bf00      	nop
 8004d10:	371c      	adds	r7, #28
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bc80      	pop	{r7}
 8004d16:	4770      	bx	lr

08004d18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	f023 0210 	bic.w	r2, r3, #16
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	031b      	lsls	r3, r3, #12
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d54:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	621a      	str	r2, [r3, #32]
}
 8004d6c:	bf00      	nop
 8004d6e:	371c      	adds	r7, #28
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bc80      	pop	{r7}
 8004d74:	4770      	bx	lr

08004d76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b085      	sub	sp, #20
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
 8004d7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d8e:	683a      	ldr	r2, [r7, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f043 0307 	orr.w	r3, r3, #7
 8004d98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	609a      	str	r2, [r3, #8]
}
 8004da0:	bf00      	nop
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr

08004daa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b087      	sub	sp, #28
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	60f8      	str	r0, [r7, #12]
 8004db2:	60b9      	str	r1, [r7, #8]
 8004db4:	607a      	str	r2, [r7, #4]
 8004db6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	021a      	lsls	r2, r3, #8
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	609a      	str	r2, [r3, #8]
}
 8004dde:	bf00      	nop
 8004de0:	371c      	adds	r7, #28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr

08004de8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e05a      	b.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a20      	ldr	r2, [pc, #128]	@ (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d022      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e4c:	d01d      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1c      	ldr	r2, [pc, #112]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d018      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d013      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a19      	ldr	r2, [pc, #100]	@ (8004ecc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d00e      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a17      	ldr	r2, [pc, #92]	@ (8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d009      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a16      	ldr	r2, [pc, #88]	@ (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d004      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a14      	ldr	r2, [pc, #80]	@ (8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d10c      	bne.n	8004ea4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bc80      	pop	{r7}
 8004ebe:	4770      	bx	lr
 8004ec0:	40010000 	.word	0x40010000
 8004ec4:	40000400 	.word	0x40000400
 8004ec8:	40000800 	.word	0x40000800
 8004ecc:	40000c00 	.word	0x40000c00
 8004ed0:	40010400 	.word	0x40010400
 8004ed4:	40014000 	.word	0x40014000
 8004ed8:	40001800 	.word	0x40001800

08004edc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d101      	bne.n	8004eee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e042      	b.n	8004f74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d106      	bne.n	8004f08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7fd f916 	bl	8002134 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2224      	movs	r2, #36	@ 0x24
 8004f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68da      	ldr	r2, [r3, #12]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 f82b 	bl	8004f7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	691a      	ldr	r2, [r3, #16]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695a      	ldr	r2, [r3, #20]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68da      	ldr	r2, [r3, #12]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2220      	movs	r2, #32
 8004f68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004fbc:	f023 030c 	bic.w	r3, r3, #12
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	6812      	ldr	r2, [r2, #0]
 8004fc4:	68b9      	ldr	r1, [r7, #8]
 8004fc6:	430b      	orrs	r3, r1
 8004fc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	699a      	ldr	r2, [r3, #24]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a57      	ldr	r2, [pc, #348]	@ (8005144 <UART_SetConfig+0x1c8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d004      	beq.n	8004ff4 <UART_SetConfig+0x78>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a56      	ldr	r2, [pc, #344]	@ (8005148 <UART_SetConfig+0x1cc>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d103      	bne.n	8004ffc <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ff4:	f7fe ffea 	bl	8003fcc <HAL_RCC_GetPCLK2Freq>
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	e002      	b.n	8005002 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ffc:	f7fe ffc4 	bl	8003f88 <HAL_RCC_GetPCLK1Freq>
 8005000:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800500a:	d14c      	bne.n	80050a6 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	4613      	mov	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	009a      	lsls	r2, r3, #2
 8005016:	441a      	add	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005022:	4a4a      	ldr	r2, [pc, #296]	@ (800514c <UART_SetConfig+0x1d0>)
 8005024:	fba2 2303 	umull	r2, r3, r2, r3
 8005028:	095b      	lsrs	r3, r3, #5
 800502a:	0119      	lsls	r1, r3, #4
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	4613      	mov	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	009a      	lsls	r2, r3, #2
 8005036:	441a      	add	r2, r3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	005b      	lsls	r3, r3, #1
 800503e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005042:	4b42      	ldr	r3, [pc, #264]	@ (800514c <UART_SetConfig+0x1d0>)
 8005044:	fba3 0302 	umull	r0, r3, r3, r2
 8005048:	095b      	lsrs	r3, r3, #5
 800504a:	2064      	movs	r0, #100	@ 0x64
 800504c:	fb00 f303 	mul.w	r3, r0, r3
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	00db      	lsls	r3, r3, #3
 8005054:	3332      	adds	r3, #50	@ 0x32
 8005056:	4a3d      	ldr	r2, [pc, #244]	@ (800514c <UART_SetConfig+0x1d0>)
 8005058:	fba2 2303 	umull	r2, r3, r2, r3
 800505c:	095b      	lsrs	r3, r3, #5
 800505e:	005b      	lsls	r3, r3, #1
 8005060:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005064:	4419      	add	r1, r3
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4613      	mov	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	009a      	lsls	r2, r3, #2
 8005070:	441a      	add	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	fbb2 f2f3 	udiv	r2, r2, r3
 800507c:	4b33      	ldr	r3, [pc, #204]	@ (800514c <UART_SetConfig+0x1d0>)
 800507e:	fba3 0302 	umull	r0, r3, r3, r2
 8005082:	095b      	lsrs	r3, r3, #5
 8005084:	2064      	movs	r0, #100	@ 0x64
 8005086:	fb00 f303 	mul.w	r3, r0, r3
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	00db      	lsls	r3, r3, #3
 800508e:	3332      	adds	r3, #50	@ 0x32
 8005090:	4a2e      	ldr	r2, [pc, #184]	@ (800514c <UART_SetConfig+0x1d0>)
 8005092:	fba2 2303 	umull	r2, r3, r2, r3
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	f003 0207 	and.w	r2, r3, #7
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	440a      	add	r2, r1
 80050a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050a4:	e04a      	b.n	800513c <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	4613      	mov	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	4413      	add	r3, r2
 80050ae:	009a      	lsls	r2, r3, #2
 80050b0:	441a      	add	r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050bc:	4a23      	ldr	r2, [pc, #140]	@ (800514c <UART_SetConfig+0x1d0>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	0119      	lsls	r1, r3, #4
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4613      	mov	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	4413      	add	r3, r2
 80050ce:	009a      	lsls	r2, r3, #2
 80050d0:	441a      	add	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80050dc:	4b1b      	ldr	r3, [pc, #108]	@ (800514c <UART_SetConfig+0x1d0>)
 80050de:	fba3 0302 	umull	r0, r3, r3, r2
 80050e2:	095b      	lsrs	r3, r3, #5
 80050e4:	2064      	movs	r0, #100	@ 0x64
 80050e6:	fb00 f303 	mul.w	r3, r0, r3
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	011b      	lsls	r3, r3, #4
 80050ee:	3332      	adds	r3, #50	@ 0x32
 80050f0:	4a16      	ldr	r2, [pc, #88]	@ (800514c <UART_SetConfig+0x1d0>)
 80050f2:	fba2 2303 	umull	r2, r3, r2, r3
 80050f6:	095b      	lsrs	r3, r3, #5
 80050f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050fc:	4419      	add	r1, r3
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	009a      	lsls	r2, r3, #2
 8005108:	441a      	add	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	fbb2 f2f3 	udiv	r2, r2, r3
 8005114:	4b0d      	ldr	r3, [pc, #52]	@ (800514c <UART_SetConfig+0x1d0>)
 8005116:	fba3 0302 	umull	r0, r3, r3, r2
 800511a:	095b      	lsrs	r3, r3, #5
 800511c:	2064      	movs	r0, #100	@ 0x64
 800511e:	fb00 f303 	mul.w	r3, r0, r3
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	3332      	adds	r3, #50	@ 0x32
 8005128:	4a08      	ldr	r2, [pc, #32]	@ (800514c <UART_SetConfig+0x1d0>)
 800512a:	fba2 2303 	umull	r2, r3, r2, r3
 800512e:	095b      	lsrs	r3, r3, #5
 8005130:	f003 020f 	and.w	r2, r3, #15
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	440a      	add	r2, r1
 800513a:	609a      	str	r2, [r3, #8]
}
 800513c:	bf00      	nop
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}
 8005144:	40011000 	.word	0x40011000
 8005148:	40011400 	.word	0x40011400
 800514c:	51eb851f 	.word	0x51eb851f

08005150 <__cvt>:
 8005150:	2b00      	cmp	r3, #0
 8005152:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005156:	461d      	mov	r5, r3
 8005158:	bfbb      	ittet	lt
 800515a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800515e:	461d      	movlt	r5, r3
 8005160:	2300      	movge	r3, #0
 8005162:	232d      	movlt	r3, #45	@ 0x2d
 8005164:	b088      	sub	sp, #32
 8005166:	4614      	mov	r4, r2
 8005168:	bfb8      	it	lt
 800516a:	4614      	movlt	r4, r2
 800516c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800516e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005170:	7013      	strb	r3, [r2, #0]
 8005172:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005174:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005178:	f023 0820 	bic.w	r8, r3, #32
 800517c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005180:	d005      	beq.n	800518e <__cvt+0x3e>
 8005182:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005186:	d100      	bne.n	800518a <__cvt+0x3a>
 8005188:	3601      	adds	r6, #1
 800518a:	2302      	movs	r3, #2
 800518c:	e000      	b.n	8005190 <__cvt+0x40>
 800518e:	2303      	movs	r3, #3
 8005190:	aa07      	add	r2, sp, #28
 8005192:	9204      	str	r2, [sp, #16]
 8005194:	aa06      	add	r2, sp, #24
 8005196:	e9cd a202 	strd	sl, r2, [sp, #8]
 800519a:	e9cd 3600 	strd	r3, r6, [sp]
 800519e:	4622      	mov	r2, r4
 80051a0:	462b      	mov	r3, r5
 80051a2:	f000 ff51 	bl	8006048 <_dtoa_r>
 80051a6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80051aa:	4607      	mov	r7, r0
 80051ac:	d119      	bne.n	80051e2 <__cvt+0x92>
 80051ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80051b0:	07db      	lsls	r3, r3, #31
 80051b2:	d50e      	bpl.n	80051d2 <__cvt+0x82>
 80051b4:	eb00 0906 	add.w	r9, r0, r6
 80051b8:	2200      	movs	r2, #0
 80051ba:	2300      	movs	r3, #0
 80051bc:	4620      	mov	r0, r4
 80051be:	4629      	mov	r1, r5
 80051c0:	f7fb fc2e 	bl	8000a20 <__aeabi_dcmpeq>
 80051c4:	b108      	cbz	r0, 80051ca <__cvt+0x7a>
 80051c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80051ca:	2230      	movs	r2, #48	@ 0x30
 80051cc:	9b07      	ldr	r3, [sp, #28]
 80051ce:	454b      	cmp	r3, r9
 80051d0:	d31e      	bcc.n	8005210 <__cvt+0xc0>
 80051d2:	4638      	mov	r0, r7
 80051d4:	9b07      	ldr	r3, [sp, #28]
 80051d6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80051d8:	1bdb      	subs	r3, r3, r7
 80051da:	6013      	str	r3, [r2, #0]
 80051dc:	b008      	add	sp, #32
 80051de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051e6:	eb00 0906 	add.w	r9, r0, r6
 80051ea:	d1e5      	bne.n	80051b8 <__cvt+0x68>
 80051ec:	7803      	ldrb	r3, [r0, #0]
 80051ee:	2b30      	cmp	r3, #48	@ 0x30
 80051f0:	d10a      	bne.n	8005208 <__cvt+0xb8>
 80051f2:	2200      	movs	r2, #0
 80051f4:	2300      	movs	r3, #0
 80051f6:	4620      	mov	r0, r4
 80051f8:	4629      	mov	r1, r5
 80051fa:	f7fb fc11 	bl	8000a20 <__aeabi_dcmpeq>
 80051fe:	b918      	cbnz	r0, 8005208 <__cvt+0xb8>
 8005200:	f1c6 0601 	rsb	r6, r6, #1
 8005204:	f8ca 6000 	str.w	r6, [sl]
 8005208:	f8da 3000 	ldr.w	r3, [sl]
 800520c:	4499      	add	r9, r3
 800520e:	e7d3      	b.n	80051b8 <__cvt+0x68>
 8005210:	1c59      	adds	r1, r3, #1
 8005212:	9107      	str	r1, [sp, #28]
 8005214:	701a      	strb	r2, [r3, #0]
 8005216:	e7d9      	b.n	80051cc <__cvt+0x7c>

08005218 <__exponent>:
 8005218:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800521a:	2900      	cmp	r1, #0
 800521c:	bfb6      	itet	lt
 800521e:	232d      	movlt	r3, #45	@ 0x2d
 8005220:	232b      	movge	r3, #43	@ 0x2b
 8005222:	4249      	neglt	r1, r1
 8005224:	2909      	cmp	r1, #9
 8005226:	7002      	strb	r2, [r0, #0]
 8005228:	7043      	strb	r3, [r0, #1]
 800522a:	dd29      	ble.n	8005280 <__exponent+0x68>
 800522c:	f10d 0307 	add.w	r3, sp, #7
 8005230:	461d      	mov	r5, r3
 8005232:	270a      	movs	r7, #10
 8005234:	fbb1 f6f7 	udiv	r6, r1, r7
 8005238:	461a      	mov	r2, r3
 800523a:	fb07 1416 	mls	r4, r7, r6, r1
 800523e:	3430      	adds	r4, #48	@ 0x30
 8005240:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005244:	460c      	mov	r4, r1
 8005246:	2c63      	cmp	r4, #99	@ 0x63
 8005248:	4631      	mov	r1, r6
 800524a:	f103 33ff 	add.w	r3, r3, #4294967295
 800524e:	dcf1      	bgt.n	8005234 <__exponent+0x1c>
 8005250:	3130      	adds	r1, #48	@ 0x30
 8005252:	1e94      	subs	r4, r2, #2
 8005254:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005258:	4623      	mov	r3, r4
 800525a:	1c41      	adds	r1, r0, #1
 800525c:	42ab      	cmp	r3, r5
 800525e:	d30a      	bcc.n	8005276 <__exponent+0x5e>
 8005260:	f10d 0309 	add.w	r3, sp, #9
 8005264:	1a9b      	subs	r3, r3, r2
 8005266:	42ac      	cmp	r4, r5
 8005268:	bf88      	it	hi
 800526a:	2300      	movhi	r3, #0
 800526c:	3302      	adds	r3, #2
 800526e:	4403      	add	r3, r0
 8005270:	1a18      	subs	r0, r3, r0
 8005272:	b003      	add	sp, #12
 8005274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005276:	f813 6b01 	ldrb.w	r6, [r3], #1
 800527a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800527e:	e7ed      	b.n	800525c <__exponent+0x44>
 8005280:	2330      	movs	r3, #48	@ 0x30
 8005282:	3130      	adds	r1, #48	@ 0x30
 8005284:	7083      	strb	r3, [r0, #2]
 8005286:	70c1      	strb	r1, [r0, #3]
 8005288:	1d03      	adds	r3, r0, #4
 800528a:	e7f1      	b.n	8005270 <__exponent+0x58>

0800528c <_printf_float>:
 800528c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005290:	b091      	sub	sp, #68	@ 0x44
 8005292:	460c      	mov	r4, r1
 8005294:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005298:	4616      	mov	r6, r2
 800529a:	461f      	mov	r7, r3
 800529c:	4605      	mov	r5, r0
 800529e:	f000 fdc5 	bl	8005e2c <_localeconv_r>
 80052a2:	6803      	ldr	r3, [r0, #0]
 80052a4:	4618      	mov	r0, r3
 80052a6:	9308      	str	r3, [sp, #32]
 80052a8:	f7fa ff8e 	bl	80001c8 <strlen>
 80052ac:	2300      	movs	r3, #0
 80052ae:	930e      	str	r3, [sp, #56]	@ 0x38
 80052b0:	f8d8 3000 	ldr.w	r3, [r8]
 80052b4:	9009      	str	r0, [sp, #36]	@ 0x24
 80052b6:	3307      	adds	r3, #7
 80052b8:	f023 0307 	bic.w	r3, r3, #7
 80052bc:	f103 0208 	add.w	r2, r3, #8
 80052c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80052c4:	f8d4 b000 	ldr.w	fp, [r4]
 80052c8:	f8c8 2000 	str.w	r2, [r8]
 80052cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80052d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80052d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80052d6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80052da:	f04f 32ff 	mov.w	r2, #4294967295
 80052de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80052e6:	4b9c      	ldr	r3, [pc, #624]	@ (8005558 <_printf_float+0x2cc>)
 80052e8:	f7fb fbcc 	bl	8000a84 <__aeabi_dcmpun>
 80052ec:	bb70      	cbnz	r0, 800534c <_printf_float+0xc0>
 80052ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052f2:	f04f 32ff 	mov.w	r2, #4294967295
 80052f6:	4b98      	ldr	r3, [pc, #608]	@ (8005558 <_printf_float+0x2cc>)
 80052f8:	f7fb fba6 	bl	8000a48 <__aeabi_dcmple>
 80052fc:	bb30      	cbnz	r0, 800534c <_printf_float+0xc0>
 80052fe:	2200      	movs	r2, #0
 8005300:	2300      	movs	r3, #0
 8005302:	4640      	mov	r0, r8
 8005304:	4649      	mov	r1, r9
 8005306:	f7fb fb95 	bl	8000a34 <__aeabi_dcmplt>
 800530a:	b110      	cbz	r0, 8005312 <_printf_float+0x86>
 800530c:	232d      	movs	r3, #45	@ 0x2d
 800530e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005312:	4a92      	ldr	r2, [pc, #584]	@ (800555c <_printf_float+0x2d0>)
 8005314:	4b92      	ldr	r3, [pc, #584]	@ (8005560 <_printf_float+0x2d4>)
 8005316:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800531a:	bf94      	ite	ls
 800531c:	4690      	movls	r8, r2
 800531e:	4698      	movhi	r8, r3
 8005320:	2303      	movs	r3, #3
 8005322:	f04f 0900 	mov.w	r9, #0
 8005326:	6123      	str	r3, [r4, #16]
 8005328:	f02b 0304 	bic.w	r3, fp, #4
 800532c:	6023      	str	r3, [r4, #0]
 800532e:	4633      	mov	r3, r6
 8005330:	4621      	mov	r1, r4
 8005332:	4628      	mov	r0, r5
 8005334:	9700      	str	r7, [sp, #0]
 8005336:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005338:	f000 f9d4 	bl	80056e4 <_printf_common>
 800533c:	3001      	adds	r0, #1
 800533e:	f040 8090 	bne.w	8005462 <_printf_float+0x1d6>
 8005342:	f04f 30ff 	mov.w	r0, #4294967295
 8005346:	b011      	add	sp, #68	@ 0x44
 8005348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800534c:	4642      	mov	r2, r8
 800534e:	464b      	mov	r3, r9
 8005350:	4640      	mov	r0, r8
 8005352:	4649      	mov	r1, r9
 8005354:	f7fb fb96 	bl	8000a84 <__aeabi_dcmpun>
 8005358:	b148      	cbz	r0, 800536e <_printf_float+0xe2>
 800535a:	464b      	mov	r3, r9
 800535c:	2b00      	cmp	r3, #0
 800535e:	bfb8      	it	lt
 8005360:	232d      	movlt	r3, #45	@ 0x2d
 8005362:	4a80      	ldr	r2, [pc, #512]	@ (8005564 <_printf_float+0x2d8>)
 8005364:	bfb8      	it	lt
 8005366:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800536a:	4b7f      	ldr	r3, [pc, #508]	@ (8005568 <_printf_float+0x2dc>)
 800536c:	e7d3      	b.n	8005316 <_printf_float+0x8a>
 800536e:	6863      	ldr	r3, [r4, #4]
 8005370:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	d13f      	bne.n	80053f8 <_printf_float+0x16c>
 8005378:	2306      	movs	r3, #6
 800537a:	6063      	str	r3, [r4, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005382:	6023      	str	r3, [r4, #0]
 8005384:	9206      	str	r2, [sp, #24]
 8005386:	aa0e      	add	r2, sp, #56	@ 0x38
 8005388:	e9cd a204 	strd	sl, r2, [sp, #16]
 800538c:	aa0d      	add	r2, sp, #52	@ 0x34
 800538e:	9203      	str	r2, [sp, #12]
 8005390:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005394:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005398:	6863      	ldr	r3, [r4, #4]
 800539a:	4642      	mov	r2, r8
 800539c:	9300      	str	r3, [sp, #0]
 800539e:	4628      	mov	r0, r5
 80053a0:	464b      	mov	r3, r9
 80053a2:	910a      	str	r1, [sp, #40]	@ 0x28
 80053a4:	f7ff fed4 	bl	8005150 <__cvt>
 80053a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80053aa:	4680      	mov	r8, r0
 80053ac:	2947      	cmp	r1, #71	@ 0x47
 80053ae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80053b0:	d128      	bne.n	8005404 <_printf_float+0x178>
 80053b2:	1cc8      	adds	r0, r1, #3
 80053b4:	db02      	blt.n	80053bc <_printf_float+0x130>
 80053b6:	6863      	ldr	r3, [r4, #4]
 80053b8:	4299      	cmp	r1, r3
 80053ba:	dd40      	ble.n	800543e <_printf_float+0x1b2>
 80053bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80053c0:	fa5f fa8a 	uxtb.w	sl, sl
 80053c4:	4652      	mov	r2, sl
 80053c6:	3901      	subs	r1, #1
 80053c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80053cc:	910d      	str	r1, [sp, #52]	@ 0x34
 80053ce:	f7ff ff23 	bl	8005218 <__exponent>
 80053d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80053d4:	4681      	mov	r9, r0
 80053d6:	1813      	adds	r3, r2, r0
 80053d8:	2a01      	cmp	r2, #1
 80053da:	6123      	str	r3, [r4, #16]
 80053dc:	dc02      	bgt.n	80053e4 <_printf_float+0x158>
 80053de:	6822      	ldr	r2, [r4, #0]
 80053e0:	07d2      	lsls	r2, r2, #31
 80053e2:	d501      	bpl.n	80053e8 <_printf_float+0x15c>
 80053e4:	3301      	adds	r3, #1
 80053e6:	6123      	str	r3, [r4, #16]
 80053e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d09e      	beq.n	800532e <_printf_float+0xa2>
 80053f0:	232d      	movs	r3, #45	@ 0x2d
 80053f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053f6:	e79a      	b.n	800532e <_printf_float+0xa2>
 80053f8:	2947      	cmp	r1, #71	@ 0x47
 80053fa:	d1bf      	bne.n	800537c <_printf_float+0xf0>
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d1bd      	bne.n	800537c <_printf_float+0xf0>
 8005400:	2301      	movs	r3, #1
 8005402:	e7ba      	b.n	800537a <_printf_float+0xee>
 8005404:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005408:	d9dc      	bls.n	80053c4 <_printf_float+0x138>
 800540a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800540e:	d118      	bne.n	8005442 <_printf_float+0x1b6>
 8005410:	2900      	cmp	r1, #0
 8005412:	6863      	ldr	r3, [r4, #4]
 8005414:	dd0b      	ble.n	800542e <_printf_float+0x1a2>
 8005416:	6121      	str	r1, [r4, #16]
 8005418:	b913      	cbnz	r3, 8005420 <_printf_float+0x194>
 800541a:	6822      	ldr	r2, [r4, #0]
 800541c:	07d0      	lsls	r0, r2, #31
 800541e:	d502      	bpl.n	8005426 <_printf_float+0x19a>
 8005420:	3301      	adds	r3, #1
 8005422:	440b      	add	r3, r1
 8005424:	6123      	str	r3, [r4, #16]
 8005426:	f04f 0900 	mov.w	r9, #0
 800542a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800542c:	e7dc      	b.n	80053e8 <_printf_float+0x15c>
 800542e:	b913      	cbnz	r3, 8005436 <_printf_float+0x1aa>
 8005430:	6822      	ldr	r2, [r4, #0]
 8005432:	07d2      	lsls	r2, r2, #31
 8005434:	d501      	bpl.n	800543a <_printf_float+0x1ae>
 8005436:	3302      	adds	r3, #2
 8005438:	e7f4      	b.n	8005424 <_printf_float+0x198>
 800543a:	2301      	movs	r3, #1
 800543c:	e7f2      	b.n	8005424 <_printf_float+0x198>
 800543e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005442:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005444:	4299      	cmp	r1, r3
 8005446:	db05      	blt.n	8005454 <_printf_float+0x1c8>
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	6121      	str	r1, [r4, #16]
 800544c:	07d8      	lsls	r0, r3, #31
 800544e:	d5ea      	bpl.n	8005426 <_printf_float+0x19a>
 8005450:	1c4b      	adds	r3, r1, #1
 8005452:	e7e7      	b.n	8005424 <_printf_float+0x198>
 8005454:	2900      	cmp	r1, #0
 8005456:	bfcc      	ite	gt
 8005458:	2201      	movgt	r2, #1
 800545a:	f1c1 0202 	rsble	r2, r1, #2
 800545e:	4413      	add	r3, r2
 8005460:	e7e0      	b.n	8005424 <_printf_float+0x198>
 8005462:	6823      	ldr	r3, [r4, #0]
 8005464:	055a      	lsls	r2, r3, #21
 8005466:	d407      	bmi.n	8005478 <_printf_float+0x1ec>
 8005468:	6923      	ldr	r3, [r4, #16]
 800546a:	4642      	mov	r2, r8
 800546c:	4631      	mov	r1, r6
 800546e:	4628      	mov	r0, r5
 8005470:	47b8      	blx	r7
 8005472:	3001      	adds	r0, #1
 8005474:	d12b      	bne.n	80054ce <_printf_float+0x242>
 8005476:	e764      	b.n	8005342 <_printf_float+0xb6>
 8005478:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800547c:	f240 80dc 	bls.w	8005638 <_printf_float+0x3ac>
 8005480:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005484:	2200      	movs	r2, #0
 8005486:	2300      	movs	r3, #0
 8005488:	f7fb faca 	bl	8000a20 <__aeabi_dcmpeq>
 800548c:	2800      	cmp	r0, #0
 800548e:	d033      	beq.n	80054f8 <_printf_float+0x26c>
 8005490:	2301      	movs	r3, #1
 8005492:	4631      	mov	r1, r6
 8005494:	4628      	mov	r0, r5
 8005496:	4a35      	ldr	r2, [pc, #212]	@ (800556c <_printf_float+0x2e0>)
 8005498:	47b8      	blx	r7
 800549a:	3001      	adds	r0, #1
 800549c:	f43f af51 	beq.w	8005342 <_printf_float+0xb6>
 80054a0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80054a4:	4543      	cmp	r3, r8
 80054a6:	db02      	blt.n	80054ae <_printf_float+0x222>
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	07d8      	lsls	r0, r3, #31
 80054ac:	d50f      	bpl.n	80054ce <_printf_float+0x242>
 80054ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054b2:	4631      	mov	r1, r6
 80054b4:	4628      	mov	r0, r5
 80054b6:	47b8      	blx	r7
 80054b8:	3001      	adds	r0, #1
 80054ba:	f43f af42 	beq.w	8005342 <_printf_float+0xb6>
 80054be:	f04f 0900 	mov.w	r9, #0
 80054c2:	f108 38ff 	add.w	r8, r8, #4294967295
 80054c6:	f104 0a1a 	add.w	sl, r4, #26
 80054ca:	45c8      	cmp	r8, r9
 80054cc:	dc09      	bgt.n	80054e2 <_printf_float+0x256>
 80054ce:	6823      	ldr	r3, [r4, #0]
 80054d0:	079b      	lsls	r3, r3, #30
 80054d2:	f100 8102 	bmi.w	80056da <_printf_float+0x44e>
 80054d6:	68e0      	ldr	r0, [r4, #12]
 80054d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054da:	4298      	cmp	r0, r3
 80054dc:	bfb8      	it	lt
 80054de:	4618      	movlt	r0, r3
 80054e0:	e731      	b.n	8005346 <_printf_float+0xba>
 80054e2:	2301      	movs	r3, #1
 80054e4:	4652      	mov	r2, sl
 80054e6:	4631      	mov	r1, r6
 80054e8:	4628      	mov	r0, r5
 80054ea:	47b8      	blx	r7
 80054ec:	3001      	adds	r0, #1
 80054ee:	f43f af28 	beq.w	8005342 <_printf_float+0xb6>
 80054f2:	f109 0901 	add.w	r9, r9, #1
 80054f6:	e7e8      	b.n	80054ca <_printf_float+0x23e>
 80054f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	dc38      	bgt.n	8005570 <_printf_float+0x2e4>
 80054fe:	2301      	movs	r3, #1
 8005500:	4631      	mov	r1, r6
 8005502:	4628      	mov	r0, r5
 8005504:	4a19      	ldr	r2, [pc, #100]	@ (800556c <_printf_float+0x2e0>)
 8005506:	47b8      	blx	r7
 8005508:	3001      	adds	r0, #1
 800550a:	f43f af1a 	beq.w	8005342 <_printf_float+0xb6>
 800550e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005512:	ea59 0303 	orrs.w	r3, r9, r3
 8005516:	d102      	bne.n	800551e <_printf_float+0x292>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	07d9      	lsls	r1, r3, #31
 800551c:	d5d7      	bpl.n	80054ce <_printf_float+0x242>
 800551e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005522:	4631      	mov	r1, r6
 8005524:	4628      	mov	r0, r5
 8005526:	47b8      	blx	r7
 8005528:	3001      	adds	r0, #1
 800552a:	f43f af0a 	beq.w	8005342 <_printf_float+0xb6>
 800552e:	f04f 0a00 	mov.w	sl, #0
 8005532:	f104 0b1a 	add.w	fp, r4, #26
 8005536:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005538:	425b      	negs	r3, r3
 800553a:	4553      	cmp	r3, sl
 800553c:	dc01      	bgt.n	8005542 <_printf_float+0x2b6>
 800553e:	464b      	mov	r3, r9
 8005540:	e793      	b.n	800546a <_printf_float+0x1de>
 8005542:	2301      	movs	r3, #1
 8005544:	465a      	mov	r2, fp
 8005546:	4631      	mov	r1, r6
 8005548:	4628      	mov	r0, r5
 800554a:	47b8      	blx	r7
 800554c:	3001      	adds	r0, #1
 800554e:	f43f aef8 	beq.w	8005342 <_printf_float+0xb6>
 8005552:	f10a 0a01 	add.w	sl, sl, #1
 8005556:	e7ee      	b.n	8005536 <_printf_float+0x2aa>
 8005558:	7fefffff 	.word	0x7fefffff
 800555c:	08007ed0 	.word	0x08007ed0
 8005560:	08007ed4 	.word	0x08007ed4
 8005564:	08007ed8 	.word	0x08007ed8
 8005568:	08007edc 	.word	0x08007edc
 800556c:	08007ee0 	.word	0x08007ee0
 8005570:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005572:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005576:	4553      	cmp	r3, sl
 8005578:	bfa8      	it	ge
 800557a:	4653      	movge	r3, sl
 800557c:	2b00      	cmp	r3, #0
 800557e:	4699      	mov	r9, r3
 8005580:	dc36      	bgt.n	80055f0 <_printf_float+0x364>
 8005582:	f04f 0b00 	mov.w	fp, #0
 8005586:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800558a:	f104 021a 	add.w	r2, r4, #26
 800558e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005590:	930a      	str	r3, [sp, #40]	@ 0x28
 8005592:	eba3 0309 	sub.w	r3, r3, r9
 8005596:	455b      	cmp	r3, fp
 8005598:	dc31      	bgt.n	80055fe <_printf_float+0x372>
 800559a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800559c:	459a      	cmp	sl, r3
 800559e:	dc3a      	bgt.n	8005616 <_printf_float+0x38a>
 80055a0:	6823      	ldr	r3, [r4, #0]
 80055a2:	07da      	lsls	r2, r3, #31
 80055a4:	d437      	bmi.n	8005616 <_printf_float+0x38a>
 80055a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055a8:	ebaa 0903 	sub.w	r9, sl, r3
 80055ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055ae:	ebaa 0303 	sub.w	r3, sl, r3
 80055b2:	4599      	cmp	r9, r3
 80055b4:	bfa8      	it	ge
 80055b6:	4699      	movge	r9, r3
 80055b8:	f1b9 0f00 	cmp.w	r9, #0
 80055bc:	dc33      	bgt.n	8005626 <_printf_float+0x39a>
 80055be:	f04f 0800 	mov.w	r8, #0
 80055c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055c6:	f104 0b1a 	add.w	fp, r4, #26
 80055ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055cc:	ebaa 0303 	sub.w	r3, sl, r3
 80055d0:	eba3 0309 	sub.w	r3, r3, r9
 80055d4:	4543      	cmp	r3, r8
 80055d6:	f77f af7a 	ble.w	80054ce <_printf_float+0x242>
 80055da:	2301      	movs	r3, #1
 80055dc:	465a      	mov	r2, fp
 80055de:	4631      	mov	r1, r6
 80055e0:	4628      	mov	r0, r5
 80055e2:	47b8      	blx	r7
 80055e4:	3001      	adds	r0, #1
 80055e6:	f43f aeac 	beq.w	8005342 <_printf_float+0xb6>
 80055ea:	f108 0801 	add.w	r8, r8, #1
 80055ee:	e7ec      	b.n	80055ca <_printf_float+0x33e>
 80055f0:	4642      	mov	r2, r8
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	d1c2      	bne.n	8005582 <_printf_float+0x2f6>
 80055fc:	e6a1      	b.n	8005342 <_printf_float+0xb6>
 80055fe:	2301      	movs	r3, #1
 8005600:	4631      	mov	r1, r6
 8005602:	4628      	mov	r0, r5
 8005604:	920a      	str	r2, [sp, #40]	@ 0x28
 8005606:	47b8      	blx	r7
 8005608:	3001      	adds	r0, #1
 800560a:	f43f ae9a 	beq.w	8005342 <_printf_float+0xb6>
 800560e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005610:	f10b 0b01 	add.w	fp, fp, #1
 8005614:	e7bb      	b.n	800558e <_printf_float+0x302>
 8005616:	4631      	mov	r1, r6
 8005618:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800561c:	4628      	mov	r0, r5
 800561e:	47b8      	blx	r7
 8005620:	3001      	adds	r0, #1
 8005622:	d1c0      	bne.n	80055a6 <_printf_float+0x31a>
 8005624:	e68d      	b.n	8005342 <_printf_float+0xb6>
 8005626:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005628:	464b      	mov	r3, r9
 800562a:	4631      	mov	r1, r6
 800562c:	4628      	mov	r0, r5
 800562e:	4442      	add	r2, r8
 8005630:	47b8      	blx	r7
 8005632:	3001      	adds	r0, #1
 8005634:	d1c3      	bne.n	80055be <_printf_float+0x332>
 8005636:	e684      	b.n	8005342 <_printf_float+0xb6>
 8005638:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800563c:	f1ba 0f01 	cmp.w	sl, #1
 8005640:	dc01      	bgt.n	8005646 <_printf_float+0x3ba>
 8005642:	07db      	lsls	r3, r3, #31
 8005644:	d536      	bpl.n	80056b4 <_printf_float+0x428>
 8005646:	2301      	movs	r3, #1
 8005648:	4642      	mov	r2, r8
 800564a:	4631      	mov	r1, r6
 800564c:	4628      	mov	r0, r5
 800564e:	47b8      	blx	r7
 8005650:	3001      	adds	r0, #1
 8005652:	f43f ae76 	beq.w	8005342 <_printf_float+0xb6>
 8005656:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800565a:	4631      	mov	r1, r6
 800565c:	4628      	mov	r0, r5
 800565e:	47b8      	blx	r7
 8005660:	3001      	adds	r0, #1
 8005662:	f43f ae6e 	beq.w	8005342 <_printf_float+0xb6>
 8005666:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800566a:	2200      	movs	r2, #0
 800566c:	2300      	movs	r3, #0
 800566e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005672:	f7fb f9d5 	bl	8000a20 <__aeabi_dcmpeq>
 8005676:	b9c0      	cbnz	r0, 80056aa <_printf_float+0x41e>
 8005678:	4653      	mov	r3, sl
 800567a:	f108 0201 	add.w	r2, r8, #1
 800567e:	4631      	mov	r1, r6
 8005680:	4628      	mov	r0, r5
 8005682:	47b8      	blx	r7
 8005684:	3001      	adds	r0, #1
 8005686:	d10c      	bne.n	80056a2 <_printf_float+0x416>
 8005688:	e65b      	b.n	8005342 <_printf_float+0xb6>
 800568a:	2301      	movs	r3, #1
 800568c:	465a      	mov	r2, fp
 800568e:	4631      	mov	r1, r6
 8005690:	4628      	mov	r0, r5
 8005692:	47b8      	blx	r7
 8005694:	3001      	adds	r0, #1
 8005696:	f43f ae54 	beq.w	8005342 <_printf_float+0xb6>
 800569a:	f108 0801 	add.w	r8, r8, #1
 800569e:	45d0      	cmp	r8, sl
 80056a0:	dbf3      	blt.n	800568a <_printf_float+0x3fe>
 80056a2:	464b      	mov	r3, r9
 80056a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80056a8:	e6e0      	b.n	800546c <_printf_float+0x1e0>
 80056aa:	f04f 0800 	mov.w	r8, #0
 80056ae:	f104 0b1a 	add.w	fp, r4, #26
 80056b2:	e7f4      	b.n	800569e <_printf_float+0x412>
 80056b4:	2301      	movs	r3, #1
 80056b6:	4642      	mov	r2, r8
 80056b8:	e7e1      	b.n	800567e <_printf_float+0x3f2>
 80056ba:	2301      	movs	r3, #1
 80056bc:	464a      	mov	r2, r9
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae3c 	beq.w	8005342 <_printf_float+0xb6>
 80056ca:	f108 0801 	add.w	r8, r8, #1
 80056ce:	68e3      	ldr	r3, [r4, #12]
 80056d0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80056d2:	1a5b      	subs	r3, r3, r1
 80056d4:	4543      	cmp	r3, r8
 80056d6:	dcf0      	bgt.n	80056ba <_printf_float+0x42e>
 80056d8:	e6fd      	b.n	80054d6 <_printf_float+0x24a>
 80056da:	f04f 0800 	mov.w	r8, #0
 80056de:	f104 0919 	add.w	r9, r4, #25
 80056e2:	e7f4      	b.n	80056ce <_printf_float+0x442>

080056e4 <_printf_common>:
 80056e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056e8:	4616      	mov	r6, r2
 80056ea:	4698      	mov	r8, r3
 80056ec:	688a      	ldr	r2, [r1, #8]
 80056ee:	690b      	ldr	r3, [r1, #16]
 80056f0:	4607      	mov	r7, r0
 80056f2:	4293      	cmp	r3, r2
 80056f4:	bfb8      	it	lt
 80056f6:	4613      	movlt	r3, r2
 80056f8:	6033      	str	r3, [r6, #0]
 80056fa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056fe:	460c      	mov	r4, r1
 8005700:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005704:	b10a      	cbz	r2, 800570a <_printf_common+0x26>
 8005706:	3301      	adds	r3, #1
 8005708:	6033      	str	r3, [r6, #0]
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	0699      	lsls	r1, r3, #26
 800570e:	bf42      	ittt	mi
 8005710:	6833      	ldrmi	r3, [r6, #0]
 8005712:	3302      	addmi	r3, #2
 8005714:	6033      	strmi	r3, [r6, #0]
 8005716:	6825      	ldr	r5, [r4, #0]
 8005718:	f015 0506 	ands.w	r5, r5, #6
 800571c:	d106      	bne.n	800572c <_printf_common+0x48>
 800571e:	f104 0a19 	add.w	sl, r4, #25
 8005722:	68e3      	ldr	r3, [r4, #12]
 8005724:	6832      	ldr	r2, [r6, #0]
 8005726:	1a9b      	subs	r3, r3, r2
 8005728:	42ab      	cmp	r3, r5
 800572a:	dc2b      	bgt.n	8005784 <_printf_common+0xa0>
 800572c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005730:	6822      	ldr	r2, [r4, #0]
 8005732:	3b00      	subs	r3, #0
 8005734:	bf18      	it	ne
 8005736:	2301      	movne	r3, #1
 8005738:	0692      	lsls	r2, r2, #26
 800573a:	d430      	bmi.n	800579e <_printf_common+0xba>
 800573c:	4641      	mov	r1, r8
 800573e:	4638      	mov	r0, r7
 8005740:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005744:	47c8      	blx	r9
 8005746:	3001      	adds	r0, #1
 8005748:	d023      	beq.n	8005792 <_printf_common+0xae>
 800574a:	6823      	ldr	r3, [r4, #0]
 800574c:	6922      	ldr	r2, [r4, #16]
 800574e:	f003 0306 	and.w	r3, r3, #6
 8005752:	2b04      	cmp	r3, #4
 8005754:	bf14      	ite	ne
 8005756:	2500      	movne	r5, #0
 8005758:	6833      	ldreq	r3, [r6, #0]
 800575a:	f04f 0600 	mov.w	r6, #0
 800575e:	bf08      	it	eq
 8005760:	68e5      	ldreq	r5, [r4, #12]
 8005762:	f104 041a 	add.w	r4, r4, #26
 8005766:	bf08      	it	eq
 8005768:	1aed      	subeq	r5, r5, r3
 800576a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800576e:	bf08      	it	eq
 8005770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005774:	4293      	cmp	r3, r2
 8005776:	bfc4      	itt	gt
 8005778:	1a9b      	subgt	r3, r3, r2
 800577a:	18ed      	addgt	r5, r5, r3
 800577c:	42b5      	cmp	r5, r6
 800577e:	d11a      	bne.n	80057b6 <_printf_common+0xd2>
 8005780:	2000      	movs	r0, #0
 8005782:	e008      	b.n	8005796 <_printf_common+0xb2>
 8005784:	2301      	movs	r3, #1
 8005786:	4652      	mov	r2, sl
 8005788:	4641      	mov	r1, r8
 800578a:	4638      	mov	r0, r7
 800578c:	47c8      	blx	r9
 800578e:	3001      	adds	r0, #1
 8005790:	d103      	bne.n	800579a <_printf_common+0xb6>
 8005792:	f04f 30ff 	mov.w	r0, #4294967295
 8005796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800579a:	3501      	adds	r5, #1
 800579c:	e7c1      	b.n	8005722 <_printf_common+0x3e>
 800579e:	2030      	movs	r0, #48	@ 0x30
 80057a0:	18e1      	adds	r1, r4, r3
 80057a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80057a6:	1c5a      	adds	r2, r3, #1
 80057a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80057ac:	4422      	add	r2, r4
 80057ae:	3302      	adds	r3, #2
 80057b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80057b4:	e7c2      	b.n	800573c <_printf_common+0x58>
 80057b6:	2301      	movs	r3, #1
 80057b8:	4622      	mov	r2, r4
 80057ba:	4641      	mov	r1, r8
 80057bc:	4638      	mov	r0, r7
 80057be:	47c8      	blx	r9
 80057c0:	3001      	adds	r0, #1
 80057c2:	d0e6      	beq.n	8005792 <_printf_common+0xae>
 80057c4:	3601      	adds	r6, #1
 80057c6:	e7d9      	b.n	800577c <_printf_common+0x98>

080057c8 <_printf_i>:
 80057c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057cc:	7e0f      	ldrb	r7, [r1, #24]
 80057ce:	4691      	mov	r9, r2
 80057d0:	2f78      	cmp	r7, #120	@ 0x78
 80057d2:	4680      	mov	r8, r0
 80057d4:	460c      	mov	r4, r1
 80057d6:	469a      	mov	sl, r3
 80057d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057de:	d807      	bhi.n	80057f0 <_printf_i+0x28>
 80057e0:	2f62      	cmp	r7, #98	@ 0x62
 80057e2:	d80a      	bhi.n	80057fa <_printf_i+0x32>
 80057e4:	2f00      	cmp	r7, #0
 80057e6:	f000 80d3 	beq.w	8005990 <_printf_i+0x1c8>
 80057ea:	2f58      	cmp	r7, #88	@ 0x58
 80057ec:	f000 80ba 	beq.w	8005964 <_printf_i+0x19c>
 80057f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057f8:	e03a      	b.n	8005870 <_printf_i+0xa8>
 80057fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057fe:	2b15      	cmp	r3, #21
 8005800:	d8f6      	bhi.n	80057f0 <_printf_i+0x28>
 8005802:	a101      	add	r1, pc, #4	@ (adr r1, 8005808 <_printf_i+0x40>)
 8005804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005808:	08005861 	.word	0x08005861
 800580c:	08005875 	.word	0x08005875
 8005810:	080057f1 	.word	0x080057f1
 8005814:	080057f1 	.word	0x080057f1
 8005818:	080057f1 	.word	0x080057f1
 800581c:	080057f1 	.word	0x080057f1
 8005820:	08005875 	.word	0x08005875
 8005824:	080057f1 	.word	0x080057f1
 8005828:	080057f1 	.word	0x080057f1
 800582c:	080057f1 	.word	0x080057f1
 8005830:	080057f1 	.word	0x080057f1
 8005834:	08005977 	.word	0x08005977
 8005838:	0800589f 	.word	0x0800589f
 800583c:	08005931 	.word	0x08005931
 8005840:	080057f1 	.word	0x080057f1
 8005844:	080057f1 	.word	0x080057f1
 8005848:	08005999 	.word	0x08005999
 800584c:	080057f1 	.word	0x080057f1
 8005850:	0800589f 	.word	0x0800589f
 8005854:	080057f1 	.word	0x080057f1
 8005858:	080057f1 	.word	0x080057f1
 800585c:	08005939 	.word	0x08005939
 8005860:	6833      	ldr	r3, [r6, #0]
 8005862:	1d1a      	adds	r2, r3, #4
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6032      	str	r2, [r6, #0]
 8005868:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800586c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005870:	2301      	movs	r3, #1
 8005872:	e09e      	b.n	80059b2 <_printf_i+0x1ea>
 8005874:	6833      	ldr	r3, [r6, #0]
 8005876:	6820      	ldr	r0, [r4, #0]
 8005878:	1d19      	adds	r1, r3, #4
 800587a:	6031      	str	r1, [r6, #0]
 800587c:	0606      	lsls	r6, r0, #24
 800587e:	d501      	bpl.n	8005884 <_printf_i+0xbc>
 8005880:	681d      	ldr	r5, [r3, #0]
 8005882:	e003      	b.n	800588c <_printf_i+0xc4>
 8005884:	0645      	lsls	r5, r0, #25
 8005886:	d5fb      	bpl.n	8005880 <_printf_i+0xb8>
 8005888:	f9b3 5000 	ldrsh.w	r5, [r3]
 800588c:	2d00      	cmp	r5, #0
 800588e:	da03      	bge.n	8005898 <_printf_i+0xd0>
 8005890:	232d      	movs	r3, #45	@ 0x2d
 8005892:	426d      	negs	r5, r5
 8005894:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005898:	230a      	movs	r3, #10
 800589a:	4859      	ldr	r0, [pc, #356]	@ (8005a00 <_printf_i+0x238>)
 800589c:	e011      	b.n	80058c2 <_printf_i+0xfa>
 800589e:	6821      	ldr	r1, [r4, #0]
 80058a0:	6833      	ldr	r3, [r6, #0]
 80058a2:	0608      	lsls	r0, r1, #24
 80058a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80058a8:	d402      	bmi.n	80058b0 <_printf_i+0xe8>
 80058aa:	0649      	lsls	r1, r1, #25
 80058ac:	bf48      	it	mi
 80058ae:	b2ad      	uxthmi	r5, r5
 80058b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80058b2:	6033      	str	r3, [r6, #0]
 80058b4:	bf14      	ite	ne
 80058b6:	230a      	movne	r3, #10
 80058b8:	2308      	moveq	r3, #8
 80058ba:	4851      	ldr	r0, [pc, #324]	@ (8005a00 <_printf_i+0x238>)
 80058bc:	2100      	movs	r1, #0
 80058be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80058c2:	6866      	ldr	r6, [r4, #4]
 80058c4:	2e00      	cmp	r6, #0
 80058c6:	bfa8      	it	ge
 80058c8:	6821      	ldrge	r1, [r4, #0]
 80058ca:	60a6      	str	r6, [r4, #8]
 80058cc:	bfa4      	itt	ge
 80058ce:	f021 0104 	bicge.w	r1, r1, #4
 80058d2:	6021      	strge	r1, [r4, #0]
 80058d4:	b90d      	cbnz	r5, 80058da <_printf_i+0x112>
 80058d6:	2e00      	cmp	r6, #0
 80058d8:	d04b      	beq.n	8005972 <_printf_i+0x1aa>
 80058da:	4616      	mov	r6, r2
 80058dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80058e0:	fb03 5711 	mls	r7, r3, r1, r5
 80058e4:	5dc7      	ldrb	r7, [r0, r7]
 80058e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058ea:	462f      	mov	r7, r5
 80058ec:	42bb      	cmp	r3, r7
 80058ee:	460d      	mov	r5, r1
 80058f0:	d9f4      	bls.n	80058dc <_printf_i+0x114>
 80058f2:	2b08      	cmp	r3, #8
 80058f4:	d10b      	bne.n	800590e <_printf_i+0x146>
 80058f6:	6823      	ldr	r3, [r4, #0]
 80058f8:	07df      	lsls	r7, r3, #31
 80058fa:	d508      	bpl.n	800590e <_printf_i+0x146>
 80058fc:	6923      	ldr	r3, [r4, #16]
 80058fe:	6861      	ldr	r1, [r4, #4]
 8005900:	4299      	cmp	r1, r3
 8005902:	bfde      	ittt	le
 8005904:	2330      	movle	r3, #48	@ 0x30
 8005906:	f806 3c01 	strble.w	r3, [r6, #-1]
 800590a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800590e:	1b92      	subs	r2, r2, r6
 8005910:	6122      	str	r2, [r4, #16]
 8005912:	464b      	mov	r3, r9
 8005914:	4621      	mov	r1, r4
 8005916:	4640      	mov	r0, r8
 8005918:	f8cd a000 	str.w	sl, [sp]
 800591c:	aa03      	add	r2, sp, #12
 800591e:	f7ff fee1 	bl	80056e4 <_printf_common>
 8005922:	3001      	adds	r0, #1
 8005924:	d14a      	bne.n	80059bc <_printf_i+0x1f4>
 8005926:	f04f 30ff 	mov.w	r0, #4294967295
 800592a:	b004      	add	sp, #16
 800592c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005930:	6823      	ldr	r3, [r4, #0]
 8005932:	f043 0320 	orr.w	r3, r3, #32
 8005936:	6023      	str	r3, [r4, #0]
 8005938:	2778      	movs	r7, #120	@ 0x78
 800593a:	4832      	ldr	r0, [pc, #200]	@ (8005a04 <_printf_i+0x23c>)
 800593c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005940:	6823      	ldr	r3, [r4, #0]
 8005942:	6831      	ldr	r1, [r6, #0]
 8005944:	061f      	lsls	r7, r3, #24
 8005946:	f851 5b04 	ldr.w	r5, [r1], #4
 800594a:	d402      	bmi.n	8005952 <_printf_i+0x18a>
 800594c:	065f      	lsls	r7, r3, #25
 800594e:	bf48      	it	mi
 8005950:	b2ad      	uxthmi	r5, r5
 8005952:	6031      	str	r1, [r6, #0]
 8005954:	07d9      	lsls	r1, r3, #31
 8005956:	bf44      	itt	mi
 8005958:	f043 0320 	orrmi.w	r3, r3, #32
 800595c:	6023      	strmi	r3, [r4, #0]
 800595e:	b11d      	cbz	r5, 8005968 <_printf_i+0x1a0>
 8005960:	2310      	movs	r3, #16
 8005962:	e7ab      	b.n	80058bc <_printf_i+0xf4>
 8005964:	4826      	ldr	r0, [pc, #152]	@ (8005a00 <_printf_i+0x238>)
 8005966:	e7e9      	b.n	800593c <_printf_i+0x174>
 8005968:	6823      	ldr	r3, [r4, #0]
 800596a:	f023 0320 	bic.w	r3, r3, #32
 800596e:	6023      	str	r3, [r4, #0]
 8005970:	e7f6      	b.n	8005960 <_printf_i+0x198>
 8005972:	4616      	mov	r6, r2
 8005974:	e7bd      	b.n	80058f2 <_printf_i+0x12a>
 8005976:	6833      	ldr	r3, [r6, #0]
 8005978:	6825      	ldr	r5, [r4, #0]
 800597a:	1d18      	adds	r0, r3, #4
 800597c:	6961      	ldr	r1, [r4, #20]
 800597e:	6030      	str	r0, [r6, #0]
 8005980:	062e      	lsls	r6, r5, #24
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	d501      	bpl.n	800598a <_printf_i+0x1c2>
 8005986:	6019      	str	r1, [r3, #0]
 8005988:	e002      	b.n	8005990 <_printf_i+0x1c8>
 800598a:	0668      	lsls	r0, r5, #25
 800598c:	d5fb      	bpl.n	8005986 <_printf_i+0x1be>
 800598e:	8019      	strh	r1, [r3, #0]
 8005990:	2300      	movs	r3, #0
 8005992:	4616      	mov	r6, r2
 8005994:	6123      	str	r3, [r4, #16]
 8005996:	e7bc      	b.n	8005912 <_printf_i+0x14a>
 8005998:	6833      	ldr	r3, [r6, #0]
 800599a:	2100      	movs	r1, #0
 800599c:	1d1a      	adds	r2, r3, #4
 800599e:	6032      	str	r2, [r6, #0]
 80059a0:	681e      	ldr	r6, [r3, #0]
 80059a2:	6862      	ldr	r2, [r4, #4]
 80059a4:	4630      	mov	r0, r6
 80059a6:	f000 fab8 	bl	8005f1a <memchr>
 80059aa:	b108      	cbz	r0, 80059b0 <_printf_i+0x1e8>
 80059ac:	1b80      	subs	r0, r0, r6
 80059ae:	6060      	str	r0, [r4, #4]
 80059b0:	6863      	ldr	r3, [r4, #4]
 80059b2:	6123      	str	r3, [r4, #16]
 80059b4:	2300      	movs	r3, #0
 80059b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059ba:	e7aa      	b.n	8005912 <_printf_i+0x14a>
 80059bc:	4632      	mov	r2, r6
 80059be:	4649      	mov	r1, r9
 80059c0:	4640      	mov	r0, r8
 80059c2:	6923      	ldr	r3, [r4, #16]
 80059c4:	47d0      	blx	sl
 80059c6:	3001      	adds	r0, #1
 80059c8:	d0ad      	beq.n	8005926 <_printf_i+0x15e>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	079b      	lsls	r3, r3, #30
 80059ce:	d413      	bmi.n	80059f8 <_printf_i+0x230>
 80059d0:	68e0      	ldr	r0, [r4, #12]
 80059d2:	9b03      	ldr	r3, [sp, #12]
 80059d4:	4298      	cmp	r0, r3
 80059d6:	bfb8      	it	lt
 80059d8:	4618      	movlt	r0, r3
 80059da:	e7a6      	b.n	800592a <_printf_i+0x162>
 80059dc:	2301      	movs	r3, #1
 80059de:	4632      	mov	r2, r6
 80059e0:	4649      	mov	r1, r9
 80059e2:	4640      	mov	r0, r8
 80059e4:	47d0      	blx	sl
 80059e6:	3001      	adds	r0, #1
 80059e8:	d09d      	beq.n	8005926 <_printf_i+0x15e>
 80059ea:	3501      	adds	r5, #1
 80059ec:	68e3      	ldr	r3, [r4, #12]
 80059ee:	9903      	ldr	r1, [sp, #12]
 80059f0:	1a5b      	subs	r3, r3, r1
 80059f2:	42ab      	cmp	r3, r5
 80059f4:	dcf2      	bgt.n	80059dc <_printf_i+0x214>
 80059f6:	e7eb      	b.n	80059d0 <_printf_i+0x208>
 80059f8:	2500      	movs	r5, #0
 80059fa:	f104 0619 	add.w	r6, r4, #25
 80059fe:	e7f5      	b.n	80059ec <_printf_i+0x224>
 8005a00:	08007ee2 	.word	0x08007ee2
 8005a04:	08007ef3 	.word	0x08007ef3

08005a08 <std>:
 8005a08:	2300      	movs	r3, #0
 8005a0a:	b510      	push	{r4, lr}
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	e9c0 3300 	strd	r3, r3, [r0]
 8005a12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a16:	6083      	str	r3, [r0, #8]
 8005a18:	8181      	strh	r1, [r0, #12]
 8005a1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a1c:	81c2      	strh	r2, [r0, #14]
 8005a1e:	6183      	str	r3, [r0, #24]
 8005a20:	4619      	mov	r1, r3
 8005a22:	2208      	movs	r2, #8
 8005a24:	305c      	adds	r0, #92	@ 0x5c
 8005a26:	f000 f9f9 	bl	8005e1c <memset>
 8005a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a60 <std+0x58>)
 8005a2c:	6224      	str	r4, [r4, #32]
 8005a2e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a30:	4b0c      	ldr	r3, [pc, #48]	@ (8005a64 <std+0x5c>)
 8005a32:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a34:	4b0c      	ldr	r3, [pc, #48]	@ (8005a68 <std+0x60>)
 8005a36:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a38:	4b0c      	ldr	r3, [pc, #48]	@ (8005a6c <std+0x64>)
 8005a3a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005a70 <std+0x68>)
 8005a3e:	429c      	cmp	r4, r3
 8005a40:	d006      	beq.n	8005a50 <std+0x48>
 8005a42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a46:	4294      	cmp	r4, r2
 8005a48:	d002      	beq.n	8005a50 <std+0x48>
 8005a4a:	33d0      	adds	r3, #208	@ 0xd0
 8005a4c:	429c      	cmp	r4, r3
 8005a4e:	d105      	bne.n	8005a5c <std+0x54>
 8005a50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a58:	f000 ba5c 	b.w	8005f14 <__retarget_lock_init_recursive>
 8005a5c:	bd10      	pop	{r4, pc}
 8005a5e:	bf00      	nop
 8005a60:	08005c6d 	.word	0x08005c6d
 8005a64:	08005c8f 	.word	0x08005c8f
 8005a68:	08005cc7 	.word	0x08005cc7
 8005a6c:	08005ceb 	.word	0x08005ceb
 8005a70:	20000454 	.word	0x20000454

08005a74 <stdio_exit_handler>:
 8005a74:	4a02      	ldr	r2, [pc, #8]	@ (8005a80 <stdio_exit_handler+0xc>)
 8005a76:	4903      	ldr	r1, [pc, #12]	@ (8005a84 <stdio_exit_handler+0x10>)
 8005a78:	4803      	ldr	r0, [pc, #12]	@ (8005a88 <stdio_exit_handler+0x14>)
 8005a7a:	f000 b869 	b.w	8005b50 <_fwalk_sglue>
 8005a7e:	bf00      	nop
 8005a80:	2000000c 	.word	0x2000000c
 8005a84:	08007855 	.word	0x08007855
 8005a88:	2000001c 	.word	0x2000001c

08005a8c <cleanup_stdio>:
 8005a8c:	6841      	ldr	r1, [r0, #4]
 8005a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ac0 <cleanup_stdio+0x34>)
 8005a90:	b510      	push	{r4, lr}
 8005a92:	4299      	cmp	r1, r3
 8005a94:	4604      	mov	r4, r0
 8005a96:	d001      	beq.n	8005a9c <cleanup_stdio+0x10>
 8005a98:	f001 fedc 	bl	8007854 <_fflush_r>
 8005a9c:	68a1      	ldr	r1, [r4, #8]
 8005a9e:	4b09      	ldr	r3, [pc, #36]	@ (8005ac4 <cleanup_stdio+0x38>)
 8005aa0:	4299      	cmp	r1, r3
 8005aa2:	d002      	beq.n	8005aaa <cleanup_stdio+0x1e>
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	f001 fed5 	bl	8007854 <_fflush_r>
 8005aaa:	68e1      	ldr	r1, [r4, #12]
 8005aac:	4b06      	ldr	r3, [pc, #24]	@ (8005ac8 <cleanup_stdio+0x3c>)
 8005aae:	4299      	cmp	r1, r3
 8005ab0:	d004      	beq.n	8005abc <cleanup_stdio+0x30>
 8005ab2:	4620      	mov	r0, r4
 8005ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab8:	f001 becc 	b.w	8007854 <_fflush_r>
 8005abc:	bd10      	pop	{r4, pc}
 8005abe:	bf00      	nop
 8005ac0:	20000454 	.word	0x20000454
 8005ac4:	200004bc 	.word	0x200004bc
 8005ac8:	20000524 	.word	0x20000524

08005acc <global_stdio_init.part.0>:
 8005acc:	b510      	push	{r4, lr}
 8005ace:	4b0b      	ldr	r3, [pc, #44]	@ (8005afc <global_stdio_init.part.0+0x30>)
 8005ad0:	4c0b      	ldr	r4, [pc, #44]	@ (8005b00 <global_stdio_init.part.0+0x34>)
 8005ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8005b04 <global_stdio_init.part.0+0x38>)
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	2104      	movs	r1, #4
 8005ada:	2200      	movs	r2, #0
 8005adc:	f7ff ff94 	bl	8005a08 <std>
 8005ae0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	2109      	movs	r1, #9
 8005ae8:	f7ff ff8e 	bl	8005a08 <std>
 8005aec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005af0:	2202      	movs	r2, #2
 8005af2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005af6:	2112      	movs	r1, #18
 8005af8:	f7ff bf86 	b.w	8005a08 <std>
 8005afc:	2000058c 	.word	0x2000058c
 8005b00:	20000454 	.word	0x20000454
 8005b04:	08005a75 	.word	0x08005a75

08005b08 <__sfp_lock_acquire>:
 8005b08:	4801      	ldr	r0, [pc, #4]	@ (8005b10 <__sfp_lock_acquire+0x8>)
 8005b0a:	f000 ba04 	b.w	8005f16 <__retarget_lock_acquire_recursive>
 8005b0e:	bf00      	nop
 8005b10:	20000595 	.word	0x20000595

08005b14 <__sfp_lock_release>:
 8005b14:	4801      	ldr	r0, [pc, #4]	@ (8005b1c <__sfp_lock_release+0x8>)
 8005b16:	f000 b9ff 	b.w	8005f18 <__retarget_lock_release_recursive>
 8005b1a:	bf00      	nop
 8005b1c:	20000595 	.word	0x20000595

08005b20 <__sinit>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	4604      	mov	r4, r0
 8005b24:	f7ff fff0 	bl	8005b08 <__sfp_lock_acquire>
 8005b28:	6a23      	ldr	r3, [r4, #32]
 8005b2a:	b11b      	cbz	r3, 8005b34 <__sinit+0x14>
 8005b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b30:	f7ff bff0 	b.w	8005b14 <__sfp_lock_release>
 8005b34:	4b04      	ldr	r3, [pc, #16]	@ (8005b48 <__sinit+0x28>)
 8005b36:	6223      	str	r3, [r4, #32]
 8005b38:	4b04      	ldr	r3, [pc, #16]	@ (8005b4c <__sinit+0x2c>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d1f5      	bne.n	8005b2c <__sinit+0xc>
 8005b40:	f7ff ffc4 	bl	8005acc <global_stdio_init.part.0>
 8005b44:	e7f2      	b.n	8005b2c <__sinit+0xc>
 8005b46:	bf00      	nop
 8005b48:	08005a8d 	.word	0x08005a8d
 8005b4c:	2000058c 	.word	0x2000058c

08005b50 <_fwalk_sglue>:
 8005b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b54:	4607      	mov	r7, r0
 8005b56:	4688      	mov	r8, r1
 8005b58:	4614      	mov	r4, r2
 8005b5a:	2600      	movs	r6, #0
 8005b5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b60:	f1b9 0901 	subs.w	r9, r9, #1
 8005b64:	d505      	bpl.n	8005b72 <_fwalk_sglue+0x22>
 8005b66:	6824      	ldr	r4, [r4, #0]
 8005b68:	2c00      	cmp	r4, #0
 8005b6a:	d1f7      	bne.n	8005b5c <_fwalk_sglue+0xc>
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b72:	89ab      	ldrh	r3, [r5, #12]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d907      	bls.n	8005b88 <_fwalk_sglue+0x38>
 8005b78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	d003      	beq.n	8005b88 <_fwalk_sglue+0x38>
 8005b80:	4629      	mov	r1, r5
 8005b82:	4638      	mov	r0, r7
 8005b84:	47c0      	blx	r8
 8005b86:	4306      	orrs	r6, r0
 8005b88:	3568      	adds	r5, #104	@ 0x68
 8005b8a:	e7e9      	b.n	8005b60 <_fwalk_sglue+0x10>

08005b8c <iprintf>:
 8005b8c:	b40f      	push	{r0, r1, r2, r3}
 8005b8e:	b507      	push	{r0, r1, r2, lr}
 8005b90:	4906      	ldr	r1, [pc, #24]	@ (8005bac <iprintf+0x20>)
 8005b92:	ab04      	add	r3, sp, #16
 8005b94:	6808      	ldr	r0, [r1, #0]
 8005b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b9a:	6881      	ldr	r1, [r0, #8]
 8005b9c:	9301      	str	r3, [sp, #4]
 8005b9e:	f001 fcc1 	bl	8007524 <_vfiprintf_r>
 8005ba2:	b003      	add	sp, #12
 8005ba4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ba8:	b004      	add	sp, #16
 8005baa:	4770      	bx	lr
 8005bac:	20000018 	.word	0x20000018

08005bb0 <_puts_r>:
 8005bb0:	6a03      	ldr	r3, [r0, #32]
 8005bb2:	b570      	push	{r4, r5, r6, lr}
 8005bb4:	4605      	mov	r5, r0
 8005bb6:	460e      	mov	r6, r1
 8005bb8:	6884      	ldr	r4, [r0, #8]
 8005bba:	b90b      	cbnz	r3, 8005bc0 <_puts_r+0x10>
 8005bbc:	f7ff ffb0 	bl	8005b20 <__sinit>
 8005bc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005bc2:	07db      	lsls	r3, r3, #31
 8005bc4:	d405      	bmi.n	8005bd2 <_puts_r+0x22>
 8005bc6:	89a3      	ldrh	r3, [r4, #12]
 8005bc8:	0598      	lsls	r0, r3, #22
 8005bca:	d402      	bmi.n	8005bd2 <_puts_r+0x22>
 8005bcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bce:	f000 f9a2 	bl	8005f16 <__retarget_lock_acquire_recursive>
 8005bd2:	89a3      	ldrh	r3, [r4, #12]
 8005bd4:	0719      	lsls	r1, r3, #28
 8005bd6:	d502      	bpl.n	8005bde <_puts_r+0x2e>
 8005bd8:	6923      	ldr	r3, [r4, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d135      	bne.n	8005c4a <_puts_r+0x9a>
 8005bde:	4621      	mov	r1, r4
 8005be0:	4628      	mov	r0, r5
 8005be2:	f000 f8c5 	bl	8005d70 <__swsetup_r>
 8005be6:	b380      	cbz	r0, 8005c4a <_puts_r+0x9a>
 8005be8:	f04f 35ff 	mov.w	r5, #4294967295
 8005bec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005bee:	07da      	lsls	r2, r3, #31
 8005bf0:	d405      	bmi.n	8005bfe <_puts_r+0x4e>
 8005bf2:	89a3      	ldrh	r3, [r4, #12]
 8005bf4:	059b      	lsls	r3, r3, #22
 8005bf6:	d402      	bmi.n	8005bfe <_puts_r+0x4e>
 8005bf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bfa:	f000 f98d 	bl	8005f18 <__retarget_lock_release_recursive>
 8005bfe:	4628      	mov	r0, r5
 8005c00:	bd70      	pop	{r4, r5, r6, pc}
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	da04      	bge.n	8005c10 <_puts_r+0x60>
 8005c06:	69a2      	ldr	r2, [r4, #24]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	dc17      	bgt.n	8005c3c <_puts_r+0x8c>
 8005c0c:	290a      	cmp	r1, #10
 8005c0e:	d015      	beq.n	8005c3c <_puts_r+0x8c>
 8005c10:	6823      	ldr	r3, [r4, #0]
 8005c12:	1c5a      	adds	r2, r3, #1
 8005c14:	6022      	str	r2, [r4, #0]
 8005c16:	7019      	strb	r1, [r3, #0]
 8005c18:	68a3      	ldr	r3, [r4, #8]
 8005c1a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005c1e:	3b01      	subs	r3, #1
 8005c20:	60a3      	str	r3, [r4, #8]
 8005c22:	2900      	cmp	r1, #0
 8005c24:	d1ed      	bne.n	8005c02 <_puts_r+0x52>
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	da11      	bge.n	8005c4e <_puts_r+0x9e>
 8005c2a:	4622      	mov	r2, r4
 8005c2c:	210a      	movs	r1, #10
 8005c2e:	4628      	mov	r0, r5
 8005c30:	f000 f85f 	bl	8005cf2 <__swbuf_r>
 8005c34:	3001      	adds	r0, #1
 8005c36:	d0d7      	beq.n	8005be8 <_puts_r+0x38>
 8005c38:	250a      	movs	r5, #10
 8005c3a:	e7d7      	b.n	8005bec <_puts_r+0x3c>
 8005c3c:	4622      	mov	r2, r4
 8005c3e:	4628      	mov	r0, r5
 8005c40:	f000 f857 	bl	8005cf2 <__swbuf_r>
 8005c44:	3001      	adds	r0, #1
 8005c46:	d1e7      	bne.n	8005c18 <_puts_r+0x68>
 8005c48:	e7ce      	b.n	8005be8 <_puts_r+0x38>
 8005c4a:	3e01      	subs	r6, #1
 8005c4c:	e7e4      	b.n	8005c18 <_puts_r+0x68>
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	1c5a      	adds	r2, r3, #1
 8005c52:	6022      	str	r2, [r4, #0]
 8005c54:	220a      	movs	r2, #10
 8005c56:	701a      	strb	r2, [r3, #0]
 8005c58:	e7ee      	b.n	8005c38 <_puts_r+0x88>
	...

08005c5c <puts>:
 8005c5c:	4b02      	ldr	r3, [pc, #8]	@ (8005c68 <puts+0xc>)
 8005c5e:	4601      	mov	r1, r0
 8005c60:	6818      	ldr	r0, [r3, #0]
 8005c62:	f7ff bfa5 	b.w	8005bb0 <_puts_r>
 8005c66:	bf00      	nop
 8005c68:	20000018 	.word	0x20000018

08005c6c <__sread>:
 8005c6c:	b510      	push	{r4, lr}
 8005c6e:	460c      	mov	r4, r1
 8005c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c74:	f000 f900 	bl	8005e78 <_read_r>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	bfab      	itete	ge
 8005c7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c7e:	89a3      	ldrhlt	r3, [r4, #12]
 8005c80:	181b      	addge	r3, r3, r0
 8005c82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c86:	bfac      	ite	ge
 8005c88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c8a:	81a3      	strhlt	r3, [r4, #12]
 8005c8c:	bd10      	pop	{r4, pc}

08005c8e <__swrite>:
 8005c8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c92:	461f      	mov	r7, r3
 8005c94:	898b      	ldrh	r3, [r1, #12]
 8005c96:	4605      	mov	r5, r0
 8005c98:	05db      	lsls	r3, r3, #23
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	4616      	mov	r6, r2
 8005c9e:	d505      	bpl.n	8005cac <__swrite+0x1e>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ca8:	f000 f8d4 	bl	8005e54 <_lseek_r>
 8005cac:	89a3      	ldrh	r3, [r4, #12]
 8005cae:	4632      	mov	r2, r6
 8005cb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cb4:	81a3      	strh	r3, [r4, #12]
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	463b      	mov	r3, r7
 8005cba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc2:	f000 b8eb 	b.w	8005e9c <_write_r>

08005cc6 <__sseek>:
 8005cc6:	b510      	push	{r4, lr}
 8005cc8:	460c      	mov	r4, r1
 8005cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cce:	f000 f8c1 	bl	8005e54 <_lseek_r>
 8005cd2:	1c43      	adds	r3, r0, #1
 8005cd4:	89a3      	ldrh	r3, [r4, #12]
 8005cd6:	bf15      	itete	ne
 8005cd8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005cda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005cde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ce2:	81a3      	strheq	r3, [r4, #12]
 8005ce4:	bf18      	it	ne
 8005ce6:	81a3      	strhne	r3, [r4, #12]
 8005ce8:	bd10      	pop	{r4, pc}

08005cea <__sclose>:
 8005cea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cee:	f000 b8a1 	b.w	8005e34 <_close_r>

08005cf2 <__swbuf_r>:
 8005cf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cf4:	460e      	mov	r6, r1
 8005cf6:	4614      	mov	r4, r2
 8005cf8:	4605      	mov	r5, r0
 8005cfa:	b118      	cbz	r0, 8005d04 <__swbuf_r+0x12>
 8005cfc:	6a03      	ldr	r3, [r0, #32]
 8005cfe:	b90b      	cbnz	r3, 8005d04 <__swbuf_r+0x12>
 8005d00:	f7ff ff0e 	bl	8005b20 <__sinit>
 8005d04:	69a3      	ldr	r3, [r4, #24]
 8005d06:	60a3      	str	r3, [r4, #8]
 8005d08:	89a3      	ldrh	r3, [r4, #12]
 8005d0a:	071a      	lsls	r2, r3, #28
 8005d0c:	d501      	bpl.n	8005d12 <__swbuf_r+0x20>
 8005d0e:	6923      	ldr	r3, [r4, #16]
 8005d10:	b943      	cbnz	r3, 8005d24 <__swbuf_r+0x32>
 8005d12:	4621      	mov	r1, r4
 8005d14:	4628      	mov	r0, r5
 8005d16:	f000 f82b 	bl	8005d70 <__swsetup_r>
 8005d1a:	b118      	cbz	r0, 8005d24 <__swbuf_r+0x32>
 8005d1c:	f04f 37ff 	mov.w	r7, #4294967295
 8005d20:	4638      	mov	r0, r7
 8005d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	6922      	ldr	r2, [r4, #16]
 8005d28:	b2f6      	uxtb	r6, r6
 8005d2a:	1a98      	subs	r0, r3, r2
 8005d2c:	6963      	ldr	r3, [r4, #20]
 8005d2e:	4637      	mov	r7, r6
 8005d30:	4283      	cmp	r3, r0
 8005d32:	dc05      	bgt.n	8005d40 <__swbuf_r+0x4e>
 8005d34:	4621      	mov	r1, r4
 8005d36:	4628      	mov	r0, r5
 8005d38:	f001 fd8c 	bl	8007854 <_fflush_r>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	d1ed      	bne.n	8005d1c <__swbuf_r+0x2a>
 8005d40:	68a3      	ldr	r3, [r4, #8]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	60a3      	str	r3, [r4, #8]
 8005d46:	6823      	ldr	r3, [r4, #0]
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	6022      	str	r2, [r4, #0]
 8005d4c:	701e      	strb	r6, [r3, #0]
 8005d4e:	6962      	ldr	r2, [r4, #20]
 8005d50:	1c43      	adds	r3, r0, #1
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d004      	beq.n	8005d60 <__swbuf_r+0x6e>
 8005d56:	89a3      	ldrh	r3, [r4, #12]
 8005d58:	07db      	lsls	r3, r3, #31
 8005d5a:	d5e1      	bpl.n	8005d20 <__swbuf_r+0x2e>
 8005d5c:	2e0a      	cmp	r6, #10
 8005d5e:	d1df      	bne.n	8005d20 <__swbuf_r+0x2e>
 8005d60:	4621      	mov	r1, r4
 8005d62:	4628      	mov	r0, r5
 8005d64:	f001 fd76 	bl	8007854 <_fflush_r>
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	d0d9      	beq.n	8005d20 <__swbuf_r+0x2e>
 8005d6c:	e7d6      	b.n	8005d1c <__swbuf_r+0x2a>
	...

08005d70 <__swsetup_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	4b29      	ldr	r3, [pc, #164]	@ (8005e18 <__swsetup_r+0xa8>)
 8005d74:	4605      	mov	r5, r0
 8005d76:	6818      	ldr	r0, [r3, #0]
 8005d78:	460c      	mov	r4, r1
 8005d7a:	b118      	cbz	r0, 8005d84 <__swsetup_r+0x14>
 8005d7c:	6a03      	ldr	r3, [r0, #32]
 8005d7e:	b90b      	cbnz	r3, 8005d84 <__swsetup_r+0x14>
 8005d80:	f7ff fece 	bl	8005b20 <__sinit>
 8005d84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d88:	0719      	lsls	r1, r3, #28
 8005d8a:	d422      	bmi.n	8005dd2 <__swsetup_r+0x62>
 8005d8c:	06da      	lsls	r2, r3, #27
 8005d8e:	d407      	bmi.n	8005da0 <__swsetup_r+0x30>
 8005d90:	2209      	movs	r2, #9
 8005d92:	602a      	str	r2, [r5, #0]
 8005d94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d98:	f04f 30ff 	mov.w	r0, #4294967295
 8005d9c:	81a3      	strh	r3, [r4, #12]
 8005d9e:	e033      	b.n	8005e08 <__swsetup_r+0x98>
 8005da0:	0758      	lsls	r0, r3, #29
 8005da2:	d512      	bpl.n	8005dca <__swsetup_r+0x5a>
 8005da4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005da6:	b141      	cbz	r1, 8005dba <__swsetup_r+0x4a>
 8005da8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005dac:	4299      	cmp	r1, r3
 8005dae:	d002      	beq.n	8005db6 <__swsetup_r+0x46>
 8005db0:	4628      	mov	r0, r5
 8005db2:	f000 ff11 	bl	8006bd8 <_free_r>
 8005db6:	2300      	movs	r3, #0
 8005db8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005dc0:	81a3      	strh	r3, [r4, #12]
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	6063      	str	r3, [r4, #4]
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	6023      	str	r3, [r4, #0]
 8005dca:	89a3      	ldrh	r3, [r4, #12]
 8005dcc:	f043 0308 	orr.w	r3, r3, #8
 8005dd0:	81a3      	strh	r3, [r4, #12]
 8005dd2:	6923      	ldr	r3, [r4, #16]
 8005dd4:	b94b      	cbnz	r3, 8005dea <__swsetup_r+0x7a>
 8005dd6:	89a3      	ldrh	r3, [r4, #12]
 8005dd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005de0:	d003      	beq.n	8005dea <__swsetup_r+0x7a>
 8005de2:	4621      	mov	r1, r4
 8005de4:	4628      	mov	r0, r5
 8005de6:	f001 fd82 	bl	80078ee <__smakebuf_r>
 8005dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dee:	f013 0201 	ands.w	r2, r3, #1
 8005df2:	d00a      	beq.n	8005e0a <__swsetup_r+0x9a>
 8005df4:	2200      	movs	r2, #0
 8005df6:	60a2      	str	r2, [r4, #8]
 8005df8:	6962      	ldr	r2, [r4, #20]
 8005dfa:	4252      	negs	r2, r2
 8005dfc:	61a2      	str	r2, [r4, #24]
 8005dfe:	6922      	ldr	r2, [r4, #16]
 8005e00:	b942      	cbnz	r2, 8005e14 <__swsetup_r+0xa4>
 8005e02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005e06:	d1c5      	bne.n	8005d94 <__swsetup_r+0x24>
 8005e08:	bd38      	pop	{r3, r4, r5, pc}
 8005e0a:	0799      	lsls	r1, r3, #30
 8005e0c:	bf58      	it	pl
 8005e0e:	6962      	ldrpl	r2, [r4, #20]
 8005e10:	60a2      	str	r2, [r4, #8]
 8005e12:	e7f4      	b.n	8005dfe <__swsetup_r+0x8e>
 8005e14:	2000      	movs	r0, #0
 8005e16:	e7f7      	b.n	8005e08 <__swsetup_r+0x98>
 8005e18:	20000018 	.word	0x20000018

08005e1c <memset>:
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	4402      	add	r2, r0
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d100      	bne.n	8005e26 <memset+0xa>
 8005e24:	4770      	bx	lr
 8005e26:	f803 1b01 	strb.w	r1, [r3], #1
 8005e2a:	e7f9      	b.n	8005e20 <memset+0x4>

08005e2c <_localeconv_r>:
 8005e2c:	4800      	ldr	r0, [pc, #0]	@ (8005e30 <_localeconv_r+0x4>)
 8005e2e:	4770      	bx	lr
 8005e30:	20000158 	.word	0x20000158

08005e34 <_close_r>:
 8005e34:	b538      	push	{r3, r4, r5, lr}
 8005e36:	2300      	movs	r3, #0
 8005e38:	4d05      	ldr	r5, [pc, #20]	@ (8005e50 <_close_r+0x1c>)
 8005e3a:	4604      	mov	r4, r0
 8005e3c:	4608      	mov	r0, r1
 8005e3e:	602b      	str	r3, [r5, #0]
 8005e40:	f7fc fa73 	bl	800232a <_close>
 8005e44:	1c43      	adds	r3, r0, #1
 8005e46:	d102      	bne.n	8005e4e <_close_r+0x1a>
 8005e48:	682b      	ldr	r3, [r5, #0]
 8005e4a:	b103      	cbz	r3, 8005e4e <_close_r+0x1a>
 8005e4c:	6023      	str	r3, [r4, #0]
 8005e4e:	bd38      	pop	{r3, r4, r5, pc}
 8005e50:	20000590 	.word	0x20000590

08005e54 <_lseek_r>:
 8005e54:	b538      	push	{r3, r4, r5, lr}
 8005e56:	4604      	mov	r4, r0
 8005e58:	4608      	mov	r0, r1
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	4d05      	ldr	r5, [pc, #20]	@ (8005e74 <_lseek_r+0x20>)
 8005e60:	602a      	str	r2, [r5, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	f7fc fa85 	bl	8002372 <_lseek>
 8005e68:	1c43      	adds	r3, r0, #1
 8005e6a:	d102      	bne.n	8005e72 <_lseek_r+0x1e>
 8005e6c:	682b      	ldr	r3, [r5, #0]
 8005e6e:	b103      	cbz	r3, 8005e72 <_lseek_r+0x1e>
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	bd38      	pop	{r3, r4, r5, pc}
 8005e74:	20000590 	.word	0x20000590

08005e78 <_read_r>:
 8005e78:	b538      	push	{r3, r4, r5, lr}
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	4611      	mov	r1, r2
 8005e80:	2200      	movs	r2, #0
 8005e82:	4d05      	ldr	r5, [pc, #20]	@ (8005e98 <_read_r+0x20>)
 8005e84:	602a      	str	r2, [r5, #0]
 8005e86:	461a      	mov	r2, r3
 8005e88:	f7fc fa32 	bl	80022f0 <_read>
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	d102      	bne.n	8005e96 <_read_r+0x1e>
 8005e90:	682b      	ldr	r3, [r5, #0]
 8005e92:	b103      	cbz	r3, 8005e96 <_read_r+0x1e>
 8005e94:	6023      	str	r3, [r4, #0]
 8005e96:	bd38      	pop	{r3, r4, r5, pc}
 8005e98:	20000590 	.word	0x20000590

08005e9c <_write_r>:
 8005e9c:	b538      	push	{r3, r4, r5, lr}
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	4608      	mov	r0, r1
 8005ea2:	4611      	mov	r1, r2
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	4d05      	ldr	r5, [pc, #20]	@ (8005ebc <_write_r+0x20>)
 8005ea8:	602a      	str	r2, [r5, #0]
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f7fb fc94 	bl	80017d8 <_write>
 8005eb0:	1c43      	adds	r3, r0, #1
 8005eb2:	d102      	bne.n	8005eba <_write_r+0x1e>
 8005eb4:	682b      	ldr	r3, [r5, #0]
 8005eb6:	b103      	cbz	r3, 8005eba <_write_r+0x1e>
 8005eb8:	6023      	str	r3, [r4, #0]
 8005eba:	bd38      	pop	{r3, r4, r5, pc}
 8005ebc:	20000590 	.word	0x20000590

08005ec0 <__errno>:
 8005ec0:	4b01      	ldr	r3, [pc, #4]	@ (8005ec8 <__errno+0x8>)
 8005ec2:	6818      	ldr	r0, [r3, #0]
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	20000018 	.word	0x20000018

08005ecc <__libc_init_array>:
 8005ecc:	b570      	push	{r4, r5, r6, lr}
 8005ece:	2600      	movs	r6, #0
 8005ed0:	4d0c      	ldr	r5, [pc, #48]	@ (8005f04 <__libc_init_array+0x38>)
 8005ed2:	4c0d      	ldr	r4, [pc, #52]	@ (8005f08 <__libc_init_array+0x3c>)
 8005ed4:	1b64      	subs	r4, r4, r5
 8005ed6:	10a4      	asrs	r4, r4, #2
 8005ed8:	42a6      	cmp	r6, r4
 8005eda:	d109      	bne.n	8005ef0 <__libc_init_array+0x24>
 8005edc:	f001 fe34 	bl	8007b48 <_init>
 8005ee0:	2600      	movs	r6, #0
 8005ee2:	4d0a      	ldr	r5, [pc, #40]	@ (8005f0c <__libc_init_array+0x40>)
 8005ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8005f10 <__libc_init_array+0x44>)
 8005ee6:	1b64      	subs	r4, r4, r5
 8005ee8:	10a4      	asrs	r4, r4, #2
 8005eea:	42a6      	cmp	r6, r4
 8005eec:	d105      	bne.n	8005efa <__libc_init_array+0x2e>
 8005eee:	bd70      	pop	{r4, r5, r6, pc}
 8005ef0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ef4:	4798      	blx	r3
 8005ef6:	3601      	adds	r6, #1
 8005ef8:	e7ee      	b.n	8005ed8 <__libc_init_array+0xc>
 8005efa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005efe:	4798      	blx	r3
 8005f00:	3601      	adds	r6, #1
 8005f02:	e7f2      	b.n	8005eea <__libc_init_array+0x1e>
 8005f04:	08008248 	.word	0x08008248
 8005f08:	08008248 	.word	0x08008248
 8005f0c:	08008248 	.word	0x08008248
 8005f10:	0800824c 	.word	0x0800824c

08005f14 <__retarget_lock_init_recursive>:
 8005f14:	4770      	bx	lr

08005f16 <__retarget_lock_acquire_recursive>:
 8005f16:	4770      	bx	lr

08005f18 <__retarget_lock_release_recursive>:
 8005f18:	4770      	bx	lr

08005f1a <memchr>:
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	b510      	push	{r4, lr}
 8005f1e:	b2c9      	uxtb	r1, r1
 8005f20:	4402      	add	r2, r0
 8005f22:	4293      	cmp	r3, r2
 8005f24:	4618      	mov	r0, r3
 8005f26:	d101      	bne.n	8005f2c <memchr+0x12>
 8005f28:	2000      	movs	r0, #0
 8005f2a:	e003      	b.n	8005f34 <memchr+0x1a>
 8005f2c:	7804      	ldrb	r4, [r0, #0]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	428c      	cmp	r4, r1
 8005f32:	d1f6      	bne.n	8005f22 <memchr+0x8>
 8005f34:	bd10      	pop	{r4, pc}

08005f36 <quorem>:
 8005f36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3a:	6903      	ldr	r3, [r0, #16]
 8005f3c:	690c      	ldr	r4, [r1, #16]
 8005f3e:	4607      	mov	r7, r0
 8005f40:	42a3      	cmp	r3, r4
 8005f42:	db7e      	blt.n	8006042 <quorem+0x10c>
 8005f44:	3c01      	subs	r4, #1
 8005f46:	00a3      	lsls	r3, r4, #2
 8005f48:	f100 0514 	add.w	r5, r0, #20
 8005f4c:	f101 0814 	add.w	r8, r1, #20
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f56:	9301      	str	r3, [sp, #4]
 8005f58:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f60:	3301      	adds	r3, #1
 8005f62:	429a      	cmp	r2, r3
 8005f64:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f6c:	d32e      	bcc.n	8005fcc <quorem+0x96>
 8005f6e:	f04f 0a00 	mov.w	sl, #0
 8005f72:	46c4      	mov	ip, r8
 8005f74:	46ae      	mov	lr, r5
 8005f76:	46d3      	mov	fp, sl
 8005f78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f7c:	b298      	uxth	r0, r3
 8005f7e:	fb06 a000 	mla	r0, r6, r0, sl
 8005f82:	0c1b      	lsrs	r3, r3, #16
 8005f84:	0c02      	lsrs	r2, r0, #16
 8005f86:	fb06 2303 	mla	r3, r6, r3, r2
 8005f8a:	f8de 2000 	ldr.w	r2, [lr]
 8005f8e:	b280      	uxth	r0, r0
 8005f90:	b292      	uxth	r2, r2
 8005f92:	1a12      	subs	r2, r2, r0
 8005f94:	445a      	add	r2, fp
 8005f96:	f8de 0000 	ldr.w	r0, [lr]
 8005f9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005fa4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005fa8:	b292      	uxth	r2, r2
 8005faa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005fae:	45e1      	cmp	r9, ip
 8005fb0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005fb4:	f84e 2b04 	str.w	r2, [lr], #4
 8005fb8:	d2de      	bcs.n	8005f78 <quorem+0x42>
 8005fba:	9b00      	ldr	r3, [sp, #0]
 8005fbc:	58eb      	ldr	r3, [r5, r3]
 8005fbe:	b92b      	cbnz	r3, 8005fcc <quorem+0x96>
 8005fc0:	9b01      	ldr	r3, [sp, #4]
 8005fc2:	3b04      	subs	r3, #4
 8005fc4:	429d      	cmp	r5, r3
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	d32f      	bcc.n	800602a <quorem+0xf4>
 8005fca:	613c      	str	r4, [r7, #16]
 8005fcc:	4638      	mov	r0, r7
 8005fce:	f001 f979 	bl	80072c4 <__mcmp>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	db25      	blt.n	8006022 <quorem+0xec>
 8005fd6:	4629      	mov	r1, r5
 8005fd8:	2000      	movs	r0, #0
 8005fda:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fde:	f8d1 c000 	ldr.w	ip, [r1]
 8005fe2:	fa1f fe82 	uxth.w	lr, r2
 8005fe6:	fa1f f38c 	uxth.w	r3, ip
 8005fea:	eba3 030e 	sub.w	r3, r3, lr
 8005fee:	4403      	add	r3, r0
 8005ff0:	0c12      	lsrs	r2, r2, #16
 8005ff2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005ff6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006000:	45c1      	cmp	r9, r8
 8006002:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006006:	f841 3b04 	str.w	r3, [r1], #4
 800600a:	d2e6      	bcs.n	8005fda <quorem+0xa4>
 800600c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006010:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006014:	b922      	cbnz	r2, 8006020 <quorem+0xea>
 8006016:	3b04      	subs	r3, #4
 8006018:	429d      	cmp	r5, r3
 800601a:	461a      	mov	r2, r3
 800601c:	d30b      	bcc.n	8006036 <quorem+0x100>
 800601e:	613c      	str	r4, [r7, #16]
 8006020:	3601      	adds	r6, #1
 8006022:	4630      	mov	r0, r6
 8006024:	b003      	add	sp, #12
 8006026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602a:	6812      	ldr	r2, [r2, #0]
 800602c:	3b04      	subs	r3, #4
 800602e:	2a00      	cmp	r2, #0
 8006030:	d1cb      	bne.n	8005fca <quorem+0x94>
 8006032:	3c01      	subs	r4, #1
 8006034:	e7c6      	b.n	8005fc4 <quorem+0x8e>
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	3b04      	subs	r3, #4
 800603a:	2a00      	cmp	r2, #0
 800603c:	d1ef      	bne.n	800601e <quorem+0xe8>
 800603e:	3c01      	subs	r4, #1
 8006040:	e7ea      	b.n	8006018 <quorem+0xe2>
 8006042:	2000      	movs	r0, #0
 8006044:	e7ee      	b.n	8006024 <quorem+0xee>
	...

08006048 <_dtoa_r>:
 8006048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800604c:	4614      	mov	r4, r2
 800604e:	461d      	mov	r5, r3
 8006050:	69c7      	ldr	r7, [r0, #28]
 8006052:	b097      	sub	sp, #92	@ 0x5c
 8006054:	4683      	mov	fp, r0
 8006056:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800605a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800605c:	b97f      	cbnz	r7, 800607e <_dtoa_r+0x36>
 800605e:	2010      	movs	r0, #16
 8006060:	f000 fe02 	bl	8006c68 <malloc>
 8006064:	4602      	mov	r2, r0
 8006066:	f8cb 001c 	str.w	r0, [fp, #28]
 800606a:	b920      	cbnz	r0, 8006076 <_dtoa_r+0x2e>
 800606c:	21ef      	movs	r1, #239	@ 0xef
 800606e:	4ba8      	ldr	r3, [pc, #672]	@ (8006310 <_dtoa_r+0x2c8>)
 8006070:	48a8      	ldr	r0, [pc, #672]	@ (8006314 <_dtoa_r+0x2cc>)
 8006072:	f001 fcb9 	bl	80079e8 <__assert_func>
 8006076:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800607a:	6007      	str	r7, [r0, #0]
 800607c:	60c7      	str	r7, [r0, #12]
 800607e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006082:	6819      	ldr	r1, [r3, #0]
 8006084:	b159      	cbz	r1, 800609e <_dtoa_r+0x56>
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	2301      	movs	r3, #1
 800608a:	4093      	lsls	r3, r2
 800608c:	604a      	str	r2, [r1, #4]
 800608e:	608b      	str	r3, [r1, #8]
 8006090:	4658      	mov	r0, fp
 8006092:	f000 fedf 	bl	8006e54 <_Bfree>
 8006096:	2200      	movs	r2, #0
 8006098:	f8db 301c 	ldr.w	r3, [fp, #28]
 800609c:	601a      	str	r2, [r3, #0]
 800609e:	1e2b      	subs	r3, r5, #0
 80060a0:	bfaf      	iteee	ge
 80060a2:	2300      	movge	r3, #0
 80060a4:	2201      	movlt	r2, #1
 80060a6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80060aa:	9303      	strlt	r3, [sp, #12]
 80060ac:	bfa8      	it	ge
 80060ae:	6033      	strge	r3, [r6, #0]
 80060b0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80060b4:	4b98      	ldr	r3, [pc, #608]	@ (8006318 <_dtoa_r+0x2d0>)
 80060b6:	bfb8      	it	lt
 80060b8:	6032      	strlt	r2, [r6, #0]
 80060ba:	ea33 0308 	bics.w	r3, r3, r8
 80060be:	d112      	bne.n	80060e6 <_dtoa_r+0x9e>
 80060c0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80060c4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80060cc:	4323      	orrs	r3, r4
 80060ce:	f000 8550 	beq.w	8006b72 <_dtoa_r+0xb2a>
 80060d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80060d4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800631c <_dtoa_r+0x2d4>
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 8552 	beq.w	8006b82 <_dtoa_r+0xb3a>
 80060de:	f10a 0303 	add.w	r3, sl, #3
 80060e2:	f000 bd4c 	b.w	8006b7e <_dtoa_r+0xb36>
 80060e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80060ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060f2:	2200      	movs	r2, #0
 80060f4:	2300      	movs	r3, #0
 80060f6:	f7fa fc93 	bl	8000a20 <__aeabi_dcmpeq>
 80060fa:	4607      	mov	r7, r0
 80060fc:	b158      	cbz	r0, 8006116 <_dtoa_r+0xce>
 80060fe:	2301      	movs	r3, #1
 8006100:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006106:	b113      	cbz	r3, 800610e <_dtoa_r+0xc6>
 8006108:	4b85      	ldr	r3, [pc, #532]	@ (8006320 <_dtoa_r+0x2d8>)
 800610a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800610c:	6013      	str	r3, [r2, #0]
 800610e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8006324 <_dtoa_r+0x2dc>
 8006112:	f000 bd36 	b.w	8006b82 <_dtoa_r+0xb3a>
 8006116:	ab14      	add	r3, sp, #80	@ 0x50
 8006118:	9301      	str	r3, [sp, #4]
 800611a:	ab15      	add	r3, sp, #84	@ 0x54
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	4658      	mov	r0, fp
 8006120:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006124:	f001 f97e 	bl	8007424 <__d2b>
 8006128:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800612c:	4681      	mov	r9, r0
 800612e:	2e00      	cmp	r6, #0
 8006130:	d077      	beq.n	8006222 <_dtoa_r+0x1da>
 8006132:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006136:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006138:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800613c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006140:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006144:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006148:	9712      	str	r7, [sp, #72]	@ 0x48
 800614a:	4619      	mov	r1, r3
 800614c:	2200      	movs	r2, #0
 800614e:	4b76      	ldr	r3, [pc, #472]	@ (8006328 <_dtoa_r+0x2e0>)
 8006150:	f7fa f846 	bl	80001e0 <__aeabi_dsub>
 8006154:	a368      	add	r3, pc, #416	@ (adr r3, 80062f8 <_dtoa_r+0x2b0>)
 8006156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615a:	f7fa f9f9 	bl	8000550 <__aeabi_dmul>
 800615e:	a368      	add	r3, pc, #416	@ (adr r3, 8006300 <_dtoa_r+0x2b8>)
 8006160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006164:	f7fa f83e 	bl	80001e4 <__adddf3>
 8006168:	4604      	mov	r4, r0
 800616a:	4630      	mov	r0, r6
 800616c:	460d      	mov	r5, r1
 800616e:	f7fa f985 	bl	800047c <__aeabi_i2d>
 8006172:	a365      	add	r3, pc, #404	@ (adr r3, 8006308 <_dtoa_r+0x2c0>)
 8006174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006178:	f7fa f9ea 	bl	8000550 <__aeabi_dmul>
 800617c:	4602      	mov	r2, r0
 800617e:	460b      	mov	r3, r1
 8006180:	4620      	mov	r0, r4
 8006182:	4629      	mov	r1, r5
 8006184:	f7fa f82e 	bl	80001e4 <__adddf3>
 8006188:	4604      	mov	r4, r0
 800618a:	460d      	mov	r5, r1
 800618c:	f7fa fc90 	bl	8000ab0 <__aeabi_d2iz>
 8006190:	2200      	movs	r2, #0
 8006192:	4607      	mov	r7, r0
 8006194:	2300      	movs	r3, #0
 8006196:	4620      	mov	r0, r4
 8006198:	4629      	mov	r1, r5
 800619a:	f7fa fc4b 	bl	8000a34 <__aeabi_dcmplt>
 800619e:	b140      	cbz	r0, 80061b2 <_dtoa_r+0x16a>
 80061a0:	4638      	mov	r0, r7
 80061a2:	f7fa f96b 	bl	800047c <__aeabi_i2d>
 80061a6:	4622      	mov	r2, r4
 80061a8:	462b      	mov	r3, r5
 80061aa:	f7fa fc39 	bl	8000a20 <__aeabi_dcmpeq>
 80061ae:	b900      	cbnz	r0, 80061b2 <_dtoa_r+0x16a>
 80061b0:	3f01      	subs	r7, #1
 80061b2:	2f16      	cmp	r7, #22
 80061b4:	d853      	bhi.n	800625e <_dtoa_r+0x216>
 80061b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061ba:	4b5c      	ldr	r3, [pc, #368]	@ (800632c <_dtoa_r+0x2e4>)
 80061bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c4:	f7fa fc36 	bl	8000a34 <__aeabi_dcmplt>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	d04a      	beq.n	8006262 <_dtoa_r+0x21a>
 80061cc:	2300      	movs	r3, #0
 80061ce:	3f01      	subs	r7, #1
 80061d0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80061d2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80061d4:	1b9b      	subs	r3, r3, r6
 80061d6:	1e5a      	subs	r2, r3, #1
 80061d8:	bf46      	itte	mi
 80061da:	f1c3 0801 	rsbmi	r8, r3, #1
 80061de:	2300      	movmi	r3, #0
 80061e0:	f04f 0800 	movpl.w	r8, #0
 80061e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80061e6:	bf48      	it	mi
 80061e8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80061ea:	2f00      	cmp	r7, #0
 80061ec:	db3b      	blt.n	8006266 <_dtoa_r+0x21e>
 80061ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061f0:	970e      	str	r7, [sp, #56]	@ 0x38
 80061f2:	443b      	add	r3, r7
 80061f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f6:	2300      	movs	r3, #0
 80061f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80061fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061fc:	2b09      	cmp	r3, #9
 80061fe:	d866      	bhi.n	80062ce <_dtoa_r+0x286>
 8006200:	2b05      	cmp	r3, #5
 8006202:	bfc4      	itt	gt
 8006204:	3b04      	subgt	r3, #4
 8006206:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006208:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800620a:	bfc8      	it	gt
 800620c:	2400      	movgt	r4, #0
 800620e:	f1a3 0302 	sub.w	r3, r3, #2
 8006212:	bfd8      	it	le
 8006214:	2401      	movle	r4, #1
 8006216:	2b03      	cmp	r3, #3
 8006218:	d864      	bhi.n	80062e4 <_dtoa_r+0x29c>
 800621a:	e8df f003 	tbb	[pc, r3]
 800621e:	382b      	.short	0x382b
 8006220:	5636      	.short	0x5636
 8006222:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006226:	441e      	add	r6, r3
 8006228:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800622c:	2b20      	cmp	r3, #32
 800622e:	bfc1      	itttt	gt
 8006230:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006234:	fa08 f803 	lslgt.w	r8, r8, r3
 8006238:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800623c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006240:	bfd6      	itet	le
 8006242:	f1c3 0320 	rsble	r3, r3, #32
 8006246:	ea48 0003 	orrgt.w	r0, r8, r3
 800624a:	fa04 f003 	lslle.w	r0, r4, r3
 800624e:	f7fa f905 	bl	800045c <__aeabi_ui2d>
 8006252:	2201      	movs	r2, #1
 8006254:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006258:	3e01      	subs	r6, #1
 800625a:	9212      	str	r2, [sp, #72]	@ 0x48
 800625c:	e775      	b.n	800614a <_dtoa_r+0x102>
 800625e:	2301      	movs	r3, #1
 8006260:	e7b6      	b.n	80061d0 <_dtoa_r+0x188>
 8006262:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006264:	e7b5      	b.n	80061d2 <_dtoa_r+0x18a>
 8006266:	427b      	negs	r3, r7
 8006268:	930a      	str	r3, [sp, #40]	@ 0x28
 800626a:	2300      	movs	r3, #0
 800626c:	eba8 0807 	sub.w	r8, r8, r7
 8006270:	930e      	str	r3, [sp, #56]	@ 0x38
 8006272:	e7c2      	b.n	80061fa <_dtoa_r+0x1b2>
 8006274:	2300      	movs	r3, #0
 8006276:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006278:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800627a:	2b00      	cmp	r3, #0
 800627c:	dc35      	bgt.n	80062ea <_dtoa_r+0x2a2>
 800627e:	2301      	movs	r3, #1
 8006280:	461a      	mov	r2, r3
 8006282:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006286:	9221      	str	r2, [sp, #132]	@ 0x84
 8006288:	e00b      	b.n	80062a2 <_dtoa_r+0x25a>
 800628a:	2301      	movs	r3, #1
 800628c:	e7f3      	b.n	8006276 <_dtoa_r+0x22e>
 800628e:	2300      	movs	r3, #0
 8006290:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006292:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006294:	18fb      	adds	r3, r7, r3
 8006296:	9308      	str	r3, [sp, #32]
 8006298:	3301      	adds	r3, #1
 800629a:	2b01      	cmp	r3, #1
 800629c:	9307      	str	r3, [sp, #28]
 800629e:	bfb8      	it	lt
 80062a0:	2301      	movlt	r3, #1
 80062a2:	2100      	movs	r1, #0
 80062a4:	2204      	movs	r2, #4
 80062a6:	f8db 001c 	ldr.w	r0, [fp, #28]
 80062aa:	f102 0514 	add.w	r5, r2, #20
 80062ae:	429d      	cmp	r5, r3
 80062b0:	d91f      	bls.n	80062f2 <_dtoa_r+0x2aa>
 80062b2:	6041      	str	r1, [r0, #4]
 80062b4:	4658      	mov	r0, fp
 80062b6:	f000 fd8d 	bl	8006dd4 <_Balloc>
 80062ba:	4682      	mov	sl, r0
 80062bc:	2800      	cmp	r0, #0
 80062be:	d139      	bne.n	8006334 <_dtoa_r+0x2ec>
 80062c0:	4602      	mov	r2, r0
 80062c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80062c6:	4b1a      	ldr	r3, [pc, #104]	@ (8006330 <_dtoa_r+0x2e8>)
 80062c8:	e6d2      	b.n	8006070 <_dtoa_r+0x28>
 80062ca:	2301      	movs	r3, #1
 80062cc:	e7e0      	b.n	8006290 <_dtoa_r+0x248>
 80062ce:	2401      	movs	r4, #1
 80062d0:	2300      	movs	r3, #0
 80062d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80062d4:	9320      	str	r3, [sp, #128]	@ 0x80
 80062d6:	f04f 33ff 	mov.w	r3, #4294967295
 80062da:	2200      	movs	r2, #0
 80062dc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80062e0:	2312      	movs	r3, #18
 80062e2:	e7d0      	b.n	8006286 <_dtoa_r+0x23e>
 80062e4:	2301      	movs	r3, #1
 80062e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062e8:	e7f5      	b.n	80062d6 <_dtoa_r+0x28e>
 80062ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062ec:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80062f0:	e7d7      	b.n	80062a2 <_dtoa_r+0x25a>
 80062f2:	3101      	adds	r1, #1
 80062f4:	0052      	lsls	r2, r2, #1
 80062f6:	e7d8      	b.n	80062aa <_dtoa_r+0x262>
 80062f8:	636f4361 	.word	0x636f4361
 80062fc:	3fd287a7 	.word	0x3fd287a7
 8006300:	8b60c8b3 	.word	0x8b60c8b3
 8006304:	3fc68a28 	.word	0x3fc68a28
 8006308:	509f79fb 	.word	0x509f79fb
 800630c:	3fd34413 	.word	0x3fd34413
 8006310:	08007f11 	.word	0x08007f11
 8006314:	08007f28 	.word	0x08007f28
 8006318:	7ff00000 	.word	0x7ff00000
 800631c:	08007f0d 	.word	0x08007f0d
 8006320:	08007ee1 	.word	0x08007ee1
 8006324:	08007ee0 	.word	0x08007ee0
 8006328:	3ff80000 	.word	0x3ff80000
 800632c:	08008020 	.word	0x08008020
 8006330:	08007f80 	.word	0x08007f80
 8006334:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006338:	6018      	str	r0, [r3, #0]
 800633a:	9b07      	ldr	r3, [sp, #28]
 800633c:	2b0e      	cmp	r3, #14
 800633e:	f200 80a4 	bhi.w	800648a <_dtoa_r+0x442>
 8006342:	2c00      	cmp	r4, #0
 8006344:	f000 80a1 	beq.w	800648a <_dtoa_r+0x442>
 8006348:	2f00      	cmp	r7, #0
 800634a:	dd33      	ble.n	80063b4 <_dtoa_r+0x36c>
 800634c:	4b86      	ldr	r3, [pc, #536]	@ (8006568 <_dtoa_r+0x520>)
 800634e:	f007 020f 	and.w	r2, r7, #15
 8006352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006356:	05f8      	lsls	r0, r7, #23
 8006358:	e9d3 3400 	ldrd	r3, r4, [r3]
 800635c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006360:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006364:	d516      	bpl.n	8006394 <_dtoa_r+0x34c>
 8006366:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800636a:	4b80      	ldr	r3, [pc, #512]	@ (800656c <_dtoa_r+0x524>)
 800636c:	2603      	movs	r6, #3
 800636e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006372:	f7fa fa17 	bl	80007a4 <__aeabi_ddiv>
 8006376:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800637a:	f004 040f 	and.w	r4, r4, #15
 800637e:	4d7b      	ldr	r5, [pc, #492]	@ (800656c <_dtoa_r+0x524>)
 8006380:	b954      	cbnz	r4, 8006398 <_dtoa_r+0x350>
 8006382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800638a:	f7fa fa0b 	bl	80007a4 <__aeabi_ddiv>
 800638e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006392:	e028      	b.n	80063e6 <_dtoa_r+0x39e>
 8006394:	2602      	movs	r6, #2
 8006396:	e7f2      	b.n	800637e <_dtoa_r+0x336>
 8006398:	07e1      	lsls	r1, r4, #31
 800639a:	d508      	bpl.n	80063ae <_dtoa_r+0x366>
 800639c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063a4:	f7fa f8d4 	bl	8000550 <__aeabi_dmul>
 80063a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063ac:	3601      	adds	r6, #1
 80063ae:	1064      	asrs	r4, r4, #1
 80063b0:	3508      	adds	r5, #8
 80063b2:	e7e5      	b.n	8006380 <_dtoa_r+0x338>
 80063b4:	f000 80d2 	beq.w	800655c <_dtoa_r+0x514>
 80063b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063bc:	427c      	negs	r4, r7
 80063be:	4b6a      	ldr	r3, [pc, #424]	@ (8006568 <_dtoa_r+0x520>)
 80063c0:	f004 020f 	and.w	r2, r4, #15
 80063c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063cc:	f7fa f8c0 	bl	8000550 <__aeabi_dmul>
 80063d0:	2602      	movs	r6, #2
 80063d2:	2300      	movs	r3, #0
 80063d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063d8:	4d64      	ldr	r5, [pc, #400]	@ (800656c <_dtoa_r+0x524>)
 80063da:	1124      	asrs	r4, r4, #4
 80063dc:	2c00      	cmp	r4, #0
 80063de:	f040 80b2 	bne.w	8006546 <_dtoa_r+0x4fe>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1d3      	bne.n	800638e <_dtoa_r+0x346>
 80063e6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80063ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f000 80b7 	beq.w	8006560 <_dtoa_r+0x518>
 80063f2:	2200      	movs	r2, #0
 80063f4:	4620      	mov	r0, r4
 80063f6:	4629      	mov	r1, r5
 80063f8:	4b5d      	ldr	r3, [pc, #372]	@ (8006570 <_dtoa_r+0x528>)
 80063fa:	f7fa fb1b 	bl	8000a34 <__aeabi_dcmplt>
 80063fe:	2800      	cmp	r0, #0
 8006400:	f000 80ae 	beq.w	8006560 <_dtoa_r+0x518>
 8006404:	9b07      	ldr	r3, [sp, #28]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 80aa 	beq.w	8006560 <_dtoa_r+0x518>
 800640c:	9b08      	ldr	r3, [sp, #32]
 800640e:	2b00      	cmp	r3, #0
 8006410:	dd37      	ble.n	8006482 <_dtoa_r+0x43a>
 8006412:	1e7b      	subs	r3, r7, #1
 8006414:	4620      	mov	r0, r4
 8006416:	9304      	str	r3, [sp, #16]
 8006418:	2200      	movs	r2, #0
 800641a:	4629      	mov	r1, r5
 800641c:	4b55      	ldr	r3, [pc, #340]	@ (8006574 <_dtoa_r+0x52c>)
 800641e:	f7fa f897 	bl	8000550 <__aeabi_dmul>
 8006422:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006426:	9c08      	ldr	r4, [sp, #32]
 8006428:	3601      	adds	r6, #1
 800642a:	4630      	mov	r0, r6
 800642c:	f7fa f826 	bl	800047c <__aeabi_i2d>
 8006430:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006434:	f7fa f88c 	bl	8000550 <__aeabi_dmul>
 8006438:	2200      	movs	r2, #0
 800643a:	4b4f      	ldr	r3, [pc, #316]	@ (8006578 <_dtoa_r+0x530>)
 800643c:	f7f9 fed2 	bl	80001e4 <__adddf3>
 8006440:	4605      	mov	r5, r0
 8006442:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006446:	2c00      	cmp	r4, #0
 8006448:	f040 809a 	bne.w	8006580 <_dtoa_r+0x538>
 800644c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006450:	2200      	movs	r2, #0
 8006452:	4b4a      	ldr	r3, [pc, #296]	@ (800657c <_dtoa_r+0x534>)
 8006454:	f7f9 fec4 	bl	80001e0 <__aeabi_dsub>
 8006458:	4602      	mov	r2, r0
 800645a:	460b      	mov	r3, r1
 800645c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006460:	462a      	mov	r2, r5
 8006462:	4633      	mov	r3, r6
 8006464:	f7fa fb04 	bl	8000a70 <__aeabi_dcmpgt>
 8006468:	2800      	cmp	r0, #0
 800646a:	f040 828e 	bne.w	800698a <_dtoa_r+0x942>
 800646e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006472:	462a      	mov	r2, r5
 8006474:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006478:	f7fa fadc 	bl	8000a34 <__aeabi_dcmplt>
 800647c:	2800      	cmp	r0, #0
 800647e:	f040 8127 	bne.w	80066d0 <_dtoa_r+0x688>
 8006482:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006486:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800648a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800648c:	2b00      	cmp	r3, #0
 800648e:	f2c0 8163 	blt.w	8006758 <_dtoa_r+0x710>
 8006492:	2f0e      	cmp	r7, #14
 8006494:	f300 8160 	bgt.w	8006758 <_dtoa_r+0x710>
 8006498:	4b33      	ldr	r3, [pc, #204]	@ (8006568 <_dtoa_r+0x520>)
 800649a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800649e:	e9d3 3400 	ldrd	r3, r4, [r3]
 80064a2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80064a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	da03      	bge.n	80064b4 <_dtoa_r+0x46c>
 80064ac:	9b07      	ldr	r3, [sp, #28]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f340 8100 	ble.w	80066b4 <_dtoa_r+0x66c>
 80064b4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80064b8:	4656      	mov	r6, sl
 80064ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064be:	4620      	mov	r0, r4
 80064c0:	4629      	mov	r1, r5
 80064c2:	f7fa f96f 	bl	80007a4 <__aeabi_ddiv>
 80064c6:	f7fa faf3 	bl	8000ab0 <__aeabi_d2iz>
 80064ca:	4680      	mov	r8, r0
 80064cc:	f7f9 ffd6 	bl	800047c <__aeabi_i2d>
 80064d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064d4:	f7fa f83c 	bl	8000550 <__aeabi_dmul>
 80064d8:	4602      	mov	r2, r0
 80064da:	460b      	mov	r3, r1
 80064dc:	4620      	mov	r0, r4
 80064de:	4629      	mov	r1, r5
 80064e0:	f7f9 fe7e 	bl	80001e0 <__aeabi_dsub>
 80064e4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80064e8:	9d07      	ldr	r5, [sp, #28]
 80064ea:	f806 4b01 	strb.w	r4, [r6], #1
 80064ee:	eba6 040a 	sub.w	r4, r6, sl
 80064f2:	42a5      	cmp	r5, r4
 80064f4:	4602      	mov	r2, r0
 80064f6:	460b      	mov	r3, r1
 80064f8:	f040 8116 	bne.w	8006728 <_dtoa_r+0x6e0>
 80064fc:	f7f9 fe72 	bl	80001e4 <__adddf3>
 8006500:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006504:	4604      	mov	r4, r0
 8006506:	460d      	mov	r5, r1
 8006508:	f7fa fab2 	bl	8000a70 <__aeabi_dcmpgt>
 800650c:	2800      	cmp	r0, #0
 800650e:	f040 80f8 	bne.w	8006702 <_dtoa_r+0x6ba>
 8006512:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006516:	4620      	mov	r0, r4
 8006518:	4629      	mov	r1, r5
 800651a:	f7fa fa81 	bl	8000a20 <__aeabi_dcmpeq>
 800651e:	b118      	cbz	r0, 8006528 <_dtoa_r+0x4e0>
 8006520:	f018 0f01 	tst.w	r8, #1
 8006524:	f040 80ed 	bne.w	8006702 <_dtoa_r+0x6ba>
 8006528:	4649      	mov	r1, r9
 800652a:	4658      	mov	r0, fp
 800652c:	f000 fc92 	bl	8006e54 <_Bfree>
 8006530:	2300      	movs	r3, #0
 8006532:	7033      	strb	r3, [r6, #0]
 8006534:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006536:	3701      	adds	r7, #1
 8006538:	601f      	str	r7, [r3, #0]
 800653a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800653c:	2b00      	cmp	r3, #0
 800653e:	f000 8320 	beq.w	8006b82 <_dtoa_r+0xb3a>
 8006542:	601e      	str	r6, [r3, #0]
 8006544:	e31d      	b.n	8006b82 <_dtoa_r+0xb3a>
 8006546:	07e2      	lsls	r2, r4, #31
 8006548:	d505      	bpl.n	8006556 <_dtoa_r+0x50e>
 800654a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800654e:	f7f9 ffff 	bl	8000550 <__aeabi_dmul>
 8006552:	2301      	movs	r3, #1
 8006554:	3601      	adds	r6, #1
 8006556:	1064      	asrs	r4, r4, #1
 8006558:	3508      	adds	r5, #8
 800655a:	e73f      	b.n	80063dc <_dtoa_r+0x394>
 800655c:	2602      	movs	r6, #2
 800655e:	e742      	b.n	80063e6 <_dtoa_r+0x39e>
 8006560:	9c07      	ldr	r4, [sp, #28]
 8006562:	9704      	str	r7, [sp, #16]
 8006564:	e761      	b.n	800642a <_dtoa_r+0x3e2>
 8006566:	bf00      	nop
 8006568:	08008020 	.word	0x08008020
 800656c:	08007ff8 	.word	0x08007ff8
 8006570:	3ff00000 	.word	0x3ff00000
 8006574:	40240000 	.word	0x40240000
 8006578:	401c0000 	.word	0x401c0000
 800657c:	40140000 	.word	0x40140000
 8006580:	4b70      	ldr	r3, [pc, #448]	@ (8006744 <_dtoa_r+0x6fc>)
 8006582:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006584:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006588:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800658c:	4454      	add	r4, sl
 800658e:	2900      	cmp	r1, #0
 8006590:	d045      	beq.n	800661e <_dtoa_r+0x5d6>
 8006592:	2000      	movs	r0, #0
 8006594:	496c      	ldr	r1, [pc, #432]	@ (8006748 <_dtoa_r+0x700>)
 8006596:	f7fa f905 	bl	80007a4 <__aeabi_ddiv>
 800659a:	4633      	mov	r3, r6
 800659c:	462a      	mov	r2, r5
 800659e:	f7f9 fe1f 	bl	80001e0 <__aeabi_dsub>
 80065a2:	4656      	mov	r6, sl
 80065a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ac:	f7fa fa80 	bl	8000ab0 <__aeabi_d2iz>
 80065b0:	4605      	mov	r5, r0
 80065b2:	f7f9 ff63 	bl	800047c <__aeabi_i2d>
 80065b6:	4602      	mov	r2, r0
 80065b8:	460b      	mov	r3, r1
 80065ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065be:	f7f9 fe0f 	bl	80001e0 <__aeabi_dsub>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
 80065c6:	3530      	adds	r5, #48	@ 0x30
 80065c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80065d0:	f806 5b01 	strb.w	r5, [r6], #1
 80065d4:	f7fa fa2e 	bl	8000a34 <__aeabi_dcmplt>
 80065d8:	2800      	cmp	r0, #0
 80065da:	d163      	bne.n	80066a4 <_dtoa_r+0x65c>
 80065dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065e0:	2000      	movs	r0, #0
 80065e2:	495a      	ldr	r1, [pc, #360]	@ (800674c <_dtoa_r+0x704>)
 80065e4:	f7f9 fdfc 	bl	80001e0 <__aeabi_dsub>
 80065e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80065ec:	f7fa fa22 	bl	8000a34 <__aeabi_dcmplt>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	f040 8087 	bne.w	8006704 <_dtoa_r+0x6bc>
 80065f6:	42a6      	cmp	r6, r4
 80065f8:	f43f af43 	beq.w	8006482 <_dtoa_r+0x43a>
 80065fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006600:	2200      	movs	r2, #0
 8006602:	4b53      	ldr	r3, [pc, #332]	@ (8006750 <_dtoa_r+0x708>)
 8006604:	f7f9 ffa4 	bl	8000550 <__aeabi_dmul>
 8006608:	2200      	movs	r2, #0
 800660a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800660e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006612:	4b4f      	ldr	r3, [pc, #316]	@ (8006750 <_dtoa_r+0x708>)
 8006614:	f7f9 ff9c 	bl	8000550 <__aeabi_dmul>
 8006618:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800661c:	e7c4      	b.n	80065a8 <_dtoa_r+0x560>
 800661e:	4631      	mov	r1, r6
 8006620:	4628      	mov	r0, r5
 8006622:	f7f9 ff95 	bl	8000550 <__aeabi_dmul>
 8006626:	4656      	mov	r6, sl
 8006628:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800662c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800662e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006632:	f7fa fa3d 	bl	8000ab0 <__aeabi_d2iz>
 8006636:	4605      	mov	r5, r0
 8006638:	f7f9 ff20 	bl	800047c <__aeabi_i2d>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006644:	f7f9 fdcc 	bl	80001e0 <__aeabi_dsub>
 8006648:	4602      	mov	r2, r0
 800664a:	460b      	mov	r3, r1
 800664c:	3530      	adds	r5, #48	@ 0x30
 800664e:	f806 5b01 	strb.w	r5, [r6], #1
 8006652:	42a6      	cmp	r6, r4
 8006654:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006658:	f04f 0200 	mov.w	r2, #0
 800665c:	d124      	bne.n	80066a8 <_dtoa_r+0x660>
 800665e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006662:	4b39      	ldr	r3, [pc, #228]	@ (8006748 <_dtoa_r+0x700>)
 8006664:	f7f9 fdbe 	bl	80001e4 <__adddf3>
 8006668:	4602      	mov	r2, r0
 800666a:	460b      	mov	r3, r1
 800666c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006670:	f7fa f9fe 	bl	8000a70 <__aeabi_dcmpgt>
 8006674:	2800      	cmp	r0, #0
 8006676:	d145      	bne.n	8006704 <_dtoa_r+0x6bc>
 8006678:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800667c:	2000      	movs	r0, #0
 800667e:	4932      	ldr	r1, [pc, #200]	@ (8006748 <_dtoa_r+0x700>)
 8006680:	f7f9 fdae 	bl	80001e0 <__aeabi_dsub>
 8006684:	4602      	mov	r2, r0
 8006686:	460b      	mov	r3, r1
 8006688:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800668c:	f7fa f9d2 	bl	8000a34 <__aeabi_dcmplt>
 8006690:	2800      	cmp	r0, #0
 8006692:	f43f aef6 	beq.w	8006482 <_dtoa_r+0x43a>
 8006696:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006698:	1e73      	subs	r3, r6, #1
 800669a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800669c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80066a0:	2b30      	cmp	r3, #48	@ 0x30
 80066a2:	d0f8      	beq.n	8006696 <_dtoa_r+0x64e>
 80066a4:	9f04      	ldr	r7, [sp, #16]
 80066a6:	e73f      	b.n	8006528 <_dtoa_r+0x4e0>
 80066a8:	4b29      	ldr	r3, [pc, #164]	@ (8006750 <_dtoa_r+0x708>)
 80066aa:	f7f9 ff51 	bl	8000550 <__aeabi_dmul>
 80066ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066b2:	e7bc      	b.n	800662e <_dtoa_r+0x5e6>
 80066b4:	d10c      	bne.n	80066d0 <_dtoa_r+0x688>
 80066b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ba:	2200      	movs	r2, #0
 80066bc:	4b25      	ldr	r3, [pc, #148]	@ (8006754 <_dtoa_r+0x70c>)
 80066be:	f7f9 ff47 	bl	8000550 <__aeabi_dmul>
 80066c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066c6:	f7fa f9c9 	bl	8000a5c <__aeabi_dcmpge>
 80066ca:	2800      	cmp	r0, #0
 80066cc:	f000 815b 	beq.w	8006986 <_dtoa_r+0x93e>
 80066d0:	2400      	movs	r4, #0
 80066d2:	4625      	mov	r5, r4
 80066d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066d6:	4656      	mov	r6, sl
 80066d8:	43db      	mvns	r3, r3
 80066da:	9304      	str	r3, [sp, #16]
 80066dc:	2700      	movs	r7, #0
 80066de:	4621      	mov	r1, r4
 80066e0:	4658      	mov	r0, fp
 80066e2:	f000 fbb7 	bl	8006e54 <_Bfree>
 80066e6:	2d00      	cmp	r5, #0
 80066e8:	d0dc      	beq.n	80066a4 <_dtoa_r+0x65c>
 80066ea:	b12f      	cbz	r7, 80066f8 <_dtoa_r+0x6b0>
 80066ec:	42af      	cmp	r7, r5
 80066ee:	d003      	beq.n	80066f8 <_dtoa_r+0x6b0>
 80066f0:	4639      	mov	r1, r7
 80066f2:	4658      	mov	r0, fp
 80066f4:	f000 fbae 	bl	8006e54 <_Bfree>
 80066f8:	4629      	mov	r1, r5
 80066fa:	4658      	mov	r0, fp
 80066fc:	f000 fbaa 	bl	8006e54 <_Bfree>
 8006700:	e7d0      	b.n	80066a4 <_dtoa_r+0x65c>
 8006702:	9704      	str	r7, [sp, #16]
 8006704:	4633      	mov	r3, r6
 8006706:	461e      	mov	r6, r3
 8006708:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800670c:	2a39      	cmp	r2, #57	@ 0x39
 800670e:	d107      	bne.n	8006720 <_dtoa_r+0x6d8>
 8006710:	459a      	cmp	sl, r3
 8006712:	d1f8      	bne.n	8006706 <_dtoa_r+0x6be>
 8006714:	9a04      	ldr	r2, [sp, #16]
 8006716:	3201      	adds	r2, #1
 8006718:	9204      	str	r2, [sp, #16]
 800671a:	2230      	movs	r2, #48	@ 0x30
 800671c:	f88a 2000 	strb.w	r2, [sl]
 8006720:	781a      	ldrb	r2, [r3, #0]
 8006722:	3201      	adds	r2, #1
 8006724:	701a      	strb	r2, [r3, #0]
 8006726:	e7bd      	b.n	80066a4 <_dtoa_r+0x65c>
 8006728:	2200      	movs	r2, #0
 800672a:	4b09      	ldr	r3, [pc, #36]	@ (8006750 <_dtoa_r+0x708>)
 800672c:	f7f9 ff10 	bl	8000550 <__aeabi_dmul>
 8006730:	2200      	movs	r2, #0
 8006732:	2300      	movs	r3, #0
 8006734:	4604      	mov	r4, r0
 8006736:	460d      	mov	r5, r1
 8006738:	f7fa f972 	bl	8000a20 <__aeabi_dcmpeq>
 800673c:	2800      	cmp	r0, #0
 800673e:	f43f aebc 	beq.w	80064ba <_dtoa_r+0x472>
 8006742:	e6f1      	b.n	8006528 <_dtoa_r+0x4e0>
 8006744:	08008020 	.word	0x08008020
 8006748:	3fe00000 	.word	0x3fe00000
 800674c:	3ff00000 	.word	0x3ff00000
 8006750:	40240000 	.word	0x40240000
 8006754:	40140000 	.word	0x40140000
 8006758:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800675a:	2a00      	cmp	r2, #0
 800675c:	f000 80db 	beq.w	8006916 <_dtoa_r+0x8ce>
 8006760:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006762:	2a01      	cmp	r2, #1
 8006764:	f300 80bf 	bgt.w	80068e6 <_dtoa_r+0x89e>
 8006768:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800676a:	2a00      	cmp	r2, #0
 800676c:	f000 80b7 	beq.w	80068de <_dtoa_r+0x896>
 8006770:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006774:	4646      	mov	r6, r8
 8006776:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006778:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800677a:	2101      	movs	r1, #1
 800677c:	441a      	add	r2, r3
 800677e:	4658      	mov	r0, fp
 8006780:	4498      	add	r8, r3
 8006782:	9209      	str	r2, [sp, #36]	@ 0x24
 8006784:	f000 fc1a 	bl	8006fbc <__i2b>
 8006788:	4605      	mov	r5, r0
 800678a:	b15e      	cbz	r6, 80067a4 <_dtoa_r+0x75c>
 800678c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800678e:	2b00      	cmp	r3, #0
 8006790:	dd08      	ble.n	80067a4 <_dtoa_r+0x75c>
 8006792:	42b3      	cmp	r3, r6
 8006794:	bfa8      	it	ge
 8006796:	4633      	movge	r3, r6
 8006798:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800679a:	eba8 0803 	sub.w	r8, r8, r3
 800679e:	1af6      	subs	r6, r6, r3
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80067a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067a6:	b1f3      	cbz	r3, 80067e6 <_dtoa_r+0x79e>
 80067a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 80b7 	beq.w	800691e <_dtoa_r+0x8d6>
 80067b0:	b18c      	cbz	r4, 80067d6 <_dtoa_r+0x78e>
 80067b2:	4629      	mov	r1, r5
 80067b4:	4622      	mov	r2, r4
 80067b6:	4658      	mov	r0, fp
 80067b8:	f000 fcbe 	bl	8007138 <__pow5mult>
 80067bc:	464a      	mov	r2, r9
 80067be:	4601      	mov	r1, r0
 80067c0:	4605      	mov	r5, r0
 80067c2:	4658      	mov	r0, fp
 80067c4:	f000 fc10 	bl	8006fe8 <__multiply>
 80067c8:	4649      	mov	r1, r9
 80067ca:	9004      	str	r0, [sp, #16]
 80067cc:	4658      	mov	r0, fp
 80067ce:	f000 fb41 	bl	8006e54 <_Bfree>
 80067d2:	9b04      	ldr	r3, [sp, #16]
 80067d4:	4699      	mov	r9, r3
 80067d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067d8:	1b1a      	subs	r2, r3, r4
 80067da:	d004      	beq.n	80067e6 <_dtoa_r+0x79e>
 80067dc:	4649      	mov	r1, r9
 80067de:	4658      	mov	r0, fp
 80067e0:	f000 fcaa 	bl	8007138 <__pow5mult>
 80067e4:	4681      	mov	r9, r0
 80067e6:	2101      	movs	r1, #1
 80067e8:	4658      	mov	r0, fp
 80067ea:	f000 fbe7 	bl	8006fbc <__i2b>
 80067ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067f0:	4604      	mov	r4, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 81c9 	beq.w	8006b8a <_dtoa_r+0xb42>
 80067f8:	461a      	mov	r2, r3
 80067fa:	4601      	mov	r1, r0
 80067fc:	4658      	mov	r0, fp
 80067fe:	f000 fc9b 	bl	8007138 <__pow5mult>
 8006802:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006804:	4604      	mov	r4, r0
 8006806:	2b01      	cmp	r3, #1
 8006808:	f300 808f 	bgt.w	800692a <_dtoa_r+0x8e2>
 800680c:	9b02      	ldr	r3, [sp, #8]
 800680e:	2b00      	cmp	r3, #0
 8006810:	f040 8087 	bne.w	8006922 <_dtoa_r+0x8da>
 8006814:	9b03      	ldr	r3, [sp, #12]
 8006816:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800681a:	2b00      	cmp	r3, #0
 800681c:	f040 8083 	bne.w	8006926 <_dtoa_r+0x8de>
 8006820:	9b03      	ldr	r3, [sp, #12]
 8006822:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006826:	0d1b      	lsrs	r3, r3, #20
 8006828:	051b      	lsls	r3, r3, #20
 800682a:	b12b      	cbz	r3, 8006838 <_dtoa_r+0x7f0>
 800682c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800682e:	f108 0801 	add.w	r8, r8, #1
 8006832:	3301      	adds	r3, #1
 8006834:	9309      	str	r3, [sp, #36]	@ 0x24
 8006836:	2301      	movs	r3, #1
 8006838:	930a      	str	r3, [sp, #40]	@ 0x28
 800683a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 81aa 	beq.w	8006b96 <_dtoa_r+0xb4e>
 8006842:	6923      	ldr	r3, [r4, #16]
 8006844:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006848:	6918      	ldr	r0, [r3, #16]
 800684a:	f000 fb6b 	bl	8006f24 <__hi0bits>
 800684e:	f1c0 0020 	rsb	r0, r0, #32
 8006852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006854:	4418      	add	r0, r3
 8006856:	f010 001f 	ands.w	r0, r0, #31
 800685a:	d071      	beq.n	8006940 <_dtoa_r+0x8f8>
 800685c:	f1c0 0320 	rsb	r3, r0, #32
 8006860:	2b04      	cmp	r3, #4
 8006862:	dd65      	ble.n	8006930 <_dtoa_r+0x8e8>
 8006864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006866:	f1c0 001c 	rsb	r0, r0, #28
 800686a:	4403      	add	r3, r0
 800686c:	4480      	add	r8, r0
 800686e:	4406      	add	r6, r0
 8006870:	9309      	str	r3, [sp, #36]	@ 0x24
 8006872:	f1b8 0f00 	cmp.w	r8, #0
 8006876:	dd05      	ble.n	8006884 <_dtoa_r+0x83c>
 8006878:	4649      	mov	r1, r9
 800687a:	4642      	mov	r2, r8
 800687c:	4658      	mov	r0, fp
 800687e:	f000 fcb5 	bl	80071ec <__lshift>
 8006882:	4681      	mov	r9, r0
 8006884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006886:	2b00      	cmp	r3, #0
 8006888:	dd05      	ble.n	8006896 <_dtoa_r+0x84e>
 800688a:	4621      	mov	r1, r4
 800688c:	461a      	mov	r2, r3
 800688e:	4658      	mov	r0, fp
 8006890:	f000 fcac 	bl	80071ec <__lshift>
 8006894:	4604      	mov	r4, r0
 8006896:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006898:	2b00      	cmp	r3, #0
 800689a:	d053      	beq.n	8006944 <_dtoa_r+0x8fc>
 800689c:	4621      	mov	r1, r4
 800689e:	4648      	mov	r0, r9
 80068a0:	f000 fd10 	bl	80072c4 <__mcmp>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	da4d      	bge.n	8006944 <_dtoa_r+0x8fc>
 80068a8:	1e7b      	subs	r3, r7, #1
 80068aa:	4649      	mov	r1, r9
 80068ac:	9304      	str	r3, [sp, #16]
 80068ae:	220a      	movs	r2, #10
 80068b0:	2300      	movs	r3, #0
 80068b2:	4658      	mov	r0, fp
 80068b4:	f000 faf0 	bl	8006e98 <__multadd>
 80068b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068ba:	4681      	mov	r9, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	f000 816c 	beq.w	8006b9a <_dtoa_r+0xb52>
 80068c2:	2300      	movs	r3, #0
 80068c4:	4629      	mov	r1, r5
 80068c6:	220a      	movs	r2, #10
 80068c8:	4658      	mov	r0, fp
 80068ca:	f000 fae5 	bl	8006e98 <__multadd>
 80068ce:	9b08      	ldr	r3, [sp, #32]
 80068d0:	4605      	mov	r5, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	dc61      	bgt.n	800699a <_dtoa_r+0x952>
 80068d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068d8:	2b02      	cmp	r3, #2
 80068da:	dc3b      	bgt.n	8006954 <_dtoa_r+0x90c>
 80068dc:	e05d      	b.n	800699a <_dtoa_r+0x952>
 80068de:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068e0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80068e4:	e746      	b.n	8006774 <_dtoa_r+0x72c>
 80068e6:	9b07      	ldr	r3, [sp, #28]
 80068e8:	1e5c      	subs	r4, r3, #1
 80068ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ec:	42a3      	cmp	r3, r4
 80068ee:	bfbf      	itttt	lt
 80068f0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80068f2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80068f4:	1ae3      	sublt	r3, r4, r3
 80068f6:	18d2      	addlt	r2, r2, r3
 80068f8:	bfa8      	it	ge
 80068fa:	1b1c      	subge	r4, r3, r4
 80068fc:	9b07      	ldr	r3, [sp, #28]
 80068fe:	bfbe      	ittt	lt
 8006900:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006902:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006904:	2400      	movlt	r4, #0
 8006906:	2b00      	cmp	r3, #0
 8006908:	bfb5      	itete	lt
 800690a:	eba8 0603 	sublt.w	r6, r8, r3
 800690e:	4646      	movge	r6, r8
 8006910:	2300      	movlt	r3, #0
 8006912:	9b07      	ldrge	r3, [sp, #28]
 8006914:	e730      	b.n	8006778 <_dtoa_r+0x730>
 8006916:	4646      	mov	r6, r8
 8006918:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800691a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800691c:	e735      	b.n	800678a <_dtoa_r+0x742>
 800691e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006920:	e75c      	b.n	80067dc <_dtoa_r+0x794>
 8006922:	2300      	movs	r3, #0
 8006924:	e788      	b.n	8006838 <_dtoa_r+0x7f0>
 8006926:	9b02      	ldr	r3, [sp, #8]
 8006928:	e786      	b.n	8006838 <_dtoa_r+0x7f0>
 800692a:	2300      	movs	r3, #0
 800692c:	930a      	str	r3, [sp, #40]	@ 0x28
 800692e:	e788      	b.n	8006842 <_dtoa_r+0x7fa>
 8006930:	d09f      	beq.n	8006872 <_dtoa_r+0x82a>
 8006932:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006934:	331c      	adds	r3, #28
 8006936:	441a      	add	r2, r3
 8006938:	4498      	add	r8, r3
 800693a:	441e      	add	r6, r3
 800693c:	9209      	str	r2, [sp, #36]	@ 0x24
 800693e:	e798      	b.n	8006872 <_dtoa_r+0x82a>
 8006940:	4603      	mov	r3, r0
 8006942:	e7f6      	b.n	8006932 <_dtoa_r+0x8ea>
 8006944:	9b07      	ldr	r3, [sp, #28]
 8006946:	9704      	str	r7, [sp, #16]
 8006948:	2b00      	cmp	r3, #0
 800694a:	dc20      	bgt.n	800698e <_dtoa_r+0x946>
 800694c:	9308      	str	r3, [sp, #32]
 800694e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006950:	2b02      	cmp	r3, #2
 8006952:	dd1e      	ble.n	8006992 <_dtoa_r+0x94a>
 8006954:	9b08      	ldr	r3, [sp, #32]
 8006956:	2b00      	cmp	r3, #0
 8006958:	f47f aebc 	bne.w	80066d4 <_dtoa_r+0x68c>
 800695c:	4621      	mov	r1, r4
 800695e:	2205      	movs	r2, #5
 8006960:	4658      	mov	r0, fp
 8006962:	f000 fa99 	bl	8006e98 <__multadd>
 8006966:	4601      	mov	r1, r0
 8006968:	4604      	mov	r4, r0
 800696a:	4648      	mov	r0, r9
 800696c:	f000 fcaa 	bl	80072c4 <__mcmp>
 8006970:	2800      	cmp	r0, #0
 8006972:	f77f aeaf 	ble.w	80066d4 <_dtoa_r+0x68c>
 8006976:	2331      	movs	r3, #49	@ 0x31
 8006978:	4656      	mov	r6, sl
 800697a:	f806 3b01 	strb.w	r3, [r6], #1
 800697e:	9b04      	ldr	r3, [sp, #16]
 8006980:	3301      	adds	r3, #1
 8006982:	9304      	str	r3, [sp, #16]
 8006984:	e6aa      	b.n	80066dc <_dtoa_r+0x694>
 8006986:	9c07      	ldr	r4, [sp, #28]
 8006988:	9704      	str	r7, [sp, #16]
 800698a:	4625      	mov	r5, r4
 800698c:	e7f3      	b.n	8006976 <_dtoa_r+0x92e>
 800698e:	9b07      	ldr	r3, [sp, #28]
 8006990:	9308      	str	r3, [sp, #32]
 8006992:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 8104 	beq.w	8006ba2 <_dtoa_r+0xb5a>
 800699a:	2e00      	cmp	r6, #0
 800699c:	dd05      	ble.n	80069aa <_dtoa_r+0x962>
 800699e:	4629      	mov	r1, r5
 80069a0:	4632      	mov	r2, r6
 80069a2:	4658      	mov	r0, fp
 80069a4:	f000 fc22 	bl	80071ec <__lshift>
 80069a8:	4605      	mov	r5, r0
 80069aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d05a      	beq.n	8006a66 <_dtoa_r+0xa1e>
 80069b0:	4658      	mov	r0, fp
 80069b2:	6869      	ldr	r1, [r5, #4]
 80069b4:	f000 fa0e 	bl	8006dd4 <_Balloc>
 80069b8:	4606      	mov	r6, r0
 80069ba:	b928      	cbnz	r0, 80069c8 <_dtoa_r+0x980>
 80069bc:	4602      	mov	r2, r0
 80069be:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80069c2:	4b83      	ldr	r3, [pc, #524]	@ (8006bd0 <_dtoa_r+0xb88>)
 80069c4:	f7ff bb54 	b.w	8006070 <_dtoa_r+0x28>
 80069c8:	692a      	ldr	r2, [r5, #16]
 80069ca:	f105 010c 	add.w	r1, r5, #12
 80069ce:	3202      	adds	r2, #2
 80069d0:	0092      	lsls	r2, r2, #2
 80069d2:	300c      	adds	r0, #12
 80069d4:	f000 fffa 	bl	80079cc <memcpy>
 80069d8:	2201      	movs	r2, #1
 80069da:	4631      	mov	r1, r6
 80069dc:	4658      	mov	r0, fp
 80069de:	f000 fc05 	bl	80071ec <__lshift>
 80069e2:	462f      	mov	r7, r5
 80069e4:	4605      	mov	r5, r0
 80069e6:	f10a 0301 	add.w	r3, sl, #1
 80069ea:	9307      	str	r3, [sp, #28]
 80069ec:	9b08      	ldr	r3, [sp, #32]
 80069ee:	4453      	add	r3, sl
 80069f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069f2:	9b02      	ldr	r3, [sp, #8]
 80069f4:	f003 0301 	and.w	r3, r3, #1
 80069f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80069fa:	9b07      	ldr	r3, [sp, #28]
 80069fc:	4621      	mov	r1, r4
 80069fe:	3b01      	subs	r3, #1
 8006a00:	4648      	mov	r0, r9
 8006a02:	9302      	str	r3, [sp, #8]
 8006a04:	f7ff fa97 	bl	8005f36 <quorem>
 8006a08:	4639      	mov	r1, r7
 8006a0a:	9008      	str	r0, [sp, #32]
 8006a0c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006a10:	4648      	mov	r0, r9
 8006a12:	f000 fc57 	bl	80072c4 <__mcmp>
 8006a16:	462a      	mov	r2, r5
 8006a18:	9009      	str	r0, [sp, #36]	@ 0x24
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4658      	mov	r0, fp
 8006a1e:	f000 fc6d 	bl	80072fc <__mdiff>
 8006a22:	68c2      	ldr	r2, [r0, #12]
 8006a24:	4606      	mov	r6, r0
 8006a26:	bb02      	cbnz	r2, 8006a6a <_dtoa_r+0xa22>
 8006a28:	4601      	mov	r1, r0
 8006a2a:	4648      	mov	r0, r9
 8006a2c:	f000 fc4a 	bl	80072c4 <__mcmp>
 8006a30:	4602      	mov	r2, r0
 8006a32:	4631      	mov	r1, r6
 8006a34:	4658      	mov	r0, fp
 8006a36:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a38:	f000 fa0c 	bl	8006e54 <_Bfree>
 8006a3c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a3e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a40:	9e07      	ldr	r6, [sp, #28]
 8006a42:	ea43 0102 	orr.w	r1, r3, r2
 8006a46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a48:	4319      	orrs	r1, r3
 8006a4a:	d110      	bne.n	8006a6e <_dtoa_r+0xa26>
 8006a4c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a50:	d029      	beq.n	8006aa6 <_dtoa_r+0xa5e>
 8006a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	dd02      	ble.n	8006a5e <_dtoa_r+0xa16>
 8006a58:	9b08      	ldr	r3, [sp, #32]
 8006a5a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006a5e:	9b02      	ldr	r3, [sp, #8]
 8006a60:	f883 8000 	strb.w	r8, [r3]
 8006a64:	e63b      	b.n	80066de <_dtoa_r+0x696>
 8006a66:	4628      	mov	r0, r5
 8006a68:	e7bb      	b.n	80069e2 <_dtoa_r+0x99a>
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	e7e1      	b.n	8006a32 <_dtoa_r+0x9ea>
 8006a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	db04      	blt.n	8006a7e <_dtoa_r+0xa36>
 8006a74:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006a76:	430b      	orrs	r3, r1
 8006a78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a7a:	430b      	orrs	r3, r1
 8006a7c:	d120      	bne.n	8006ac0 <_dtoa_r+0xa78>
 8006a7e:	2a00      	cmp	r2, #0
 8006a80:	dded      	ble.n	8006a5e <_dtoa_r+0xa16>
 8006a82:	4649      	mov	r1, r9
 8006a84:	2201      	movs	r2, #1
 8006a86:	4658      	mov	r0, fp
 8006a88:	f000 fbb0 	bl	80071ec <__lshift>
 8006a8c:	4621      	mov	r1, r4
 8006a8e:	4681      	mov	r9, r0
 8006a90:	f000 fc18 	bl	80072c4 <__mcmp>
 8006a94:	2800      	cmp	r0, #0
 8006a96:	dc03      	bgt.n	8006aa0 <_dtoa_r+0xa58>
 8006a98:	d1e1      	bne.n	8006a5e <_dtoa_r+0xa16>
 8006a9a:	f018 0f01 	tst.w	r8, #1
 8006a9e:	d0de      	beq.n	8006a5e <_dtoa_r+0xa16>
 8006aa0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006aa4:	d1d8      	bne.n	8006a58 <_dtoa_r+0xa10>
 8006aa6:	2339      	movs	r3, #57	@ 0x39
 8006aa8:	9a02      	ldr	r2, [sp, #8]
 8006aaa:	7013      	strb	r3, [r2, #0]
 8006aac:	4633      	mov	r3, r6
 8006aae:	461e      	mov	r6, r3
 8006ab0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	2a39      	cmp	r2, #57	@ 0x39
 8006ab8:	d052      	beq.n	8006b60 <_dtoa_r+0xb18>
 8006aba:	3201      	adds	r2, #1
 8006abc:	701a      	strb	r2, [r3, #0]
 8006abe:	e60e      	b.n	80066de <_dtoa_r+0x696>
 8006ac0:	2a00      	cmp	r2, #0
 8006ac2:	dd07      	ble.n	8006ad4 <_dtoa_r+0xa8c>
 8006ac4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ac8:	d0ed      	beq.n	8006aa6 <_dtoa_r+0xa5e>
 8006aca:	9a02      	ldr	r2, [sp, #8]
 8006acc:	f108 0301 	add.w	r3, r8, #1
 8006ad0:	7013      	strb	r3, [r2, #0]
 8006ad2:	e604      	b.n	80066de <_dtoa_r+0x696>
 8006ad4:	9b07      	ldr	r3, [sp, #28]
 8006ad6:	9a07      	ldr	r2, [sp, #28]
 8006ad8:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006adc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d028      	beq.n	8006b34 <_dtoa_r+0xaec>
 8006ae2:	4649      	mov	r1, r9
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	220a      	movs	r2, #10
 8006ae8:	4658      	mov	r0, fp
 8006aea:	f000 f9d5 	bl	8006e98 <__multadd>
 8006aee:	42af      	cmp	r7, r5
 8006af0:	4681      	mov	r9, r0
 8006af2:	f04f 0300 	mov.w	r3, #0
 8006af6:	f04f 020a 	mov.w	r2, #10
 8006afa:	4639      	mov	r1, r7
 8006afc:	4658      	mov	r0, fp
 8006afe:	d107      	bne.n	8006b10 <_dtoa_r+0xac8>
 8006b00:	f000 f9ca 	bl	8006e98 <__multadd>
 8006b04:	4607      	mov	r7, r0
 8006b06:	4605      	mov	r5, r0
 8006b08:	9b07      	ldr	r3, [sp, #28]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	9307      	str	r3, [sp, #28]
 8006b0e:	e774      	b.n	80069fa <_dtoa_r+0x9b2>
 8006b10:	f000 f9c2 	bl	8006e98 <__multadd>
 8006b14:	4629      	mov	r1, r5
 8006b16:	4607      	mov	r7, r0
 8006b18:	2300      	movs	r3, #0
 8006b1a:	220a      	movs	r2, #10
 8006b1c:	4658      	mov	r0, fp
 8006b1e:	f000 f9bb 	bl	8006e98 <__multadd>
 8006b22:	4605      	mov	r5, r0
 8006b24:	e7f0      	b.n	8006b08 <_dtoa_r+0xac0>
 8006b26:	9b08      	ldr	r3, [sp, #32]
 8006b28:	2700      	movs	r7, #0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	bfcc      	ite	gt
 8006b2e:	461e      	movgt	r6, r3
 8006b30:	2601      	movle	r6, #1
 8006b32:	4456      	add	r6, sl
 8006b34:	4649      	mov	r1, r9
 8006b36:	2201      	movs	r2, #1
 8006b38:	4658      	mov	r0, fp
 8006b3a:	f000 fb57 	bl	80071ec <__lshift>
 8006b3e:	4621      	mov	r1, r4
 8006b40:	4681      	mov	r9, r0
 8006b42:	f000 fbbf 	bl	80072c4 <__mcmp>
 8006b46:	2800      	cmp	r0, #0
 8006b48:	dcb0      	bgt.n	8006aac <_dtoa_r+0xa64>
 8006b4a:	d102      	bne.n	8006b52 <_dtoa_r+0xb0a>
 8006b4c:	f018 0f01 	tst.w	r8, #1
 8006b50:	d1ac      	bne.n	8006aac <_dtoa_r+0xa64>
 8006b52:	4633      	mov	r3, r6
 8006b54:	461e      	mov	r6, r3
 8006b56:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b5a:	2a30      	cmp	r2, #48	@ 0x30
 8006b5c:	d0fa      	beq.n	8006b54 <_dtoa_r+0xb0c>
 8006b5e:	e5be      	b.n	80066de <_dtoa_r+0x696>
 8006b60:	459a      	cmp	sl, r3
 8006b62:	d1a4      	bne.n	8006aae <_dtoa_r+0xa66>
 8006b64:	9b04      	ldr	r3, [sp, #16]
 8006b66:	3301      	adds	r3, #1
 8006b68:	9304      	str	r3, [sp, #16]
 8006b6a:	2331      	movs	r3, #49	@ 0x31
 8006b6c:	f88a 3000 	strb.w	r3, [sl]
 8006b70:	e5b5      	b.n	80066de <_dtoa_r+0x696>
 8006b72:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b74:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006bd4 <_dtoa_r+0xb8c>
 8006b78:	b11b      	cbz	r3, 8006b82 <_dtoa_r+0xb3a>
 8006b7a:	f10a 0308 	add.w	r3, sl, #8
 8006b7e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006b80:	6013      	str	r3, [r2, #0]
 8006b82:	4650      	mov	r0, sl
 8006b84:	b017      	add	sp, #92	@ 0x5c
 8006b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	f77f ae3d 	ble.w	800680c <_dtoa_r+0x7c4>
 8006b92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b94:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b96:	2001      	movs	r0, #1
 8006b98:	e65b      	b.n	8006852 <_dtoa_r+0x80a>
 8006b9a:	9b08      	ldr	r3, [sp, #32]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f77f aed6 	ble.w	800694e <_dtoa_r+0x906>
 8006ba2:	4656      	mov	r6, sl
 8006ba4:	4621      	mov	r1, r4
 8006ba6:	4648      	mov	r0, r9
 8006ba8:	f7ff f9c5 	bl	8005f36 <quorem>
 8006bac:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006bb0:	9b08      	ldr	r3, [sp, #32]
 8006bb2:	f806 8b01 	strb.w	r8, [r6], #1
 8006bb6:	eba6 020a 	sub.w	r2, r6, sl
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	ddb3      	ble.n	8006b26 <_dtoa_r+0xade>
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	220a      	movs	r2, #10
 8006bc4:	4658      	mov	r0, fp
 8006bc6:	f000 f967 	bl	8006e98 <__multadd>
 8006bca:	4681      	mov	r9, r0
 8006bcc:	e7ea      	b.n	8006ba4 <_dtoa_r+0xb5c>
 8006bce:	bf00      	nop
 8006bd0:	08007f80 	.word	0x08007f80
 8006bd4:	08007f04 	.word	0x08007f04

08006bd8 <_free_r>:
 8006bd8:	b538      	push	{r3, r4, r5, lr}
 8006bda:	4605      	mov	r5, r0
 8006bdc:	2900      	cmp	r1, #0
 8006bde:	d040      	beq.n	8006c62 <_free_r+0x8a>
 8006be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006be4:	1f0c      	subs	r4, r1, #4
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	bfb8      	it	lt
 8006bea:	18e4      	addlt	r4, r4, r3
 8006bec:	f000 f8e6 	bl	8006dbc <__malloc_lock>
 8006bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8006c64 <_free_r+0x8c>)
 8006bf2:	6813      	ldr	r3, [r2, #0]
 8006bf4:	b933      	cbnz	r3, 8006c04 <_free_r+0x2c>
 8006bf6:	6063      	str	r3, [r4, #4]
 8006bf8:	6014      	str	r4, [r2, #0]
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c00:	f000 b8e2 	b.w	8006dc8 <__malloc_unlock>
 8006c04:	42a3      	cmp	r3, r4
 8006c06:	d908      	bls.n	8006c1a <_free_r+0x42>
 8006c08:	6820      	ldr	r0, [r4, #0]
 8006c0a:	1821      	adds	r1, r4, r0
 8006c0c:	428b      	cmp	r3, r1
 8006c0e:	bf01      	itttt	eq
 8006c10:	6819      	ldreq	r1, [r3, #0]
 8006c12:	685b      	ldreq	r3, [r3, #4]
 8006c14:	1809      	addeq	r1, r1, r0
 8006c16:	6021      	streq	r1, [r4, #0]
 8006c18:	e7ed      	b.n	8006bf6 <_free_r+0x1e>
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	b10b      	cbz	r3, 8006c24 <_free_r+0x4c>
 8006c20:	42a3      	cmp	r3, r4
 8006c22:	d9fa      	bls.n	8006c1a <_free_r+0x42>
 8006c24:	6811      	ldr	r1, [r2, #0]
 8006c26:	1850      	adds	r0, r2, r1
 8006c28:	42a0      	cmp	r0, r4
 8006c2a:	d10b      	bne.n	8006c44 <_free_r+0x6c>
 8006c2c:	6820      	ldr	r0, [r4, #0]
 8006c2e:	4401      	add	r1, r0
 8006c30:	1850      	adds	r0, r2, r1
 8006c32:	4283      	cmp	r3, r0
 8006c34:	6011      	str	r1, [r2, #0]
 8006c36:	d1e0      	bne.n	8006bfa <_free_r+0x22>
 8006c38:	6818      	ldr	r0, [r3, #0]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	4408      	add	r0, r1
 8006c3e:	6010      	str	r0, [r2, #0]
 8006c40:	6053      	str	r3, [r2, #4]
 8006c42:	e7da      	b.n	8006bfa <_free_r+0x22>
 8006c44:	d902      	bls.n	8006c4c <_free_r+0x74>
 8006c46:	230c      	movs	r3, #12
 8006c48:	602b      	str	r3, [r5, #0]
 8006c4a:	e7d6      	b.n	8006bfa <_free_r+0x22>
 8006c4c:	6820      	ldr	r0, [r4, #0]
 8006c4e:	1821      	adds	r1, r4, r0
 8006c50:	428b      	cmp	r3, r1
 8006c52:	bf01      	itttt	eq
 8006c54:	6819      	ldreq	r1, [r3, #0]
 8006c56:	685b      	ldreq	r3, [r3, #4]
 8006c58:	1809      	addeq	r1, r1, r0
 8006c5a:	6021      	streq	r1, [r4, #0]
 8006c5c:	6063      	str	r3, [r4, #4]
 8006c5e:	6054      	str	r4, [r2, #4]
 8006c60:	e7cb      	b.n	8006bfa <_free_r+0x22>
 8006c62:	bd38      	pop	{r3, r4, r5, pc}
 8006c64:	2000059c 	.word	0x2000059c

08006c68 <malloc>:
 8006c68:	4b02      	ldr	r3, [pc, #8]	@ (8006c74 <malloc+0xc>)
 8006c6a:	4601      	mov	r1, r0
 8006c6c:	6818      	ldr	r0, [r3, #0]
 8006c6e:	f000 b825 	b.w	8006cbc <_malloc_r>
 8006c72:	bf00      	nop
 8006c74:	20000018 	.word	0x20000018

08006c78 <sbrk_aligned>:
 8006c78:	b570      	push	{r4, r5, r6, lr}
 8006c7a:	4e0f      	ldr	r6, [pc, #60]	@ (8006cb8 <sbrk_aligned+0x40>)
 8006c7c:	460c      	mov	r4, r1
 8006c7e:	6831      	ldr	r1, [r6, #0]
 8006c80:	4605      	mov	r5, r0
 8006c82:	b911      	cbnz	r1, 8006c8a <sbrk_aligned+0x12>
 8006c84:	f000 fe92 	bl	80079ac <_sbrk_r>
 8006c88:	6030      	str	r0, [r6, #0]
 8006c8a:	4621      	mov	r1, r4
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	f000 fe8d 	bl	80079ac <_sbrk_r>
 8006c92:	1c43      	adds	r3, r0, #1
 8006c94:	d103      	bne.n	8006c9e <sbrk_aligned+0x26>
 8006c96:	f04f 34ff 	mov.w	r4, #4294967295
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	bd70      	pop	{r4, r5, r6, pc}
 8006c9e:	1cc4      	adds	r4, r0, #3
 8006ca0:	f024 0403 	bic.w	r4, r4, #3
 8006ca4:	42a0      	cmp	r0, r4
 8006ca6:	d0f8      	beq.n	8006c9a <sbrk_aligned+0x22>
 8006ca8:	1a21      	subs	r1, r4, r0
 8006caa:	4628      	mov	r0, r5
 8006cac:	f000 fe7e 	bl	80079ac <_sbrk_r>
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	d1f2      	bne.n	8006c9a <sbrk_aligned+0x22>
 8006cb4:	e7ef      	b.n	8006c96 <sbrk_aligned+0x1e>
 8006cb6:	bf00      	nop
 8006cb8:	20000598 	.word	0x20000598

08006cbc <_malloc_r>:
 8006cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cc0:	1ccd      	adds	r5, r1, #3
 8006cc2:	f025 0503 	bic.w	r5, r5, #3
 8006cc6:	3508      	adds	r5, #8
 8006cc8:	2d0c      	cmp	r5, #12
 8006cca:	bf38      	it	cc
 8006ccc:	250c      	movcc	r5, #12
 8006cce:	2d00      	cmp	r5, #0
 8006cd0:	4606      	mov	r6, r0
 8006cd2:	db01      	blt.n	8006cd8 <_malloc_r+0x1c>
 8006cd4:	42a9      	cmp	r1, r5
 8006cd6:	d904      	bls.n	8006ce2 <_malloc_r+0x26>
 8006cd8:	230c      	movs	r3, #12
 8006cda:	6033      	str	r3, [r6, #0]
 8006cdc:	2000      	movs	r0, #0
 8006cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ce2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006db8 <_malloc_r+0xfc>
 8006ce6:	f000 f869 	bl	8006dbc <__malloc_lock>
 8006cea:	f8d8 3000 	ldr.w	r3, [r8]
 8006cee:	461c      	mov	r4, r3
 8006cf0:	bb44      	cbnz	r4, 8006d44 <_malloc_r+0x88>
 8006cf2:	4629      	mov	r1, r5
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	f7ff ffbf 	bl	8006c78 <sbrk_aligned>
 8006cfa:	1c43      	adds	r3, r0, #1
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	d158      	bne.n	8006db2 <_malloc_r+0xf6>
 8006d00:	f8d8 4000 	ldr.w	r4, [r8]
 8006d04:	4627      	mov	r7, r4
 8006d06:	2f00      	cmp	r7, #0
 8006d08:	d143      	bne.n	8006d92 <_malloc_r+0xd6>
 8006d0a:	2c00      	cmp	r4, #0
 8006d0c:	d04b      	beq.n	8006da6 <_malloc_r+0xea>
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	4639      	mov	r1, r7
 8006d12:	4630      	mov	r0, r6
 8006d14:	eb04 0903 	add.w	r9, r4, r3
 8006d18:	f000 fe48 	bl	80079ac <_sbrk_r>
 8006d1c:	4581      	cmp	r9, r0
 8006d1e:	d142      	bne.n	8006da6 <_malloc_r+0xea>
 8006d20:	6821      	ldr	r1, [r4, #0]
 8006d22:	4630      	mov	r0, r6
 8006d24:	1a6d      	subs	r5, r5, r1
 8006d26:	4629      	mov	r1, r5
 8006d28:	f7ff ffa6 	bl	8006c78 <sbrk_aligned>
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	d03a      	beq.n	8006da6 <_malloc_r+0xea>
 8006d30:	6823      	ldr	r3, [r4, #0]
 8006d32:	442b      	add	r3, r5
 8006d34:	6023      	str	r3, [r4, #0]
 8006d36:	f8d8 3000 	ldr.w	r3, [r8]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	bb62      	cbnz	r2, 8006d98 <_malloc_r+0xdc>
 8006d3e:	f8c8 7000 	str.w	r7, [r8]
 8006d42:	e00f      	b.n	8006d64 <_malloc_r+0xa8>
 8006d44:	6822      	ldr	r2, [r4, #0]
 8006d46:	1b52      	subs	r2, r2, r5
 8006d48:	d420      	bmi.n	8006d8c <_malloc_r+0xd0>
 8006d4a:	2a0b      	cmp	r2, #11
 8006d4c:	d917      	bls.n	8006d7e <_malloc_r+0xc2>
 8006d4e:	1961      	adds	r1, r4, r5
 8006d50:	42a3      	cmp	r3, r4
 8006d52:	6025      	str	r5, [r4, #0]
 8006d54:	bf18      	it	ne
 8006d56:	6059      	strne	r1, [r3, #4]
 8006d58:	6863      	ldr	r3, [r4, #4]
 8006d5a:	bf08      	it	eq
 8006d5c:	f8c8 1000 	streq.w	r1, [r8]
 8006d60:	5162      	str	r2, [r4, r5]
 8006d62:	604b      	str	r3, [r1, #4]
 8006d64:	4630      	mov	r0, r6
 8006d66:	f000 f82f 	bl	8006dc8 <__malloc_unlock>
 8006d6a:	f104 000b 	add.w	r0, r4, #11
 8006d6e:	1d23      	adds	r3, r4, #4
 8006d70:	f020 0007 	bic.w	r0, r0, #7
 8006d74:	1ac2      	subs	r2, r0, r3
 8006d76:	bf1c      	itt	ne
 8006d78:	1a1b      	subne	r3, r3, r0
 8006d7a:	50a3      	strne	r3, [r4, r2]
 8006d7c:	e7af      	b.n	8006cde <_malloc_r+0x22>
 8006d7e:	6862      	ldr	r2, [r4, #4]
 8006d80:	42a3      	cmp	r3, r4
 8006d82:	bf0c      	ite	eq
 8006d84:	f8c8 2000 	streq.w	r2, [r8]
 8006d88:	605a      	strne	r2, [r3, #4]
 8006d8a:	e7eb      	b.n	8006d64 <_malloc_r+0xa8>
 8006d8c:	4623      	mov	r3, r4
 8006d8e:	6864      	ldr	r4, [r4, #4]
 8006d90:	e7ae      	b.n	8006cf0 <_malloc_r+0x34>
 8006d92:	463c      	mov	r4, r7
 8006d94:	687f      	ldr	r7, [r7, #4]
 8006d96:	e7b6      	b.n	8006d06 <_malloc_r+0x4a>
 8006d98:	461a      	mov	r2, r3
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	42a3      	cmp	r3, r4
 8006d9e:	d1fb      	bne.n	8006d98 <_malloc_r+0xdc>
 8006da0:	2300      	movs	r3, #0
 8006da2:	6053      	str	r3, [r2, #4]
 8006da4:	e7de      	b.n	8006d64 <_malloc_r+0xa8>
 8006da6:	230c      	movs	r3, #12
 8006da8:	4630      	mov	r0, r6
 8006daa:	6033      	str	r3, [r6, #0]
 8006dac:	f000 f80c 	bl	8006dc8 <__malloc_unlock>
 8006db0:	e794      	b.n	8006cdc <_malloc_r+0x20>
 8006db2:	6005      	str	r5, [r0, #0]
 8006db4:	e7d6      	b.n	8006d64 <_malloc_r+0xa8>
 8006db6:	bf00      	nop
 8006db8:	2000059c 	.word	0x2000059c

08006dbc <__malloc_lock>:
 8006dbc:	4801      	ldr	r0, [pc, #4]	@ (8006dc4 <__malloc_lock+0x8>)
 8006dbe:	f7ff b8aa 	b.w	8005f16 <__retarget_lock_acquire_recursive>
 8006dc2:	bf00      	nop
 8006dc4:	20000594 	.word	0x20000594

08006dc8 <__malloc_unlock>:
 8006dc8:	4801      	ldr	r0, [pc, #4]	@ (8006dd0 <__malloc_unlock+0x8>)
 8006dca:	f7ff b8a5 	b.w	8005f18 <__retarget_lock_release_recursive>
 8006dce:	bf00      	nop
 8006dd0:	20000594 	.word	0x20000594

08006dd4 <_Balloc>:
 8006dd4:	b570      	push	{r4, r5, r6, lr}
 8006dd6:	69c6      	ldr	r6, [r0, #28]
 8006dd8:	4604      	mov	r4, r0
 8006dda:	460d      	mov	r5, r1
 8006ddc:	b976      	cbnz	r6, 8006dfc <_Balloc+0x28>
 8006dde:	2010      	movs	r0, #16
 8006de0:	f7ff ff42 	bl	8006c68 <malloc>
 8006de4:	4602      	mov	r2, r0
 8006de6:	61e0      	str	r0, [r4, #28]
 8006de8:	b920      	cbnz	r0, 8006df4 <_Balloc+0x20>
 8006dea:	216b      	movs	r1, #107	@ 0x6b
 8006dec:	4b17      	ldr	r3, [pc, #92]	@ (8006e4c <_Balloc+0x78>)
 8006dee:	4818      	ldr	r0, [pc, #96]	@ (8006e50 <_Balloc+0x7c>)
 8006df0:	f000 fdfa 	bl	80079e8 <__assert_func>
 8006df4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006df8:	6006      	str	r6, [r0, #0]
 8006dfa:	60c6      	str	r6, [r0, #12]
 8006dfc:	69e6      	ldr	r6, [r4, #28]
 8006dfe:	68f3      	ldr	r3, [r6, #12]
 8006e00:	b183      	cbz	r3, 8006e24 <_Balloc+0x50>
 8006e02:	69e3      	ldr	r3, [r4, #28]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e0a:	b9b8      	cbnz	r0, 8006e3c <_Balloc+0x68>
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	fa01 f605 	lsl.w	r6, r1, r5
 8006e12:	1d72      	adds	r2, r6, #5
 8006e14:	4620      	mov	r0, r4
 8006e16:	0092      	lsls	r2, r2, #2
 8006e18:	f000 fe04 	bl	8007a24 <_calloc_r>
 8006e1c:	b160      	cbz	r0, 8006e38 <_Balloc+0x64>
 8006e1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e22:	e00e      	b.n	8006e42 <_Balloc+0x6e>
 8006e24:	2221      	movs	r2, #33	@ 0x21
 8006e26:	2104      	movs	r1, #4
 8006e28:	4620      	mov	r0, r4
 8006e2a:	f000 fdfb 	bl	8007a24 <_calloc_r>
 8006e2e:	69e3      	ldr	r3, [r4, #28]
 8006e30:	60f0      	str	r0, [r6, #12]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e4      	bne.n	8006e02 <_Balloc+0x2e>
 8006e38:	2000      	movs	r0, #0
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	6802      	ldr	r2, [r0, #0]
 8006e3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e42:	2300      	movs	r3, #0
 8006e44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e48:	e7f7      	b.n	8006e3a <_Balloc+0x66>
 8006e4a:	bf00      	nop
 8006e4c:	08007f11 	.word	0x08007f11
 8006e50:	08007f91 	.word	0x08007f91

08006e54 <_Bfree>:
 8006e54:	b570      	push	{r4, r5, r6, lr}
 8006e56:	69c6      	ldr	r6, [r0, #28]
 8006e58:	4605      	mov	r5, r0
 8006e5a:	460c      	mov	r4, r1
 8006e5c:	b976      	cbnz	r6, 8006e7c <_Bfree+0x28>
 8006e5e:	2010      	movs	r0, #16
 8006e60:	f7ff ff02 	bl	8006c68 <malloc>
 8006e64:	4602      	mov	r2, r0
 8006e66:	61e8      	str	r0, [r5, #28]
 8006e68:	b920      	cbnz	r0, 8006e74 <_Bfree+0x20>
 8006e6a:	218f      	movs	r1, #143	@ 0x8f
 8006e6c:	4b08      	ldr	r3, [pc, #32]	@ (8006e90 <_Bfree+0x3c>)
 8006e6e:	4809      	ldr	r0, [pc, #36]	@ (8006e94 <_Bfree+0x40>)
 8006e70:	f000 fdba 	bl	80079e8 <__assert_func>
 8006e74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e78:	6006      	str	r6, [r0, #0]
 8006e7a:	60c6      	str	r6, [r0, #12]
 8006e7c:	b13c      	cbz	r4, 8006e8e <_Bfree+0x3a>
 8006e7e:	69eb      	ldr	r3, [r5, #28]
 8006e80:	6862      	ldr	r2, [r4, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e88:	6021      	str	r1, [r4, #0]
 8006e8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e8e:	bd70      	pop	{r4, r5, r6, pc}
 8006e90:	08007f11 	.word	0x08007f11
 8006e94:	08007f91 	.word	0x08007f91

08006e98 <__multadd>:
 8006e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e9c:	4607      	mov	r7, r0
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	461e      	mov	r6, r3
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	690d      	ldr	r5, [r1, #16]
 8006ea6:	f101 0c14 	add.w	ip, r1, #20
 8006eaa:	f8dc 3000 	ldr.w	r3, [ip]
 8006eae:	3001      	adds	r0, #1
 8006eb0:	b299      	uxth	r1, r3
 8006eb2:	fb02 6101 	mla	r1, r2, r1, r6
 8006eb6:	0c1e      	lsrs	r6, r3, #16
 8006eb8:	0c0b      	lsrs	r3, r1, #16
 8006eba:	fb02 3306 	mla	r3, r2, r6, r3
 8006ebe:	b289      	uxth	r1, r1
 8006ec0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ec4:	4285      	cmp	r5, r0
 8006ec6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006eca:	f84c 1b04 	str.w	r1, [ip], #4
 8006ece:	dcec      	bgt.n	8006eaa <__multadd+0x12>
 8006ed0:	b30e      	cbz	r6, 8006f16 <__multadd+0x7e>
 8006ed2:	68a3      	ldr	r3, [r4, #8]
 8006ed4:	42ab      	cmp	r3, r5
 8006ed6:	dc19      	bgt.n	8006f0c <__multadd+0x74>
 8006ed8:	6861      	ldr	r1, [r4, #4]
 8006eda:	4638      	mov	r0, r7
 8006edc:	3101      	adds	r1, #1
 8006ede:	f7ff ff79 	bl	8006dd4 <_Balloc>
 8006ee2:	4680      	mov	r8, r0
 8006ee4:	b928      	cbnz	r0, 8006ef2 <__multadd+0x5a>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	21ba      	movs	r1, #186	@ 0xba
 8006eea:	4b0c      	ldr	r3, [pc, #48]	@ (8006f1c <__multadd+0x84>)
 8006eec:	480c      	ldr	r0, [pc, #48]	@ (8006f20 <__multadd+0x88>)
 8006eee:	f000 fd7b 	bl	80079e8 <__assert_func>
 8006ef2:	6922      	ldr	r2, [r4, #16]
 8006ef4:	f104 010c 	add.w	r1, r4, #12
 8006ef8:	3202      	adds	r2, #2
 8006efa:	0092      	lsls	r2, r2, #2
 8006efc:	300c      	adds	r0, #12
 8006efe:	f000 fd65 	bl	80079cc <memcpy>
 8006f02:	4621      	mov	r1, r4
 8006f04:	4638      	mov	r0, r7
 8006f06:	f7ff ffa5 	bl	8006e54 <_Bfree>
 8006f0a:	4644      	mov	r4, r8
 8006f0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f10:	3501      	adds	r5, #1
 8006f12:	615e      	str	r6, [r3, #20]
 8006f14:	6125      	str	r5, [r4, #16]
 8006f16:	4620      	mov	r0, r4
 8006f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f1c:	08007f80 	.word	0x08007f80
 8006f20:	08007f91 	.word	0x08007f91

08006f24 <__hi0bits>:
 8006f24:	4603      	mov	r3, r0
 8006f26:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f2a:	bf3a      	itte	cc
 8006f2c:	0403      	lslcc	r3, r0, #16
 8006f2e:	2010      	movcc	r0, #16
 8006f30:	2000      	movcs	r0, #0
 8006f32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f36:	bf3c      	itt	cc
 8006f38:	021b      	lslcc	r3, r3, #8
 8006f3a:	3008      	addcc	r0, #8
 8006f3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f40:	bf3c      	itt	cc
 8006f42:	011b      	lslcc	r3, r3, #4
 8006f44:	3004      	addcc	r0, #4
 8006f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f4a:	bf3c      	itt	cc
 8006f4c:	009b      	lslcc	r3, r3, #2
 8006f4e:	3002      	addcc	r0, #2
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	db05      	blt.n	8006f60 <__hi0bits+0x3c>
 8006f54:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f58:	f100 0001 	add.w	r0, r0, #1
 8006f5c:	bf08      	it	eq
 8006f5e:	2020      	moveq	r0, #32
 8006f60:	4770      	bx	lr

08006f62 <__lo0bits>:
 8006f62:	6803      	ldr	r3, [r0, #0]
 8006f64:	4602      	mov	r2, r0
 8006f66:	f013 0007 	ands.w	r0, r3, #7
 8006f6a:	d00b      	beq.n	8006f84 <__lo0bits+0x22>
 8006f6c:	07d9      	lsls	r1, r3, #31
 8006f6e:	d421      	bmi.n	8006fb4 <__lo0bits+0x52>
 8006f70:	0798      	lsls	r0, r3, #30
 8006f72:	bf49      	itett	mi
 8006f74:	085b      	lsrmi	r3, r3, #1
 8006f76:	089b      	lsrpl	r3, r3, #2
 8006f78:	2001      	movmi	r0, #1
 8006f7a:	6013      	strmi	r3, [r2, #0]
 8006f7c:	bf5c      	itt	pl
 8006f7e:	2002      	movpl	r0, #2
 8006f80:	6013      	strpl	r3, [r2, #0]
 8006f82:	4770      	bx	lr
 8006f84:	b299      	uxth	r1, r3
 8006f86:	b909      	cbnz	r1, 8006f8c <__lo0bits+0x2a>
 8006f88:	2010      	movs	r0, #16
 8006f8a:	0c1b      	lsrs	r3, r3, #16
 8006f8c:	b2d9      	uxtb	r1, r3
 8006f8e:	b909      	cbnz	r1, 8006f94 <__lo0bits+0x32>
 8006f90:	3008      	adds	r0, #8
 8006f92:	0a1b      	lsrs	r3, r3, #8
 8006f94:	0719      	lsls	r1, r3, #28
 8006f96:	bf04      	itt	eq
 8006f98:	091b      	lsreq	r3, r3, #4
 8006f9a:	3004      	addeq	r0, #4
 8006f9c:	0799      	lsls	r1, r3, #30
 8006f9e:	bf04      	itt	eq
 8006fa0:	089b      	lsreq	r3, r3, #2
 8006fa2:	3002      	addeq	r0, #2
 8006fa4:	07d9      	lsls	r1, r3, #31
 8006fa6:	d403      	bmi.n	8006fb0 <__lo0bits+0x4e>
 8006fa8:	085b      	lsrs	r3, r3, #1
 8006faa:	f100 0001 	add.w	r0, r0, #1
 8006fae:	d003      	beq.n	8006fb8 <__lo0bits+0x56>
 8006fb0:	6013      	str	r3, [r2, #0]
 8006fb2:	4770      	bx	lr
 8006fb4:	2000      	movs	r0, #0
 8006fb6:	4770      	bx	lr
 8006fb8:	2020      	movs	r0, #32
 8006fba:	4770      	bx	lr

08006fbc <__i2b>:
 8006fbc:	b510      	push	{r4, lr}
 8006fbe:	460c      	mov	r4, r1
 8006fc0:	2101      	movs	r1, #1
 8006fc2:	f7ff ff07 	bl	8006dd4 <_Balloc>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	b928      	cbnz	r0, 8006fd6 <__i2b+0x1a>
 8006fca:	f240 1145 	movw	r1, #325	@ 0x145
 8006fce:	4b04      	ldr	r3, [pc, #16]	@ (8006fe0 <__i2b+0x24>)
 8006fd0:	4804      	ldr	r0, [pc, #16]	@ (8006fe4 <__i2b+0x28>)
 8006fd2:	f000 fd09 	bl	80079e8 <__assert_func>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	6144      	str	r4, [r0, #20]
 8006fda:	6103      	str	r3, [r0, #16]
 8006fdc:	bd10      	pop	{r4, pc}
 8006fde:	bf00      	nop
 8006fe0:	08007f80 	.word	0x08007f80
 8006fe4:	08007f91 	.word	0x08007f91

08006fe8 <__multiply>:
 8006fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fec:	4614      	mov	r4, r2
 8006fee:	690a      	ldr	r2, [r1, #16]
 8006ff0:	6923      	ldr	r3, [r4, #16]
 8006ff2:	460f      	mov	r7, r1
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	bfa2      	ittt	ge
 8006ff8:	4623      	movge	r3, r4
 8006ffa:	460c      	movge	r4, r1
 8006ffc:	461f      	movge	r7, r3
 8006ffe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007002:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007006:	68a3      	ldr	r3, [r4, #8]
 8007008:	6861      	ldr	r1, [r4, #4]
 800700a:	eb0a 0609 	add.w	r6, sl, r9
 800700e:	42b3      	cmp	r3, r6
 8007010:	b085      	sub	sp, #20
 8007012:	bfb8      	it	lt
 8007014:	3101      	addlt	r1, #1
 8007016:	f7ff fedd 	bl	8006dd4 <_Balloc>
 800701a:	b930      	cbnz	r0, 800702a <__multiply+0x42>
 800701c:	4602      	mov	r2, r0
 800701e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007022:	4b43      	ldr	r3, [pc, #268]	@ (8007130 <__multiply+0x148>)
 8007024:	4843      	ldr	r0, [pc, #268]	@ (8007134 <__multiply+0x14c>)
 8007026:	f000 fcdf 	bl	80079e8 <__assert_func>
 800702a:	f100 0514 	add.w	r5, r0, #20
 800702e:	462b      	mov	r3, r5
 8007030:	2200      	movs	r2, #0
 8007032:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007036:	4543      	cmp	r3, r8
 8007038:	d321      	bcc.n	800707e <__multiply+0x96>
 800703a:	f107 0114 	add.w	r1, r7, #20
 800703e:	f104 0214 	add.w	r2, r4, #20
 8007042:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007046:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800704a:	9302      	str	r3, [sp, #8]
 800704c:	1b13      	subs	r3, r2, r4
 800704e:	3b15      	subs	r3, #21
 8007050:	f023 0303 	bic.w	r3, r3, #3
 8007054:	3304      	adds	r3, #4
 8007056:	f104 0715 	add.w	r7, r4, #21
 800705a:	42ba      	cmp	r2, r7
 800705c:	bf38      	it	cc
 800705e:	2304      	movcc	r3, #4
 8007060:	9301      	str	r3, [sp, #4]
 8007062:	9b02      	ldr	r3, [sp, #8]
 8007064:	9103      	str	r1, [sp, #12]
 8007066:	428b      	cmp	r3, r1
 8007068:	d80c      	bhi.n	8007084 <__multiply+0x9c>
 800706a:	2e00      	cmp	r6, #0
 800706c:	dd03      	ble.n	8007076 <__multiply+0x8e>
 800706e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007072:	2b00      	cmp	r3, #0
 8007074:	d05a      	beq.n	800712c <__multiply+0x144>
 8007076:	6106      	str	r6, [r0, #16]
 8007078:	b005      	add	sp, #20
 800707a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800707e:	f843 2b04 	str.w	r2, [r3], #4
 8007082:	e7d8      	b.n	8007036 <__multiply+0x4e>
 8007084:	f8b1 a000 	ldrh.w	sl, [r1]
 8007088:	f1ba 0f00 	cmp.w	sl, #0
 800708c:	d023      	beq.n	80070d6 <__multiply+0xee>
 800708e:	46a9      	mov	r9, r5
 8007090:	f04f 0c00 	mov.w	ip, #0
 8007094:	f104 0e14 	add.w	lr, r4, #20
 8007098:	f85e 7b04 	ldr.w	r7, [lr], #4
 800709c:	f8d9 3000 	ldr.w	r3, [r9]
 80070a0:	fa1f fb87 	uxth.w	fp, r7
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	fb0a 330b 	mla	r3, sl, fp, r3
 80070aa:	4463      	add	r3, ip
 80070ac:	f8d9 c000 	ldr.w	ip, [r9]
 80070b0:	0c3f      	lsrs	r7, r7, #16
 80070b2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80070b6:	fb0a c707 	mla	r7, sl, r7, ip
 80070ba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80070be:	b29b      	uxth	r3, r3
 80070c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80070c4:	4572      	cmp	r2, lr
 80070c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80070ca:	f849 3b04 	str.w	r3, [r9], #4
 80070ce:	d8e3      	bhi.n	8007098 <__multiply+0xb0>
 80070d0:	9b01      	ldr	r3, [sp, #4]
 80070d2:	f845 c003 	str.w	ip, [r5, r3]
 80070d6:	9b03      	ldr	r3, [sp, #12]
 80070d8:	3104      	adds	r1, #4
 80070da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80070de:	f1b9 0f00 	cmp.w	r9, #0
 80070e2:	d021      	beq.n	8007128 <__multiply+0x140>
 80070e4:	46ae      	mov	lr, r5
 80070e6:	f04f 0a00 	mov.w	sl, #0
 80070ea:	682b      	ldr	r3, [r5, #0]
 80070ec:	f104 0c14 	add.w	ip, r4, #20
 80070f0:	f8bc b000 	ldrh.w	fp, [ip]
 80070f4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	fb09 770b 	mla	r7, r9, fp, r7
 80070fe:	4457      	add	r7, sl
 8007100:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007104:	f84e 3b04 	str.w	r3, [lr], #4
 8007108:	f85c 3b04 	ldr.w	r3, [ip], #4
 800710c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007110:	f8be 3000 	ldrh.w	r3, [lr]
 8007114:	4562      	cmp	r2, ip
 8007116:	fb09 330a 	mla	r3, r9, sl, r3
 800711a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800711e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007122:	d8e5      	bhi.n	80070f0 <__multiply+0x108>
 8007124:	9f01      	ldr	r7, [sp, #4]
 8007126:	51eb      	str	r3, [r5, r7]
 8007128:	3504      	adds	r5, #4
 800712a:	e79a      	b.n	8007062 <__multiply+0x7a>
 800712c:	3e01      	subs	r6, #1
 800712e:	e79c      	b.n	800706a <__multiply+0x82>
 8007130:	08007f80 	.word	0x08007f80
 8007134:	08007f91 	.word	0x08007f91

08007138 <__pow5mult>:
 8007138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800713c:	4615      	mov	r5, r2
 800713e:	f012 0203 	ands.w	r2, r2, #3
 8007142:	4607      	mov	r7, r0
 8007144:	460e      	mov	r6, r1
 8007146:	d007      	beq.n	8007158 <__pow5mult+0x20>
 8007148:	4c25      	ldr	r4, [pc, #148]	@ (80071e0 <__pow5mult+0xa8>)
 800714a:	3a01      	subs	r2, #1
 800714c:	2300      	movs	r3, #0
 800714e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007152:	f7ff fea1 	bl	8006e98 <__multadd>
 8007156:	4606      	mov	r6, r0
 8007158:	10ad      	asrs	r5, r5, #2
 800715a:	d03d      	beq.n	80071d8 <__pow5mult+0xa0>
 800715c:	69fc      	ldr	r4, [r7, #28]
 800715e:	b97c      	cbnz	r4, 8007180 <__pow5mult+0x48>
 8007160:	2010      	movs	r0, #16
 8007162:	f7ff fd81 	bl	8006c68 <malloc>
 8007166:	4602      	mov	r2, r0
 8007168:	61f8      	str	r0, [r7, #28]
 800716a:	b928      	cbnz	r0, 8007178 <__pow5mult+0x40>
 800716c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007170:	4b1c      	ldr	r3, [pc, #112]	@ (80071e4 <__pow5mult+0xac>)
 8007172:	481d      	ldr	r0, [pc, #116]	@ (80071e8 <__pow5mult+0xb0>)
 8007174:	f000 fc38 	bl	80079e8 <__assert_func>
 8007178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800717c:	6004      	str	r4, [r0, #0]
 800717e:	60c4      	str	r4, [r0, #12]
 8007180:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007188:	b94c      	cbnz	r4, 800719e <__pow5mult+0x66>
 800718a:	f240 2171 	movw	r1, #625	@ 0x271
 800718e:	4638      	mov	r0, r7
 8007190:	f7ff ff14 	bl	8006fbc <__i2b>
 8007194:	2300      	movs	r3, #0
 8007196:	4604      	mov	r4, r0
 8007198:	f8c8 0008 	str.w	r0, [r8, #8]
 800719c:	6003      	str	r3, [r0, #0]
 800719e:	f04f 0900 	mov.w	r9, #0
 80071a2:	07eb      	lsls	r3, r5, #31
 80071a4:	d50a      	bpl.n	80071bc <__pow5mult+0x84>
 80071a6:	4631      	mov	r1, r6
 80071a8:	4622      	mov	r2, r4
 80071aa:	4638      	mov	r0, r7
 80071ac:	f7ff ff1c 	bl	8006fe8 <__multiply>
 80071b0:	4680      	mov	r8, r0
 80071b2:	4631      	mov	r1, r6
 80071b4:	4638      	mov	r0, r7
 80071b6:	f7ff fe4d 	bl	8006e54 <_Bfree>
 80071ba:	4646      	mov	r6, r8
 80071bc:	106d      	asrs	r5, r5, #1
 80071be:	d00b      	beq.n	80071d8 <__pow5mult+0xa0>
 80071c0:	6820      	ldr	r0, [r4, #0]
 80071c2:	b938      	cbnz	r0, 80071d4 <__pow5mult+0x9c>
 80071c4:	4622      	mov	r2, r4
 80071c6:	4621      	mov	r1, r4
 80071c8:	4638      	mov	r0, r7
 80071ca:	f7ff ff0d 	bl	8006fe8 <__multiply>
 80071ce:	6020      	str	r0, [r4, #0]
 80071d0:	f8c0 9000 	str.w	r9, [r0]
 80071d4:	4604      	mov	r4, r0
 80071d6:	e7e4      	b.n	80071a2 <__pow5mult+0x6a>
 80071d8:	4630      	mov	r0, r6
 80071da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071de:	bf00      	nop
 80071e0:	08007fec 	.word	0x08007fec
 80071e4:	08007f11 	.word	0x08007f11
 80071e8:	08007f91 	.word	0x08007f91

080071ec <__lshift>:
 80071ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f0:	460c      	mov	r4, r1
 80071f2:	4607      	mov	r7, r0
 80071f4:	4691      	mov	r9, r2
 80071f6:	6923      	ldr	r3, [r4, #16]
 80071f8:	6849      	ldr	r1, [r1, #4]
 80071fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071fe:	68a3      	ldr	r3, [r4, #8]
 8007200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007204:	f108 0601 	add.w	r6, r8, #1
 8007208:	42b3      	cmp	r3, r6
 800720a:	db0b      	blt.n	8007224 <__lshift+0x38>
 800720c:	4638      	mov	r0, r7
 800720e:	f7ff fde1 	bl	8006dd4 <_Balloc>
 8007212:	4605      	mov	r5, r0
 8007214:	b948      	cbnz	r0, 800722a <__lshift+0x3e>
 8007216:	4602      	mov	r2, r0
 8007218:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800721c:	4b27      	ldr	r3, [pc, #156]	@ (80072bc <__lshift+0xd0>)
 800721e:	4828      	ldr	r0, [pc, #160]	@ (80072c0 <__lshift+0xd4>)
 8007220:	f000 fbe2 	bl	80079e8 <__assert_func>
 8007224:	3101      	adds	r1, #1
 8007226:	005b      	lsls	r3, r3, #1
 8007228:	e7ee      	b.n	8007208 <__lshift+0x1c>
 800722a:	2300      	movs	r3, #0
 800722c:	f100 0114 	add.w	r1, r0, #20
 8007230:	f100 0210 	add.w	r2, r0, #16
 8007234:	4618      	mov	r0, r3
 8007236:	4553      	cmp	r3, sl
 8007238:	db33      	blt.n	80072a2 <__lshift+0xb6>
 800723a:	6920      	ldr	r0, [r4, #16]
 800723c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007240:	f104 0314 	add.w	r3, r4, #20
 8007244:	f019 091f 	ands.w	r9, r9, #31
 8007248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800724c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007250:	d02b      	beq.n	80072aa <__lshift+0xbe>
 8007252:	468a      	mov	sl, r1
 8007254:	2200      	movs	r2, #0
 8007256:	f1c9 0e20 	rsb	lr, r9, #32
 800725a:	6818      	ldr	r0, [r3, #0]
 800725c:	fa00 f009 	lsl.w	r0, r0, r9
 8007260:	4310      	orrs	r0, r2
 8007262:	f84a 0b04 	str.w	r0, [sl], #4
 8007266:	f853 2b04 	ldr.w	r2, [r3], #4
 800726a:	459c      	cmp	ip, r3
 800726c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007270:	d8f3      	bhi.n	800725a <__lshift+0x6e>
 8007272:	ebac 0304 	sub.w	r3, ip, r4
 8007276:	3b15      	subs	r3, #21
 8007278:	f023 0303 	bic.w	r3, r3, #3
 800727c:	3304      	adds	r3, #4
 800727e:	f104 0015 	add.w	r0, r4, #21
 8007282:	4584      	cmp	ip, r0
 8007284:	bf38      	it	cc
 8007286:	2304      	movcc	r3, #4
 8007288:	50ca      	str	r2, [r1, r3]
 800728a:	b10a      	cbz	r2, 8007290 <__lshift+0xa4>
 800728c:	f108 0602 	add.w	r6, r8, #2
 8007290:	3e01      	subs	r6, #1
 8007292:	4638      	mov	r0, r7
 8007294:	4621      	mov	r1, r4
 8007296:	612e      	str	r6, [r5, #16]
 8007298:	f7ff fddc 	bl	8006e54 <_Bfree>
 800729c:	4628      	mov	r0, r5
 800729e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80072a6:	3301      	adds	r3, #1
 80072a8:	e7c5      	b.n	8007236 <__lshift+0x4a>
 80072aa:	3904      	subs	r1, #4
 80072ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b0:	459c      	cmp	ip, r3
 80072b2:	f841 2f04 	str.w	r2, [r1, #4]!
 80072b6:	d8f9      	bhi.n	80072ac <__lshift+0xc0>
 80072b8:	e7ea      	b.n	8007290 <__lshift+0xa4>
 80072ba:	bf00      	nop
 80072bc:	08007f80 	.word	0x08007f80
 80072c0:	08007f91 	.word	0x08007f91

080072c4 <__mcmp>:
 80072c4:	4603      	mov	r3, r0
 80072c6:	690a      	ldr	r2, [r1, #16]
 80072c8:	6900      	ldr	r0, [r0, #16]
 80072ca:	b530      	push	{r4, r5, lr}
 80072cc:	1a80      	subs	r0, r0, r2
 80072ce:	d10e      	bne.n	80072ee <__mcmp+0x2a>
 80072d0:	3314      	adds	r3, #20
 80072d2:	3114      	adds	r1, #20
 80072d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80072d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80072dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80072e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80072e4:	4295      	cmp	r5, r2
 80072e6:	d003      	beq.n	80072f0 <__mcmp+0x2c>
 80072e8:	d205      	bcs.n	80072f6 <__mcmp+0x32>
 80072ea:	f04f 30ff 	mov.w	r0, #4294967295
 80072ee:	bd30      	pop	{r4, r5, pc}
 80072f0:	42a3      	cmp	r3, r4
 80072f2:	d3f3      	bcc.n	80072dc <__mcmp+0x18>
 80072f4:	e7fb      	b.n	80072ee <__mcmp+0x2a>
 80072f6:	2001      	movs	r0, #1
 80072f8:	e7f9      	b.n	80072ee <__mcmp+0x2a>
	...

080072fc <__mdiff>:
 80072fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007300:	4689      	mov	r9, r1
 8007302:	4606      	mov	r6, r0
 8007304:	4611      	mov	r1, r2
 8007306:	4648      	mov	r0, r9
 8007308:	4614      	mov	r4, r2
 800730a:	f7ff ffdb 	bl	80072c4 <__mcmp>
 800730e:	1e05      	subs	r5, r0, #0
 8007310:	d112      	bne.n	8007338 <__mdiff+0x3c>
 8007312:	4629      	mov	r1, r5
 8007314:	4630      	mov	r0, r6
 8007316:	f7ff fd5d 	bl	8006dd4 <_Balloc>
 800731a:	4602      	mov	r2, r0
 800731c:	b928      	cbnz	r0, 800732a <__mdiff+0x2e>
 800731e:	f240 2137 	movw	r1, #567	@ 0x237
 8007322:	4b3e      	ldr	r3, [pc, #248]	@ (800741c <__mdiff+0x120>)
 8007324:	483e      	ldr	r0, [pc, #248]	@ (8007420 <__mdiff+0x124>)
 8007326:	f000 fb5f 	bl	80079e8 <__assert_func>
 800732a:	2301      	movs	r3, #1
 800732c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007330:	4610      	mov	r0, r2
 8007332:	b003      	add	sp, #12
 8007334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007338:	bfbc      	itt	lt
 800733a:	464b      	movlt	r3, r9
 800733c:	46a1      	movlt	r9, r4
 800733e:	4630      	mov	r0, r6
 8007340:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007344:	bfba      	itte	lt
 8007346:	461c      	movlt	r4, r3
 8007348:	2501      	movlt	r5, #1
 800734a:	2500      	movge	r5, #0
 800734c:	f7ff fd42 	bl	8006dd4 <_Balloc>
 8007350:	4602      	mov	r2, r0
 8007352:	b918      	cbnz	r0, 800735c <__mdiff+0x60>
 8007354:	f240 2145 	movw	r1, #581	@ 0x245
 8007358:	4b30      	ldr	r3, [pc, #192]	@ (800741c <__mdiff+0x120>)
 800735a:	e7e3      	b.n	8007324 <__mdiff+0x28>
 800735c:	f100 0b14 	add.w	fp, r0, #20
 8007360:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007364:	f109 0310 	add.w	r3, r9, #16
 8007368:	60c5      	str	r5, [r0, #12]
 800736a:	f04f 0c00 	mov.w	ip, #0
 800736e:	f109 0514 	add.w	r5, r9, #20
 8007372:	46d9      	mov	r9, fp
 8007374:	6926      	ldr	r6, [r4, #16]
 8007376:	f104 0e14 	add.w	lr, r4, #20
 800737a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800737e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007382:	9301      	str	r3, [sp, #4]
 8007384:	9b01      	ldr	r3, [sp, #4]
 8007386:	f85e 0b04 	ldr.w	r0, [lr], #4
 800738a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800738e:	b281      	uxth	r1, r0
 8007390:	9301      	str	r3, [sp, #4]
 8007392:	fa1f f38a 	uxth.w	r3, sl
 8007396:	1a5b      	subs	r3, r3, r1
 8007398:	0c00      	lsrs	r0, r0, #16
 800739a:	4463      	add	r3, ip
 800739c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073a0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073aa:	4576      	cmp	r6, lr
 80073ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073b0:	f849 3b04 	str.w	r3, [r9], #4
 80073b4:	d8e6      	bhi.n	8007384 <__mdiff+0x88>
 80073b6:	1b33      	subs	r3, r6, r4
 80073b8:	3b15      	subs	r3, #21
 80073ba:	f023 0303 	bic.w	r3, r3, #3
 80073be:	3415      	adds	r4, #21
 80073c0:	3304      	adds	r3, #4
 80073c2:	42a6      	cmp	r6, r4
 80073c4:	bf38      	it	cc
 80073c6:	2304      	movcc	r3, #4
 80073c8:	441d      	add	r5, r3
 80073ca:	445b      	add	r3, fp
 80073cc:	461e      	mov	r6, r3
 80073ce:	462c      	mov	r4, r5
 80073d0:	4544      	cmp	r4, r8
 80073d2:	d30e      	bcc.n	80073f2 <__mdiff+0xf6>
 80073d4:	f108 0103 	add.w	r1, r8, #3
 80073d8:	1b49      	subs	r1, r1, r5
 80073da:	f021 0103 	bic.w	r1, r1, #3
 80073de:	3d03      	subs	r5, #3
 80073e0:	45a8      	cmp	r8, r5
 80073e2:	bf38      	it	cc
 80073e4:	2100      	movcc	r1, #0
 80073e6:	440b      	add	r3, r1
 80073e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80073ec:	b199      	cbz	r1, 8007416 <__mdiff+0x11a>
 80073ee:	6117      	str	r7, [r2, #16]
 80073f0:	e79e      	b.n	8007330 <__mdiff+0x34>
 80073f2:	46e6      	mov	lr, ip
 80073f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80073f8:	fa1f fc81 	uxth.w	ip, r1
 80073fc:	44f4      	add	ip, lr
 80073fe:	0c08      	lsrs	r0, r1, #16
 8007400:	4471      	add	r1, lr
 8007402:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007406:	b289      	uxth	r1, r1
 8007408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800740c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007410:	f846 1b04 	str.w	r1, [r6], #4
 8007414:	e7dc      	b.n	80073d0 <__mdiff+0xd4>
 8007416:	3f01      	subs	r7, #1
 8007418:	e7e6      	b.n	80073e8 <__mdiff+0xec>
 800741a:	bf00      	nop
 800741c:	08007f80 	.word	0x08007f80
 8007420:	08007f91 	.word	0x08007f91

08007424 <__d2b>:
 8007424:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007428:	2101      	movs	r1, #1
 800742a:	4690      	mov	r8, r2
 800742c:	4699      	mov	r9, r3
 800742e:	9e08      	ldr	r6, [sp, #32]
 8007430:	f7ff fcd0 	bl	8006dd4 <_Balloc>
 8007434:	4604      	mov	r4, r0
 8007436:	b930      	cbnz	r0, 8007446 <__d2b+0x22>
 8007438:	4602      	mov	r2, r0
 800743a:	f240 310f 	movw	r1, #783	@ 0x30f
 800743e:	4b23      	ldr	r3, [pc, #140]	@ (80074cc <__d2b+0xa8>)
 8007440:	4823      	ldr	r0, [pc, #140]	@ (80074d0 <__d2b+0xac>)
 8007442:	f000 fad1 	bl	80079e8 <__assert_func>
 8007446:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800744a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800744e:	b10d      	cbz	r5, 8007454 <__d2b+0x30>
 8007450:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007454:	9301      	str	r3, [sp, #4]
 8007456:	f1b8 0300 	subs.w	r3, r8, #0
 800745a:	d024      	beq.n	80074a6 <__d2b+0x82>
 800745c:	4668      	mov	r0, sp
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	f7ff fd7f 	bl	8006f62 <__lo0bits>
 8007464:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007468:	b1d8      	cbz	r0, 80074a2 <__d2b+0x7e>
 800746a:	f1c0 0320 	rsb	r3, r0, #32
 800746e:	fa02 f303 	lsl.w	r3, r2, r3
 8007472:	430b      	orrs	r3, r1
 8007474:	40c2      	lsrs	r2, r0
 8007476:	6163      	str	r3, [r4, #20]
 8007478:	9201      	str	r2, [sp, #4]
 800747a:	9b01      	ldr	r3, [sp, #4]
 800747c:	2b00      	cmp	r3, #0
 800747e:	bf0c      	ite	eq
 8007480:	2201      	moveq	r2, #1
 8007482:	2202      	movne	r2, #2
 8007484:	61a3      	str	r3, [r4, #24]
 8007486:	6122      	str	r2, [r4, #16]
 8007488:	b1ad      	cbz	r5, 80074b6 <__d2b+0x92>
 800748a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800748e:	4405      	add	r5, r0
 8007490:	6035      	str	r5, [r6, #0]
 8007492:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007498:	6018      	str	r0, [r3, #0]
 800749a:	4620      	mov	r0, r4
 800749c:	b002      	add	sp, #8
 800749e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80074a2:	6161      	str	r1, [r4, #20]
 80074a4:	e7e9      	b.n	800747a <__d2b+0x56>
 80074a6:	a801      	add	r0, sp, #4
 80074a8:	f7ff fd5b 	bl	8006f62 <__lo0bits>
 80074ac:	9b01      	ldr	r3, [sp, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	6163      	str	r3, [r4, #20]
 80074b2:	3020      	adds	r0, #32
 80074b4:	e7e7      	b.n	8007486 <__d2b+0x62>
 80074b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80074ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074be:	6030      	str	r0, [r6, #0]
 80074c0:	6918      	ldr	r0, [r3, #16]
 80074c2:	f7ff fd2f 	bl	8006f24 <__hi0bits>
 80074c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074ca:	e7e4      	b.n	8007496 <__d2b+0x72>
 80074cc:	08007f80 	.word	0x08007f80
 80074d0:	08007f91 	.word	0x08007f91

080074d4 <__sfputc_r>:
 80074d4:	6893      	ldr	r3, [r2, #8]
 80074d6:	b410      	push	{r4}
 80074d8:	3b01      	subs	r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	6093      	str	r3, [r2, #8]
 80074de:	da07      	bge.n	80074f0 <__sfputc_r+0x1c>
 80074e0:	6994      	ldr	r4, [r2, #24]
 80074e2:	42a3      	cmp	r3, r4
 80074e4:	db01      	blt.n	80074ea <__sfputc_r+0x16>
 80074e6:	290a      	cmp	r1, #10
 80074e8:	d102      	bne.n	80074f0 <__sfputc_r+0x1c>
 80074ea:	bc10      	pop	{r4}
 80074ec:	f7fe bc01 	b.w	8005cf2 <__swbuf_r>
 80074f0:	6813      	ldr	r3, [r2, #0]
 80074f2:	1c58      	adds	r0, r3, #1
 80074f4:	6010      	str	r0, [r2, #0]
 80074f6:	7019      	strb	r1, [r3, #0]
 80074f8:	4608      	mov	r0, r1
 80074fa:	bc10      	pop	{r4}
 80074fc:	4770      	bx	lr

080074fe <__sfputs_r>:
 80074fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007500:	4606      	mov	r6, r0
 8007502:	460f      	mov	r7, r1
 8007504:	4614      	mov	r4, r2
 8007506:	18d5      	adds	r5, r2, r3
 8007508:	42ac      	cmp	r4, r5
 800750a:	d101      	bne.n	8007510 <__sfputs_r+0x12>
 800750c:	2000      	movs	r0, #0
 800750e:	e007      	b.n	8007520 <__sfputs_r+0x22>
 8007510:	463a      	mov	r2, r7
 8007512:	4630      	mov	r0, r6
 8007514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007518:	f7ff ffdc 	bl	80074d4 <__sfputc_r>
 800751c:	1c43      	adds	r3, r0, #1
 800751e:	d1f3      	bne.n	8007508 <__sfputs_r+0xa>
 8007520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007524 <_vfiprintf_r>:
 8007524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007528:	460d      	mov	r5, r1
 800752a:	4614      	mov	r4, r2
 800752c:	4698      	mov	r8, r3
 800752e:	4606      	mov	r6, r0
 8007530:	b09d      	sub	sp, #116	@ 0x74
 8007532:	b118      	cbz	r0, 800753c <_vfiprintf_r+0x18>
 8007534:	6a03      	ldr	r3, [r0, #32]
 8007536:	b90b      	cbnz	r3, 800753c <_vfiprintf_r+0x18>
 8007538:	f7fe faf2 	bl	8005b20 <__sinit>
 800753c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800753e:	07d9      	lsls	r1, r3, #31
 8007540:	d405      	bmi.n	800754e <_vfiprintf_r+0x2a>
 8007542:	89ab      	ldrh	r3, [r5, #12]
 8007544:	059a      	lsls	r2, r3, #22
 8007546:	d402      	bmi.n	800754e <_vfiprintf_r+0x2a>
 8007548:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800754a:	f7fe fce4 	bl	8005f16 <__retarget_lock_acquire_recursive>
 800754e:	89ab      	ldrh	r3, [r5, #12]
 8007550:	071b      	lsls	r3, r3, #28
 8007552:	d501      	bpl.n	8007558 <_vfiprintf_r+0x34>
 8007554:	692b      	ldr	r3, [r5, #16]
 8007556:	b99b      	cbnz	r3, 8007580 <_vfiprintf_r+0x5c>
 8007558:	4629      	mov	r1, r5
 800755a:	4630      	mov	r0, r6
 800755c:	f7fe fc08 	bl	8005d70 <__swsetup_r>
 8007560:	b170      	cbz	r0, 8007580 <_vfiprintf_r+0x5c>
 8007562:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007564:	07dc      	lsls	r4, r3, #31
 8007566:	d504      	bpl.n	8007572 <_vfiprintf_r+0x4e>
 8007568:	f04f 30ff 	mov.w	r0, #4294967295
 800756c:	b01d      	add	sp, #116	@ 0x74
 800756e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007572:	89ab      	ldrh	r3, [r5, #12]
 8007574:	0598      	lsls	r0, r3, #22
 8007576:	d4f7      	bmi.n	8007568 <_vfiprintf_r+0x44>
 8007578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800757a:	f7fe fccd 	bl	8005f18 <__retarget_lock_release_recursive>
 800757e:	e7f3      	b.n	8007568 <_vfiprintf_r+0x44>
 8007580:	2300      	movs	r3, #0
 8007582:	9309      	str	r3, [sp, #36]	@ 0x24
 8007584:	2320      	movs	r3, #32
 8007586:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800758a:	2330      	movs	r3, #48	@ 0x30
 800758c:	f04f 0901 	mov.w	r9, #1
 8007590:	f8cd 800c 	str.w	r8, [sp, #12]
 8007594:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007740 <_vfiprintf_r+0x21c>
 8007598:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800759c:	4623      	mov	r3, r4
 800759e:	469a      	mov	sl, r3
 80075a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075a4:	b10a      	cbz	r2, 80075aa <_vfiprintf_r+0x86>
 80075a6:	2a25      	cmp	r2, #37	@ 0x25
 80075a8:	d1f9      	bne.n	800759e <_vfiprintf_r+0x7a>
 80075aa:	ebba 0b04 	subs.w	fp, sl, r4
 80075ae:	d00b      	beq.n	80075c8 <_vfiprintf_r+0xa4>
 80075b0:	465b      	mov	r3, fp
 80075b2:	4622      	mov	r2, r4
 80075b4:	4629      	mov	r1, r5
 80075b6:	4630      	mov	r0, r6
 80075b8:	f7ff ffa1 	bl	80074fe <__sfputs_r>
 80075bc:	3001      	adds	r0, #1
 80075be:	f000 80a7 	beq.w	8007710 <_vfiprintf_r+0x1ec>
 80075c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075c4:	445a      	add	r2, fp
 80075c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80075c8:	f89a 3000 	ldrb.w	r3, [sl]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 809f 	beq.w	8007710 <_vfiprintf_r+0x1ec>
 80075d2:	2300      	movs	r3, #0
 80075d4:	f04f 32ff 	mov.w	r2, #4294967295
 80075d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075dc:	f10a 0a01 	add.w	sl, sl, #1
 80075e0:	9304      	str	r3, [sp, #16]
 80075e2:	9307      	str	r3, [sp, #28]
 80075e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80075ea:	4654      	mov	r4, sl
 80075ec:	2205      	movs	r2, #5
 80075ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f2:	4853      	ldr	r0, [pc, #332]	@ (8007740 <_vfiprintf_r+0x21c>)
 80075f4:	f7fe fc91 	bl	8005f1a <memchr>
 80075f8:	9a04      	ldr	r2, [sp, #16]
 80075fa:	b9d8      	cbnz	r0, 8007634 <_vfiprintf_r+0x110>
 80075fc:	06d1      	lsls	r1, r2, #27
 80075fe:	bf44      	itt	mi
 8007600:	2320      	movmi	r3, #32
 8007602:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007606:	0713      	lsls	r3, r2, #28
 8007608:	bf44      	itt	mi
 800760a:	232b      	movmi	r3, #43	@ 0x2b
 800760c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007610:	f89a 3000 	ldrb.w	r3, [sl]
 8007614:	2b2a      	cmp	r3, #42	@ 0x2a
 8007616:	d015      	beq.n	8007644 <_vfiprintf_r+0x120>
 8007618:	4654      	mov	r4, sl
 800761a:	2000      	movs	r0, #0
 800761c:	f04f 0c0a 	mov.w	ip, #10
 8007620:	9a07      	ldr	r2, [sp, #28]
 8007622:	4621      	mov	r1, r4
 8007624:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007628:	3b30      	subs	r3, #48	@ 0x30
 800762a:	2b09      	cmp	r3, #9
 800762c:	d94b      	bls.n	80076c6 <_vfiprintf_r+0x1a2>
 800762e:	b1b0      	cbz	r0, 800765e <_vfiprintf_r+0x13a>
 8007630:	9207      	str	r2, [sp, #28]
 8007632:	e014      	b.n	800765e <_vfiprintf_r+0x13a>
 8007634:	eba0 0308 	sub.w	r3, r0, r8
 8007638:	fa09 f303 	lsl.w	r3, r9, r3
 800763c:	4313      	orrs	r3, r2
 800763e:	46a2      	mov	sl, r4
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	e7d2      	b.n	80075ea <_vfiprintf_r+0xc6>
 8007644:	9b03      	ldr	r3, [sp, #12]
 8007646:	1d19      	adds	r1, r3, #4
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	9103      	str	r1, [sp, #12]
 800764c:	2b00      	cmp	r3, #0
 800764e:	bfbb      	ittet	lt
 8007650:	425b      	neglt	r3, r3
 8007652:	f042 0202 	orrlt.w	r2, r2, #2
 8007656:	9307      	strge	r3, [sp, #28]
 8007658:	9307      	strlt	r3, [sp, #28]
 800765a:	bfb8      	it	lt
 800765c:	9204      	strlt	r2, [sp, #16]
 800765e:	7823      	ldrb	r3, [r4, #0]
 8007660:	2b2e      	cmp	r3, #46	@ 0x2e
 8007662:	d10a      	bne.n	800767a <_vfiprintf_r+0x156>
 8007664:	7863      	ldrb	r3, [r4, #1]
 8007666:	2b2a      	cmp	r3, #42	@ 0x2a
 8007668:	d132      	bne.n	80076d0 <_vfiprintf_r+0x1ac>
 800766a:	9b03      	ldr	r3, [sp, #12]
 800766c:	3402      	adds	r4, #2
 800766e:	1d1a      	adds	r2, r3, #4
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	9203      	str	r2, [sp, #12]
 8007674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007678:	9305      	str	r3, [sp, #20]
 800767a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007744 <_vfiprintf_r+0x220>
 800767e:	2203      	movs	r2, #3
 8007680:	4650      	mov	r0, sl
 8007682:	7821      	ldrb	r1, [r4, #0]
 8007684:	f7fe fc49 	bl	8005f1a <memchr>
 8007688:	b138      	cbz	r0, 800769a <_vfiprintf_r+0x176>
 800768a:	2240      	movs	r2, #64	@ 0x40
 800768c:	9b04      	ldr	r3, [sp, #16]
 800768e:	eba0 000a 	sub.w	r0, r0, sl
 8007692:	4082      	lsls	r2, r0
 8007694:	4313      	orrs	r3, r2
 8007696:	3401      	adds	r4, #1
 8007698:	9304      	str	r3, [sp, #16]
 800769a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800769e:	2206      	movs	r2, #6
 80076a0:	4829      	ldr	r0, [pc, #164]	@ (8007748 <_vfiprintf_r+0x224>)
 80076a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076a6:	f7fe fc38 	bl	8005f1a <memchr>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	d03f      	beq.n	800772e <_vfiprintf_r+0x20a>
 80076ae:	4b27      	ldr	r3, [pc, #156]	@ (800774c <_vfiprintf_r+0x228>)
 80076b0:	bb1b      	cbnz	r3, 80076fa <_vfiprintf_r+0x1d6>
 80076b2:	9b03      	ldr	r3, [sp, #12]
 80076b4:	3307      	adds	r3, #7
 80076b6:	f023 0307 	bic.w	r3, r3, #7
 80076ba:	3308      	adds	r3, #8
 80076bc:	9303      	str	r3, [sp, #12]
 80076be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076c0:	443b      	add	r3, r7
 80076c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80076c4:	e76a      	b.n	800759c <_vfiprintf_r+0x78>
 80076c6:	460c      	mov	r4, r1
 80076c8:	2001      	movs	r0, #1
 80076ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80076ce:	e7a8      	b.n	8007622 <_vfiprintf_r+0xfe>
 80076d0:	2300      	movs	r3, #0
 80076d2:	f04f 0c0a 	mov.w	ip, #10
 80076d6:	4619      	mov	r1, r3
 80076d8:	3401      	adds	r4, #1
 80076da:	9305      	str	r3, [sp, #20]
 80076dc:	4620      	mov	r0, r4
 80076de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076e2:	3a30      	subs	r2, #48	@ 0x30
 80076e4:	2a09      	cmp	r2, #9
 80076e6:	d903      	bls.n	80076f0 <_vfiprintf_r+0x1cc>
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d0c6      	beq.n	800767a <_vfiprintf_r+0x156>
 80076ec:	9105      	str	r1, [sp, #20]
 80076ee:	e7c4      	b.n	800767a <_vfiprintf_r+0x156>
 80076f0:	4604      	mov	r4, r0
 80076f2:	2301      	movs	r3, #1
 80076f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80076f8:	e7f0      	b.n	80076dc <_vfiprintf_r+0x1b8>
 80076fa:	ab03      	add	r3, sp, #12
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	462a      	mov	r2, r5
 8007700:	4630      	mov	r0, r6
 8007702:	4b13      	ldr	r3, [pc, #76]	@ (8007750 <_vfiprintf_r+0x22c>)
 8007704:	a904      	add	r1, sp, #16
 8007706:	f7fd fdc1 	bl	800528c <_printf_float>
 800770a:	4607      	mov	r7, r0
 800770c:	1c78      	adds	r0, r7, #1
 800770e:	d1d6      	bne.n	80076be <_vfiprintf_r+0x19a>
 8007710:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007712:	07d9      	lsls	r1, r3, #31
 8007714:	d405      	bmi.n	8007722 <_vfiprintf_r+0x1fe>
 8007716:	89ab      	ldrh	r3, [r5, #12]
 8007718:	059a      	lsls	r2, r3, #22
 800771a:	d402      	bmi.n	8007722 <_vfiprintf_r+0x1fe>
 800771c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800771e:	f7fe fbfb 	bl	8005f18 <__retarget_lock_release_recursive>
 8007722:	89ab      	ldrh	r3, [r5, #12]
 8007724:	065b      	lsls	r3, r3, #25
 8007726:	f53f af1f 	bmi.w	8007568 <_vfiprintf_r+0x44>
 800772a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800772c:	e71e      	b.n	800756c <_vfiprintf_r+0x48>
 800772e:	ab03      	add	r3, sp, #12
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	462a      	mov	r2, r5
 8007734:	4630      	mov	r0, r6
 8007736:	4b06      	ldr	r3, [pc, #24]	@ (8007750 <_vfiprintf_r+0x22c>)
 8007738:	a904      	add	r1, sp, #16
 800773a:	f7fe f845 	bl	80057c8 <_printf_i>
 800773e:	e7e4      	b.n	800770a <_vfiprintf_r+0x1e6>
 8007740:	080080e8 	.word	0x080080e8
 8007744:	080080ee 	.word	0x080080ee
 8007748:	080080f2 	.word	0x080080f2
 800774c:	0800528d 	.word	0x0800528d
 8007750:	080074ff 	.word	0x080074ff

08007754 <__sflush_r>:
 8007754:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800775a:	0716      	lsls	r6, r2, #28
 800775c:	4605      	mov	r5, r0
 800775e:	460c      	mov	r4, r1
 8007760:	d454      	bmi.n	800780c <__sflush_r+0xb8>
 8007762:	684b      	ldr	r3, [r1, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	dc02      	bgt.n	800776e <__sflush_r+0x1a>
 8007768:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800776a:	2b00      	cmp	r3, #0
 800776c:	dd48      	ble.n	8007800 <__sflush_r+0xac>
 800776e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007770:	2e00      	cmp	r6, #0
 8007772:	d045      	beq.n	8007800 <__sflush_r+0xac>
 8007774:	2300      	movs	r3, #0
 8007776:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800777a:	682f      	ldr	r7, [r5, #0]
 800777c:	6a21      	ldr	r1, [r4, #32]
 800777e:	602b      	str	r3, [r5, #0]
 8007780:	d030      	beq.n	80077e4 <__sflush_r+0x90>
 8007782:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	0759      	lsls	r1, r3, #29
 8007788:	d505      	bpl.n	8007796 <__sflush_r+0x42>
 800778a:	6863      	ldr	r3, [r4, #4]
 800778c:	1ad2      	subs	r2, r2, r3
 800778e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007790:	b10b      	cbz	r3, 8007796 <__sflush_r+0x42>
 8007792:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007794:	1ad2      	subs	r2, r2, r3
 8007796:	2300      	movs	r3, #0
 8007798:	4628      	mov	r0, r5
 800779a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800779c:	6a21      	ldr	r1, [r4, #32]
 800779e:	47b0      	blx	r6
 80077a0:	1c43      	adds	r3, r0, #1
 80077a2:	89a3      	ldrh	r3, [r4, #12]
 80077a4:	d106      	bne.n	80077b4 <__sflush_r+0x60>
 80077a6:	6829      	ldr	r1, [r5, #0]
 80077a8:	291d      	cmp	r1, #29
 80077aa:	d82b      	bhi.n	8007804 <__sflush_r+0xb0>
 80077ac:	4a28      	ldr	r2, [pc, #160]	@ (8007850 <__sflush_r+0xfc>)
 80077ae:	410a      	asrs	r2, r1
 80077b0:	07d6      	lsls	r6, r2, #31
 80077b2:	d427      	bmi.n	8007804 <__sflush_r+0xb0>
 80077b4:	2200      	movs	r2, #0
 80077b6:	6062      	str	r2, [r4, #4]
 80077b8:	6922      	ldr	r2, [r4, #16]
 80077ba:	04d9      	lsls	r1, r3, #19
 80077bc:	6022      	str	r2, [r4, #0]
 80077be:	d504      	bpl.n	80077ca <__sflush_r+0x76>
 80077c0:	1c42      	adds	r2, r0, #1
 80077c2:	d101      	bne.n	80077c8 <__sflush_r+0x74>
 80077c4:	682b      	ldr	r3, [r5, #0]
 80077c6:	b903      	cbnz	r3, 80077ca <__sflush_r+0x76>
 80077c8:	6560      	str	r0, [r4, #84]	@ 0x54
 80077ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077cc:	602f      	str	r7, [r5, #0]
 80077ce:	b1b9      	cbz	r1, 8007800 <__sflush_r+0xac>
 80077d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077d4:	4299      	cmp	r1, r3
 80077d6:	d002      	beq.n	80077de <__sflush_r+0x8a>
 80077d8:	4628      	mov	r0, r5
 80077da:	f7ff f9fd 	bl	8006bd8 <_free_r>
 80077de:	2300      	movs	r3, #0
 80077e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80077e2:	e00d      	b.n	8007800 <__sflush_r+0xac>
 80077e4:	2301      	movs	r3, #1
 80077e6:	4628      	mov	r0, r5
 80077e8:	47b0      	blx	r6
 80077ea:	4602      	mov	r2, r0
 80077ec:	1c50      	adds	r0, r2, #1
 80077ee:	d1c9      	bne.n	8007784 <__sflush_r+0x30>
 80077f0:	682b      	ldr	r3, [r5, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0c6      	beq.n	8007784 <__sflush_r+0x30>
 80077f6:	2b1d      	cmp	r3, #29
 80077f8:	d001      	beq.n	80077fe <__sflush_r+0xaa>
 80077fa:	2b16      	cmp	r3, #22
 80077fc:	d11d      	bne.n	800783a <__sflush_r+0xe6>
 80077fe:	602f      	str	r7, [r5, #0]
 8007800:	2000      	movs	r0, #0
 8007802:	e021      	b.n	8007848 <__sflush_r+0xf4>
 8007804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007808:	b21b      	sxth	r3, r3
 800780a:	e01a      	b.n	8007842 <__sflush_r+0xee>
 800780c:	690f      	ldr	r7, [r1, #16]
 800780e:	2f00      	cmp	r7, #0
 8007810:	d0f6      	beq.n	8007800 <__sflush_r+0xac>
 8007812:	0793      	lsls	r3, r2, #30
 8007814:	bf18      	it	ne
 8007816:	2300      	movne	r3, #0
 8007818:	680e      	ldr	r6, [r1, #0]
 800781a:	bf08      	it	eq
 800781c:	694b      	ldreq	r3, [r1, #20]
 800781e:	1bf6      	subs	r6, r6, r7
 8007820:	600f      	str	r7, [r1, #0]
 8007822:	608b      	str	r3, [r1, #8]
 8007824:	2e00      	cmp	r6, #0
 8007826:	ddeb      	ble.n	8007800 <__sflush_r+0xac>
 8007828:	4633      	mov	r3, r6
 800782a:	463a      	mov	r2, r7
 800782c:	4628      	mov	r0, r5
 800782e:	6a21      	ldr	r1, [r4, #32]
 8007830:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007834:	47e0      	blx	ip
 8007836:	2800      	cmp	r0, #0
 8007838:	dc07      	bgt.n	800784a <__sflush_r+0xf6>
 800783a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800783e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007842:	f04f 30ff 	mov.w	r0, #4294967295
 8007846:	81a3      	strh	r3, [r4, #12]
 8007848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800784a:	4407      	add	r7, r0
 800784c:	1a36      	subs	r6, r6, r0
 800784e:	e7e9      	b.n	8007824 <__sflush_r+0xd0>
 8007850:	dfbffffe 	.word	0xdfbffffe

08007854 <_fflush_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	690b      	ldr	r3, [r1, #16]
 8007858:	4605      	mov	r5, r0
 800785a:	460c      	mov	r4, r1
 800785c:	b913      	cbnz	r3, 8007864 <_fflush_r+0x10>
 800785e:	2500      	movs	r5, #0
 8007860:	4628      	mov	r0, r5
 8007862:	bd38      	pop	{r3, r4, r5, pc}
 8007864:	b118      	cbz	r0, 800786e <_fflush_r+0x1a>
 8007866:	6a03      	ldr	r3, [r0, #32]
 8007868:	b90b      	cbnz	r3, 800786e <_fflush_r+0x1a>
 800786a:	f7fe f959 	bl	8005b20 <__sinit>
 800786e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d0f3      	beq.n	800785e <_fflush_r+0xa>
 8007876:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007878:	07d0      	lsls	r0, r2, #31
 800787a:	d404      	bmi.n	8007886 <_fflush_r+0x32>
 800787c:	0599      	lsls	r1, r3, #22
 800787e:	d402      	bmi.n	8007886 <_fflush_r+0x32>
 8007880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007882:	f7fe fb48 	bl	8005f16 <__retarget_lock_acquire_recursive>
 8007886:	4628      	mov	r0, r5
 8007888:	4621      	mov	r1, r4
 800788a:	f7ff ff63 	bl	8007754 <__sflush_r>
 800788e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007890:	4605      	mov	r5, r0
 8007892:	07da      	lsls	r2, r3, #31
 8007894:	d4e4      	bmi.n	8007860 <_fflush_r+0xc>
 8007896:	89a3      	ldrh	r3, [r4, #12]
 8007898:	059b      	lsls	r3, r3, #22
 800789a:	d4e1      	bmi.n	8007860 <_fflush_r+0xc>
 800789c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800789e:	f7fe fb3b 	bl	8005f18 <__retarget_lock_release_recursive>
 80078a2:	e7dd      	b.n	8007860 <_fflush_r+0xc>

080078a4 <__swhatbuf_r>:
 80078a4:	b570      	push	{r4, r5, r6, lr}
 80078a6:	460c      	mov	r4, r1
 80078a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078ac:	4615      	mov	r5, r2
 80078ae:	2900      	cmp	r1, #0
 80078b0:	461e      	mov	r6, r3
 80078b2:	b096      	sub	sp, #88	@ 0x58
 80078b4:	da0c      	bge.n	80078d0 <__swhatbuf_r+0x2c>
 80078b6:	89a3      	ldrh	r3, [r4, #12]
 80078b8:	2100      	movs	r1, #0
 80078ba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80078be:	bf14      	ite	ne
 80078c0:	2340      	movne	r3, #64	@ 0x40
 80078c2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80078c6:	2000      	movs	r0, #0
 80078c8:	6031      	str	r1, [r6, #0]
 80078ca:	602b      	str	r3, [r5, #0]
 80078cc:	b016      	add	sp, #88	@ 0x58
 80078ce:	bd70      	pop	{r4, r5, r6, pc}
 80078d0:	466a      	mov	r2, sp
 80078d2:	f000 f849 	bl	8007968 <_fstat_r>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	dbed      	blt.n	80078b6 <__swhatbuf_r+0x12>
 80078da:	9901      	ldr	r1, [sp, #4]
 80078dc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80078e0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80078e4:	4259      	negs	r1, r3
 80078e6:	4159      	adcs	r1, r3
 80078e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078ec:	e7eb      	b.n	80078c6 <__swhatbuf_r+0x22>

080078ee <__smakebuf_r>:
 80078ee:	898b      	ldrh	r3, [r1, #12]
 80078f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078f2:	079d      	lsls	r5, r3, #30
 80078f4:	4606      	mov	r6, r0
 80078f6:	460c      	mov	r4, r1
 80078f8:	d507      	bpl.n	800790a <__smakebuf_r+0x1c>
 80078fa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80078fe:	6023      	str	r3, [r4, #0]
 8007900:	6123      	str	r3, [r4, #16]
 8007902:	2301      	movs	r3, #1
 8007904:	6163      	str	r3, [r4, #20]
 8007906:	b003      	add	sp, #12
 8007908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800790a:	466a      	mov	r2, sp
 800790c:	ab01      	add	r3, sp, #4
 800790e:	f7ff ffc9 	bl	80078a4 <__swhatbuf_r>
 8007912:	9f00      	ldr	r7, [sp, #0]
 8007914:	4605      	mov	r5, r0
 8007916:	4639      	mov	r1, r7
 8007918:	4630      	mov	r0, r6
 800791a:	f7ff f9cf 	bl	8006cbc <_malloc_r>
 800791e:	b948      	cbnz	r0, 8007934 <__smakebuf_r+0x46>
 8007920:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007924:	059a      	lsls	r2, r3, #22
 8007926:	d4ee      	bmi.n	8007906 <__smakebuf_r+0x18>
 8007928:	f023 0303 	bic.w	r3, r3, #3
 800792c:	f043 0302 	orr.w	r3, r3, #2
 8007930:	81a3      	strh	r3, [r4, #12]
 8007932:	e7e2      	b.n	80078fa <__smakebuf_r+0xc>
 8007934:	89a3      	ldrh	r3, [r4, #12]
 8007936:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800793a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800793e:	81a3      	strh	r3, [r4, #12]
 8007940:	9b01      	ldr	r3, [sp, #4]
 8007942:	6020      	str	r0, [r4, #0]
 8007944:	b15b      	cbz	r3, 800795e <__smakebuf_r+0x70>
 8007946:	4630      	mov	r0, r6
 8007948:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800794c:	f000 f81e 	bl	800798c <_isatty_r>
 8007950:	b128      	cbz	r0, 800795e <__smakebuf_r+0x70>
 8007952:	89a3      	ldrh	r3, [r4, #12]
 8007954:	f023 0303 	bic.w	r3, r3, #3
 8007958:	f043 0301 	orr.w	r3, r3, #1
 800795c:	81a3      	strh	r3, [r4, #12]
 800795e:	89a3      	ldrh	r3, [r4, #12]
 8007960:	431d      	orrs	r5, r3
 8007962:	81a5      	strh	r5, [r4, #12]
 8007964:	e7cf      	b.n	8007906 <__smakebuf_r+0x18>
	...

08007968 <_fstat_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	2300      	movs	r3, #0
 800796c:	4d06      	ldr	r5, [pc, #24]	@ (8007988 <_fstat_r+0x20>)
 800796e:	4604      	mov	r4, r0
 8007970:	4608      	mov	r0, r1
 8007972:	4611      	mov	r1, r2
 8007974:	602b      	str	r3, [r5, #0]
 8007976:	f7fa fce3 	bl	8002340 <_fstat>
 800797a:	1c43      	adds	r3, r0, #1
 800797c:	d102      	bne.n	8007984 <_fstat_r+0x1c>
 800797e:	682b      	ldr	r3, [r5, #0]
 8007980:	b103      	cbz	r3, 8007984 <_fstat_r+0x1c>
 8007982:	6023      	str	r3, [r4, #0]
 8007984:	bd38      	pop	{r3, r4, r5, pc}
 8007986:	bf00      	nop
 8007988:	20000590 	.word	0x20000590

0800798c <_isatty_r>:
 800798c:	b538      	push	{r3, r4, r5, lr}
 800798e:	2300      	movs	r3, #0
 8007990:	4d05      	ldr	r5, [pc, #20]	@ (80079a8 <_isatty_r+0x1c>)
 8007992:	4604      	mov	r4, r0
 8007994:	4608      	mov	r0, r1
 8007996:	602b      	str	r3, [r5, #0]
 8007998:	f7fa fce1 	bl	800235e <_isatty>
 800799c:	1c43      	adds	r3, r0, #1
 800799e:	d102      	bne.n	80079a6 <_isatty_r+0x1a>
 80079a0:	682b      	ldr	r3, [r5, #0]
 80079a2:	b103      	cbz	r3, 80079a6 <_isatty_r+0x1a>
 80079a4:	6023      	str	r3, [r4, #0]
 80079a6:	bd38      	pop	{r3, r4, r5, pc}
 80079a8:	20000590 	.word	0x20000590

080079ac <_sbrk_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	2300      	movs	r3, #0
 80079b0:	4d05      	ldr	r5, [pc, #20]	@ (80079c8 <_sbrk_r+0x1c>)
 80079b2:	4604      	mov	r4, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	602b      	str	r3, [r5, #0]
 80079b8:	f7fa fce8 	bl	800238c <_sbrk>
 80079bc:	1c43      	adds	r3, r0, #1
 80079be:	d102      	bne.n	80079c6 <_sbrk_r+0x1a>
 80079c0:	682b      	ldr	r3, [r5, #0]
 80079c2:	b103      	cbz	r3, 80079c6 <_sbrk_r+0x1a>
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	bd38      	pop	{r3, r4, r5, pc}
 80079c8:	20000590 	.word	0x20000590

080079cc <memcpy>:
 80079cc:	440a      	add	r2, r1
 80079ce:	4291      	cmp	r1, r2
 80079d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80079d4:	d100      	bne.n	80079d8 <memcpy+0xc>
 80079d6:	4770      	bx	lr
 80079d8:	b510      	push	{r4, lr}
 80079da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079de:	4291      	cmp	r1, r2
 80079e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079e4:	d1f9      	bne.n	80079da <memcpy+0xe>
 80079e6:	bd10      	pop	{r4, pc}

080079e8 <__assert_func>:
 80079e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079ea:	4614      	mov	r4, r2
 80079ec:	461a      	mov	r2, r3
 80079ee:	4b09      	ldr	r3, [pc, #36]	@ (8007a14 <__assert_func+0x2c>)
 80079f0:	4605      	mov	r5, r0
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68d8      	ldr	r0, [r3, #12]
 80079f6:	b954      	cbnz	r4, 8007a0e <__assert_func+0x26>
 80079f8:	4b07      	ldr	r3, [pc, #28]	@ (8007a18 <__assert_func+0x30>)
 80079fa:	461c      	mov	r4, r3
 80079fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a00:	9100      	str	r1, [sp, #0]
 8007a02:	462b      	mov	r3, r5
 8007a04:	4905      	ldr	r1, [pc, #20]	@ (8007a1c <__assert_func+0x34>)
 8007a06:	f000 f841 	bl	8007a8c <fiprintf>
 8007a0a:	f000 f851 	bl	8007ab0 <abort>
 8007a0e:	4b04      	ldr	r3, [pc, #16]	@ (8007a20 <__assert_func+0x38>)
 8007a10:	e7f4      	b.n	80079fc <__assert_func+0x14>
 8007a12:	bf00      	nop
 8007a14:	20000018 	.word	0x20000018
 8007a18:	0800813e 	.word	0x0800813e
 8007a1c:	08008110 	.word	0x08008110
 8007a20:	08008103 	.word	0x08008103

08007a24 <_calloc_r>:
 8007a24:	b570      	push	{r4, r5, r6, lr}
 8007a26:	fba1 5402 	umull	r5, r4, r1, r2
 8007a2a:	b93c      	cbnz	r4, 8007a3c <_calloc_r+0x18>
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	f7ff f945 	bl	8006cbc <_malloc_r>
 8007a32:	4606      	mov	r6, r0
 8007a34:	b928      	cbnz	r0, 8007a42 <_calloc_r+0x1e>
 8007a36:	2600      	movs	r6, #0
 8007a38:	4630      	mov	r0, r6
 8007a3a:	bd70      	pop	{r4, r5, r6, pc}
 8007a3c:	220c      	movs	r2, #12
 8007a3e:	6002      	str	r2, [r0, #0]
 8007a40:	e7f9      	b.n	8007a36 <_calloc_r+0x12>
 8007a42:	462a      	mov	r2, r5
 8007a44:	4621      	mov	r1, r4
 8007a46:	f7fe f9e9 	bl	8005e1c <memset>
 8007a4a:	e7f5      	b.n	8007a38 <_calloc_r+0x14>

08007a4c <__ascii_mbtowc>:
 8007a4c:	b082      	sub	sp, #8
 8007a4e:	b901      	cbnz	r1, 8007a52 <__ascii_mbtowc+0x6>
 8007a50:	a901      	add	r1, sp, #4
 8007a52:	b142      	cbz	r2, 8007a66 <__ascii_mbtowc+0x1a>
 8007a54:	b14b      	cbz	r3, 8007a6a <__ascii_mbtowc+0x1e>
 8007a56:	7813      	ldrb	r3, [r2, #0]
 8007a58:	600b      	str	r3, [r1, #0]
 8007a5a:	7812      	ldrb	r2, [r2, #0]
 8007a5c:	1e10      	subs	r0, r2, #0
 8007a5e:	bf18      	it	ne
 8007a60:	2001      	movne	r0, #1
 8007a62:	b002      	add	sp, #8
 8007a64:	4770      	bx	lr
 8007a66:	4610      	mov	r0, r2
 8007a68:	e7fb      	b.n	8007a62 <__ascii_mbtowc+0x16>
 8007a6a:	f06f 0001 	mvn.w	r0, #1
 8007a6e:	e7f8      	b.n	8007a62 <__ascii_mbtowc+0x16>

08007a70 <__ascii_wctomb>:
 8007a70:	4603      	mov	r3, r0
 8007a72:	4608      	mov	r0, r1
 8007a74:	b141      	cbz	r1, 8007a88 <__ascii_wctomb+0x18>
 8007a76:	2aff      	cmp	r2, #255	@ 0xff
 8007a78:	d904      	bls.n	8007a84 <__ascii_wctomb+0x14>
 8007a7a:	228a      	movs	r2, #138	@ 0x8a
 8007a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a80:	601a      	str	r2, [r3, #0]
 8007a82:	4770      	bx	lr
 8007a84:	2001      	movs	r0, #1
 8007a86:	700a      	strb	r2, [r1, #0]
 8007a88:	4770      	bx	lr
	...

08007a8c <fiprintf>:
 8007a8c:	b40e      	push	{r1, r2, r3}
 8007a8e:	b503      	push	{r0, r1, lr}
 8007a90:	4601      	mov	r1, r0
 8007a92:	ab03      	add	r3, sp, #12
 8007a94:	4805      	ldr	r0, [pc, #20]	@ (8007aac <fiprintf+0x20>)
 8007a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a9a:	6800      	ldr	r0, [r0, #0]
 8007a9c:	9301      	str	r3, [sp, #4]
 8007a9e:	f7ff fd41 	bl	8007524 <_vfiprintf_r>
 8007aa2:	b002      	add	sp, #8
 8007aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007aa8:	b003      	add	sp, #12
 8007aaa:	4770      	bx	lr
 8007aac:	20000018 	.word	0x20000018

08007ab0 <abort>:
 8007ab0:	2006      	movs	r0, #6
 8007ab2:	b508      	push	{r3, lr}
 8007ab4:	f000 f82c 	bl	8007b10 <raise>
 8007ab8:	2001      	movs	r0, #1
 8007aba:	f7fa fc0e 	bl	80022da <_exit>

08007abe <_raise_r>:
 8007abe:	291f      	cmp	r1, #31
 8007ac0:	b538      	push	{r3, r4, r5, lr}
 8007ac2:	4605      	mov	r5, r0
 8007ac4:	460c      	mov	r4, r1
 8007ac6:	d904      	bls.n	8007ad2 <_raise_r+0x14>
 8007ac8:	2316      	movs	r3, #22
 8007aca:	6003      	str	r3, [r0, #0]
 8007acc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad0:	bd38      	pop	{r3, r4, r5, pc}
 8007ad2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007ad4:	b112      	cbz	r2, 8007adc <_raise_r+0x1e>
 8007ad6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ada:	b94b      	cbnz	r3, 8007af0 <_raise_r+0x32>
 8007adc:	4628      	mov	r0, r5
 8007ade:	f000 f831 	bl	8007b44 <_getpid_r>
 8007ae2:	4622      	mov	r2, r4
 8007ae4:	4601      	mov	r1, r0
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007aec:	f000 b818 	b.w	8007b20 <_kill_r>
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d00a      	beq.n	8007b0a <_raise_r+0x4c>
 8007af4:	1c59      	adds	r1, r3, #1
 8007af6:	d103      	bne.n	8007b00 <_raise_r+0x42>
 8007af8:	2316      	movs	r3, #22
 8007afa:	6003      	str	r3, [r0, #0]
 8007afc:	2001      	movs	r0, #1
 8007afe:	e7e7      	b.n	8007ad0 <_raise_r+0x12>
 8007b00:	2100      	movs	r1, #0
 8007b02:	4620      	mov	r0, r4
 8007b04:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b08:	4798      	blx	r3
 8007b0a:	2000      	movs	r0, #0
 8007b0c:	e7e0      	b.n	8007ad0 <_raise_r+0x12>
	...

08007b10 <raise>:
 8007b10:	4b02      	ldr	r3, [pc, #8]	@ (8007b1c <raise+0xc>)
 8007b12:	4601      	mov	r1, r0
 8007b14:	6818      	ldr	r0, [r3, #0]
 8007b16:	f7ff bfd2 	b.w	8007abe <_raise_r>
 8007b1a:	bf00      	nop
 8007b1c:	20000018 	.word	0x20000018

08007b20 <_kill_r>:
 8007b20:	b538      	push	{r3, r4, r5, lr}
 8007b22:	2300      	movs	r3, #0
 8007b24:	4d06      	ldr	r5, [pc, #24]	@ (8007b40 <_kill_r+0x20>)
 8007b26:	4604      	mov	r4, r0
 8007b28:	4608      	mov	r0, r1
 8007b2a:	4611      	mov	r1, r2
 8007b2c:	602b      	str	r3, [r5, #0]
 8007b2e:	f7fa fbc4 	bl	80022ba <_kill>
 8007b32:	1c43      	adds	r3, r0, #1
 8007b34:	d102      	bne.n	8007b3c <_kill_r+0x1c>
 8007b36:	682b      	ldr	r3, [r5, #0]
 8007b38:	b103      	cbz	r3, 8007b3c <_kill_r+0x1c>
 8007b3a:	6023      	str	r3, [r4, #0]
 8007b3c:	bd38      	pop	{r3, r4, r5, pc}
 8007b3e:	bf00      	nop
 8007b40:	20000590 	.word	0x20000590

08007b44 <_getpid_r>:
 8007b44:	f7fa bbb2 	b.w	80022ac <_getpid>

08007b48 <_init>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr

08007b54 <_fini>:
 8007b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b56:	bf00      	nop
 8007b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b5a:	bc08      	pop	{r3}
 8007b5c:	469e      	mov	lr, r3
 8007b5e:	4770      	bx	lr
