# Reading pref.tcl
# do alu_2bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:30 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv 
# -- Compiling module alu_2bit
# 
# Top level modules:
# 	alu_2bit
# End time: 22:07:30 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/adder_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:30 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/adder_2bit.sv 
# -- Compiling module adder_2bit
# 
# Top level modules:
# 	adder_2bit
# End time: 22:07:30 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/and_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:31 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/and_2bit.sv 
# -- Compiling module and_2bit
# 
# Top level modules:
# 	and_2bit
# End time: 22:07:31 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:31 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv 
# -- Compiling module divider_2bit
# 
# Top level modules:
# 	divider_2bit
# End time: 22:07:31 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:31 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv 
# -- Compiling module multiplier_2bit
# 
# Top level modules:
# 	multiplier_2bit
# End time: 22:07:31 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/or_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:31 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/or_2bit.sv 
# -- Compiling module or_2bit
# 
# Top level modules:
# 	or_2bit
# End time: 22:07:31 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftLeft_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:31 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftLeft_2bit.sv 
# -- Compiling module shiftLeft_2bit
# 
# Top level modules:
# 	shiftLeft_2bit
# End time: 22:07:31 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftRight_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:32 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftRight_2bit.sv 
# -- Compiling module shiftRight_2bit
# 
# Top level modules:
# 	shiftRight_2bit
# End time: 22:07:32 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/subtractor_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:32 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/subtractor_2bit.sv 
# -- Compiling module subtractor_2bit
# 
# Top level modules:
# 	subtractor_2bit
# End time: 22:07:32 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/xor_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:32 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/xor_2bit.sv 
# -- Compiling module xor_2bit
# 
# Top level modules:
# 	xor_2bit
# End time: 22:07:32 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits {C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:32 on Mar 05,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits" C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit_tb.sv 
# -- Compiling module alu_2bit_tb
# 
# Top level modules:
# 	alu_2bit_tb
# End time: 22:07:32 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  alu_2bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" alu_2bit_tb 
# Start time: 22:07:32 on Mar 05,2024
# Loading sv_std.std
# Loading work.alu_2bit_tb
# Loading work.alu_2bit
# Loading work.adder_2bit
# Loading work.subtractor_2bit
# Loading work.multiplier_2bit
# Loading work.divider_2bit
# Loading work.and_2bit
# Loading work.or_2bit
# Loading work.xor_2bit
# Loading work.shiftLeft_2bit
# Loading work.shiftRight_2bit
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit_tb.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'b'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit_tb.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/adder_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/adder File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/adder_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/adder File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/subtractor_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/subtractor File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/subtractor_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/subtractor File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'diff'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/subtractor_2bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/subtractor File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/multiplier File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/multiplier File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'out'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/multiplier_2bit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/multiplier File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'dividend'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/divider File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'divisor'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/divider_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/divider File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/and_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/andd File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/and_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/andd File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/or_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/orr File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/or_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/orr File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/xor_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/xorr File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/xor_2bit.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/xorr File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftLeft_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/left File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/shiftRight_2bit.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alu_2bit_tb/dut/right File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/alu_2bit.sv Line: 23
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ale-r  Hostname: ALE_XPS  ProcessID: 33076
#           Attempting to use alternate WLF file "./wlftnftc0k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnftc0k
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 22:08:01 on Mar 05,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 22
