set_global_assignment -name VERILOG_FILE clocks_0.v
 set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd]
set_global_assignment -name VHDL_FILE Altera_UP_SD_Card_Avalon_Interface_0.vhd
set_global_assignment -name QIP_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip]
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd]
set_global_assignment -name SDC_FILE [file join $::quartus(ip_rootpath) altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc]
set_global_assignment -name SDC_FILE cpu_0.sdc
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/altera_up_avalon_clocks/altera_up_avalon_clocks_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd]
set_global_assignment -name SOURCE_FILE cpu_0.ocp
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd]
set_global_assignment -name VERILOG_FILE audio_and_video_config_0.v
 set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID 00000000000000E00000013A1C70EA2B 
 