Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar  4 10:38:10 2020
| Host         : DESKTOP-LHKOAFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.631        0.000                      0                   61        0.155        0.000                      0                   61        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.631        0.000                      0                   61        0.155        0.000                      0                   61        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.021ns (27.085%)  route 2.749ns (72.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.647     8.978    vga_driver/myvgatimer/xy/y0
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.487    14.909    vga_driver/myvgatimer/xy/CLK
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X54Y142        FDRE (Setup_fdre_C_R)       -0.524    14.609    vga_driver/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.021ns (27.085%)  route 2.749ns (72.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.647     8.978    vga_driver/myvgatimer/xy/y0
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.487    14.909    vga_driver/myvgatimer/xy/CLK
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X54Y142        FDRE (Setup_fdre_C_R)       -0.524    14.609    vga_driver/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.021ns (26.935%)  route 2.770ns (73.065%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.668     8.999    vga_driver/myvgatimer/xy/y0
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y141        FDRE (Setup_fdre_C_R)       -0.429    14.722    vga_driver/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.021ns (26.935%)  route 2.770ns (73.065%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.668     8.999    vga_driver/myvgatimer/xy/y0
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y141        FDRE (Setup_fdre_C_R)       -0.429    14.722    vga_driver/myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.021ns (26.935%)  route 2.770ns (73.065%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.668     8.999    vga_driver/myvgatimer/xy/y0
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y141        FDRE (Setup_fdre_C_R)       -0.429    14.722    vga_driver/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.021ns (26.935%)  route 2.770ns (73.065%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.668     8.999    vga_driver/myvgatimer/xy/y0
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y141        FDRE (Setup_fdre_C_R)       -0.429    14.722    vga_driver/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.339ns (33.964%)  route 2.603ns (66.036%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.607     5.209    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y138        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y138        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vga_driver/myvgatimer/xy/x_reg[0]/Q
                         net (fo=8, routed)           1.021     6.687    vga_driver/myvgatimer/xy/bitmapAddr[0]
    SLICE_X56Y138        LUT4 (Prop_lut4_I1_O)        0.152     6.839 r  vga_driver/myvgatimer/xy/x[8]_i_2/O
                         net (fo=3, routed)           0.606     7.445    vga_driver/myvgatimer/xy/x[8]_i_2_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I4_O)        0.374     7.819 r  vga_driver/myvgatimer/xy/x[9]_i_6/O
                         net (fo=1, routed)           0.452     8.271    vga_driver/myvgatimer/xy/x[9]_i_6_n_0
    SLICE_X56Y139        LUT3 (Prop_lut3_I1_O)        0.357     8.628 r  vga_driver/myvgatimer/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.524     9.152    vga_driver/myvgatimer/xy/p_0_in__0[9]
    SLICE_X56Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.487    14.909    vga_driver/myvgatimer/xy/CLK
    SLICE_X56Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[9]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X56Y139        FDRE (Setup_fdre_C_D)       -0.237    14.913    vga_driver/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.961ns (25.120%)  route 2.865ns (74.880%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.609     5.211    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y142        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/myvgatimer/xy/y_reg[4]/Q
                         net (fo=8, routed)           1.438     7.105    vga_driver/myvgatimer/xy/Q[0]
    SLICE_X57Y142        LUT5 (Prop_lut5_I0_O)        0.150     7.255 r  vga_driver/myvgatimer/xy/y[9]_i_4/O
                         net (fo=4, routed)           0.808     8.063    vga_driver/myvgatimer/xy/y[9]_i_4_n_0
    SLICE_X57Y141        LUT5 (Prop_lut5_I1_O)        0.355     8.418 r  vga_driver/myvgatimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.619     9.037    vga_driver/myvgatimer/xy/p_0_in__1[8]
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y141        FDRE (Setup_fdre_C_D)       -0.265    14.886    vga_driver/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.021ns (27.975%)  route 2.629ns (72.025%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.527     8.858    vga_driver/myvgatimer/xy/y0
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y142        FDRE (Setup_fdre_C_R)       -0.429    14.722    vga_driver/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 vga_driver/myvgatimer/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.021ns (27.975%)  route 2.629ns (72.025%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.606     5.208    vga_driver/myvgatimer/CLK
    SLICE_X56Y137        FDRE                                         r  vga_driver/myvgatimer/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.478     5.686 r  vga_driver/myvgatimer/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.014     6.701    vga_driver/myvgatimer/xy/x_reg[0]_0[1]
    SLICE_X56Y139        LUT4 (Prop_lut4_I0_O)        0.295     6.996 f  vga_driver/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.452     7.448    vga_driver/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X57Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.572 r  vga_driver/myvgatimer/xy/x[9]_i_1/O
                         net (fo=21, routed)          0.635     8.207    vga_driver/myvgatimer/xy/x0
    SLICE_X55Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  vga_driver/myvgatimer/xy/y[9]_i_1/O
                         net (fo=9, routed)           0.527     8.858    vga_driver/myvgatimer/xy/y0
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.488    14.910    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y142        FDRE (Setup_fdre_C_R)       -0.429    14.722    vga_driver/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X55Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_driver/myvgatimer/xy/y_reg[0]/Q
                         net (fo=7, routed)           0.110     1.728    vga_driver/myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X54Y142        LUT4 (Prop_lut4_I1_O)        0.048     1.776 r  vga_driver/myvgatimer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    vga_driver/myvgatimer/xy/p_0_in__1[3]
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    vga_driver/myvgatimer/xy/CLK
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X54Y142        FDRE (Hold_fdre_C_D)         0.131     1.620    vga_driver/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X55Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_driver/myvgatimer/xy/y_reg[0]/Q
                         net (fo=7, routed)           0.110     1.728    vga_driver/myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X54Y142        LUT3 (Prop_lut3_I0_O)        0.045     1.773 r  vga_driver/myvgatimer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    vga_driver/myvgatimer/xy/p_0_in__1[2]
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    vga_driver/myvgatimer/xy/CLK
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X54Y142        FDRE (Hold_fdre_C_D)         0.120     1.609    vga_driver/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_driver/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           0.131     1.749    vga_driver/myvgatimer/xy/j__0[2]
    SLICE_X56Y139        LUT5 (Prop_lut5_I1_O)        0.045     1.794 r  vga_driver/myvgatimer/xy/x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga_driver/myvgatimer/xy/p_0_in__0[7]
    SLICE_X56Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.992    vga_driver/myvgatimer/xy/CLK
    SLICE_X56Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[7]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X56Y139        FDRE (Hold_fdre_C_D)         0.120     1.609    vga_driver/myvgatimer/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_driver/myvgatimer/xy/x_reg[6]/Q
                         net (fo=6, routed)           0.135     1.753    vga_driver/myvgatimer/xy/j__0[2]
    SLICE_X56Y139        LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  vga_driver/myvgatimer/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga_driver/myvgatimer/xy/p_0_in__0[8]
    SLICE_X56Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.992    vga_driver/myvgatimer/xy/CLK
    SLICE_X56Y139        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[8]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X56Y139        FDRE (Hold_fdre_C_D)         0.121     1.610    vga_driver/myvgatimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.349%)  route 0.143ns (40.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_driver/myvgatimer/xy/y_reg[2]/Q
                         net (fo=8, routed)           0.143     1.784    vga_driver/myvgatimer/xy/bitmapAddr[6]
    SLICE_X57Y142        LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  vga_driver/myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga_driver/myvgatimer/xy/p_0_in__1[5]
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X57Y142        FDRE (Hold_fdre_C_D)         0.092     1.605    vga_driver/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.164%)  route 0.134ns (41.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y142        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_driver/myvgatimer/xy/y_reg[1]/Q
                         net (fo=7, routed)           0.134     1.752    vga_driver/myvgatimer/xy/bitmapAddr[5]
    SLICE_X57Y142        LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  vga_driver/myvgatimer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_driver/myvgatimer/xy/p_0_in__1[1]
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X57Y142        FDRE (Hold_fdre_C_D)         0.092     1.569    vga_driver/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.754%)  route 0.147ns (41.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X56Y138        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_driver/myvgatimer/xy/x_reg[1]/Q
                         net (fo=7, routed)           0.147     1.787    vga_driver/myvgatimer/xy/bitmapAddr[1]
    SLICE_X56Y138        LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  vga_driver/myvgatimer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_driver/myvgatimer/xy/p_0_in__0[5]
    SLICE_X56Y138        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.992    vga_driver/myvgatimer/xy/CLK
    SLICE_X56Y138        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X56Y138        FDRE (Hold_fdre_C_D)         0.121     1.597    vga_driver/myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.688%)  route 0.135ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X54Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDRE (Prop_fdre_C_Q)         0.164     1.640 f  vga_driver/myvgatimer/xy/y_reg[2]/Q
                         net (fo=8, routed)           0.135     1.776    vga_driver/myvgatimer/xy/bitmapAddr[6]
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  vga_driver/myvgatimer/xy/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vga_driver/myvgatimer/xy/y[0]_i_1_n_0
    SLICE_X55Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.992    vga_driver/myvgatimer/xy/CLK
    SLICE_X55Y142        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X55Y142        FDRE (Hold_fdre_C_D)         0.091     1.580    vga_driver/myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.787%)  route 0.166ns (47.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.477    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y141        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_driver/myvgatimer/xy/y_reg[6]/Q
                         net (fo=9, routed)           0.166     1.785    vga_driver/myvgatimer/xy/Q[2]
    SLICE_X57Y141        LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  vga_driver/myvgatimer/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga_driver/myvgatimer/xy/p_0_in__1[6]
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.993    vga_driver/myvgatimer/xy/CLK
    SLICE_X57Y141        FDRE                                         r  vga_driver/myvgatimer/xy/y_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X57Y141        FDRE (Hold_fdre_C_D)         0.092     1.569    vga_driver/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_driver/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/myvgatimer/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.476    vga_driver/myvgatimer/xy/CLK
    SLICE_X56Y138        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_driver/myvgatimer/xy/x_reg[1]/Q
                         net (fo=7, routed)           0.197     1.838    vga_driver/myvgatimer/xy/bitmapAddr[1]
    SLICE_X56Y138        LUT3 (Prop_lut3_I1_O)        0.043     1.881 r  vga_driver/myvgatimer/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vga_driver/myvgatimer/xy/p_0_in__0[2]
    SLICE_X56Y138        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.992    vga_driver/myvgatimer/xy/CLK
    SLICE_X56Y138        FDRE                                         r  vga_driver/myvgatimer/xy/x_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X56Y138        FDRE (Hold_fdre_C_D)         0.131     1.607    vga_driver/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y138   vga_driver/myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y138   vga_driver/myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y139   vga_driver/myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y139   vga_driver/myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y139   vga_driver/myvgatimer/xy/x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y139   vga_driver/myvgatimer/xy/x_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y139   vga_driver/myvgatimer/xy/x_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y142   vga_driver/myvgatimer/xy/y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y142   vga_driver/myvgatimer/xy/y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y142   vga_driver/myvgatimer/xy/y_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y137   vga_driver/myvgatimer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y138   vga_driver/myvgatimer/xy/x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y138   vga_driver/myvgatimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y138   vga_driver/myvgatimer/xy/x_reg[2]/C



