# RISC_V
5-stage pipelined RISC-V processor with instruction fetch, decode, execute, memory access, and write-back stages.
