
*** Running vivado
    with args -log system.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step init_design"
    (file "system.tcl" line 64)
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 13:46:13 2020...

*** Running vivado
    with args -log system.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: link_design -top system -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system' is not ideal for floorplanning, since the cellview 'system' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1548.105 ; gain = 0.000 ; free physical = 304 ; free virtual = 3821
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1575.113 ; gain = 23.008 ; free physical = 299 ; free virtual = 3816

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bca9a6cd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2039.613 ; gain = 464.500 ; free physical = 123 ; free virtual = 3442

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bca9a6cd

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21b691441

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 197a33030

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 197a33030

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1949a6e92

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1949a6e92

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376
Ending Logic Optimization Task | Checksum: 1949a6e92

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 117 ; free virtual = 3376

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1949a6e92

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 116 ; free virtual = 3375

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1949a6e92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 116 ; free virtual = 3375

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 116 ; free virtual = 3375
Ending Netlist Obfuscation Task | Checksum: 1949a6e92

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 116 ; free virtual = 3375
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.613 ; gain = 564.508 ; free physical = 116 ; free virtual = 3375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.613 ; gain = 0.000 ; free physical = 116 ; free virtual = 3375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.629 ; gain = 0.000 ; free physical = 113 ; free virtual = 3374
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2148.629 ; gain = 0.000 ; free physical = 109 ; free virtual = 3370
INFO: [Common 17-1381] The checkpoint '/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.runs/impl_1/system_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_drc_opted.rpt -pb system_drc_opted.pb -rpx system_drc_opted.rpx
Command: report_drc -file system_drc_opted.rpt -pb system_drc_opted.pb -rpx system_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tan14007/Desktop/vivado/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.runs/impl_1/system_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 114 ; free virtual = 3342
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15f498e7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 114 ; free virtual = 3342
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 114 ; free virtual = 3343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'genblk1[27].nolabel_line22/curNum[9]_i_2' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	curNum_reg[6] {FDRE}
	curNum_reg[7] {FDRE}
	curNum_reg[8] {FDRE}
	curNum_reg[9] {FDRE}
	curNum_reg[2] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1137ff4a4

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 122 ; free virtual = 3326

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13de5fe25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 133 ; free virtual = 3338

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13de5fe25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 133 ; free virtual = 3338
Phase 1 Placer Initialization | Checksum: 13de5fe25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 133 ; free virtual = 3339

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14706e2fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 132 ; free virtual = 3338

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 129 ; free virtual = 3336

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b077cb79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 129 ; free virtual = 3336
Phase 2 Global Placement | Checksum: 2079e99c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 129 ; free virtual = 3337

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2079e99c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 129 ; free virtual = 3337

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 175c16eed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 128 ; free virtual = 3336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ffebb0f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 128 ; free virtual = 3336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 141f72656

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 128 ; free virtual = 3336

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d6249057

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 125 ; free virtual = 3334

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a241812e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 125 ; free virtual = 3334

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1645706c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 125 ; free virtual = 3334
Phase 3 Detail Placement | Checksum: 1645706c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 125 ; free virtual = 3334

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cfe9d35a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: cfe9d35a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.081. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b991f733

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334
Phase 4.1 Post Commit Optimization | Checksum: 1b991f733

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b991f733

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b991f733

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334
Phase 4.4 Final Placement Cleanup | Checksum: 1bd0466b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bd0466b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 124 ; free virtual = 3334
Ending Placer Task | Checksum: cecc048a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 129 ; free virtual = 3338
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 129 ; free virtual = 3338
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 129 ; free virtual = 3338
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 125 ; free virtual = 3337
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 123 ; free virtual = 3337
INFO: [Common 17-1381] The checkpoint '/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.runs/impl_1/system_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 120 ; free virtual = 3330
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_placed.rpt -pb system_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2172.641 ; gain = 0.000 ; free physical = 127 ; free virtual = 3337
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bb0404aa ConstDB: 0 ShapeSum: 13c7ffe0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10b8cb10d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2276.133 ; gain = 103.492 ; free physical = 106 ; free virtual = 3229
Post Restoration Checksum: NetGraph: 5224ddaf NumContArr: b967d35e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10b8cb10d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2300.129 ; gain = 127.488 ; free physical = 112 ; free virtual = 3196

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10b8cb10d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2307.129 ; gain = 134.488 ; free physical = 114 ; free virtual = 3189

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10b8cb10d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2307.129 ; gain = 134.488 ; free physical = 114 ; free virtual = 3189
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11fb63b51

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2310.129 ; gain = 137.488 ; free physical = 107 ; free virtual = 3182
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.997  | TNS=0.000  | WHS=-0.067 | THS=-0.067 |

Phase 2 Router Initialization | Checksum: f80fda82

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2311.129 ; gain = 138.488 ; free physical = 106 ; free virtual = 3182

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 176e65fa6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 106 ; free virtual = 3181

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.989  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12b18db79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181
Phase 4 Rip-up And Reroute | Checksum: 12b18db79

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12b18db79

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12b18db79

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181
Phase 5 Delay and Skew Optimization | Checksum: 12b18db79

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20a4807a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.082  | TNS=0.000  | WHS=0.192  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20a4807a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181
Phase 6 Post Hold Fix | Checksum: 20a4807a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.405645 %
  Global Horizontal Routing Utilization  = 0.584461 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20a4807a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.129 ; gain = 141.488 ; free physical = 105 ; free virtual = 3181

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20a4807a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2316.129 ; gain = 143.488 ; free physical = 104 ; free virtual = 3179

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1be7aee6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2316.129 ; gain = 143.488 ; free physical = 104 ; free virtual = 3179

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.082  | TNS=0.000  | WHS=0.192  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1be7aee6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2316.129 ; gain = 143.488 ; free physical = 104 ; free virtual = 3179
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2316.129 ; gain = 143.488 ; free physical = 112 ; free virtual = 3188

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2316.129 ; gain = 143.488 ; free physical = 113 ; free virtual = 3189
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.129 ; gain = 0.000 ; free physical = 113 ; free virtual = 3189
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.129 ; gain = 0.000 ; free physical = 109 ; free virtual = 3188
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2316.129 ; gain = 0.000 ; free physical = 107 ; free virtual = 3188
INFO: [Common 17-1381] The checkpoint '/home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.runs/impl_1/system_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_drc_routed.rpt -pb system_drc_routed.pb -rpx system_drc_routed.rpx
Command: report_drc -file system_drc_routed.rpt -pb system_drc_routed.pb -rpx system_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.runs/impl_1/system_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_methodology_drc_routed.rpt -pb system_methodology_drc_routed.pb -rpx system_methodology_drc_routed.rpx
Command: report_methodology -file system_methodology_drc_routed.rpt -pb system_methodology_drc_routed.pb -rpx system_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tan14007/HWSynQuiz2020/set_4_copy/set_4_copy.runs/impl_1/system_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_power_routed.rpt -pb system_power_summary_routed.pb -rpx system_power_routed.rpx
Command: report_power -file system_power_routed.rpt -pb system_power_summary_routed.pb -rpx system_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_route_status.rpt -pb system_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_bus_skew_routed.rpt -pb system_bus_skew_routed.pb -rpx system_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net genblk1[27].nolabel_line22/out_reg_0 is a gated clock net sourced by a combinational pin genblk1[27].nolabel_line22/curNum[9]_i_2/O, cell genblk1[27].nolabel_line22/curNum[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT genblk1[27].nolabel_line22/curNum[9]_i_2 is driving clock pin of 15 cells. This could lead to large hold time violations. Involved cells are:
curAddNum_reg[0], curAddNum_reg[1], curAddNum_reg[2], curAddNum_reg[3], curAddNum_reg[4], curNum_reg[0], curNum_reg[1], curNum_reg[2], curNum_reg[3], curNum_reg[4], curNum_reg[5], curNum_reg[6], curNum_reg[7], curNum_reg[8], and curNum_reg[9]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 14 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2660.129 ; gain = 301.645 ; free physical = 455 ; free virtual = 3172
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 13:49:21 2020...
