$date
	Sat Oct 22 19:14:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#602451
b10101 !
1"
#602454
b10101 &
b10101 %
1$
#602455
0"
#602458
b1000000 &
b1000000 %
#602462
b100000 &
b100000 %
#602466
b10000 &
b10000 %
#602470
b1000 &
b1000 %
#602474
b100 &
b100 %
#602478
b10 &
b10 %
#602482
b1 &
b1 %
1#
#602486
b0 &
0#
b0 %
0$
#1616466
b101 &
b101 %
1$
b101 !
1"
#1616467
0"
#1616470
b10000 &
b10000 %
#1616474
b1000 &
b1000 %
#1616478
b100 &
b100 %
#1616482
b10 &
b10 %
#1616486
b1 &
1#
b1 %
#1616490
b0 &
b0 %
0#
0$
#2613514
b1110 &
b1110 %
1$
b1110 !
1"
#2613515
0"
#2613518
b111 &
b111 %
#2613522
b10110 &
b10110 %
#2613526
b1011 &
b1011 %
#2613530
b100010 &
b100010 %
#2613534
b10001 &
b10001 %
#2613538
b110100 &
b110100 %
#2613542
b11010 &
b11010 %
#2613546
b1101 &
b1101 %
#2613550
b101000 &
b101000 %
#2613554
b10100 &
b10100 %
#2613558
b1010 &
b1010 %
#2613562
b101 &
b101 %
#2613566
b10000 &
b10000 %
#2613570
b1000 &
b1000 %
#2613574
b100 &
b100 %
#2613578
b10 &
b10 %
#2613582
b1 &
1#
b1 %
#2613586
b0 &
b0 %
0#
0$
#4500012
