<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>FPGA IO电平配置问题 - Hexo</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Jhon Tony"><meta name="msapplication-TileImage" content="/img/xuancailizi.jpg"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Jhon Tony"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="在芯片开发过程中，验证是很重要的一环，目前我接触到的验证方式主要有三种：功能仿真（Software Simulation），原型验证（Prototype Verification）以及硬件仿真（Hardware Emulation）。根据我的理解，功能仿真是直接通过软件直接根据RTL行为进行仿真的，常用的仿真软件有VCS，irun，iverilog以及Modelsim（Questasim），功能仿"><meta property="og:type" content="blog"><meta property="og:title" content="FPGA IO电平配置问题"><meta property="og:url" content="https://cqlhupt.github.io/2024/12/22/FPGA-IO%E7%94%B5%E5%B9%B3%E9%85%8D%E7%BD%AE%E9%97%AE%E9%A2%98/"><meta property="og:site_name" content="Hexo"><meta property="og:description" content="在芯片开发过程中，验证是很重要的一环，目前我接触到的验证方式主要有三种：功能仿真（Software Simulation），原型验证（Prototype Verification）以及硬件仿真（Hardware Emulation）。根据我的理解，功能仿真是直接通过软件直接根据RTL行为进行仿真的，常用的仿真软件有VCS，irun，iverilog以及Modelsim（Questasim），功能仿"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/ddr_sdram_write_data.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/NVDDR234_write_data.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/simple_dq_dqs_generate.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/dqs_solution1.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/dqs_solution2.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/ddr_sdram_read_data.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/NVDDR234_read_data.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/simple_ddr_read_sample.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/read_smp_solution1.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/read_smp_solution2.png"><meta property="og:image" content="https://cqlhupt.github.io/img/fpga_prototype/read_smp_solution3.png"><meta property="article:published_time" content="2024-12-22T05:31:57.000Z"><meta property="article:modified_time" content="2025-07-27T03:03:53.273Z"><meta property="article:author" content="John Tony"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="/img/fpga_prototype/ddr_sdram_write_data.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"https://cqlhupt.github.io/2024/12/22/FPGA-IO%E7%94%B5%E5%B9%B3%E9%85%8D%E7%BD%AE%E9%97%AE%E9%A2%98/"},"headline":"FPGA IO电平配置问题","image":["https://cqlhupt.github.io/img/fpga_prototype/ddr_sdram_write_data.png","https://cqlhupt.github.io/img/fpga_prototype/NVDDR234_write_data.png","https://cqlhupt.github.io/img/fpga_prototype/simple_dq_dqs_generate.png","https://cqlhupt.github.io/img/fpga_prototype/dqs_solution1.png","https://cqlhupt.github.io/img/fpga_prototype/dqs_solution2.png","https://cqlhupt.github.io/img/fpga_prototype/ddr_sdram_read_data.png","https://cqlhupt.github.io/img/fpga_prototype/NVDDR234_read_data.png","https://cqlhupt.github.io/img/fpga_prototype/simple_ddr_read_sample.png","https://cqlhupt.github.io/img/fpga_prototype/read_smp_solution1.png","https://cqlhupt.github.io/img/fpga_prototype/read_smp_solution2.png","https://cqlhupt.github.io/img/fpga_prototype/read_smp_solution3.png"],"datePublished":"2024-12-22T05:31:57.000Z","dateModified":"2025-07-27T03:03:53.273Z","author":{"@type":"Person","name":"John Tony"},"publisher":{"@type":"Organization","name":"Hexo","logo":{"@type":"ImageObject","url":"https://cqlhupt.github.io/img/logo.svg"}},"description":"在芯片开发过程中，验证是很重要的一环，目前我接触到的验证方式主要有三种：功能仿真（Software Simulation），原型验证（Prototype Verification）以及硬件仿真（Hardware Emulation）。根据我的理解，功能仿真是直接通过软件直接根据RTL行为进行仿真的，常用的仿真软件有VCS，irun，iverilog以及Modelsim（Questasim），功能仿"}</script><link rel="canonical" href="https://cqlhupt.github.io/2024/12/22/FPGA-IO%E7%94%B5%E5%B9%B3%E9%85%8D%E7%BD%AE%E9%97%AE%E9%A2%98/"><link rel="icon" href="/img/xuancailizi.jpg"><link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.15.2/css/all.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" defer></script><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }
          Array
              .from(document.querySelectorAll('.tab-content'))
              .forEach($tab => {
                  $tab.classList.add('is-hidden');
              });
          Array
              .from(document.querySelectorAll('.tabs li'))
              .forEach($tab => {
                  $tab.classList.remove('is-active');
              });
          const $activeTab = document.querySelector(location.hash);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
          const $tabMenu = document.querySelector(`a[href="${location.hash}"]`);
          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body class="is-2-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/logo.svg" alt="Hexo" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ppoffice/hexo-theme-icarus"><i class="fab fa-github"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-8-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2024-12-22T05:31:57.000Z" title="2024/12/22 13:31:57">2024-12-22</time>发表</span><span class="level-item"><time dateTime="2025-07-27T03:03:53.273Z" title="2025/7/27 11:03:53">2025-07-27</time>更新</span><span class="level-item">22 分钟读完 (大约3317个字)</span><span class="level-item" id="busuanzi_container_page_pv"><span id="busuanzi_value_page_pv">0</span>次访问</span></div></div><h1 class="title is-3 is-size-4-mobile">FPGA IO电平配置问题</h1><div class="content"><p>在芯片开发过程中，验证是很重要的一环，目前我接触到的验证方式主要有三种：功能仿真（Software Simulation），原型验证（Prototype Verification）以及硬件仿真（Hardware Emulation）。根据我的理解，功能仿真是直接通过软件直接根据RTL行为进行仿真的，常用的仿真软件有VCS，irun，iverilog以及Modelsim（Questasim），功能仿真通常由DV团队进行；原型验证则主要通过FPGA平台，构建一个时钟频率被降低的实际系统，同时使用FPGA进行一些资源的替代（如ASIC上的IO，传感器，其他FPGA上没有的模拟器件），让软件团队能够进行早期验证以及提前开发；硬件仿真则需要使用专门的硬件，通常需要专门向EDA厂商采购相应的平台，如Cadence的Palladium和Synopsys的ZeBu Server，并配合相关的仿真套件（软件和硬件），特殊的语法要求进行更为底层的仿真（类似一种加速的后仿）。本文主要是记录我们在原型验证时遇到的一些问题以及解决方案。</p>
<span id="more"></span>

<h1 id="DDR接口的DQS和DQ相位问题"><a href="#DDR接口的DQS和DQ相位问题" class="headerlink" title="DDR接口的DQS和DQ相位问题"></a>DDR接口的DQS和DQ相位问题</h1><p>如果我们在FPGA平台上直接开发应用，而不是进行原型验证的话，那么我们通常可以使用FPGA厂商提供的免费IP，这些IP通常使用和集成都很简单，也能达到很高的工作频率，能够大大降低开发的时间。如果我们希望在FPGA上做DDR相关的原型验证，这时就不适合直接使用厂商的IP了，因为我们做的设计正是原型验证的关键，如果将它用厂商的IP替换掉，那么我们就不能达到原型验证的目的了。</p>
<h2 id="控制器输出DQS"><a href="#控制器输出DQS" class="headerlink" title="控制器输出DQS"></a>控制器输出DQS</h2><p>在DDR应用中，通常要求控制器端输出的DQS信号和DQ信号保持90度的相位</p>
<p><img src="/img/fpga_prototype/ddr_sdram_write_data.png" alt="DDR SDRAM写数据" title="DDR SDRAM写数据"></p>
<p><img src="/img/fpga_prototype/NVDDR234_write_data.png" alt="NAND Flash写数据" title="NAND Flash写数据"></p>
<p>在电路设计中，通常使用同步时钟进行设计，理想情况下数据的变化边沿和时钟的变化边沿往往是对齐的，实际情况下由于组合逻辑的存在，会导致数据的变化滞后于时钟变化</p>
<p>我们通常使用两组逻辑产生DQ和DQS：</p>
<ul>
<li>使用时钟作为数据选择信号，将两倍接口位宽数据转为每半个周期输出一个的DDR数据</li>
<li>DQS则由clock gate产生</li>
</ul>
<p><img src="/img/fpga_prototype/simple_dq_dqs_generate.png" alt="简易DQ和DQS产生电路结构" title="简易DQ和DQS产生电路结构"></p>
<p>如果直接使用这个电路产生DQS和DQ，显然DQS变换应该是要先于DQ的变化的，所以我们需要想办法让DQS延迟到DQ变化之后去</p>
<h3 id="方案一"><a href="#方案一" class="headerlink" title="方案一"></a>方案一</h3><p>将clock gate的输入时钟换成clk延迟90度的时钟，clock gate的使能信号仍由clk时钟域的信号控制</p>
<p><img src="/img/fpga_prototype/dqs_solution1.png" alt="使用90度时钟产生DQS" title="使用90度时钟产生DQS"></p>
<p>这个方案主要的问题是：</p>
<ul>
<li>需要单独产生一个90度的时钟，占用更多的时钟资源</li>
<li>DQS从clock gate出来之后到IO处的delay没有考虑，最终的DQ和DQS相位关系仍存在一定的随机性</li>
</ul>
<h3 id="方案二"><a href="#方案二" class="headerlink" title="方案二"></a>方案二</h3><p>直接在clock gate出口到IO之间使用组合逻辑绕线</p>
<p><img src="/img/fpga_prototype/dqs_solution2.png" alt="使用组合逻辑绕线产生DQS" title="使用组合逻辑绕线产生DQS"></p>
<p>这个方案主要的问题是：</p>
<ul>
<li>可能需要多次实验才能确定反相器的级数</li>
<li>反相器数量固定之后延迟就固定了，不能根据不同的时钟进行变化，如果需要多个工作时钟，则只能按照最快的时钟计算级数</li>
<li>仿真时需要额外增加延迟，因为仿真时不计任何器件延迟</li>
<li>目前仅在Xilinx平台尝试，其他FPGA平台未尝试</li>
</ul>
<p>实现代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">localparam</span> DELAY = <span class="number">41</span>; <span class="comment">// delay stage</span></span><br><span class="line">(* dont_touch=<span class="string">&quot;true&quot;</span> *) <span class="keyword">wire</span> dqs_i_delay [DELAY-<span class="number">1</span>:<span class="number">0</span>] <span class="comment">/* synthesis syn_keep = 1 */</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> #<span class="number">4</span> dqs_i_delay[<span class="number">0</span>] = dqs_i ; <span class="comment">// delay for simlation</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">genvar</span> i;</span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line">    <span class="keyword">for</span> （i = <span class="number">1</span>; i &lt; DELAY; i=i+<span class="number">1</span>） <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">assign</span> dqs_i_delay[i] = ~dqs_i_delay[i-<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> dqs_i_p_delay = dqs_i_delay[DELAY-<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line">(* dont_touch=<span class="string">&quot;true&quot;</span> *) BUFG BUFG_DQS(</span><br><span class="line">    <span class="variable">.O</span>(dqs_i_delayed),<span class="comment">// 1-bit output:Clock output</span></span><br><span class="line">    <span class="variable">.I</span>(dqs_i_p_delay) <span class="comment">// 1-bit input:Clock input</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<p>目前我们在Xilinx XCVU13P平台上40级反相器能获得大概10ns的延迟，我们的工作时钟是25MHz，周期40ns，延迟10ns正好是90度</p>
<h2 id="控制器输入DQS"><a href="#控制器输入DQS" class="headerlink" title="控制器输入DQS"></a>控制器输入DQS</h2><p>在DDR应用中，DDR器件回复给控制器的DQS通常和DQ信号是边沿对齐的</p>
<p><img src="/img/fpga_prototype/ddr_sdram_read_data.png" alt="DDR SDRAM读数据" title="DDR SDRAM读数据"></p>
<p><img src="/img/fpga_prototype/NVDDR234_read_data.png" alt="NAND Flash读数据" title="NAND Flash读数据"></p>
<p>DQS作为随路时钟，是控制器采样数据的关键，通常我们要将DQS延迟90度之后，让DQS边沿处于DQ稳定的中心来对DQ进行采样</p>
<p><img src="/img/fpga_prototype/simple_ddr_read_sample.png" alt="简单的DDR读采样电路" title="简单的DDR读采样电路"></p>
<h3 id="方案一-1"><a href="#方案一-1" class="headerlink" title="方案一"></a>方案一</h3><p>使用FPGA提供的IDELAY器件（Xilinx），对DQS进行延迟</p>
<p><img src="/img/fpga_prototype/read_smp_solution1.png" alt="使用IDELAY延迟DQS" title="使用IDELAY延迟DQS"></p>
<p>这个方案的主要问题在于：</p>
<ul>
<li>不清楚非Xilinx器件是否存在类似的IDELAY器件</li>
<li>需要为IDELAY器件提供一个参考时钟，XCVU13P器件中为300MHz</li>
<li>单级IDELAY的延迟并不高，只有几纳秒，可能需要级联</li>
<li>IDELAY和ODELAY好像需要同时使用，否则vivado实现会报错</li>
<li>可能会存在约束问题，导致最终实现出来的DQS延迟没有被约束</li>
</ul>
<h3 id="方案二-1"><a href="#方案二-1" class="headerlink" title="方案二"></a>方案二</h3><p>使用两倍时钟采样DQS之后再将采样输出作为采样时钟去采样DQ</p>
<p><img src="/img/fpga_prototype/read_smp_solution2.png" alt="使用2倍时钟采样延迟DQS" title="使用2倍时钟采样延迟DQS"></p>
<p>这个方案的问题在于：</p>
<ul>
<li>需要多一个频率2倍于工作时钟的时钟</li>
<li>由于DQS和2倍时钟的关系是异步的，所以可能会采样到亚稳态</li>
</ul>
<p>实际上我们使用2倍时钟的目的仍是将DQS延迟90度，理论上DQS如果和内部的2倍时钟是上升沿对齐的，那么确实可以实现延迟90度，我们也可以使用更高的倍频，比如4倍时钟来采样DQS，将DQS延迟45度</p>
<p>为了解决可能采样到亚稳态的问题，可以将2倍采样时钟的相位做成可调的，每次出FPGA bit前调整好该时钟的相位，当然如果需要实现多个控制器或者一个通道有多个DQS时，可能需要单独进行调整</p>
<h3 id="方案三"><a href="#方案三" class="headerlink" title="方案三"></a>方案三</h3><p>同控制器输出方案二，在DQS输入到采样寄存器之间使用组合逻辑绕线，具体请参考前面的描述</p>
<p><img src="/img/fpga_prototype/read_smp_solution3.png" alt="使用组合逻辑绕线延迟DQS" title="使用组合逻辑绕线延迟DQS"></p>
<h1 id="IO的电平兼容性"><a href="#IO的电平兼容性" class="headerlink" title="IO的电平兼容性"></a>IO的电平兼容性</h1><p>集成电路发展趋势是制程降低，速度提高，这二者一起推动了IO电平的发展，协议的发展往往也伴随着电平标准的改变，目前常用的电平标准有：TTL、CMOS、LVTTL、LVCMOS、ECL、PECL、LVPECL、RS232、RS485、LVDS、GTL、PGTL、CML、HSTL、SSTL等</p>
<p>在使用实际使用过程中，发送端和接收端尽量使用相同的电平标准，也就是说请及时确认你操作的器件使用的电平标准，确保设计时使用相同的电平标准</p>
<p>有时我们也会遇到电平标准不匹配的情况，这个时候需要确认两个电平能否兼容：</p>
<ul>
<li>确认设计输出的VOH和VOL能否满足设备的VIH和VIL</li>
<li>确认设备输出的VOH和VOL能否满足设计的VIH和VIL</li>
</ul>
<p>DDR的电平目前是DQS&#x2F;DQ等DQ相关的信号使用SSTL，其他信号则使用LVCMOS</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>我们在约束接口电平标准时一开始就直接按照电平标准要求进行了约束</p>
<figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AW34 IOSTANDARD LVCMOS12&#125; [get_ports ale]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AW36 IOSTANDARD LVCMOS12&#125; [get_ports cle]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN BB34 IOSTANDARD LVCMOS12&#125; [get_ports we_n]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AN34 IOSTANDARD LVCMOS12&#125; [get_ports wp_n]</span><br><span class="line"></span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AL34 IOSTANDARD LVCMOS12&#125; [get_ports &#123;ce_n[<span class="number">0</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AM34 IOSTANDARD LVCMOS12&#125; [get_ports &#123;ce_n[<span class="number">1</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AT33 IOSTANDARD LVCMOS12&#125; [get_ports &#123;ce_n[<span class="number">2</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AP34 IOSTANDARD LVCMOS12&#125; [get_ports &#123;ce_n[<span class="number">3</span>]&#125;]</span><br><span class="line"></span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AL32 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">0</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AN33 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">1</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AL33 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">2</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AM32 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">3</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AR33 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">4</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AN32 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">5</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AP33 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">6</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AW33 IOSTANDARD SSTL12&#125; [get_ports &#123;dq[<span class="number">7</span>]&#125;]</span><br><span class="line"></span><br><span class="line"><span class="comment"># single-end RE_n and DQS</span></span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AY35 IOSTANDARD SSTL12&#125; [get_ports re_n_p]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AY36 IOSTANDARD SSTL12&#125; [get_ports re_n_n]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AY33 IOSTANDARD SSTL12&#125; [get_ports dqs_p]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN BA33 IOSTANDARD SSTL12&#125; [get_ports dqs_n]</span><br><span class="line"></span><br><span class="line"><span class="comment"># differential RE_n and DQS</span></span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AY35 IOSTANDARD DIFFSSTL12&#125; [get_ports re_n_p]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AY36 IOSTANDARD DIFFSSTL12&#125; [get_ports re_n_n]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AY33 IOSTANDARD DIFFSSTL12&#125; [get_ports dqs_p]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN BA33 IOSTANDARD DIFFSSTL12&#125; [get_ports dqs_n]</span><br></pre></td></tr></table></figure>

<p>我们发现在使用差分模式的时候，可以正常操作NAND，但是如果我们的FPGA是单端的约束则会在读数据时遇到一些莫名的数据错误，错误的模式是：DQ的某些位会在某些时候持续采样到同样的值，并且好像和DQS的下降沿有相关性</p>
<p>我们尝试更换数据pattern，能够一定程度上缓解这种情况，这个应该是因为不同的pattern其直流均衡不同</p>
<p>我们尝试使用逻辑分析仪抓取接口上的数据，然后发现逻辑分析仪接上之后读回来的数据就完全正常了，一点问题都没有</p>
<p>这个现象非常神奇，但是我们必须找到问题在哪里，不然FPGA bit的schedule就会被耽误，甚至影响到整个项目交付</p>
<p>经过漫长的排查，发现如果我们将DQ约束为LVCMOS的话，能够解决这个问题</p>
<figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AL32 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">0</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AN33 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">1</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AL33 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">2</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AM32 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">3</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AR33 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">4</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AN32 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">5</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AP33 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">6</span>]&#125;]</span><br><span class="line">set_property -<span class="keyword">dict</span> &#123;PACKAGE_PIN AW33 IOSTANDARD LVCMOS12&#125; [get_ports &#123;dq[<span class="number">7</span>]&#125;]</span><br></pre></td></tr></table></figure>

<p>但是我们仍然不清楚原因是什么，然后我们开始研究SSTL电平，发现SSTL和LVCMOS有一个重要的区别，SSTL是需要一个参考电压的，而LVCMOS不需要，这是由于SSTL的运行速度比较高，使用VREF进行电压的判决比较有利于高速应用，然后发现我们之前其实没有约束这个VREF，Xilinx的FPGA在没有约束VREF时默认使用的是一个外部引脚输入的VREF，然后我们向FPGA开发板的设计同事确认了一下这个VREF的值，发现硬件上没有供这个VREF</p>
<p>一切终于明朗了，由于VREF电压没供，导致SSTL参考的是一个浮空的电平，我们用来采样的DQS可能出现了波动，最终导致数据采样错误，那为什么差分的时候又是好的呢，其实是因为在差分的时候DQS的两根线互为参考，不需要VREF来判决了，所以能够采样到正确的DQ</p>
<p>当我们将逻辑分析仪接上时增加了接口的负载，也缓解了VREF浮空的影响，所以能够采样到正确的值</p>
<h2 id="解决方案"><a href="#解决方案" class="headerlink" title="解决方案"></a>解决方案</h2><p>增加对应IO bank的VREF约束，让IO使用内部的参考电压</p>
<figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">set_property INTERNAL_VREF <span class="number">0.60</span> [get_iobanks <span class="number">61</span>]</span><br><span class="line">set_property INTERNAL_VREF <span class="number">0.60</span> [get_iobanks <span class="number">62</span>]</span><br><span class="line">set_property INTERNAL_VREF <span class="number">0.60</span> [get_iobanks <span class="number">63</span>]</span><br><span class="line">set_property INTERNAL_VREF <span class="number">0.60</span> [get_iobanks <span class="number">64</span>]</span><br></pre></td></tr></table></figure>

<h1 id="结语"><a href="#结语" class="headerlink" title="结语"></a>结语</h1><p>问题的积累也是经验的积累，只有在遇到足够多的问题之后才能从容地应对，如果后续还有其他的问题，我也会持续更新，也欢迎通过评论区与我交流讨论</p>
</div><div class="article-licensing box"><div class="licensing-title"><p>FPGA IO电平配置问题</p><p><a href="https://cqlhupt.github.io/2024/12/22/FPGA-IO电平配置问题/">https://cqlhupt.github.io/2024/12/22/FPGA-IO电平配置问题/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>作者</h6><p>John Tony</p></div></div><div class="level-item is-narrow"><div><h6>发布于</h6><p>2024-12-22</p></div></div><div class="level-item is-narrow"><div><h6>更新于</h6><p>2025-07-27</p></div></div><div class="level-item is-narrow"><div><h6>许可协议</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><!--!--></article></div><div class="card"><div class="card-content"><h3 class="menu-label has-text-centered">喜欢这篇文章？打赏一下作者吧</h3><div class="buttons is-centered"><a class="button donate" data-type="alipay"><span class="icon is-small"><i class="fab fa-alipay"></i></span><span>支付宝</span><span class="qrcode"><img src="/img/alipay.jpg" alt="支付宝"></span></a><a class="button donate" data-type="wechat"><span class="icon is-small"><i class="fab fa-weixin"></i></span><span>微信</span><span class="qrcode"><img src="/img/wechatpay.png" alt="微信"></span></a></div></div></div><nav class="post-navigation mt-4 level is-mobile"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2025/01/04/Python%E5%90%91Windows%E7%AA%97%E5%8F%A3%E5%8F%91%E9%80%81%E6%B6%88%E6%81%AF/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">Python向Windows窗口发送消息</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2024/12/08/Android%E9%80%86%E5%90%91%E5%AE%9E%E8%B7%B5/"><span class="level-item">Android逆向实践</span><i class="level-item fas fa-chevron-right"></i></a></div></nav><div class="card"><div class="card-content"><h3 class="title is-5">评论</h3><script src="https://utteranc.es/client.js" repo="cqlhupt/cqlhupt.github.io" issue-term="pathname" label="some-issue-label" theme="github-light" crossorigin="anonymous" async></script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-4-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/xuancailizi.jpg" alt="Jhon Tony"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Jhon Tony</p><p class="is-size-6 is-block">Jhon Tony&#039;s Blog</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Galaxy, Universe</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives"><p class="title">21</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories"><p class="title">0</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags"><p class="title">0</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/cqlhupt" target="_blank" rel="noopener">关注我</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/cqlhupt"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Facebook" href="https://facebook.com"><i class="fab fa-facebook"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Twitter" href="https://twitter.com"><i class="fab fa-twitter"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Dribbble" href="https://dribbble.com"><i class="fab fa-dribbble"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="RSS" href="/"><i class="fas fa-rss"></i></a></div></div></div><!--!--><div class="card widget" data-type="links"><div class="card-content"><div class="menu"><h3 class="menu-label">链接</h3><ul class="menu-list"><li><a class="level is-mobile" href="https://hexo.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Hexo</span></span><span class="level-right"><span class="level-item tag">hexo.io</span></span></a></li><li><a class="level is-mobile" href="https://bulma.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bulma</span></span><span class="level-right"><span class="level-item tag">bulma.io</span></span></a></li></ul></div></div></div><!--!--><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-07-27T03:23:48.000Z">2025-07-27</time></p><p class="title"><a href="/2025/07/27/%E7%84%A6%E8%99%91%E3%80%81%E5%A4%B1%E7%9C%A0%E4%B8%89%E4%B8%AA%E6%9C%88/">焦虑、失眠三个月</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-03-08T12:47:20.000Z">2025-03-08</time></p><p class="title"><a href="/2025/03/08/AOSP%E6%9E%84%E5%BB%BA/">AOSP构建</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-02-22T11:04:46.000Z">2025-02-22</time></p><p class="title"><a href="/2025/02/22/Java-JNI%E5%88%9D%E6%8E%A2/">Java JNI初探</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-04T11:27:13.000Z">2025-01-04</time></p><p class="title"><a href="/2025/01/04/Python%E5%90%91Windows%E7%AA%97%E5%8F%A3%E5%8F%91%E9%80%81%E6%B6%88%E6%81%AF/">Python向Windows窗口发送消息</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2024-12-22T05:31:57.000Z">2024-12-22</time></p><p class="title"><a href="/2024/12/22/FPGA-IO%E7%94%B5%E5%B9%B3%E9%85%8D%E7%BD%AE%E9%97%AE%E9%A2%98/">FPGA IO电平配置问题</a></p></div></article></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">归档</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2025/07/"><span class="level-start"><span class="level-item">七月 2025</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2025/03/"><span class="level-start"><span class="level-item">三月 2025</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2025/02/"><span class="level-start"><span class="level-item">二月 2025</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2025/01/"><span class="level-start"><span class="level-item">一月 2025</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/12/"><span class="level-start"><span class="level-item">十二月 2024</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/11/"><span class="level-start"><span class="level-item">十一月 2024</span></span><span class="level-end"><span class="level-item tag">11</span></span></a></li><li><a class="level is-mobile" href="/archives/2023/08/"><span class="level-start"><span class="level-item">八月 2023</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/08/"><span class="level-start"><span class="level-item">八月 2022</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/05/"><span class="level-start"><span class="level-item">五月 2022</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/04/"><span class="level-start"><span class="level-item">四月 2022</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><!--!--><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">订阅更新</h3><form action="https://feedburner.google.com/fb/a/mailverify" method="post" target="popupwindow" onsubmit="window.open(&#039;https://feedburner.google.com/fb/a/mailverify?uri=&#039;,&#039;popupwindow&#039;,&#039;scrollbars=yes,width=550,height=520&#039;);return true"><input type="hidden" value="" name="uri"><input type="hidden" name="loc" value="en_US"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="订阅"></div></div></form></div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">follow.it</h3><form action="" method="post" target="_blank"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="订阅"></div></div></form></div></div></div></div><!--!--></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/logo.svg" alt="Hexo" height="28"></a><p class="is-size-7"><span>&copy; 2025 John Tony</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a><br><span id="busuanzi_container_site_uv">共<span id="busuanzi_value_site_uv">0</span>个访客</span></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ppoffice/hexo-theme-icarus"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("zh-CN");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用Cookie来改善您的体验。",
          dismiss: "知道了！",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script type="text/x-mathjax-config">MathJax.Hub.Config({
            'HTML-CSS': {
                matchFontHeight: false
            },
            SVG: {
                matchFontHeight: false
            },
            CommonHTML: {
                matchFontHeight: false
            },
            tex2jax: {
                inlineMath: [
                    ['$','$'],
                    ['\\(','\\)']
                ]
            }
        });</script><script src="https://cdn.jsdelivr.net/npm/mathjax@2.7.9/unpacked/MathJax.js?config=TeX-MML-AM_CHTML" defer></script><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script></body></html>