#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug  1 22:06:19 2024
# Process ID: 11856
# Current directory: D:/Vivado/Gate_level/Verilog/four_bit_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13076 D:\Vivado\Gate_level\Verilog\four_bit_adder\four_bit_adder.xpr
# Log file: D:/Vivado/Gate_level/Verilog/four_bit_adder/vivado.log
# Journal file: D:/Vivado/Gate_level/Verilog/four_bit_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time A  B  C_in  S  C_out
$finish called at time : 300 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 846.297 ; gain = 17.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100 A= 2  B= 5  C_in=0  S= 7  C_out=0

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 1  B= 1  C_in=0  S= 2  C_out=0

$finish called at time : 300 ns : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100 A= 2  B= 5  C_in=0  S= 7  C_out=0

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 1  B= 1  C_in=0  S= 2  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100 A= 2  B= 5  C_in=0  S= 7  C_out=0

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 1  B= 1  C_in=0  S= 2  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100 A= 2  B= 5  C_in=0  S= 7  C_out=0

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100 A= 2  B= 5  C_in=x  S= x  C_out=0

Time=                 200 A= 2  B= 7  C_in=x  S= X  C_out=0

Time=                 300 A= 9  B= 2  C_in=x  S= X  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] c_in is not declared [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] c_in is not declared [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
add_bp {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} 31
remove_bps -file {D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v} -line 31
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 A= 2  B= 5  C_in=0  S= 7  C_out=0

 A= 2  B= 7  C_in=0  S= 9  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 A= 2  B= 5  C_in=0  S= 7  C_out=0

 A= 2  B= 7  C_in=0  S= 9  C_out=0

 A= 6  B= 2  C_in=0  S= 8  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 A= 2  B= 5  C_in=0  S= 7  C_out=0

 A= 2  B= 7  C_in=0  S= 9  C_out=0

 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 A= 5  B= 5  C_in=1  S=11  C_out=0

 A= 2  B= 7  C_in=1  S=10  C_out=0

 A= 9  B= 2  C_in=1  S=12  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 A= 5  B= 5  C_in=1  S=11  C_out=0

 A= 2  B= 7  C_in=1  S=10  C_out=0

 A= 9  B= 2  C_in=0  S=1011
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 A= 5  B= 5  C_in=1  S=11
0
 A= 2  B= 7  C_in=1  S=10
0
 A= 9  B= 2  C_in=1  S=12
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 A= 5  B= 5  C_in=1  S=11
0
 A= 2  B= 7  C_in=1  S=10
0
 A= 9  B= 2  C_in=1  S=12
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
 A= 5  B= 5  C_in=1  S=11 C_out
0
 A= 2  B= 7  C_in=1  S=10
0
 A= 9  B= 2  C_in=1  S=12
0
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A= 5  B= 5  C_in=1  S=11 C_out
0
 A= 2  B= 7  C_in=1  S=10
0
 A= 9  B= 2  C_in=1  S=12
0
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A= 5  B= 5  C_in=1  S=11 C_out=0

 A= 2  B= 7  C_in=1  S=10
0
 A= 9  B= 2  C_in=1  S=12
0
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
A= 8  B= 9  C_in=1  S= 2 C_out=1

 A= 2  B= 7  C_in=1  S=10
0
 A= 9  B= 2  C_in=1  S=12
0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A= 8  B= 9  C_in=1  S= 2 C_out=1

 A= 2  B= 7  C_in=1  S=10  C_out=0

 A= 9  B= 2  C_in=1  S=12  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A= 8  B= 9  C_in=1  S= 2 C_out=1

 A= 2  B= 7  C_in=0  S= 9  C_out=0

 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A= 8  B= 9  C_in=1  S= 2 C_out=1

 A= 2  B= 7  C_in=0  S= 9  C_out=0

 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time A=                 100  B= 8  C_in= 9  S=1 C_out=0010
1
Time A=                 200  B= 2  C_in= 7  S=0  C_out=1001
0
Time A=                 300  B= 9  C_in= 2  S=0  C_out=1011
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time A=                 200  B= 2  C_in= 7  S=0  C_out=1001
0
Time A=                 300  B= 9  C_in= 2  S=0  C_out=1011
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
	Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
		Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Four_bit_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1012.270 ; gain = 114.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Four_bit_adder' [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Full_adder' [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Full_adder' (1#1) [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Four_bit_adder' (2#1) [D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.855 ; gain = 167.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.855 ; gain = 167.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.855 ; gain = 167.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.281 ; gain = 707.230
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.281 ; gain = 708.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=                 100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=                 200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=                 300 A= 9  B= 2  C_in=0  S=11  C_out=0

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sources_1/new/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_adder
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.srcs/sim_1/new/four_bit_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adderTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.four_bit_adderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_adderTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'four_bit_adderTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj four_bit_adderTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f36952df43814e18a5c716a6a64fc483 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_adderTB_behav xil_defaultlib.four_bit_adderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Gate_level/Verilog/four_bit_adder/four_bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_adderTB_behav -key {Behavioral:sim_1:Functional:four_bit_adderTB} -tclbatch {four_bit_adderTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source four_bit_adderTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=100  A= 8  B= 9  C_in=1  S= 2 C_out=1

Time=200 A= 2  B= 7  C_in=0  S= 9  C_out=0

Time=300 A= 9  B= 2  C_in=0  S=11  C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_adderTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
