<pre>name: asicworld_code_verilog_tutorial_multiply
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v</a>

%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v:6</a>: Operator SHIFTL expects 5 bits on the LHS, but LHS's VARREF 'a' generates 4 bits.
%Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
</pre>