Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Fri Jun 19 23:44:37 2020
| Host              : tuna running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing -sort_by slack -delay_type max -max_paths 10 -nworst 1 -file ./outputs/post_route_timing.rpt
| Design            : feeder
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.26 08-14-2019
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.588ns (40.890%)  route 0.850ns (59.110%))
  Logic Levels:           5  (CARRY8=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 2.633 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.001ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.276     2.052    counter_write_OBUF[4]
    SLICE_X82Y146        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.141 r  row_index[9]_i_59/O
                         net (fo=1, routed)           0.016     2.157    row_index[9]_i_59_n_0
    SLICE_X82Y146        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.347 r  row_index_reg[9]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.373    row_index_reg[9]_i_31_n_0
    SLICE_X82Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.430 r  row_index_reg[9]_i_12/CO[2]
                         net (fo=14, routed)          0.175     2.605    row_index1
    SLICE_X82Y149        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.727 r  row_index[9]_i_3/O
                         net (fo=2, routed)           0.102     2.829    row_index[9]_i_3_n_0
    SLICE_X83Y149        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.880 r  row_index[9]_i_1/O
                         net (fo=10, routed)          0.255     3.135    row_index[9]_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  row_index_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.639     2.633    clk_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  row_index_reg[6]/C
                         clock pessimism              0.308     2.941    
                         clock uncertainty           -0.035     2.906    
    SLICE_X83Y146        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     2.845    row_index_reg[6]
  -------------------------------------------------------------------
                         required time                          2.845    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.724ns (47.884%)  route 0.788ns (52.116%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 2.628 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.246     2.022    counter_write_OBUF[4]
    SLICE_X82Y148        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.147 r  row_index[9]_i_50/O
                         net (fo=1, routed)           0.016     2.163    row_index[9]_i_50_n_0
    SLICE_X82Y148        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.353 f  row_index_reg[9]_i_27/CO[7]
                         net (fo=1, routed)           0.026     2.379    row_index_reg[9]_i_27_n_0
    SLICE_X82Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.436 f  row_index_reg[9]_i_11/CO[2]
                         net (fo=4, routed)           0.204     2.640    row_index16_out
    SLICE_X83Y147        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.677 r  row_index[9]_i_19/O
                         net (fo=1, routed)           0.059     2.736    row_index[9]_i_19_n_0
    SLICE_X83Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.884 r  row_index[9]_i_7/O
                         net (fo=10, routed)          0.187     3.071    row_index[9]_i_7_n_0
    SLICE_X84Y145        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     3.159 r  row_index[7]_i_1/O
                         net (fo=1, routed)           0.050     3.209    row_index[7]_i_1_n_0
    SLICE_X84Y145        FDRE                                         r  row_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.634     2.628    clk_IBUF_BUFG
    SLICE_X84Y145        FDRE                                         r  row_index_reg[7]/C
                         clock pessimism              0.308     2.936    
                         clock uncertainty           -0.035     2.901    
    SLICE_X84Y145        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     2.926    row_index_reg[7]
  -------------------------------------------------------------------
                         required time                          2.926    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.588ns (41.702%)  route 0.822ns (58.298%))
  Logic Levels:           5  (CARRY8=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 2.635 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.276     2.052    counter_write_OBUF[4]
    SLICE_X82Y146        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.141 r  row_index[9]_i_59/O
                         net (fo=1, routed)           0.016     2.157    row_index[9]_i_59_n_0
    SLICE_X82Y146        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.347 r  row_index_reg[9]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.373    row_index_reg[9]_i_31_n_0
    SLICE_X82Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.430 r  row_index_reg[9]_i_12/CO[2]
                         net (fo=14, routed)          0.175     2.605    row_index1
    SLICE_X82Y149        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.727 r  row_index[9]_i_3/O
                         net (fo=2, routed)           0.102     2.829    row_index[9]_i_3_n_0
    SLICE_X83Y149        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.880 r  row_index[9]_i_1/O
                         net (fo=10, routed)          0.227     3.107    row_index[9]_i_1_n_0
    SLICE_X84Y147        FDRE                                         r  row_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.641     2.635    clk_IBUF_BUFG
    SLICE_X84Y147        FDRE                                         r  row_index_reg[1]/C
                         clock pessimism              0.308     2.943    
                         clock uncertainty           -0.035     2.908    
    SLICE_X84Y147        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     2.848    row_index_reg[1]
  -------------------------------------------------------------------
                         required time                          2.848    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.588ns (41.702%)  route 0.822ns (58.298%))
  Logic Levels:           5  (CARRY8=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 2.635 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.276     2.052    counter_write_OBUF[4]
    SLICE_X82Y146        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.141 r  row_index[9]_i_59/O
                         net (fo=1, routed)           0.016     2.157    row_index[9]_i_59_n_0
    SLICE_X82Y146        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.347 r  row_index_reg[9]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.373    row_index_reg[9]_i_31_n_0
    SLICE_X82Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.430 r  row_index_reg[9]_i_12/CO[2]
                         net (fo=14, routed)          0.175     2.605    row_index1
    SLICE_X82Y149        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.727 r  row_index[9]_i_3/O
                         net (fo=2, routed)           0.102     2.829    row_index[9]_i_3_n_0
    SLICE_X83Y149        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.880 r  row_index[9]_i_1/O
                         net (fo=10, routed)          0.227     3.107    row_index[9]_i_1_n_0
    SLICE_X84Y147        FDRE                                         r  row_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.641     2.635    clk_IBUF_BUFG
    SLICE_X84Y147        FDRE                                         r  row_index_reg[3]/C
                         clock pessimism              0.308     2.943    
                         clock uncertainty           -0.035     2.908    
    SLICE_X84Y147        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     2.848    row_index_reg[3]
  -------------------------------------------------------------------
                         required time                          2.848    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.588ns (41.555%)  route 0.827ns (58.445%))
  Logic Levels:           5  (CARRY8=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 2.642 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.001ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.276     2.052    counter_write_OBUF[4]
    SLICE_X82Y146        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.141 r  row_index[9]_i_59/O
                         net (fo=1, routed)           0.016     2.157    row_index[9]_i_59_n_0
    SLICE_X82Y146        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.347 r  row_index_reg[9]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.373    row_index_reg[9]_i_31_n_0
    SLICE_X82Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.430 r  row_index_reg[9]_i_12/CO[2]
                         net (fo=14, routed)          0.175     2.605    row_index1
    SLICE_X82Y149        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.727 r  row_index[9]_i_3/O
                         net (fo=2, routed)           0.102     2.829    row_index[9]_i_3_n_0
    SLICE_X83Y149        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.880 r  row_index[9]_i_1/O
                         net (fo=10, routed)          0.232     3.112    row_index[9]_i_1_n_0
    SLICE_X83Y147        FDRE                                         r  row_index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.648     2.642    clk_IBUF_BUFG
    SLICE_X83Y147        FDRE                                         r  row_index_reg[5]/C
                         clock pessimism              0.308     2.950    
                         clock uncertainty           -0.035     2.915    
    SLICE_X83Y147        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     2.854    row_index_reg[5]
  -------------------------------------------------------------------
                         required time                          2.854    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 row_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.588ns (38.182%)  route 0.952ns (61.818%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 2.668 - 1.360 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.001ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.758     1.683    clk_IBUF_BUFG
    SLICE_X83Y147        FDRE                                         r  row_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.760 r  row_index_reg[5]/Q
                         net (fo=11, routed)          0.272     2.032    counter_write_OBUF[5]
    SLICE_X81Y146        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     2.122 r  row_index[9]_i_68/O
                         net (fo=1, routed)           0.009     2.131    row_index[9]_i_68_n_0
    SLICE_X81Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.317 f  row_index_reg[9]_i_35/CO[7]
                         net (fo=1, routed)           0.026     2.343    row_index_reg[9]_i_35_n_0
    SLICE_X81Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     2.400 f  row_index_reg[9]_i_13/CO[2]
                         net (fo=15, routed)          0.290     2.690    row_index19_out
    SLICE_X83Y146        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.727 r  row_index[9]_i_20/O
                         net (fo=1, routed)           0.082     2.809    row_index[9]_i_20_n_0
    SLICE_X83Y147        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     2.860 r  row_index[9]_i_7/O
                         net (fo=10, routed)          0.225     3.085    row_index[9]_i_7_n_0
    SLICE_X84Y150        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.175 r  row_index[4]_i_1/O
                         net (fo=1, routed)           0.048     3.223    row_index[4]_i_1_n_0
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.674     2.668    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
                         clock pessimism              0.308     2.976    
                         clock uncertainty           -0.035     2.941    
    SLICE_X84Y150        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     2.966    row_index_reg[4]
  -------------------------------------------------------------------
                         required time                          2.966    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.655ns (43.989%)  route 0.834ns (56.011%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 2.635 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.285     2.061    counter_write_OBUF[4]
    SLICE_X83Y145        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.113 r  write_full__0_i_18/O
                         net (fo=1, routed)           0.016     2.129    write_full__0_i_18_n_0
    SLICE_X83Y145        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.319 f  write_full_reg__0_i_4/CO[7]
                         net (fo=1, routed)           0.026     2.345    write_full_reg__0_i_4_n_0
    SLICE_X83Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.402 f  write_full_reg__0_i_2/CO[2]
                         net (fo=11, routed)          0.199     2.601    row_index18_out
    SLICE_X83Y149        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     2.692 r  row_index[9]_i_17/O
                         net (fo=10, routed)          0.168     2.860    row_index[9]_i_17_n_0
    SLICE_X84Y145        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     2.957 r  row_index[1]_i_2/O
                         net (fo=1, routed)           0.091     3.048    row_index[1]_i_2_n_0
    SLICE_X84Y147        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.137 r  row_index[1]_i_1/O
                         net (fo=1, routed)           0.049     3.186    row_index[1]_i_1_n_0
    SLICE_X84Y147        FDRE                                         r  row_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.641     2.635    clk_IBUF_BUFG
    SLICE_X84Y147        FDRE                                         r  row_index_reg[1]/C
                         clock pessimism              0.308     2.943    
                         clock uncertainty           -0.035     2.908    
    SLICE_X84Y147        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     2.933    row_index_reg[1]
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.761ns (51.246%)  route 0.724ns (48.754%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 2.633 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.001ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.246     2.022    counter_write_OBUF[4]
    SLICE_X82Y148        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.147 r  row_index[9]_i_50/O
                         net (fo=1, routed)           0.016     2.163    row_index[9]_i_50_n_0
    SLICE_X82Y148        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.353 f  row_index_reg[9]_i_27/CO[7]
                         net (fo=1, routed)           0.026     2.379    row_index_reg[9]_i_27_n_0
    SLICE_X82Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.436 f  row_index_reg[9]_i_11/CO[2]
                         net (fo=4, routed)           0.204     2.640    row_index16_out
    SLICE_X83Y147        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.677 r  row_index[9]_i_19/O
                         net (fo=1, routed)           0.059     2.736    row_index[9]_i_19_n_0
    SLICE_X83Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.884 r  row_index[9]_i_7/O
                         net (fo=10, routed)          0.115     2.999    row_index[9]_i_7_n_0
    SLICE_X83Y146        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     3.124 r  row_index[6]_i_1/O
                         net (fo=1, routed)           0.058     3.182    row_index[6]_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  row_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.639     2.633    clk_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  row_index_reg[6]/C
                         clock pessimism              0.308     2.941    
                         clock uncertainty           -0.035     2.906    
    SLICE_X83Y146        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     2.931    row_index_reg[6]
  -------------------------------------------------------------------
                         required time                          2.931    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.588ns (42.181%)  route 0.806ns (57.819%))
  Logic Levels:           5  (CARRY8=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 2.628 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.276     2.052    counter_write_OBUF[4]
    SLICE_X82Y146        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.141 r  row_index[9]_i_59/O
                         net (fo=1, routed)           0.016     2.157    row_index[9]_i_59_n_0
    SLICE_X82Y146        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.347 r  row_index_reg[9]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.373    row_index_reg[9]_i_31_n_0
    SLICE_X82Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.430 r  row_index_reg[9]_i_12/CO[2]
                         net (fo=14, routed)          0.175     2.605    row_index1
    SLICE_X82Y149        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.727 r  row_index[9]_i_3/O
                         net (fo=2, routed)           0.102     2.829    row_index[9]_i_3_n_0
    SLICE_X83Y149        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.880 r  row_index[9]_i_1/O
                         net (fo=10, routed)          0.211     3.091    row_index[9]_i_1_n_0
    SLICE_X84Y145        FDRE                                         r  row_index_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.634     2.628    clk_IBUF_BUFG
    SLICE_X84Y145        FDRE                                         r  row_index_reg[7]/C
                         clock pessimism              0.308     2.936    
                         clock uncertainty           -0.035     2.901    
    SLICE_X84Y145        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     2.841    row_index_reg[7]
  -------------------------------------------------------------------
                         required time                          2.841    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 row_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Destination:            row_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.680ns period=1.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.360ns  (clk rise@1.360ns - clk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.588ns (42.181%)  route 0.806ns (57.819%))
  Logic Levels:           5  (CARRY8=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 2.641 - 1.360 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AM20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.574     0.574 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.574    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.897    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.925 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.772     1.697    clk_IBUF_BUFG
    SLICE_X84Y150        FDRE                                         r  row_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.776 r  row_index_reg[4]/Q
                         net (fo=12, routed)          0.276     2.052    counter_write_OBUF[4]
    SLICE_X82Y146        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.141 r  row_index[9]_i_59/O
                         net (fo=1, routed)           0.016     2.157    row_index[9]_i_59_n_0
    SLICE_X82Y146        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.347 r  row_index_reg[9]_i_31/CO[7]
                         net (fo=1, routed)           0.026     2.373    row_index_reg[9]_i_31_n_0
    SLICE_X82Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     2.430 r  row_index_reg[9]_i_12/CO[2]
                         net (fo=14, routed)          0.175     2.605    row_index1
    SLICE_X82Y149        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.727 r  row_index[9]_i_3/O
                         net (fo=2, routed)           0.102     2.829    row_index[9]_i_3_n_0
    SLICE_X83Y149        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.880 r  row_index[9]_i_1/O
                         net (fo=10, routed)          0.211     3.091    row_index[9]_i_1_n_0
    SLICE_X83Y147        FDRE                                         r  row_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.360     1.360 r  
    AM20                                              0.000     1.360 r  clk (IN)
                         net (fo=0)                   0.000     1.360    clk_IBUF_inst/I
    AM20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     1.683 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.683    clk_IBUF_inst/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.683 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.970    clk_IBUF
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.994 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=226, routed)         0.647     2.641    clk_IBUF_BUFG
    SLICE_X83Y147        FDRE                                         r  row_index_reg[0]/C
                         clock pessimism              0.308     2.949    
                         clock uncertainty           -0.035     2.914    
    SLICE_X83Y147        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     2.853    row_index_reg[0]
  -------------------------------------------------------------------
                         required time                          2.853    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                 -0.238    




