//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// The confidential and proprietary information contained in this file may     
// only be used by a person authorised under and to the extent permitted       
// by a subsisting licensing agreement from ARM Limited.                       
//                                                                             
//            (C) COPYRIGHT 2005-2015 ARM Limited.
//                ALL RIGHTS RESERVED                                          
//                                                                             
// This entire notice must be reproduced on all copies of this file            
// and copies of this file may only be made by a person if such person is      
// permitted to do so under the terms of a subsisting license agreement        
// from ARM Limited.                                                           
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Top-Level Verilog file is auto-generated by AMBA Designer ADr3p5-01eac0-build-0005

//                                                                             
// Stitcher: generic_stitcher_core v3.1, built on Dec  1 2015
//                                                                             
// Filename: nic400_cpu_bus_r0p00.v
// Created : Thu Jan 12 11:22:54 2017                            
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Generated with Validator version1.0


//-----------------------------------------------------------------------------
// Module Declaration nic400_cpu_bus_r0p00
//-----------------------------------------------------------------------------

module nic400_cpu_bus_r0p00 (
  
// Instance: u_cd_i_ghclk_nfcon, Port: nfcons_m0

  haddr_nfcons_m0,
  hburst_nfcons_m0,
  hprot_nfcons_m0,
  hsize_nfcons_m0,
  htrans_nfcons_m0,
  hwdata_nfcons_m0,
  hwrite_nfcons_m0,
  hrdata_nfcons_m0,
  hresp_nfcons_m0,
  hready_nfcons_m0,
  
// Instance: u_cd_i_gpclk_sfmc, Port: sfmc_m1

  haddr_sfmc_m1,
  hburst_sfmc_m1,
  hprot_sfmc_m1,
  hsize_sfmc_m1,
  htrans_sfmc_m1,
  hwdata_sfmc_m1,
  hwrite_sfmc_m1,
  hrdata_sfmc_m1,
  hresp_sfmc_m1,
  hready_sfmc_m1,
  
// Instance: u_cd_i_pclk_peri_bus, Port: cpu2peri_m3

  awid_cpu2peri_m3,
  awaddr_cpu2peri_m3,
  awlen_cpu2peri_m3,
  awsize_cpu2peri_m3,
  awburst_cpu2peri_m3,
  awlock_cpu2peri_m3,
  awcache_cpu2peri_m3,
  awprot_cpu2peri_m3,
  awvalid_cpu2peri_m3,
  awready_cpu2peri_m3,
  wdata_cpu2peri_m3,
  wstrb_cpu2peri_m3,
  wlast_cpu2peri_m3,
  wvalid_cpu2peri_m3,
  wready_cpu2peri_m3,
  bid_cpu2peri_m3,
  bresp_cpu2peri_m3,
  bvalid_cpu2peri_m3,
  bready_cpu2peri_m3,
  arid_cpu2peri_m3,
  araddr_cpu2peri_m3,
  arlen_cpu2peri_m3,
  arsize_cpu2peri_m3,
  arburst_cpu2peri_m3,
  arlock_cpu2peri_m3,
  arcache_cpu2peri_m3,
  arprot_cpu2peri_m3,
  arvalid_cpu2peri_m3,
  arready_cpu2peri_m3,
  rid_cpu2peri_m3,
  rdata_cpu2peri_m3,
  rresp_cpu2peri_m3,
  rlast_cpu2peri_m3,
  rvalid_cpu2peri_m3,
  rready_cpu2peri_m3,
  
// Instance: u_cd_i_pclk_peri_bus, Port: dnpu_m6

  awid_dnpu_m6,
  awaddr_dnpu_m6,
  awlen_dnpu_m6,
  awsize_dnpu_m6,
  awburst_dnpu_m6,
  awlock_dnpu_m6,
  awcache_dnpu_m6,
  awprot_dnpu_m6,
  awvalid_dnpu_m6,
  awready_dnpu_m6,
  wdata_dnpu_m6,
  wstrb_dnpu_m6,
  wlast_dnpu_m6,
  wvalid_dnpu_m6,
  wready_dnpu_m6,
  bid_dnpu_m6,
  bresp_dnpu_m6,
  bvalid_dnpu_m6,
  bready_dnpu_m6,
  arid_dnpu_m6,
  araddr_dnpu_m6,
  arlen_dnpu_m6,
  arsize_dnpu_m6,
  arburst_dnpu_m6,
  arlock_dnpu_m6,
  arcache_dnpu_m6,
  arprot_dnpu_m6,
  arvalid_dnpu_m6,
  arready_dnpu_m6,
  rid_dnpu_m6,
  rdata_dnpu_m6,
  rresp_dnpu_m6,
  rlast_dnpu_m6,
  rvalid_dnpu_m6,
  rready_dnpu_m6,
  
// Instance: u_cd_i_pclk_peri_bus, Port: peri0_m4

  haddr_peri0_m4,
  hburst_peri0_m4,
  hprot_peri0_m4,
  hsize_peri0_m4,
  htrans_peri0_m4,
  hwdata_peri0_m4,
  hwrite_peri0_m4,
  hrdata_peri0_m4,
  hreadyout_peri0_m4,
  hresp_peri0_m4,
  hselx_peri0_m4,
  hready_peri0_m4,
  
// Instance: u_cd_i_pclk_peri_bus, Port: peri1_m5

  paddr_peri1_m5,
  pselx_peri1_m5,
  penable_peri1_m5,
  pwrite_peri1_m5,
  prdata_peri1_m5,
  pwdata_peri1_m5,
  pready_peri1_m5,
  pslverr_peri1_m5,
  
// Instance: u_cd_i_xclk_cpu_bus, Port: cpu2main_m2

  awid_cpu2main_m2,
  awaddr_cpu2main_m2,
  awlen_cpu2main_m2,
  awsize_cpu2main_m2,
  awburst_cpu2main_m2,
  awlock_cpu2main_m2,
  awcache_cpu2main_m2,
  awprot_cpu2main_m2,
  awvalid_cpu2main_m2,
  awready_cpu2main_m2,
  wdata_cpu2main_m2,
  wstrb_cpu2main_m2,
  wlast_cpu2main_m2,
  wvalid_cpu2main_m2,
  wready_cpu2main_m2,
  bid_cpu2main_m2,
  bresp_cpu2main_m2,
  bvalid_cpu2main_m2,
  bready_cpu2main_m2,
  arid_cpu2main_m2,
  araddr_cpu2main_m2,
  arlen_cpu2main_m2,
  arsize_cpu2main_m2,
  arburst_cpu2main_m2,
  arlock_cpu2main_m2,
  arcache_cpu2main_m2,
  arprot_cpu2main_m2,
  arvalid_cpu2main_m2,
  arready_cpu2main_m2,
  rid_cpu2main_m2,
  rdata_cpu2main_m2,
  rresp_cpu2main_m2,
  rlast_cpu2main_m2,
  rvalid_cpu2main_m2,
  rready_cpu2main_m2,
  
// Instance: u_cd_i_xclk_cpu_bus, Port: cpus_s0

  haddr_cpus_s0,
  hburst_cpus_s0,
  hprot_cpus_s0,
  hsize_cpus_s0,
  htrans_cpus_s0,
  hwdata_cpus_s0,
  hwrite_cpus_s0,
  hrdata_cpus_s0,
  hresp_cpus_s0,
  hready_cpus_s0,
  
// Instance: u_cd_i_xclk_cpu_bus, Port: dma330_s1

  awid_dma330_s1,
  awaddr_dma330_s1,
  awlen_dma330_s1,
  awsize_dma330_s1,
  awburst_dma330_s1,
  awlock_dma330_s1,
  awcache_dma330_s1,
  awprot_dma330_s1,
  awvalid_dma330_s1,
  awready_dma330_s1,
  wid_dma330_s1,
  wdata_dma330_s1,
  wstrb_dma330_s1,
  wlast_dma330_s1,
  wvalid_dma330_s1,
  wready_dma330_s1,
  bid_dma330_s1,
  bresp_dma330_s1,
  bvalid_dma330_s1,
  bready_dma330_s1,
  arid_dma330_s1,
  araddr_dma330_s1,
  arlen_dma330_s1,
  arsize_dma330_s1,
  arburst_dma330_s1,
  arlock_dma330_s1,
  arcache_dma330_s1,
  arprot_dma330_s1,
  arvalid_dma330_s1,
  arready_dma330_s1,
  rid_dma330_s1,
  rdata_dma330_s1,
  rresp_dma330_s1,
  rlast_dma330_s1,
  rvalid_dma330_s1,
  rready_dma330_s1,

//  Non-bus signals

  i_ghclk_nfconclk,
  i_ghclk_nfconresetn,
  i_gpclk_sfmcclk,
  i_gpclk_sfmcresetn,
  i_pclk_peri_busclk,
  i_pclk_peri_busclken,
  i_pclk_peri_busresetn,
  i_xclk_cpu_busclk,
  i_xclk_cpu_busresetn,
  mainclk,
  mainclk_r,
  mainresetn,
  mainresetn_r

);



//-----------------------------------------------------------------------------
// Port Declarations
//-----------------------------------------------------------------------------


// Instance: u_cd_i_ghclk_nfcon, Port: nfcons_m0

output [31:0] haddr_nfcons_m0;
output [2:0]  hburst_nfcons_m0;
output [3:0]  hprot_nfcons_m0;
output [2:0]  hsize_nfcons_m0;
output [1:0]  htrans_nfcons_m0;
output [31:0] hwdata_nfcons_m0;
output        hwrite_nfcons_m0;
input  [31:0] hrdata_nfcons_m0;
input         hresp_nfcons_m0;
input         hready_nfcons_m0;

// Instance: u_cd_i_gpclk_sfmc, Port: sfmc_m1

output [31:0] haddr_sfmc_m1;
output [2:0]  hburst_sfmc_m1;
output [3:0]  hprot_sfmc_m1;
output [2:0]  hsize_sfmc_m1;
output [1:0]  htrans_sfmc_m1;
output [31:0] hwdata_sfmc_m1;
output        hwrite_sfmc_m1;
input  [31:0] hrdata_sfmc_m1;
input         hresp_sfmc_m1;
input         hready_sfmc_m1;

// Instance: u_cd_i_pclk_peri_bus, Port: cpu2peri_m3

output [4:0]  awid_cpu2peri_m3;
output [31:0] awaddr_cpu2peri_m3;
output [7:0]  awlen_cpu2peri_m3;
output [2:0]  awsize_cpu2peri_m3;
output [1:0]  awburst_cpu2peri_m3;
output        awlock_cpu2peri_m3;
output [3:0]  awcache_cpu2peri_m3;
output [2:0]  awprot_cpu2peri_m3;
output        awvalid_cpu2peri_m3;
input         awready_cpu2peri_m3;
output [31:0] wdata_cpu2peri_m3;
output [3:0]  wstrb_cpu2peri_m3;
output        wlast_cpu2peri_m3;
output        wvalid_cpu2peri_m3;
input         wready_cpu2peri_m3;
input  [4:0]  bid_cpu2peri_m3;
input  [1:0]  bresp_cpu2peri_m3;
input         bvalid_cpu2peri_m3;
output        bready_cpu2peri_m3;
output [4:0]  arid_cpu2peri_m3;
output [31:0] araddr_cpu2peri_m3;
output [7:0]  arlen_cpu2peri_m3;
output [2:0]  arsize_cpu2peri_m3;
output [1:0]  arburst_cpu2peri_m3;
output        arlock_cpu2peri_m3;
output [3:0]  arcache_cpu2peri_m3;
output [2:0]  arprot_cpu2peri_m3;
output        arvalid_cpu2peri_m3;
input         arready_cpu2peri_m3;
input  [4:0]  rid_cpu2peri_m3;
input  [31:0] rdata_cpu2peri_m3;
input  [1:0]  rresp_cpu2peri_m3;
input         rlast_cpu2peri_m3;
input         rvalid_cpu2peri_m3;
output        rready_cpu2peri_m3;

// Instance: u_cd_i_pclk_peri_bus, Port: dnpu_m6

output [4:0]  awid_dnpu_m6;
output [31:0] awaddr_dnpu_m6;
output [7:0]  awlen_dnpu_m6;
output [2:0]  awsize_dnpu_m6;
output [1:0]  awburst_dnpu_m6;
output        awlock_dnpu_m6;
output [3:0]  awcache_dnpu_m6;
output [2:0]  awprot_dnpu_m6;
output        awvalid_dnpu_m6;
input         awready_dnpu_m6;
output [31:0] wdata_dnpu_m6;
output [3:0]  wstrb_dnpu_m6;
output        wlast_dnpu_m6;
output        wvalid_dnpu_m6;
input         wready_dnpu_m6;
input  [4:0]  bid_dnpu_m6;
input  [1:0]  bresp_dnpu_m6;
input         bvalid_dnpu_m6;
output        bready_dnpu_m6;
output [4:0]  arid_dnpu_m6;
output [31:0] araddr_dnpu_m6;
output [7:0]  arlen_dnpu_m6;
output [2:0]  arsize_dnpu_m6;
output [1:0]  arburst_dnpu_m6;
output        arlock_dnpu_m6;
output [3:0]  arcache_dnpu_m6;
output [2:0]  arprot_dnpu_m6;
output        arvalid_dnpu_m6;
input         arready_dnpu_m6;
input  [4:0]  rid_dnpu_m6;
input  [31:0] rdata_dnpu_m6;
input  [1:0]  rresp_dnpu_m6;
input         rlast_dnpu_m6;
input         rvalid_dnpu_m6;
output        rready_dnpu_m6;

// Instance: u_cd_i_pclk_peri_bus, Port: peri0_m4

output [31:0] haddr_peri0_m4;
output [2:0]  hburst_peri0_m4;
output [3:0]  hprot_peri0_m4;
output [2:0]  hsize_peri0_m4;
output [1:0]  htrans_peri0_m4;
output [31:0] hwdata_peri0_m4;
output        hwrite_peri0_m4;
input  [31:0] hrdata_peri0_m4;
input         hreadyout_peri0_m4;
input         hresp_peri0_m4;
output        hselx_peri0_m4;
output        hready_peri0_m4;

// Instance: u_cd_i_pclk_peri_bus, Port: peri1_m5

output [31:0] paddr_peri1_m5;
output        pselx_peri1_m5;
output        penable_peri1_m5;
output        pwrite_peri1_m5;
input  [31:0] prdata_peri1_m5;
output [31:0] pwdata_peri1_m5;
input         pready_peri1_m5;
input         pslverr_peri1_m5;

// Instance: u_cd_i_xclk_cpu_bus, Port: cpu2main_m2

output [4:0]  awid_cpu2main_m2;
output [33:0] awaddr_cpu2main_m2;
output [7:0]  awlen_cpu2main_m2;
output [2:0]  awsize_cpu2main_m2;
output [1:0]  awburst_cpu2main_m2;
output        awlock_cpu2main_m2;
output [3:0]  awcache_cpu2main_m2;
output [2:0]  awprot_cpu2main_m2;
output        awvalid_cpu2main_m2;
input         awready_cpu2main_m2;
output [127:0] wdata_cpu2main_m2;
output [15:0] wstrb_cpu2main_m2;
output        wlast_cpu2main_m2;
output        wvalid_cpu2main_m2;
input         wready_cpu2main_m2;
input  [4:0]  bid_cpu2main_m2;
input  [1:0]  bresp_cpu2main_m2;
input         bvalid_cpu2main_m2;
output        bready_cpu2main_m2;
output [4:0]  arid_cpu2main_m2;
output [33:0] araddr_cpu2main_m2;
output [7:0]  arlen_cpu2main_m2;
output [2:0]  arsize_cpu2main_m2;
output [1:0]  arburst_cpu2main_m2;
output        arlock_cpu2main_m2;
output [3:0]  arcache_cpu2main_m2;
output [2:0]  arprot_cpu2main_m2;
output        arvalid_cpu2main_m2;
input         arready_cpu2main_m2;
input  [4:0]  rid_cpu2main_m2;
input  [127:0] rdata_cpu2main_m2;
input  [1:0]  rresp_cpu2main_m2;
input         rlast_cpu2main_m2;
input         rvalid_cpu2main_m2;
output        rready_cpu2main_m2;

// Instance: u_cd_i_xclk_cpu_bus, Port: cpus_s0

input  [31:0] haddr_cpus_s0;
input  [2:0]  hburst_cpus_s0;
input  [3:0]  hprot_cpus_s0;
input  [2:0]  hsize_cpus_s0;
input  [1:0]  htrans_cpus_s0;
input  [31:0] hwdata_cpus_s0;
input         hwrite_cpus_s0;
output [31:0] hrdata_cpus_s0;
output        hresp_cpus_s0;
output        hready_cpus_s0;

// Instance: u_cd_i_xclk_cpu_bus, Port: dma330_s1

input  [3:0]  awid_dma330_s1;
input  [31:0] awaddr_dma330_s1;
input  [3:0]  awlen_dma330_s1;
input  [2:0]  awsize_dma330_s1;
input  [1:0]  awburst_dma330_s1;
input  [1:0]  awlock_dma330_s1;
input  [3:0]  awcache_dma330_s1;
input  [2:0]  awprot_dma330_s1;
input         awvalid_dma330_s1;
output        awready_dma330_s1;
input  [3:0]  wid_dma330_s1;
input  [127:0] wdata_dma330_s1;
input  [15:0] wstrb_dma330_s1;
input         wlast_dma330_s1;
input         wvalid_dma330_s1;
output        wready_dma330_s1;
output [3:0]  bid_dma330_s1;
output [1:0]  bresp_dma330_s1;
output        bvalid_dma330_s1;
input         bready_dma330_s1;
input  [3:0]  arid_dma330_s1;
input  [31:0] araddr_dma330_s1;
input  [3:0]  arlen_dma330_s1;
input  [2:0]  arsize_dma330_s1;
input  [1:0]  arburst_dma330_s1;
input  [1:0]  arlock_dma330_s1;
input  [3:0]  arcache_dma330_s1;
input  [2:0]  arprot_dma330_s1;
input         arvalid_dma330_s1;
output        arready_dma330_s1;
output [3:0]  rid_dma330_s1;
output [127:0] rdata_dma330_s1;
output [1:0]  rresp_dma330_s1;
output        rlast_dma330_s1;
output        rvalid_dma330_s1;
input         rready_dma330_s1;

//  Non-bus signals

input         i_ghclk_nfconclk;
input         i_ghclk_nfconresetn;
input         i_gpclk_sfmcclk;
input         i_gpclk_sfmcresetn;
input         i_pclk_peri_busclk;
input         i_pclk_peri_busclken;
input         i_pclk_peri_busresetn;
input         i_xclk_cpu_busclk;
input         i_xclk_cpu_busresetn;
input         mainclk;
input         mainclk_r;
input         mainresetn;
input         mainresetn_r;



//-----------------------------------------------------------------------------
// Internal Wire Declarations
//-----------------------------------------------------------------------------

wire   [33:0]  araddr_cpu2main_m2;
wire   [31:0]  araddr_cpu2peri_m3;
wire   [31:0]  araddr_dnpu_m6;
wire   [1:0]   arburst_cpu2main_m2;
wire   [1:0]   arburst_cpu2peri_m3;
wire   [1:0]   arburst_dnpu_m6;
wire   [3:0]   arcache_cpu2main_m2;
wire   [3:0]   arcache_cpu2peri_m3;
wire   [3:0]   arcache_dnpu_m6;
wire   [4:0]   arid_cpu2main_m2;
wire   [4:0]   arid_cpu2peri_m3;
wire   [4:0]   arid_dnpu_m6;
wire   [7:0]   arlen_cpu2main_m2;
wire   [7:0]   arlen_cpu2peri_m3;
wire   [7:0]   arlen_dnpu_m6;
wire           arlock_cpu2main_m2;
wire           arlock_cpu2peri_m3;
wire           arlock_dnpu_m6;
wire   [2:0]   arprot_cpu2main_m2;
wire   [2:0]   arprot_cpu2peri_m3;
wire   [2:0]   arprot_dnpu_m6;
wire           arready_dma330_s1;
wire   [2:0]   arsize_cpu2main_m2;
wire   [2:0]   arsize_cpu2peri_m3;
wire   [2:0]   arsize_dnpu_m6;
wire           arvalid_cpu2main_m2;
wire           arvalid_cpu2peri_m3;
wire           arvalid_dnpu_m6;
wire   [33:0]  awaddr_cpu2main_m2;
wire   [31:0]  awaddr_cpu2peri_m3;
wire   [31:0]  awaddr_dnpu_m6;
wire   [1:0]   awburst_cpu2main_m2;
wire   [1:0]   awburst_cpu2peri_m3;
wire   [1:0]   awburst_dnpu_m6;
wire   [3:0]   awcache_cpu2main_m2;
wire   [3:0]   awcache_cpu2peri_m3;
wire   [3:0]   awcache_dnpu_m6;
wire   [4:0]   awid_cpu2main_m2;
wire   [4:0]   awid_cpu2peri_m3;
wire   [4:0]   awid_dnpu_m6;
wire   [7:0]   awlen_cpu2main_m2;
wire   [7:0]   awlen_cpu2peri_m3;
wire   [7:0]   awlen_dnpu_m6;
wire           awlock_cpu2main_m2;
wire           awlock_cpu2peri_m3;
wire           awlock_dnpu_m6;
wire   [2:0]   awprot_cpu2main_m2;
wire   [2:0]   awprot_cpu2peri_m3;
wire   [2:0]   awprot_dnpu_m6;
wire           awready_dma330_s1;
wire   [2:0]   awsize_cpu2main_m2;
wire   [2:0]   awsize_cpu2peri_m3;
wire   [2:0]   awsize_dnpu_m6;
wire           awvalid_cpu2main_m2;
wire           awvalid_cpu2peri_m3;
wire           awvalid_dnpu_m6;
wire   [3:0]   bid_dma330_s1;
wire           bready_cpu2main_m2;
wire           bready_cpu2peri_m3;
wire           bready_dnpu_m6;
wire   [1:0]   bresp_dma330_s1;
wire           bvalid_dma330_s1;
wire   [31:0]  haddr_nfcons_m0;
wire   [31:0]  haddr_peri0_m4;
wire   [31:0]  haddr_sfmc_m1;
wire   [2:0]   hburst_nfcons_m0;
wire   [2:0]   hburst_peri0_m4;
wire   [2:0]   hburst_sfmc_m1;
wire   [3:0]   hprot_nfcons_m0;
wire   [3:0]   hprot_peri0_m4;
wire   [3:0]   hprot_sfmc_m1;
wire   [31:0]  hrdata_cpus_s0;
wire           hready_cpus_s0;
wire           hready_peri0_m4;
wire           hresp_cpus_s0;
wire           hselx_peri0_m4;
wire   [2:0]   hsize_nfcons_m0;
wire   [2:0]   hsize_peri0_m4;
wire   [2:0]   hsize_sfmc_m1;
wire   [1:0]   htrans_nfcons_m0;
wire   [1:0]   htrans_peri0_m4;
wire   [1:0]   htrans_sfmc_m1;
wire   [31:0]  hwdata_nfcons_m0;
wire   [31:0]  hwdata_peri0_m4;
wire   [31:0]  hwdata_sfmc_m1;
wire           hwrite_nfcons_m0;
wire           hwrite_peri0_m4;
wire           hwrite_sfmc_m1;
wire   [31:0]  paddr_peri1_m5;
wire           penable_peri1_m5;
wire           pselx_peri1_m5;
wire   [31:0]  pwdata_peri1_m5;
wire           pwrite_peri1_m5;
wire   [127:0] rdata_dma330_s1;
wire   [3:0]   rid_dma330_s1;
wire           rlast_dma330_s1;
wire           rready_cpu2main_m2;
wire           rready_cpu2peri_m3;
wire           rready_dnpu_m6;
wire   [1:0]   rresp_dma330_s1;
wire           rvalid_dma330_s1;
wire   [127:0] wdata_cpu2main_m2;
wire   [31:0]  wdata_cpu2peri_m3;
wire   [31:0]  wdata_dnpu_m6;
wire           wlast_cpu2main_m2;
wire           wlast_cpu2peri_m3;
wire           wlast_dnpu_m6;
wire           wready_dma330_s1;
wire   [15:0]  wstrb_cpu2main_m2;
wire   [3:0]   wstrb_cpu2peri_m3;
wire   [3:0]   wstrb_dnpu_m6;
wire           wvalid_cpu2main_m2;
wire           wvalid_cpu2peri_m3;
wire           wvalid_dnpu_m6;
wire           a_rpntr_bin_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_i_ghclk_nfcon
wire   [1:0]   a_rpntr_gry_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_i_ghclk_nfcon
wire   [138:0] d_data_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_i_ghclk_nfcon
wire   [1:0]   d_wpntr_gry_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_i_ghclk_nfcon
wire           pack_nfcons_m0_ib_apb_int_async;    //nfcons_m0_ib_apb_int_async - u_cd_i_ghclk_nfcon
wire   [32:0]  prevpayld_nfcons_m0_ib_apb_int_async;    //nfcons_m0_ib_apb_int_async - u_cd_i_ghclk_nfcon
wire           w_rpntr_bin_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_i_ghclk_nfcon
wire   [1:0]   w_rpntr_gry_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_i_ghclk_nfcon
wire           a_rpntr_bin_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_i_gpclk_sfmc
wire   [1:0]   a_rpntr_gry_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_i_gpclk_sfmc
wire   [138:0] d_data_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_i_gpclk_sfmc
wire   [1:0]   d_wpntr_gry_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_i_gpclk_sfmc
wire           pack_sfmc_m1_ib_apb_int_async;    //sfmc_m1_ib_apb_int_async - u_cd_i_gpclk_sfmc
wire   [32:0]  prevpayld_sfmc_m1_ib_apb_int_async;    //sfmc_m1_ib_apb_int_async - u_cd_i_gpclk_sfmc
wire           w_rpntr_bin_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_i_gpclk_sfmc
wire   [1:0]   w_rpntr_gry_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_i_gpclk_sfmc
wire           a_rpntr_bin_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_i_pclk_peri_bus
wire           a_rpntr_bin_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   a_rpntr_gry_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   a_rpntr_gry_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_i_pclk_peri_bus
wire   [3:0]   ar_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   ar_rpntr_bin_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [4:0]   ar_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [2:0]   ar_rpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [3:0]   aw_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   aw_rpntr_bin_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [4:0]   aw_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [2:0]   aw_rpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [6:0]   b_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [6:0]   b_data_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [4:0]   b_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [2:0]   b_wpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [138:0] d_data_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_i_pclk_peri_bus
wire   [138:0] d_data_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   d_wpntr_gry_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   d_wpntr_gry_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_i_pclk_peri_bus
wire           pack_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire           pack_dnpu_m6_ib_apb_int_async;    //dnpu_m6_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire           pack_peri0_m4_ib_apb_int_async;    //peri0_m4_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire           pack_slave_0_ib_apb_int_async;    //slave_0_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire   [32:0]  prevpayld_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire   [32:0]  prevpayld_dnpu_m6_ib_apb_int_async;    //dnpu_m6_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire   [32:0]  prevpayld_peri0_m4_ib_apb_int_async;    //peri0_m4_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire   [32:0]  prevpayld_slave_0_ib_apb_int_async;    //slave_0_ib_apb_int_async - u_cd_i_pclk_peri_bus
wire   [137:0] r_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [137:0] r_data_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [5:0]   r_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [3:0]   r_wpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [4:0]   w_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [2:0]   w_rpntr_bin_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire           w_rpntr_bin_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_i_pclk_peri_bus
wire           w_rpntr_bin_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_i_pclk_peri_bus
wire   [5:0]   w_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_i_pclk_peri_bus
wire   [3:0]   w_rpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   w_rpntr_gry_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_i_pclk_peri_bus
wire   [1:0]   w_rpntr_gry_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_i_pclk_peri_bus
wire   [62:0]  a_data_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_i_xclk_cpu_bus
wire   [1:0]   a_wpntr_gry_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_i_xclk_cpu_bus
wire   [60:0]  ar_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [3:0]   ar_rpntr_bin_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [4:0]   ar_rpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [3:0]   ar_wpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [60:0]  aw_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [3:0]   aw_rpntr_bin_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [4:0]   aw_rpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [3:0]   aw_wpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [6:0]   b_data_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [2:0]   b_rpntr_bin_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [3:0]   b_rpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [4:0]   b_wpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire           d_rpntr_bin_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_i_xclk_cpu_bus
wire   [1:0]   d_rpntr_gry_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_i_xclk_cpu_bus
wire           pack_cpu2main_m2_ib_apb_int;    //cpu2main_m2_ib_apb_int - u_cd_i_xclk_cpu_bus
wire           pack_cpus_s0_ib_apb_int;    //cpus_s0_ib_apb_int - u_cd_i_xclk_cpu_bus
wire           pack_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_i_xclk_cpu_bus
wire   [32:0]  prevpayld_cpu2main_m2_ib_apb_int;    //cpu2main_m2_ib_apb_int - u_cd_i_xclk_cpu_bus
wire   [32:0]  prevpayld_cpus_s0_ib_apb_int;    //cpus_s0_ib_apb_int - u_cd_i_xclk_cpu_bus
wire   [32:0]  prevpayld_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_i_xclk_cpu_bus
wire   [135:0] r_data_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [3:0]   r_rpntr_bin_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [4:0]   r_rpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [5:0]   r_wpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [144:0] w_data_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_i_xclk_cpu_bus
wire   [144:0] w_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [4:0]   w_rpntr_bin_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [5:0]   w_rpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_i_xclk_cpu_bus
wire   [1:0]   w_wpntr_gry_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_i_xclk_cpu_bus
wire   [4:0]   w_wpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_xclk_cpu_bus
wire   [73:0]  a_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [73:0]  a_data_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_main
wire   [73:0]  a_data_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_main
wire   [73:0]  a_data_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_main
wire   [73:0]  a_data_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_main
wire           a_rpntr_bin_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_main
wire   [1:0]   a_rpntr_gry_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_main
wire           a_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [1:0]   a_wpntr_gry_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_main
wire   [57:0]  ar_data_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [70:0]  ar_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [70:0]  ar_data_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_bin_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [3:0]   ar_rpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [4:0]   ar_wpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [4:0]   ar_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [2:0]   ar_wpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [57:0]  aw_data_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [59:0]  aw_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [59:0]  aw_data_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_bin_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [3:0]   aw_rpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [4:0]   aw_wpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [4:0]   aw_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [2:0]   aw_wpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [5:0]   b_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [3:0]   b_rpntr_bin_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [3:0]   b_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [1:0]   b_rpntr_bin_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [4:0]   b_rpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [4:0]   b_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [2:0]   b_rpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [3:0]   b_wpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [131:0] d_data_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_main
wire           d_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire           d_rpntr_bin_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_main
wire           d_rpntr_bin_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_main
wire           d_rpntr_bin_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_main
wire           d_rpntr_bin_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_main
wire   [1:0]   d_wpntr_gry_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_main
wire   [71:0]  pfwdpayld_cpu2main_m2_ib_apb_int;    //cpu2main_m2_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cpus_s0_ib_apb_int;    //cpus_s0_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_dnpu_m6_ib_apb_int_async;    //dnpu_m6_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_nfcons_m0_ib_apb_int_async;    //nfcons_m0_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_peri0_m4_ib_apb_int_async;    //peri0_m4_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_sfmc_m1_ib_apb_int_async;    //sfmc_m1_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_slave_0_ib_apb_int_async;    //slave_0_ib_apb_int_async - u_cd_main
wire   [31:0]  prdata_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_cd_main
wire   [31:0]  prdata_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_cd_main
wire   [31:0]  prdata_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_cd_main
wire   [31:0]  prdata_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_cd_main
wire   [31:0]  prdata_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_cd_main
wire   [31:0]  prdata_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_cd_main
wire   [31:0]  prdata_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_cd_main
wire   [31:0]  prdata_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_cd_main
wire   [31:0]  prdata_slave_0_ib_apb;    //slave_0_ib_apb - u_cd_main
wire           pready_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_cd_main
wire           pready_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_cd_main
wire           pready_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_cd_main
wire           pready_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_cd_main
wire           pready_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_cd_main
wire           pready_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_cd_main
wire           pready_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_cd_main
wire           pready_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_cd_main
wire           pready_slave_0_ib_apb;    //slave_0_ib_apb - u_cd_main
wire           preq_cpu2main_m2_ib_apb_int;    //cpu2main_m2_ib_apb_int - u_cd_main
wire           preq_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_main
wire           preq_cpus_s0_ib_apb_int;    //cpus_s0_ib_apb_int - u_cd_main
wire           preq_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_main
wire           preq_dnpu_m6_ib_apb_int_async;    //dnpu_m6_ib_apb_int_async - u_cd_main
wire           preq_nfcons_m0_ib_apb_int_async;    //nfcons_m0_ib_apb_int_async - u_cd_main
wire           preq_peri0_m4_ib_apb_int_async;    //peri0_m4_ib_apb_int_async - u_cd_main
wire           preq_sfmc_m1_ib_apb_int_async;    //sfmc_m1_ib_apb_int_async - u_cd_main
wire           preq_slave_0_ib_apb_int_async;    //slave_0_ib_apb_int_async - u_cd_main
wire           pslverr_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_cd_main
wire           pslverr_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_cd_main
wire           pslverr_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_cd_main
wire           pslverr_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_cd_main
wire           pslverr_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_cd_main
wire           pslverr_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_cd_main
wire           pslverr_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_cd_main
wire           pslverr_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_cd_main
wire           pslverr_slave_0_ib_apb;    //slave_0_ib_apb - u_cd_main
wire   [134:0] r_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [4:0]   r_rpntr_bin_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [4:0]   r_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [2:0]   r_rpntr_bin_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [5:0]   r_rpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [5:0]   r_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [3:0]   r_rpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [4:0]   r_wpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [144:0] w_data_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [144:0] w_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [144:0] w_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [144:0] w_data_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [144:0] w_data_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_main
wire   [144:0] w_data_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_main
wire   [144:0] w_data_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_main
wire   [144:0] w_data_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_main
wire   [5:0]   w_lpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [5:0]   w_lpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [3:0]   w_lpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire           w_rpntr_bin_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_main
wire   [3:0]   w_rpntr_bin_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [1:0]   w_rpntr_gry_cpus_s0_ib_int;    //cpus_s0_ib_int - u_cd_main
wire   [4:0]   w_rpntr_gry_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire           w_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [5:0]   w_wpntr_gry_cpu2main_m2_ib_int;    //cpu2main_m2_ib_int - u_cd_main
wire   [5:0]   w_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [3:0]   w_wpntr_gry_dnpu_m6_ib_int_async;    //dnpu_m6_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_nfcons_m0_ib_int_async;    //nfcons_m0_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_peri0_m4_ib_int_async;    //peri0_m4_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_sfmc_m1_ib_int_async;    //sfmc_m1_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_slave_0_ib_int_async;    //slave_0_ib_int_async - u_cd_main
wire           a_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [138:0] d_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire           d_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [31:0]  paddr_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_r_cd_main
wire   [31:0]  paddr_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_r_cd_main
wire   [31:0]  paddr_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_r_cd_main
wire   [31:0]  paddr_slave_0_ib_apb;    //slave_0_ib_apb - u_r_cd_main
wire           penable_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_r_cd_main
wire           penable_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire           penable_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_r_cd_main
wire           penable_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire           penable_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_r_cd_main
wire           penable_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_r_cd_main
wire           penable_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_r_cd_main
wire           penable_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_r_cd_main
wire           penable_slave_0_ib_apb;    //slave_0_ib_apb - u_r_cd_main
wire           pselx_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_r_cd_main
wire           pselx_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire           pselx_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_r_cd_main
wire           pselx_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire           pselx_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_r_cd_main
wire           pselx_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_r_cd_main
wire           pselx_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_r_cd_main
wire           pselx_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_r_cd_main
wire           pselx_slave_0_ib_apb;    //slave_0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_slave_0_ib_apb;    //slave_0_ib_apb - u_r_cd_main
wire           pwrite_cpu2main_m2_ib_apb;    //cpu2main_m2_ib_apb - u_r_cd_main
wire           pwrite_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire           pwrite_cpus_s0_ib_apb;    //cpus_s0_ib_apb - u_r_cd_main
wire           pwrite_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire           pwrite_dnpu_m6_ib_apb;    //dnpu_m6_ib_apb - u_r_cd_main
wire           pwrite_nfcons_m0_ib_apb;    //nfcons_m0_ib_apb - u_r_cd_main
wire           pwrite_peri0_m4_ib_apb;    //peri0_m4_ib_apb - u_r_cd_main
wire           pwrite_sfmc_m1_ib_apb;    //sfmc_m1_ib_apb - u_r_cd_main
wire           pwrite_slave_0_ib_apb;    //slave_0_ib_apb - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [7:0]   rsb_data_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [7:0]   rsb_data_main_sl_m;    //main_sl_m - u_r_cd_main
wire   [2:0]   rsb_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [2:0]   rsb_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [2:0]   rsb_wptr_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [2:0]   rsb_wptr_main_sl_m;    //main_sl_m - u_r_cd_main
wire           w_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [1:0]   rsb_bin_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [7:0]   rsb_data_main_ml_s;    //main_master_m - u_rsb_conns
wire   [7:0]   rsb_data_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [2:0]   rsb_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [2:0]   rsb_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [2:0]   rsb_wptr_main_ml_s;    //main_master_m - u_rsb_conns
wire   [2:0]   rsb_wptr_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [31:0]  araddr_dma330_s1;
wire   [1:0]   arburst_dma330_s1;
wire   [3:0]   arcache_dma330_s1;
wire   [3:0]   arid_dma330_s1;
wire   [3:0]   arlen_dma330_s1;
wire   [1:0]   arlock_dma330_s1;
wire   [2:0]   arprot_dma330_s1;
wire           arready_cpu2main_m2;
wire           arready_cpu2peri_m3;
wire           arready_dnpu_m6;
wire   [2:0]   arsize_dma330_s1;
wire           arvalid_dma330_s1;
wire   [31:0]  awaddr_dma330_s1;
wire   [1:0]   awburst_dma330_s1;
wire   [3:0]   awcache_dma330_s1;
wire   [3:0]   awid_dma330_s1;
wire   [3:0]   awlen_dma330_s1;
wire   [1:0]   awlock_dma330_s1;
wire   [2:0]   awprot_dma330_s1;
wire           awready_cpu2main_m2;
wire           awready_cpu2peri_m3;
wire           awready_dnpu_m6;
wire   [2:0]   awsize_dma330_s1;
wire           awvalid_dma330_s1;
wire   [4:0]   bid_cpu2main_m2;
wire   [4:0]   bid_cpu2peri_m3;
wire   [4:0]   bid_dnpu_m6;
wire           bready_dma330_s1;
wire   [1:0]   bresp_cpu2main_m2;
wire   [1:0]   bresp_cpu2peri_m3;
wire   [1:0]   bresp_dnpu_m6;
wire           bvalid_cpu2main_m2;
wire           bvalid_cpu2peri_m3;
wire           bvalid_dnpu_m6;
wire   [31:0]  haddr_cpus_s0;
wire   [2:0]   hburst_cpus_s0;
wire   [3:0]   hprot_cpus_s0;
wire   [31:0]  hrdata_nfcons_m0;
wire   [31:0]  hrdata_peri0_m4;
wire   [31:0]  hrdata_sfmc_m1;
wire           hready_nfcons_m0;
wire           hready_sfmc_m1;
wire           hreadyout_peri0_m4;
wire           hresp_nfcons_m0;
wire           hresp_peri0_m4;
wire           hresp_sfmc_m1;
wire   [2:0]   hsize_cpus_s0;
wire   [1:0]   htrans_cpus_s0;
wire   [31:0]  hwdata_cpus_s0;
wire           hwrite_cpus_s0;
wire           i_ghclk_nfconclk;
wire           i_ghclk_nfconresetn;
wire           i_gpclk_sfmcclk;
wire           i_gpclk_sfmcresetn;
wire           i_pclk_peri_busclk;
wire           i_pclk_peri_busclken;
wire           i_pclk_peri_busresetn;
wire           i_xclk_cpu_busclk;
wire           i_xclk_cpu_busresetn;
wire           mainclk;
wire           mainclk_r;
wire           mainresetn;
wire           mainresetn_r;
wire   [31:0]  prdata_peri1_m5;
wire           pready_peri1_m5;
wire           pslverr_peri1_m5;
wire   [127:0] rdata_cpu2main_m2;
wire   [31:0]  rdata_cpu2peri_m3;
wire   [31:0]  rdata_dnpu_m6;
wire   [4:0]   rid_cpu2main_m2;
wire   [4:0]   rid_cpu2peri_m3;
wire   [4:0]   rid_dnpu_m6;
wire           rlast_cpu2main_m2;
wire           rlast_cpu2peri_m3;
wire           rlast_dnpu_m6;
wire           rready_dma330_s1;
wire   [1:0]   rresp_cpu2main_m2;
wire   [1:0]   rresp_cpu2peri_m3;
wire   [1:0]   rresp_dnpu_m6;
wire           rvalid_cpu2main_m2;
wire           rvalid_cpu2peri_m3;
wire           rvalid_dnpu_m6;
wire   [127:0] wdata_dma330_s1;
wire   [3:0]   wid_dma330_s1;
wire           wlast_dma330_s1;
wire           wready_cpu2main_m2;
wire           wready_cpu2peri_m3;
wire           wready_dnpu_m6;
wire   [15:0]  wstrb_dma330_s1;
wire           wvalid_dma330_s1;



//-----------------------------------------------------------------------------
// Sub-Modules Instantiation
//-----------------------------------------------------------------------------

nic400_cd_i_ghclk_nfcon_cpu_bus_r0p00     u_cd_i_ghclk_nfcon (
  .i_ghclk_nfconclk     (i_ghclk_nfconclk),    // nfcons_m0
  .i_ghclk_nfconresetn  (i_ghclk_nfconresetn),    // nfcons_m0
  .haddr_nfcons_m0      (haddr_nfcons_m0),    // nfcons_m0
  .hburst_nfcons_m0     (hburst_nfcons_m0),    // nfcons_m0
  .hprot_nfcons_m0      (hprot_nfcons_m0),    // nfcons_m0
  .hsize_nfcons_m0      (hsize_nfcons_m0),    // nfcons_m0
  .htrans_nfcons_m0     (htrans_nfcons_m0),    // nfcons_m0
  .hwdata_nfcons_m0     (hwdata_nfcons_m0),    // nfcons_m0
  .hwrite_nfcons_m0     (hwrite_nfcons_m0),    // nfcons_m0
  .hrdata_nfcons_m0     (hrdata_nfcons_m0),    // nfcons_m0
  .hresp_nfcons_m0      (hresp_nfcons_m0),    // nfcons_m0
  .hready_nfcons_m0     (hready_nfcons_m0),    // nfcons_m0
  .pack_nfcons_m0_ib_apb_int_async (pack_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .preq_nfcons_m0_ib_apb_int_async (preq_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .pfwdpayld_nfcons_m0_ib_apb_int_async (pfwdpayld_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .prevpayld_nfcons_m0_ib_apb_int_async (prevpayld_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .a_data_nfcons_m0_ib_int_async (a_data_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .a_wpntr_gry_nfcons_m0_ib_int_async (a_wpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .a_rpntr_bin_nfcons_m0_ib_int_async (a_rpntr_bin_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .a_rpntr_gry_nfcons_m0_ib_int_async (a_rpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_data_nfcons_m0_ib_int_async (w_data_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_wpntr_gry_nfcons_m0_ib_int_async (w_wpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_rpntr_bin_nfcons_m0_ib_int_async (w_rpntr_bin_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_rpntr_gry_nfcons_m0_ib_int_async (w_rpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_data_nfcons_m0_ib_int_async (d_data_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_wpntr_gry_nfcons_m0_ib_int_async (d_wpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_rpntr_bin_nfcons_m0_ib_int_async (d_rpntr_bin_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_rpntr_gry_nfcons_m0_ib_int_async (d_rpntr_gry_nfcons_m0_ib_int_async)    // nfcons_m0_ib_int_async
);


nic400_cd_i_gpclk_sfmc_cpu_bus_r0p00     u_cd_i_gpclk_sfmc (
  .i_gpclk_sfmcclk      (i_gpclk_sfmcclk),    // sfmc_m1
  .i_gpclk_sfmcresetn   (i_gpclk_sfmcresetn),    // sfmc_m1
  .haddr_sfmc_m1        (haddr_sfmc_m1),    // sfmc_m1
  .hburst_sfmc_m1       (hburst_sfmc_m1),    // sfmc_m1
  .hprot_sfmc_m1        (hprot_sfmc_m1),    // sfmc_m1
  .hsize_sfmc_m1        (hsize_sfmc_m1),    // sfmc_m1
  .htrans_sfmc_m1       (htrans_sfmc_m1),    // sfmc_m1
  .hwdata_sfmc_m1       (hwdata_sfmc_m1),    // sfmc_m1
  .hwrite_sfmc_m1       (hwrite_sfmc_m1),    // sfmc_m1
  .hrdata_sfmc_m1       (hrdata_sfmc_m1),    // sfmc_m1
  .hresp_sfmc_m1        (hresp_sfmc_m1),    // sfmc_m1
  .hready_sfmc_m1       (hready_sfmc_m1),    // sfmc_m1
  .pack_sfmc_m1_ib_apb_int_async (pack_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .preq_sfmc_m1_ib_apb_int_async (preq_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .pfwdpayld_sfmc_m1_ib_apb_int_async (pfwdpayld_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .prevpayld_sfmc_m1_ib_apb_int_async (prevpayld_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .a_data_sfmc_m1_ib_int_async (a_data_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .a_wpntr_gry_sfmc_m1_ib_int_async (a_wpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .a_rpntr_bin_sfmc_m1_ib_int_async (a_rpntr_bin_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .a_rpntr_gry_sfmc_m1_ib_int_async (a_rpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_data_sfmc_m1_ib_int_async (w_data_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_wpntr_gry_sfmc_m1_ib_int_async (w_wpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_rpntr_bin_sfmc_m1_ib_int_async (w_rpntr_bin_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_rpntr_gry_sfmc_m1_ib_int_async (w_rpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_data_sfmc_m1_ib_int_async (d_data_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_wpntr_gry_sfmc_m1_ib_int_async (d_wpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_rpntr_bin_sfmc_m1_ib_int_async (d_rpntr_bin_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_rpntr_gry_sfmc_m1_ib_int_async (d_rpntr_gry_sfmc_m1_ib_int_async)    // sfmc_m1_ib_int_async
);


nic400_cd_i_pclk_peri_bus_cpu_bus_r0p00     u_cd_i_pclk_peri_bus (
  .awid_cpu2peri_m3     (awid_cpu2peri_m3),    // cpu2peri_m3
  .awaddr_cpu2peri_m3   (awaddr_cpu2peri_m3),    // cpu2peri_m3
  .awlen_cpu2peri_m3    (awlen_cpu2peri_m3),    // cpu2peri_m3
  .awsize_cpu2peri_m3   (awsize_cpu2peri_m3),    // cpu2peri_m3
  .awburst_cpu2peri_m3  (awburst_cpu2peri_m3),    // cpu2peri_m3
  .awlock_cpu2peri_m3   (awlock_cpu2peri_m3),    // cpu2peri_m3
  .awcache_cpu2peri_m3  (awcache_cpu2peri_m3),    // cpu2peri_m3
  .awprot_cpu2peri_m3   (awprot_cpu2peri_m3),    // cpu2peri_m3
  .awvalid_cpu2peri_m3  (awvalid_cpu2peri_m3),    // cpu2peri_m3
  .awready_cpu2peri_m3  (awready_cpu2peri_m3),    // cpu2peri_m3
  .wdata_cpu2peri_m3    (wdata_cpu2peri_m3),    // cpu2peri_m3
  .wstrb_cpu2peri_m3    (wstrb_cpu2peri_m3),    // cpu2peri_m3
  .wlast_cpu2peri_m3    (wlast_cpu2peri_m3),    // cpu2peri_m3
  .wvalid_cpu2peri_m3   (wvalid_cpu2peri_m3),    // cpu2peri_m3
  .wready_cpu2peri_m3   (wready_cpu2peri_m3),    // cpu2peri_m3
  .bid_cpu2peri_m3      (bid_cpu2peri_m3),    // cpu2peri_m3
  .bresp_cpu2peri_m3    (bresp_cpu2peri_m3),    // cpu2peri_m3
  .bvalid_cpu2peri_m3   (bvalid_cpu2peri_m3),    // cpu2peri_m3
  .bready_cpu2peri_m3   (bready_cpu2peri_m3),    // cpu2peri_m3
  .arid_cpu2peri_m3     (arid_cpu2peri_m3),    // cpu2peri_m3
  .araddr_cpu2peri_m3   (araddr_cpu2peri_m3),    // cpu2peri_m3
  .arlen_cpu2peri_m3    (arlen_cpu2peri_m3),    // cpu2peri_m3
  .arsize_cpu2peri_m3   (arsize_cpu2peri_m3),    // cpu2peri_m3
  .arburst_cpu2peri_m3  (arburst_cpu2peri_m3),    // cpu2peri_m3
  .arlock_cpu2peri_m3   (arlock_cpu2peri_m3),    // cpu2peri_m3
  .arcache_cpu2peri_m3  (arcache_cpu2peri_m3),    // cpu2peri_m3
  .arprot_cpu2peri_m3   (arprot_cpu2peri_m3),    // cpu2peri_m3
  .arvalid_cpu2peri_m3  (arvalid_cpu2peri_m3),    // cpu2peri_m3
  .arready_cpu2peri_m3  (arready_cpu2peri_m3),    // cpu2peri_m3
  .rid_cpu2peri_m3      (rid_cpu2peri_m3),    // cpu2peri_m3
  .rdata_cpu2peri_m3    (rdata_cpu2peri_m3),    // cpu2peri_m3
  .rresp_cpu2peri_m3    (rresp_cpu2peri_m3),    // cpu2peri_m3
  .rlast_cpu2peri_m3    (rlast_cpu2peri_m3),    // cpu2peri_m3
  .rvalid_cpu2peri_m3   (rvalid_cpu2peri_m3),    // cpu2peri_m3
  .rready_cpu2peri_m3   (rready_cpu2peri_m3),    // cpu2peri_m3
  .pack_cpu2peri_m3_ib_apb_int_async (pack_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .preq_cpu2peri_m3_ib_apb_int_async (preq_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .pfwdpayld_cpu2peri_m3_ib_apb_int_async (pfwdpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .prevpayld_cpu2peri_m3_ib_apb_int_async (prevpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .aw_data_cpu2peri_m3_ib_int_async (aw_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_wpntr_gry_cpu2peri_m3_ib_int_async (aw_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_bin_cpu2peri_m3_ib_int_async (aw_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_gry_cpu2peri_m3_ib_int_async (aw_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_data_cpu2peri_m3_ib_int_async (ar_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_wpntr_gry_cpu2peri_m3_ib_int_async (ar_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_bin_cpu2peri_m3_ib_int_async (ar_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_gry_cpu2peri_m3_ib_int_async (ar_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_data_cpu2peri_m3_ib_int_async (w_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_wpntr_gry_cpu2peri_m3_ib_int_async (w_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_lpntr_gry_cpu2peri_m3_ib_int_async (w_lpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_bin_cpu2peri_m3_ib_int_async (w_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_gry_cpu2peri_m3_ib_int_async (w_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_data_cpu2peri_m3_ib_int_async (r_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_wpntr_gry_cpu2peri_m3_ib_int_async (r_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_bin_cpu2peri_m3_ib_int_async (r_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_gry_cpu2peri_m3_ib_int_async (r_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_data_cpu2peri_m3_ib_int_async (b_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_wpntr_gry_cpu2peri_m3_ib_int_async (b_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_bin_cpu2peri_m3_ib_int_async (b_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_gry_cpu2peri_m3_ib_int_async (b_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .awid_dnpu_m6         (awid_dnpu_m6),    // dnpu_m6
  .awaddr_dnpu_m6       (awaddr_dnpu_m6),    // dnpu_m6
  .awlen_dnpu_m6        (awlen_dnpu_m6),    // dnpu_m6
  .awsize_dnpu_m6       (awsize_dnpu_m6),    // dnpu_m6
  .awburst_dnpu_m6      (awburst_dnpu_m6),    // dnpu_m6
  .awlock_dnpu_m6       (awlock_dnpu_m6),    // dnpu_m6
  .awcache_dnpu_m6      (awcache_dnpu_m6),    // dnpu_m6
  .awprot_dnpu_m6       (awprot_dnpu_m6),    // dnpu_m6
  .awvalid_dnpu_m6      (awvalid_dnpu_m6),    // dnpu_m6
  .awready_dnpu_m6      (awready_dnpu_m6),    // dnpu_m6
  .wdata_dnpu_m6        (wdata_dnpu_m6),    // dnpu_m6
  .wstrb_dnpu_m6        (wstrb_dnpu_m6),    // dnpu_m6
  .wlast_dnpu_m6        (wlast_dnpu_m6),    // dnpu_m6
  .wvalid_dnpu_m6       (wvalid_dnpu_m6),    // dnpu_m6
  .wready_dnpu_m6       (wready_dnpu_m6),    // dnpu_m6
  .bid_dnpu_m6          (bid_dnpu_m6),    // dnpu_m6
  .bresp_dnpu_m6        (bresp_dnpu_m6),    // dnpu_m6
  .bvalid_dnpu_m6       (bvalid_dnpu_m6),    // dnpu_m6
  .bready_dnpu_m6       (bready_dnpu_m6),    // dnpu_m6
  .arid_dnpu_m6         (arid_dnpu_m6),    // dnpu_m6
  .araddr_dnpu_m6       (araddr_dnpu_m6),    // dnpu_m6
  .arlen_dnpu_m6        (arlen_dnpu_m6),    // dnpu_m6
  .arsize_dnpu_m6       (arsize_dnpu_m6),    // dnpu_m6
  .arburst_dnpu_m6      (arburst_dnpu_m6),    // dnpu_m6
  .arlock_dnpu_m6       (arlock_dnpu_m6),    // dnpu_m6
  .arcache_dnpu_m6      (arcache_dnpu_m6),    // dnpu_m6
  .arprot_dnpu_m6       (arprot_dnpu_m6),    // dnpu_m6
  .arvalid_dnpu_m6      (arvalid_dnpu_m6),    // dnpu_m6
  .arready_dnpu_m6      (arready_dnpu_m6),    // dnpu_m6
  .rid_dnpu_m6          (rid_dnpu_m6),    // dnpu_m6
  .rdata_dnpu_m6        (rdata_dnpu_m6),    // dnpu_m6
  .rresp_dnpu_m6        (rresp_dnpu_m6),    // dnpu_m6
  .rlast_dnpu_m6        (rlast_dnpu_m6),    // dnpu_m6
  .rvalid_dnpu_m6       (rvalid_dnpu_m6),    // dnpu_m6
  .rready_dnpu_m6       (rready_dnpu_m6),    // dnpu_m6
  .pack_dnpu_m6_ib_apb_int_async (pack_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .preq_dnpu_m6_ib_apb_int_async (preq_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .pfwdpayld_dnpu_m6_ib_apb_int_async (pfwdpayld_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .prevpayld_dnpu_m6_ib_apb_int_async (prevpayld_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .aw_data_dnpu_m6_ib_int_async (aw_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .aw_wpntr_gry_dnpu_m6_ib_int_async (aw_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .aw_rpntr_bin_dnpu_m6_ib_int_async (aw_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .aw_rpntr_gry_dnpu_m6_ib_int_async (aw_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_data_dnpu_m6_ib_int_async (ar_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_wpntr_gry_dnpu_m6_ib_int_async (ar_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_rpntr_bin_dnpu_m6_ib_int_async (ar_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_rpntr_gry_dnpu_m6_ib_int_async (ar_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_data_dnpu_m6_ib_int_async (w_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_wpntr_gry_dnpu_m6_ib_int_async (w_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_lpntr_gry_dnpu_m6_ib_int_async (w_lpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_rpntr_bin_dnpu_m6_ib_int_async (w_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_rpntr_gry_dnpu_m6_ib_int_async (w_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_data_dnpu_m6_ib_int_async (r_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_wpntr_gry_dnpu_m6_ib_int_async (r_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_rpntr_bin_dnpu_m6_ib_int_async (r_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_rpntr_gry_dnpu_m6_ib_int_async (r_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_data_dnpu_m6_ib_int_async (b_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_wpntr_gry_dnpu_m6_ib_int_async (b_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_rpntr_bin_dnpu_m6_ib_int_async (b_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_rpntr_gry_dnpu_m6_ib_int_async (b_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .haddr_peri0_m4       (haddr_peri0_m4),    // peri0_m4
  .hburst_peri0_m4      (hburst_peri0_m4),    // peri0_m4
  .hprot_peri0_m4       (hprot_peri0_m4),    // peri0_m4
  .hsize_peri0_m4       (hsize_peri0_m4),    // peri0_m4
  .htrans_peri0_m4      (htrans_peri0_m4),    // peri0_m4
  .hwdata_peri0_m4      (hwdata_peri0_m4),    // peri0_m4
  .hwrite_peri0_m4      (hwrite_peri0_m4),    // peri0_m4
  .hrdata_peri0_m4      (hrdata_peri0_m4),    // peri0_m4
  .hreadyout_peri0_m4   (hreadyout_peri0_m4),    // peri0_m4
  .hresp_peri0_m4       (hresp_peri0_m4),    // peri0_m4
  .hselx_peri0_m4       (hselx_peri0_m4),    // peri0_m4
  .hready_peri0_m4      (hready_peri0_m4),    // peri0_m4
  .pack_peri0_m4_ib_apb_int_async (pack_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .preq_peri0_m4_ib_apb_int_async (preq_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .pfwdpayld_peri0_m4_ib_apb_int_async (pfwdpayld_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .prevpayld_peri0_m4_ib_apb_int_async (prevpayld_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .a_data_peri0_m4_ib_int_async (a_data_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .a_wpntr_gry_peri0_m4_ib_int_async (a_wpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .a_rpntr_bin_peri0_m4_ib_int_async (a_rpntr_bin_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .a_rpntr_gry_peri0_m4_ib_int_async (a_rpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_data_peri0_m4_ib_int_async (w_data_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_wpntr_gry_peri0_m4_ib_int_async (w_wpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_rpntr_bin_peri0_m4_ib_int_async (w_rpntr_bin_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_rpntr_gry_peri0_m4_ib_int_async (w_rpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_data_peri0_m4_ib_int_async (d_data_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_wpntr_gry_peri0_m4_ib_int_async (d_wpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_rpntr_bin_peri0_m4_ib_int_async (d_rpntr_bin_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_rpntr_gry_peri0_m4_ib_int_async (d_rpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .i_pclk_peri_busclk   (i_pclk_peri_busclk),    // peri1_m5
  .i_pclk_peri_busresetn (i_pclk_peri_busresetn),    // peri1_m5
  .paddr_peri1_m5       (paddr_peri1_m5),    // peri1_m5
  .pselx_peri1_m5       (pselx_peri1_m5),    // peri1_m5
  .penable_peri1_m5     (penable_peri1_m5),    // peri1_m5
  .pwrite_peri1_m5      (pwrite_peri1_m5),    // peri1_m5
  .prdata_peri1_m5      (prdata_peri1_m5),    // peri1_m5
  .pwdata_peri1_m5      (pwdata_peri1_m5),    // peri1_m5
  .pready_peri1_m5      (pready_peri1_m5),    // peri1_m5
  .pslverr_peri1_m5     (pslverr_peri1_m5),    // peri1_m5
  .i_pclk_peri_busclken (i_pclk_peri_busclken),    // peri1_m5
  .pack_slave_0_ib_apb_int_async (pack_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .preq_slave_0_ib_apb_int_async (preq_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .pfwdpayld_slave_0_ib_apb_int_async (pfwdpayld_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .prevpayld_slave_0_ib_apb_int_async (prevpayld_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .a_data_slave_0_ib_int_async (a_data_slave_0_ib_int_async),    // slave_0_ib_int_async
  .a_wpntr_gry_slave_0_ib_int_async (a_wpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .a_rpntr_bin_slave_0_ib_int_async (a_rpntr_bin_slave_0_ib_int_async),    // slave_0_ib_int_async
  .a_rpntr_gry_slave_0_ib_int_async (a_rpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_data_slave_0_ib_int_async (w_data_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_wpntr_gry_slave_0_ib_int_async (w_wpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_rpntr_bin_slave_0_ib_int_async (w_rpntr_bin_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_rpntr_gry_slave_0_ib_int_async (w_rpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_data_slave_0_ib_int_async (d_data_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_wpntr_gry_slave_0_ib_int_async (d_wpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_rpntr_bin_slave_0_ib_int_async (d_rpntr_bin_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_rpntr_gry_slave_0_ib_int_async (d_rpntr_gry_slave_0_ib_int_async)    // slave_0_ib_int_async
);


nic400_cd_i_xclk_cpu_bus_cpu_bus_r0p00     u_cd_i_xclk_cpu_bus (
  .awid_cpu2main_m2     (awid_cpu2main_m2),    // cpu2main_m2
  .awaddr_cpu2main_m2   (awaddr_cpu2main_m2),    // cpu2main_m2
  .awlen_cpu2main_m2    (awlen_cpu2main_m2),    // cpu2main_m2
  .awsize_cpu2main_m2   (awsize_cpu2main_m2),    // cpu2main_m2
  .awburst_cpu2main_m2  (awburst_cpu2main_m2),    // cpu2main_m2
  .awlock_cpu2main_m2   (awlock_cpu2main_m2),    // cpu2main_m2
  .awcache_cpu2main_m2  (awcache_cpu2main_m2),    // cpu2main_m2
  .awprot_cpu2main_m2   (awprot_cpu2main_m2),    // cpu2main_m2
  .awvalid_cpu2main_m2  (awvalid_cpu2main_m2),    // cpu2main_m2
  .awready_cpu2main_m2  (awready_cpu2main_m2),    // cpu2main_m2
  .wdata_cpu2main_m2    (wdata_cpu2main_m2),    // cpu2main_m2
  .wstrb_cpu2main_m2    (wstrb_cpu2main_m2),    // cpu2main_m2
  .wlast_cpu2main_m2    (wlast_cpu2main_m2),    // cpu2main_m2
  .wvalid_cpu2main_m2   (wvalid_cpu2main_m2),    // cpu2main_m2
  .wready_cpu2main_m2   (wready_cpu2main_m2),    // cpu2main_m2
  .bid_cpu2main_m2      (bid_cpu2main_m2),    // cpu2main_m2
  .bresp_cpu2main_m2    (bresp_cpu2main_m2),    // cpu2main_m2
  .bvalid_cpu2main_m2   (bvalid_cpu2main_m2),    // cpu2main_m2
  .bready_cpu2main_m2   (bready_cpu2main_m2),    // cpu2main_m2
  .arid_cpu2main_m2     (arid_cpu2main_m2),    // cpu2main_m2
  .araddr_cpu2main_m2   (araddr_cpu2main_m2),    // cpu2main_m2
  .arlen_cpu2main_m2    (arlen_cpu2main_m2),    // cpu2main_m2
  .arsize_cpu2main_m2   (arsize_cpu2main_m2),    // cpu2main_m2
  .arburst_cpu2main_m2  (arburst_cpu2main_m2),    // cpu2main_m2
  .arlock_cpu2main_m2   (arlock_cpu2main_m2),    // cpu2main_m2
  .arcache_cpu2main_m2  (arcache_cpu2main_m2),    // cpu2main_m2
  .arprot_cpu2main_m2   (arprot_cpu2main_m2),    // cpu2main_m2
  .arvalid_cpu2main_m2  (arvalid_cpu2main_m2),    // cpu2main_m2
  .arready_cpu2main_m2  (arready_cpu2main_m2),    // cpu2main_m2
  .rid_cpu2main_m2      (rid_cpu2main_m2),    // cpu2main_m2
  .rdata_cpu2main_m2    (rdata_cpu2main_m2),    // cpu2main_m2
  .rresp_cpu2main_m2    (rresp_cpu2main_m2),    // cpu2main_m2
  .rlast_cpu2main_m2    (rlast_cpu2main_m2),    // cpu2main_m2
  .rvalid_cpu2main_m2   (rvalid_cpu2main_m2),    // cpu2main_m2
  .rready_cpu2main_m2   (rready_cpu2main_m2),    // cpu2main_m2
  .pack_cpu2main_m2_ib_apb_int (pack_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .preq_cpu2main_m2_ib_apb_int (preq_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .pfwdpayld_cpu2main_m2_ib_apb_int (pfwdpayld_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .prevpayld_cpu2main_m2_ib_apb_int (prevpayld_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .aw_data_cpu2main_m2_ib_int (aw_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .aw_wpntr_gry_cpu2main_m2_ib_int (aw_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .aw_rpntr_bin_cpu2main_m2_ib_int (aw_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .aw_rpntr_gry_cpu2main_m2_ib_int (aw_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_data_cpu2main_m2_ib_int (ar_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_wpntr_gry_cpu2main_m2_ib_int (ar_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_rpntr_bin_cpu2main_m2_ib_int (ar_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_rpntr_gry_cpu2main_m2_ib_int (ar_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_data_cpu2main_m2_ib_int (w_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_wpntr_gry_cpu2main_m2_ib_int (w_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_lpntr_gry_cpu2main_m2_ib_int (w_lpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_rpntr_bin_cpu2main_m2_ib_int (w_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_rpntr_gry_cpu2main_m2_ib_int (w_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_data_cpu2main_m2_ib_int (r_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_wpntr_gry_cpu2main_m2_ib_int (r_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_rpntr_bin_cpu2main_m2_ib_int (r_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_rpntr_gry_cpu2main_m2_ib_int (r_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_data_cpu2main_m2_ib_int (b_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_wpntr_gry_cpu2main_m2_ib_int (b_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_rpntr_bin_cpu2main_m2_ib_int (b_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_rpntr_gry_cpu2main_m2_ib_int (b_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .haddr_cpus_s0        (haddr_cpus_s0),    // cpus_s0
  .hburst_cpus_s0       (hburst_cpus_s0),    // cpus_s0
  .hprot_cpus_s0        (hprot_cpus_s0),    // cpus_s0
  .hsize_cpus_s0        (hsize_cpus_s0),    // cpus_s0
  .htrans_cpus_s0       (htrans_cpus_s0),    // cpus_s0
  .hwdata_cpus_s0       (hwdata_cpus_s0),    // cpus_s0
  .hwrite_cpus_s0       (hwrite_cpus_s0),    // cpus_s0
  .hrdata_cpus_s0       (hrdata_cpus_s0),    // cpus_s0
  .hresp_cpus_s0        (hresp_cpus_s0),    // cpus_s0
  .hready_cpus_s0       (hready_cpus_s0),    // cpus_s0
  .pack_cpus_s0_ib_apb_int (pack_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .preq_cpus_s0_ib_apb_int (preq_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .pfwdpayld_cpus_s0_ib_apb_int (pfwdpayld_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .prevpayld_cpus_s0_ib_apb_int (prevpayld_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .a_data_cpus_s0_ib_int (a_data_cpus_s0_ib_int),    // cpus_s0_ib_int
  .a_wpntr_gry_cpus_s0_ib_int (a_wpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .a_rpntr_bin_cpus_s0_ib_int (a_rpntr_bin_cpus_s0_ib_int),    // cpus_s0_ib_int
  .a_rpntr_gry_cpus_s0_ib_int (a_rpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_data_cpus_s0_ib_int (w_data_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_wpntr_gry_cpus_s0_ib_int (w_wpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_rpntr_bin_cpus_s0_ib_int (w_rpntr_bin_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_rpntr_gry_cpus_s0_ib_int (w_rpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_data_cpus_s0_ib_int (d_data_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_wpntr_gry_cpus_s0_ib_int (d_wpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_rpntr_bin_cpus_s0_ib_int (d_rpntr_bin_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_rpntr_gry_cpus_s0_ib_int (d_rpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .i_xclk_cpu_busclk    (i_xclk_cpu_busclk),    // dma330_s1
  .i_xclk_cpu_busresetn (i_xclk_cpu_busresetn),    // dma330_s1
  .awid_dma330_s1       (awid_dma330_s1),    // dma330_s1
  .awaddr_dma330_s1     (awaddr_dma330_s1),    // dma330_s1
  .awlen_dma330_s1      (awlen_dma330_s1),    // dma330_s1
  .awsize_dma330_s1     (awsize_dma330_s1),    // dma330_s1
  .awburst_dma330_s1    (awburst_dma330_s1),    // dma330_s1
  .awlock_dma330_s1     (awlock_dma330_s1),    // dma330_s1
  .awcache_dma330_s1    (awcache_dma330_s1),    // dma330_s1
  .awprot_dma330_s1     (awprot_dma330_s1),    // dma330_s1
  .awvalid_dma330_s1    (awvalid_dma330_s1),    // dma330_s1
  .awready_dma330_s1    (awready_dma330_s1),    // dma330_s1
  .wid_dma330_s1        (wid_dma330_s1),    // dma330_s1
  .wdata_dma330_s1      (wdata_dma330_s1),    // dma330_s1
  .wstrb_dma330_s1      (wstrb_dma330_s1),    // dma330_s1
  .wlast_dma330_s1      (wlast_dma330_s1),    // dma330_s1
  .wvalid_dma330_s1     (wvalid_dma330_s1),    // dma330_s1
  .wready_dma330_s1     (wready_dma330_s1),    // dma330_s1
  .bid_dma330_s1        (bid_dma330_s1),    // dma330_s1
  .bresp_dma330_s1      (bresp_dma330_s1),    // dma330_s1
  .bvalid_dma330_s1     (bvalid_dma330_s1),    // dma330_s1
  .bready_dma330_s1     (bready_dma330_s1),    // dma330_s1
  .arid_dma330_s1       (arid_dma330_s1),    // dma330_s1
  .araddr_dma330_s1     (araddr_dma330_s1),    // dma330_s1
  .arlen_dma330_s1      (arlen_dma330_s1),    // dma330_s1
  .arsize_dma330_s1     (arsize_dma330_s1),    // dma330_s1
  .arburst_dma330_s1    (arburst_dma330_s1),    // dma330_s1
  .arlock_dma330_s1     (arlock_dma330_s1),    // dma330_s1
  .arcache_dma330_s1    (arcache_dma330_s1),    // dma330_s1
  .arprot_dma330_s1     (arprot_dma330_s1),    // dma330_s1
  .arvalid_dma330_s1    (arvalid_dma330_s1),    // dma330_s1
  .arready_dma330_s1    (arready_dma330_s1),    // dma330_s1
  .rid_dma330_s1        (rid_dma330_s1),    // dma330_s1
  .rdata_dma330_s1      (rdata_dma330_s1),    // dma330_s1
  .rresp_dma330_s1      (rresp_dma330_s1),    // dma330_s1
  .rlast_dma330_s1      (rlast_dma330_s1),    // dma330_s1
  .rvalid_dma330_s1     (rvalid_dma330_s1),    // dma330_s1
  .rready_dma330_s1     (rready_dma330_s1),    // dma330_s1
  .pack_dma330_s1_ib_apb_int (pack_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .preq_dma330_s1_ib_apb_int (preq_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .pfwdpayld_dma330_s1_ib_apb_int (pfwdpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .prevpayld_dma330_s1_ib_apb_int (prevpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .aw_data_dma330_s1_ib_int (aw_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_wpntr_gry_dma330_s1_ib_int (aw_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_rpntr_bin_dma330_s1_ib_int (aw_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_rpntr_gry_dma330_s1_ib_int (aw_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_data_dma330_s1_ib_int (ar_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_wpntr_gry_dma330_s1_ib_int (ar_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_rpntr_bin_dma330_s1_ib_int (ar_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_rpntr_gry_dma330_s1_ib_int (ar_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_data_dma330_s1_ib_int (w_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_wpntr_gry_dma330_s1_ib_int (w_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_rpntr_bin_dma330_s1_ib_int (w_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_rpntr_gry_dma330_s1_ib_int (w_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_data_dma330_s1_ib_int (r_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_wpntr_gry_dma330_s1_ib_int (r_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_rpntr_bin_dma330_s1_ib_int (r_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_rpntr_gry_dma330_s1_ib_int (r_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_data_dma330_s1_ib_int (b_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_wpntr_gry_dma330_s1_ib_int (b_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_rpntr_bin_dma330_s1_ib_int (b_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_rpntr_gry_dma330_s1_ib_int (b_rpntr_gry_dma330_s1_ib_int)    // dma330_s1_ib_int
);


nic400_cd_main_cpu_bus_r0p00     u_cd_main (
  .paddr_cpu2main_m2_ib_apb (paddr_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pselx_cpu2main_m2_ib_apb (pselx_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .penable_cpu2main_m2_ib_apb (penable_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pwrite_cpu2main_m2_ib_apb (pwrite_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .prdata_cpu2main_m2_ib_apb (prdata_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pwdata_cpu2main_m2_ib_apb (pwdata_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pready_cpu2main_m2_ib_apb (pready_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pslverr_cpu2main_m2_ib_apb (pslverr_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pack_cpu2main_m2_ib_apb_int (pack_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .preq_cpu2main_m2_ib_apb_int (preq_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .pfwdpayld_cpu2main_m2_ib_apb_int (pfwdpayld_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .prevpayld_cpu2main_m2_ib_apb_int (prevpayld_cpu2main_m2_ib_apb_int),    // cpu2main_m2_ib_apb_int
  .aw_data_cpu2main_m2_ib_int (aw_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .aw_wpntr_gry_cpu2main_m2_ib_int (aw_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .aw_rpntr_bin_cpu2main_m2_ib_int (aw_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .aw_rpntr_gry_cpu2main_m2_ib_int (aw_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_data_cpu2main_m2_ib_int (ar_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_wpntr_gry_cpu2main_m2_ib_int (ar_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_rpntr_bin_cpu2main_m2_ib_int (ar_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .ar_rpntr_gry_cpu2main_m2_ib_int (ar_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_data_cpu2main_m2_ib_int (w_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_wpntr_gry_cpu2main_m2_ib_int (w_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_lpntr_gry_cpu2main_m2_ib_int (w_lpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_rpntr_bin_cpu2main_m2_ib_int (w_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .w_rpntr_gry_cpu2main_m2_ib_int (w_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_data_cpu2main_m2_ib_int (r_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_wpntr_gry_cpu2main_m2_ib_int (r_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_rpntr_bin_cpu2main_m2_ib_int (r_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .r_rpntr_gry_cpu2main_m2_ib_int (r_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_data_cpu2main_m2_ib_int (b_data_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_wpntr_gry_cpu2main_m2_ib_int (b_wpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_rpntr_bin_cpu2main_m2_ib_int (b_rpntr_bin_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .b_rpntr_gry_cpu2main_m2_ib_int (b_rpntr_gry_cpu2main_m2_ib_int),    // cpu2main_m2_ib_int
  .paddr_cpu2peri_m3_ib_apb (paddr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pselx_cpu2peri_m3_ib_apb (pselx_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .penable_cpu2peri_m3_ib_apb (penable_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwrite_cpu2peri_m3_ib_apb (pwrite_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .prdata_cpu2peri_m3_ib_apb (prdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwdata_cpu2peri_m3_ib_apb (pwdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pready_cpu2peri_m3_ib_apb (pready_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pslverr_cpu2peri_m3_ib_apb (pslverr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pack_cpu2peri_m3_ib_apb_int_async (pack_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .preq_cpu2peri_m3_ib_apb_int_async (preq_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .pfwdpayld_cpu2peri_m3_ib_apb_int_async (pfwdpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .prevpayld_cpu2peri_m3_ib_apb_int_async (prevpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .aw_data_cpu2peri_m3_ib_int_async (aw_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_wpntr_gry_cpu2peri_m3_ib_int_async (aw_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_bin_cpu2peri_m3_ib_int_async (aw_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_gry_cpu2peri_m3_ib_int_async (aw_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_data_cpu2peri_m3_ib_int_async (ar_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_wpntr_gry_cpu2peri_m3_ib_int_async (ar_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_bin_cpu2peri_m3_ib_int_async (ar_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_gry_cpu2peri_m3_ib_int_async (ar_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_data_cpu2peri_m3_ib_int_async (w_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_wpntr_gry_cpu2peri_m3_ib_int_async (w_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_lpntr_gry_cpu2peri_m3_ib_int_async (w_lpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_bin_cpu2peri_m3_ib_int_async (w_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_gry_cpu2peri_m3_ib_int_async (w_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_data_cpu2peri_m3_ib_int_async (r_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_wpntr_gry_cpu2peri_m3_ib_int_async (r_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_bin_cpu2peri_m3_ib_int_async (r_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_gry_cpu2peri_m3_ib_int_async (r_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_data_cpu2peri_m3_ib_int_async (b_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_wpntr_gry_cpu2peri_m3_ib_int_async (b_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_bin_cpu2peri_m3_ib_int_async (b_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_gry_cpu2peri_m3_ib_int_async (b_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .a_data_cpu_gpv_ib1_int (a_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_valid_cpu_gpv_ib1_int (a_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_ready_cpu_gpv_ib1_int (a_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_data_cpu_gpv_ib1_int (w_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_valid_cpu_gpv_ib1_int (w_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_ready_cpu_gpv_ib1_int (w_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_data_cpu_gpv_ib1_int (d_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_valid_cpu_gpv_ib1_int (d_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_ready_cpu_gpv_ib1_int (d_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .paddr_cpus_s0_ib_apb (paddr_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pselx_cpus_s0_ib_apb (pselx_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .penable_cpus_s0_ib_apb (penable_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pwrite_cpus_s0_ib_apb (pwrite_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .prdata_cpus_s0_ib_apb (prdata_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pwdata_cpus_s0_ib_apb (pwdata_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pready_cpus_s0_ib_apb (pready_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pslverr_cpus_s0_ib_apb (pslverr_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pack_cpus_s0_ib_apb_int (pack_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .preq_cpus_s0_ib_apb_int (preq_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .pfwdpayld_cpus_s0_ib_apb_int (pfwdpayld_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .prevpayld_cpus_s0_ib_apb_int (prevpayld_cpus_s0_ib_apb_int),    // cpus_s0_ib_apb_int
  .a_data_cpus_s0_ib_int (a_data_cpus_s0_ib_int),    // cpus_s0_ib_int
  .a_wpntr_gry_cpus_s0_ib_int (a_wpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .a_rpntr_bin_cpus_s0_ib_int (a_rpntr_bin_cpus_s0_ib_int),    // cpus_s0_ib_int
  .a_rpntr_gry_cpus_s0_ib_int (a_rpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_data_cpus_s0_ib_int (w_data_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_wpntr_gry_cpus_s0_ib_int (w_wpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_rpntr_bin_cpus_s0_ib_int (w_rpntr_bin_cpus_s0_ib_int),    // cpus_s0_ib_int
  .w_rpntr_gry_cpus_s0_ib_int (w_rpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_data_cpus_s0_ib_int (d_data_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_wpntr_gry_cpus_s0_ib_int (d_wpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_rpntr_bin_cpus_s0_ib_int (d_rpntr_bin_cpus_s0_ib_int),    // cpus_s0_ib_int
  .d_rpntr_gry_cpus_s0_ib_int (d_rpntr_gry_cpus_s0_ib_int),    // cpus_s0_ib_int
  .paddr_dma330_s1_ib_apb (paddr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pselx_dma330_s1_ib_apb (pselx_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .penable_dma330_s1_ib_apb (penable_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwrite_dma330_s1_ib_apb (pwrite_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .prdata_dma330_s1_ib_apb (prdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwdata_dma330_s1_ib_apb (pwdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pready_dma330_s1_ib_apb (pready_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pslverr_dma330_s1_ib_apb (pslverr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pack_dma330_s1_ib_apb_int (pack_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .preq_dma330_s1_ib_apb_int (preq_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .pfwdpayld_dma330_s1_ib_apb_int (pfwdpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .prevpayld_dma330_s1_ib_apb_int (prevpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .aw_data_dma330_s1_ib_int (aw_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_wpntr_gry_dma330_s1_ib_int (aw_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_rpntr_bin_dma330_s1_ib_int (aw_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_rpntr_gry_dma330_s1_ib_int (aw_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_data_dma330_s1_ib_int (ar_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_wpntr_gry_dma330_s1_ib_int (ar_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_rpntr_bin_dma330_s1_ib_int (ar_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_rpntr_gry_dma330_s1_ib_int (ar_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_data_dma330_s1_ib_int (w_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_wpntr_gry_dma330_s1_ib_int (w_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_rpntr_bin_dma330_s1_ib_int (w_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_rpntr_gry_dma330_s1_ib_int (w_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_data_dma330_s1_ib_int (r_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_wpntr_gry_dma330_s1_ib_int (r_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_rpntr_bin_dma330_s1_ib_int (r_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_rpntr_gry_dma330_s1_ib_int (r_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_data_dma330_s1_ib_int (b_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_wpntr_gry_dma330_s1_ib_int (b_wpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_rpntr_bin_dma330_s1_ib_int (b_rpntr_bin_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_rpntr_gry_dma330_s1_ib_int (b_rpntr_gry_dma330_s1_ib_int),    // dma330_s1_ib_int
  .paddr_dnpu_m6_ib_apb (paddr_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pselx_dnpu_m6_ib_apb (pselx_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .penable_dnpu_m6_ib_apb (penable_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pwrite_dnpu_m6_ib_apb (pwrite_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .prdata_dnpu_m6_ib_apb (prdata_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pwdata_dnpu_m6_ib_apb (pwdata_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pready_dnpu_m6_ib_apb (pready_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pslverr_dnpu_m6_ib_apb (pslverr_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pack_dnpu_m6_ib_apb_int_async (pack_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .preq_dnpu_m6_ib_apb_int_async (preq_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .pfwdpayld_dnpu_m6_ib_apb_int_async (pfwdpayld_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .prevpayld_dnpu_m6_ib_apb_int_async (prevpayld_dnpu_m6_ib_apb_int_async),    // dnpu_m6_ib_apb_int_async
  .aw_data_dnpu_m6_ib_int_async (aw_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .aw_wpntr_gry_dnpu_m6_ib_int_async (aw_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .aw_rpntr_bin_dnpu_m6_ib_int_async (aw_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .aw_rpntr_gry_dnpu_m6_ib_int_async (aw_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_data_dnpu_m6_ib_int_async (ar_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_wpntr_gry_dnpu_m6_ib_int_async (ar_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_rpntr_bin_dnpu_m6_ib_int_async (ar_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .ar_rpntr_gry_dnpu_m6_ib_int_async (ar_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_data_dnpu_m6_ib_int_async (w_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_wpntr_gry_dnpu_m6_ib_int_async (w_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_lpntr_gry_dnpu_m6_ib_int_async (w_lpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_rpntr_bin_dnpu_m6_ib_int_async (w_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .w_rpntr_gry_dnpu_m6_ib_int_async (w_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_data_dnpu_m6_ib_int_async (r_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_wpntr_gry_dnpu_m6_ib_int_async (r_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_rpntr_bin_dnpu_m6_ib_int_async (r_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .r_rpntr_gry_dnpu_m6_ib_int_async (r_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_data_dnpu_m6_ib_int_async (b_data_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_wpntr_gry_dnpu_m6_ib_int_async (b_wpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_rpntr_bin_dnpu_m6_ib_int_async (b_rpntr_bin_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .b_rpntr_gry_dnpu_m6_ib_int_async (b_rpntr_gry_dnpu_m6_ib_int_async),    // dnpu_m6_ib_int_async
  .paddr_nfcons_m0_ib_apb (paddr_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pselx_nfcons_m0_ib_apb (pselx_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .penable_nfcons_m0_ib_apb (penable_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pwrite_nfcons_m0_ib_apb (pwrite_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .prdata_nfcons_m0_ib_apb (prdata_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pwdata_nfcons_m0_ib_apb (pwdata_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pready_nfcons_m0_ib_apb (pready_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pslverr_nfcons_m0_ib_apb (pslverr_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pack_nfcons_m0_ib_apb_int_async (pack_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .preq_nfcons_m0_ib_apb_int_async (preq_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .pfwdpayld_nfcons_m0_ib_apb_int_async (pfwdpayld_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .prevpayld_nfcons_m0_ib_apb_int_async (prevpayld_nfcons_m0_ib_apb_int_async),    // nfcons_m0_ib_apb_int_async
  .a_data_nfcons_m0_ib_int_async (a_data_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .a_wpntr_gry_nfcons_m0_ib_int_async (a_wpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .a_rpntr_bin_nfcons_m0_ib_int_async (a_rpntr_bin_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .a_rpntr_gry_nfcons_m0_ib_int_async (a_rpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_data_nfcons_m0_ib_int_async (w_data_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_wpntr_gry_nfcons_m0_ib_int_async (w_wpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_rpntr_bin_nfcons_m0_ib_int_async (w_rpntr_bin_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .w_rpntr_gry_nfcons_m0_ib_int_async (w_rpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_data_nfcons_m0_ib_int_async (d_data_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_wpntr_gry_nfcons_m0_ib_int_async (d_wpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_rpntr_bin_nfcons_m0_ib_int_async (d_rpntr_bin_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .d_rpntr_gry_nfcons_m0_ib_int_async (d_rpntr_gry_nfcons_m0_ib_int_async),    // nfcons_m0_ib_int_async
  .paddr_peri0_m4_ib_apb (paddr_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pselx_peri0_m4_ib_apb (pselx_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .penable_peri0_m4_ib_apb (penable_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pwrite_peri0_m4_ib_apb (pwrite_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .prdata_peri0_m4_ib_apb (prdata_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pwdata_peri0_m4_ib_apb (pwdata_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pready_peri0_m4_ib_apb (pready_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pslverr_peri0_m4_ib_apb (pslverr_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pack_peri0_m4_ib_apb_int_async (pack_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .preq_peri0_m4_ib_apb_int_async (preq_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .pfwdpayld_peri0_m4_ib_apb_int_async (pfwdpayld_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .prevpayld_peri0_m4_ib_apb_int_async (prevpayld_peri0_m4_ib_apb_int_async),    // peri0_m4_ib_apb_int_async
  .a_data_peri0_m4_ib_int_async (a_data_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .a_wpntr_gry_peri0_m4_ib_int_async (a_wpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .a_rpntr_bin_peri0_m4_ib_int_async (a_rpntr_bin_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .a_rpntr_gry_peri0_m4_ib_int_async (a_rpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_data_peri0_m4_ib_int_async (w_data_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_wpntr_gry_peri0_m4_ib_int_async (w_wpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_rpntr_bin_peri0_m4_ib_int_async (w_rpntr_bin_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .w_rpntr_gry_peri0_m4_ib_int_async (w_rpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_data_peri0_m4_ib_int_async (d_data_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_wpntr_gry_peri0_m4_ib_int_async (d_wpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_rpntr_bin_peri0_m4_ib_int_async (d_rpntr_bin_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .d_rpntr_gry_peri0_m4_ib_int_async (d_rpntr_gry_peri0_m4_ib_int_async),    // peri0_m4_ib_int_async
  .paddr_sfmc_m1_ib_apb (paddr_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pselx_sfmc_m1_ib_apb (pselx_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .penable_sfmc_m1_ib_apb (penable_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pwrite_sfmc_m1_ib_apb (pwrite_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .prdata_sfmc_m1_ib_apb (prdata_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pwdata_sfmc_m1_ib_apb (pwdata_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pready_sfmc_m1_ib_apb (pready_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pslverr_sfmc_m1_ib_apb (pslverr_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pack_sfmc_m1_ib_apb_int_async (pack_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .preq_sfmc_m1_ib_apb_int_async (preq_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .pfwdpayld_sfmc_m1_ib_apb_int_async (pfwdpayld_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .prevpayld_sfmc_m1_ib_apb_int_async (prevpayld_sfmc_m1_ib_apb_int_async),    // sfmc_m1_ib_apb_int_async
  .a_data_sfmc_m1_ib_int_async (a_data_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .a_wpntr_gry_sfmc_m1_ib_int_async (a_wpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .a_rpntr_bin_sfmc_m1_ib_int_async (a_rpntr_bin_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .a_rpntr_gry_sfmc_m1_ib_int_async (a_rpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_data_sfmc_m1_ib_int_async (w_data_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_wpntr_gry_sfmc_m1_ib_int_async (w_wpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_rpntr_bin_sfmc_m1_ib_int_async (w_rpntr_bin_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .w_rpntr_gry_sfmc_m1_ib_int_async (w_rpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_data_sfmc_m1_ib_int_async (d_data_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_wpntr_gry_sfmc_m1_ib_int_async (d_wpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_rpntr_bin_sfmc_m1_ib_int_async (d_rpntr_bin_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .d_rpntr_gry_sfmc_m1_ib_int_async (d_rpntr_gry_sfmc_m1_ib_int_async),    // sfmc_m1_ib_int_async
  .mainclk              (mainclk),    // slave_0_ib_apb
  .mainresetn           (mainresetn),    // slave_0_ib_apb
  .paddr_slave_0_ib_apb (paddr_slave_0_ib_apb),    // slave_0_ib_apb
  .pselx_slave_0_ib_apb (pselx_slave_0_ib_apb),    // slave_0_ib_apb
  .penable_slave_0_ib_apb (penable_slave_0_ib_apb),    // slave_0_ib_apb
  .pwrite_slave_0_ib_apb (pwrite_slave_0_ib_apb),    // slave_0_ib_apb
  .prdata_slave_0_ib_apb (prdata_slave_0_ib_apb),    // slave_0_ib_apb
  .pwdata_slave_0_ib_apb (pwdata_slave_0_ib_apb),    // slave_0_ib_apb
  .pready_slave_0_ib_apb (pready_slave_0_ib_apb),    // slave_0_ib_apb
  .pslverr_slave_0_ib_apb (pslverr_slave_0_ib_apb),    // slave_0_ib_apb
  .pack_slave_0_ib_apb_int_async (pack_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .preq_slave_0_ib_apb_int_async (preq_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .pfwdpayld_slave_0_ib_apb_int_async (pfwdpayld_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .prevpayld_slave_0_ib_apb_int_async (prevpayld_slave_0_ib_apb_int_async),    // slave_0_ib_apb_int_async
  .a_data_slave_0_ib_int_async (a_data_slave_0_ib_int_async),    // slave_0_ib_int_async
  .a_wpntr_gry_slave_0_ib_int_async (a_wpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .a_rpntr_bin_slave_0_ib_int_async (a_rpntr_bin_slave_0_ib_int_async),    // slave_0_ib_int_async
  .a_rpntr_gry_slave_0_ib_int_async (a_rpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_data_slave_0_ib_int_async (w_data_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_wpntr_gry_slave_0_ib_int_async (w_wpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_rpntr_bin_slave_0_ib_int_async (w_rpntr_bin_slave_0_ib_int_async),    // slave_0_ib_int_async
  .w_rpntr_gry_slave_0_ib_int_async (w_rpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_data_slave_0_ib_int_async (d_data_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_wpntr_gry_slave_0_ib_int_async (d_wpntr_gry_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_rpntr_bin_slave_0_ib_int_async (d_rpntr_bin_slave_0_ib_int_async),    // slave_0_ib_int_async
  .d_rpntr_gry_slave_0_ib_int_async (d_rpntr_gry_slave_0_ib_int_async)    // slave_0_ib_int_async
);


nic400_cd_main_r_cpu_bus_r0p00     u_r_cd_main (
  .paddr_cpu2main_m2_ib_apb (paddr_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pselx_cpu2main_m2_ib_apb (pselx_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .penable_cpu2main_m2_ib_apb (penable_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pwrite_cpu2main_m2_ib_apb (pwrite_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .prdata_cpu2main_m2_ib_apb (prdata_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pwdata_cpu2main_m2_ib_apb (pwdata_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pready_cpu2main_m2_ib_apb (pready_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .pslverr_cpu2main_m2_ib_apb (pslverr_cpu2main_m2_ib_apb),    // cpu2main_m2_ib_apb
  .paddr_cpu2peri_m3_ib_apb (paddr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pselx_cpu2peri_m3_ib_apb (pselx_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .penable_cpu2peri_m3_ib_apb (penable_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwrite_cpu2peri_m3_ib_apb (pwrite_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .prdata_cpu2peri_m3_ib_apb (prdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwdata_cpu2peri_m3_ib_apb (pwdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pready_cpu2peri_m3_ib_apb (pready_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pslverr_cpu2peri_m3_ib_apb (pslverr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .a_data_cpu_gpv_ib1_int (a_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_valid_cpu_gpv_ib1_int (a_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_ready_cpu_gpv_ib1_int (a_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_data_cpu_gpv_ib1_int (w_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_valid_cpu_gpv_ib1_int (w_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_ready_cpu_gpv_ib1_int (w_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_data_cpu_gpv_ib1_int (d_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_valid_cpu_gpv_ib1_int (d_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_ready_cpu_gpv_ib1_int (d_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .paddr_cpus_s0_ib_apb (paddr_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pselx_cpus_s0_ib_apb (pselx_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .penable_cpus_s0_ib_apb (penable_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pwrite_cpus_s0_ib_apb (pwrite_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .prdata_cpus_s0_ib_apb (prdata_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pwdata_cpus_s0_ib_apb (pwdata_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pready_cpus_s0_ib_apb (pready_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .pslverr_cpus_s0_ib_apb (pslverr_cpus_s0_ib_apb),    // cpus_s0_ib_apb
  .paddr_dma330_s1_ib_apb (paddr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pselx_dma330_s1_ib_apb (pselx_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .penable_dma330_s1_ib_apb (penable_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwrite_dma330_s1_ib_apb (pwrite_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .prdata_dma330_s1_ib_apb (prdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwdata_dma330_s1_ib_apb (pwdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pready_dma330_s1_ib_apb (pready_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pslverr_dma330_s1_ib_apb (pslverr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .paddr_dnpu_m6_ib_apb (paddr_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pselx_dnpu_m6_ib_apb (pselx_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .penable_dnpu_m6_ib_apb (penable_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pwrite_dnpu_m6_ib_apb (pwrite_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .prdata_dnpu_m6_ib_apb (prdata_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pwdata_dnpu_m6_ib_apb (pwdata_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pready_dnpu_m6_ib_apb (pready_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .pslverr_dnpu_m6_ib_apb (pslverr_dnpu_m6_ib_apb),    // dnpu_m6_ib_apb
  .rsb_data_main_ml_m   (rsb_data_main_ml_m),    // main_ml_m
  .rsb_wptr_main_ml_m   (rsb_wptr_main_ml_m),    // main_ml_m
  .rsb_rptr_main_ml_m   (rsb_rptr_main_ml_m),    // main_ml_m
  .rsb_bin_rptr_main_ml_m (rsb_bin_rptr_main_ml_m),    // main_ml_m
  .rsb_data_main_ml_s   (rsb_data_main_ml_s),    // main_ml_s
  .rsb_wptr_main_ml_s   (rsb_wptr_main_ml_s),    // main_ml_s
  .rsb_rptr_main_ml_s   (rsb_rptr_main_ml_s),    // main_ml_s
  .rsb_bin_rptr_main_ml_s (rsb_bin_rptr_main_ml_s),    // main_ml_s
  .rsb_data_main_sl_m   (rsb_data_main_sl_m),    // main_sl_m
  .rsb_wptr_main_sl_m   (rsb_wptr_main_sl_m),    // main_sl_m
  .rsb_rptr_main_sl_m   (rsb_rptr_main_sl_m),    // main_sl_m
  .rsb_bin_rptr_main_sl_m (rsb_bin_rptr_main_sl_m),    // main_sl_m
  .rsb_data_main_sl_s   (rsb_data_main_sl_s),    // main_sl_s
  .rsb_wptr_main_sl_s   (rsb_wptr_main_sl_s),    // main_sl_s
  .rsb_rptr_main_sl_s   (rsb_rptr_main_sl_s),    // main_sl_s
  .rsb_bin_rptr_main_sl_s (rsb_bin_rptr_main_sl_s),    // main_sl_s
  .paddr_nfcons_m0_ib_apb (paddr_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pselx_nfcons_m0_ib_apb (pselx_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .penable_nfcons_m0_ib_apb (penable_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pwrite_nfcons_m0_ib_apb (pwrite_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .prdata_nfcons_m0_ib_apb (prdata_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pwdata_nfcons_m0_ib_apb (pwdata_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pready_nfcons_m0_ib_apb (pready_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .pslverr_nfcons_m0_ib_apb (pslverr_nfcons_m0_ib_apb),    // nfcons_m0_ib_apb
  .paddr_peri0_m4_ib_apb (paddr_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pselx_peri0_m4_ib_apb (pselx_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .penable_peri0_m4_ib_apb (penable_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pwrite_peri0_m4_ib_apb (pwrite_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .prdata_peri0_m4_ib_apb (prdata_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pwdata_peri0_m4_ib_apb (pwdata_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pready_peri0_m4_ib_apb (pready_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .pslverr_peri0_m4_ib_apb (pslverr_peri0_m4_ib_apb),    // peri0_m4_ib_apb
  .paddr_sfmc_m1_ib_apb (paddr_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pselx_sfmc_m1_ib_apb (pselx_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .penable_sfmc_m1_ib_apb (penable_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pwrite_sfmc_m1_ib_apb (pwrite_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .prdata_sfmc_m1_ib_apb (prdata_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pwdata_sfmc_m1_ib_apb (pwdata_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pready_sfmc_m1_ib_apb (pready_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .pslverr_sfmc_m1_ib_apb (pslverr_sfmc_m1_ib_apb),    // sfmc_m1_ib_apb
  .mainclk_r            (mainclk_r),    // slave_0_ib_apb
  .mainresetn_r         (mainresetn_r),    // slave_0_ib_apb
  .paddr_slave_0_ib_apb (paddr_slave_0_ib_apb),    // slave_0_ib_apb
  .pselx_slave_0_ib_apb (pselx_slave_0_ib_apb),    // slave_0_ib_apb
  .penable_slave_0_ib_apb (penable_slave_0_ib_apb),    // slave_0_ib_apb
  .pwrite_slave_0_ib_apb (pwrite_slave_0_ib_apb),    // slave_0_ib_apb
  .prdata_slave_0_ib_apb (prdata_slave_0_ib_apb),    // slave_0_ib_apb
  .pwdata_slave_0_ib_apb (pwdata_slave_0_ib_apb),    // slave_0_ib_apb
  .pready_slave_0_ib_apb (pready_slave_0_ib_apb),    // slave_0_ib_apb
  .pslverr_slave_0_ib_apb (pslverr_slave_0_ib_apb)    // slave_0_ib_apb
);


nic400_rsb_connections_cpu_bus_r0p00     u_rsb_conns (
  .rsb_data_main_master_m (rsb_data_main_ml_s),    // main_master_m
  .rsb_wptr_main_master_m (rsb_wptr_main_ml_s),    // main_master_m
  .rsb_rptr_main_master_m (rsb_rptr_main_ml_s),    // main_master_m
  .rsb_b_rptr_main_master_m (rsb_bin_rptr_main_ml_s),    // main_master_m
  .rsb_data_main_master_s (rsb_data_main_ml_m),    // main_master_s
  .rsb_wptr_main_master_s (rsb_wptr_main_ml_m),    // main_master_s
  .rsb_rptr_main_master_s (rsb_rptr_main_ml_m),    // main_master_s
  .rsb_b_rptr_main_master_s (rsb_bin_rptr_main_ml_m),    // main_master_s
  .rsb_data_main_slave_m (rsb_data_main_sl_s),    // main_slave_m
  .rsb_wptr_main_slave_m (rsb_wptr_main_sl_s),    // main_slave_m
  .rsb_rptr_main_slave_m (rsb_rptr_main_sl_s),    // main_slave_m
  .rsb_b_rptr_main_slave_m (rsb_bin_rptr_main_sl_s),    // main_slave_m
  .rsb_data_main_slave_s (rsb_data_main_sl_m),    // main_slave_s
  .rsb_wptr_main_slave_s (rsb_wptr_main_sl_m),    // main_slave_s
  .rsb_rptr_main_slave_s (rsb_rptr_main_sl_m),    // main_slave_s
  .rsb_b_rptr_main_slave_s (rsb_bin_rptr_main_sl_m)    // main_slave_s
);



endmodule
