TraceInfo({"top.clock":Clock,"top.input":Struct((name:"rhdl_fpga::fifo::synchronous::In<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<8>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(8)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"next",ty:Bits(1))])),"top.outputs":Struct((name:"rhdl_fpga::fifo::synchronous::Out<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<8>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(8)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"full",ty:Bits(1)),(name:"almost_empty",ty:Bits(1)),(name:"almost_full",ty:Bits(1)),(name:"overflow",ty:Bits(1)),(name:"underflow",ty:Bits(1))])),"top.ram.inner.synchronous_ram.input":Struct((name:"rhdl_fpga::core::ram::synchronous::In<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"read_addr",ty:Bits(3)),(name:"write",ty:Struct((name:"rhdl_fpga::core::ram::synchronous::Write<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"addr",ty:Bits(3)),(name:"value",ty:Bits(8)),(name:"enable",ty:Bits(1))])))])),"top.ram.inner.synchronous_ram.output":Bits(8),"top.ram.input":Struct((name:"rhdl_fpga::core::ram::option_sync::In<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"read_addr",ty:Bits(3)),(name:"write",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<3>, rhdl_bits::bits_impl::Bits<8>)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(3),Bits(8)]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.ram.outputs":Bits(8),"top.read_logic.input":Struct((name:"rhdl_fpga::fifo::read_logic::In",fields:[(name:"write_address",ty:Bits(3)),(name:"next",ty:Bits(1))])),"top.read_logic.outputs":Struct((name:"rhdl_fpga::fifo::read_logic::Out",fields:[(name:"empty",ty:Bits(1)),(name:"almost_empty",ty:Bits(1)),(name:"underflow",ty:Bits(1)),(name:"ram_read_address",ty:Bits(3)),(name:"will_advance",ty:Bits(1))])),"top.read_logic.ram_read_address.dff.input":Bits(3),"top.read_logic.ram_read_address.dff.output":Bits(3),"top.read_logic.underflow.dff.input":Bits(1),"top.read_logic.underflow.dff.output":Bits(1),"top.reset":Reset,"top.write_logic.input":Struct((name:"rhdl_fpga::fifo::write_logic::In",fields:[(name:"read_address",ty:Bits(3)),(name:"write_enable",ty:Bits(1))])),"top.write_logic.outputs":Struct((name:"rhdl_fpga::fifo::write_logic::Out",fields:[(name:"full",ty:Bits(1)),(name:"almost_full",ty:Bits(1)),(name:"overflow",ty:Bits(1)),(name:"ram_write_address",ty:Bits(3)),(name:"write_address",ty:Bits(3))])),"top.write_logic.overflow.dff.input":Bits(1),"top.write_logic.overflow.dff.output":Bits(1),"top.write_logic.write_address.dff.input":Bits(3),"top.write_logic.write_address.dff.output":Bits(3),"top.write_logic.write_address_delayed.dff.input":Bits(3),"top.write_logic.write_address_delayed.dff.output":Bits(3)})